
WINC1500_MQTT_CHAT_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ca28  00008000  00008000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000084  20000000  00014a28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000db8  20000084  00014aac  00020084  2**2
                  ALLOC
  3 .stack        00002004  20000e3c  00015864  00020084  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
  5 .comment      000000ca  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
  6 .debug_info   00054549  00000000  00000000  00020176  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000071dc  00000000  00000000  000746bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000182ee  00000000  00000000  0007b89b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000f88  00000000  00000000  00093b89  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000016b0  00000000  00000000  00094b11  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00023365  00000000  00000000  000961c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001efe1  00000000  00000000  000b9526  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0009680c  00000000  00000000  000d8507  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000035dc  00000000  00000000  0016ed14  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00008000 <_sfixed>:
    8000:	20002e40 	.word	0x20002e40
    8004:	0000e0d5 	.word	0x0000e0d5
    8008:	0000e0d1 	.word	0x0000e0d1
    800c:	0000e0d1 	.word	0x0000e0d1
	...
    802c:	0000e0d1 	.word	0x0000e0d1
	...
    8038:	0000e0d1 	.word	0x0000e0d1
    803c:	0000e0d1 	.word	0x0000e0d1
    8040:	0000e0d1 	.word	0x0000e0d1
    8044:	0000e0d1 	.word	0x0000e0d1
    8048:	0000e0d1 	.word	0x0000e0d1
    804c:	0000e0d1 	.word	0x0000e0d1
    8050:	0000be7d 	.word	0x0000be7d
    8054:	0000e0d1 	.word	0x0000e0d1
    8058:	0000e0d1 	.word	0x0000e0d1
    805c:	0000e0d1 	.word	0x0000e0d1
    8060:	0000e0d1 	.word	0x0000e0d1
    8064:	0000c6a1 	.word	0x0000c6a1
    8068:	0000c6b1 	.word	0x0000c6b1
    806c:	0000c6c1 	.word	0x0000c6c1
    8070:	0000c6d1 	.word	0x0000c6d1
    8074:	0000c6e1 	.word	0x0000c6e1
    8078:	0000c6f1 	.word	0x0000c6f1
    807c:	0000e0a1 	.word	0x0000e0a1
    8080:	0000e0b1 	.word	0x0000e0b1
    8084:	0000e0c1 	.word	0x0000e0c1
    8088:	0000e0d1 	.word	0x0000e0d1
    808c:	0000e0d1 	.word	0x0000e0d1
    8090:	0000e0d1 	.word	0x0000e0d1
	...
    809c:	0000e0d1 	.word	0x0000e0d1
    80a0:	0000e0d1 	.word	0x0000e0d1
    80a4:	0000e0d1 	.word	0x0000e0d1
    80a8:	0000e0d1 	.word	0x0000e0d1
    80ac:	0000e0d1 	.word	0x0000e0d1
    80b0:	00000000 	.word	0x00000000

000080b4 <__do_global_dtors_aux>:
    80b4:	b510      	push	{r4, lr}
    80b6:	4c06      	ldr	r4, [pc, #24]	; (80d0 <__do_global_dtors_aux+0x1c>)
    80b8:	7823      	ldrb	r3, [r4, #0]
    80ba:	2b00      	cmp	r3, #0
    80bc:	d107      	bne.n	80ce <__do_global_dtors_aux+0x1a>
    80be:	4b05      	ldr	r3, [pc, #20]	; (80d4 <__do_global_dtors_aux+0x20>)
    80c0:	2b00      	cmp	r3, #0
    80c2:	d002      	beq.n	80ca <__do_global_dtors_aux+0x16>
    80c4:	4804      	ldr	r0, [pc, #16]	; (80d8 <__do_global_dtors_aux+0x24>)
    80c6:	e000      	b.n	80ca <__do_global_dtors_aux+0x16>
    80c8:	bf00      	nop
    80ca:	2301      	movs	r3, #1
    80cc:	7023      	strb	r3, [r4, #0]
    80ce:	bd10      	pop	{r4, pc}
    80d0:	20000084 	.word	0x20000084
    80d4:	00000000 	.word	0x00000000
    80d8:	00014a28 	.word	0x00014a28

000080dc <frame_dummy>:
    80dc:	4b08      	ldr	r3, [pc, #32]	; (8100 <frame_dummy+0x24>)
    80de:	b510      	push	{r4, lr}
    80e0:	2b00      	cmp	r3, #0
    80e2:	d003      	beq.n	80ec <frame_dummy+0x10>
    80e4:	4907      	ldr	r1, [pc, #28]	; (8104 <frame_dummy+0x28>)
    80e6:	4808      	ldr	r0, [pc, #32]	; (8108 <frame_dummy+0x2c>)
    80e8:	e000      	b.n	80ec <frame_dummy+0x10>
    80ea:	bf00      	nop
    80ec:	4807      	ldr	r0, [pc, #28]	; (810c <frame_dummy+0x30>)
    80ee:	6803      	ldr	r3, [r0, #0]
    80f0:	2b00      	cmp	r3, #0
    80f2:	d100      	bne.n	80f6 <frame_dummy+0x1a>
    80f4:	bd10      	pop	{r4, pc}
    80f6:	4b06      	ldr	r3, [pc, #24]	; (8110 <frame_dummy+0x34>)
    80f8:	2b00      	cmp	r3, #0
    80fa:	d0fb      	beq.n	80f4 <frame_dummy+0x18>
    80fc:	4798      	blx	r3
    80fe:	e7f9      	b.n	80f4 <frame_dummy+0x18>
    8100:	00000000 	.word	0x00000000
    8104:	20000088 	.word	0x20000088
    8108:	00014a28 	.word	0x00014a28
    810c:	00014a28 	.word	0x00014a28
    8110:	00000000 	.word	0x00000000

00008114 <at25dfx_chip_check_presence>:
 * \retval STATUS_OK if chip responded with ID matching its type.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_NOT_FOUND if chip did not respond, or with wrong ID.
 */
enum status_code at25dfx_chip_check_presence(struct at25dfx_chip_module *chip)
{
    8114:	b530      	push	{r4, r5, lr}
    8116:	b085      	sub	sp, #20
    8118:	0004      	movs	r4, r0
	enum status_code status;
	struct at25dfx_command cmd;
	uint32_t id = 0;
    811a:	2300      	movs	r3, #0
    811c:	9303      	str	r3, [sp, #12]

	Assert(chip);

	// Reserve the SPI for us
	status = _at25dfx_spi_lock(chip->spi);
    811e:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    8120:	4b2f      	ldr	r3, [pc, #188]	; (81e0 <at25dfx_chip_check_presence+0xcc>)
    8122:	4798      	blx	r3
{
	enum status_code status;

	system_interrupt_enter_critical_section();

	if (module->locked) {
    8124:	792b      	ldrb	r3, [r5, #4]
    8126:	2b00      	cmp	r3, #0
    8128:	d155      	bne.n	81d6 <at25dfx_chip_check_presence+0xc2>
		status = STATUS_BUSY;
	} else {
		module->locked = true;
    812a:	3301      	adds	r3, #1
    812c:	712b      	strb	r3, [r5, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    812e:	4b2d      	ldr	r3, [pc, #180]	; (81e4 <at25dfx_chip_check_presence+0xd0>)
    8130:	4798      	blx	r3
	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	// Construct command to send
	cmd_buffer[0] = cmd.opcode;
    8132:	229f      	movs	r2, #159	; 0x9f
    8134:	ab01      	add	r3, sp, #4
    8136:	701a      	strb	r2, [r3, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    8138:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    813a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    813c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    813e:	2900      	cmp	r1, #0
    8140:	d104      	bne.n	814c <at25dfx_chip_check_presence+0x38>
		return &(ports[port_index]->Group[group_index]);
    8142:	095a      	lsrs	r2, r3, #5
    8144:	01d2      	lsls	r2, r2, #7
    8146:	4928      	ldr	r1, [pc, #160]	; (81e8 <at25dfx_chip_check_presence+0xd4>)
    8148:	468c      	mov	ip, r1
    814a:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    814c:	211f      	movs	r1, #31
    814e:	400b      	ands	r3, r1
    8150:	391e      	subs	r1, #30
    8152:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8154:	6151      	str	r1, [r2, #20]
	// Don't bother with init of dummy bytes

	// Issue command, then start read
	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    8156:	2201      	movs	r2, #1
    8158:	a901      	add	r1, sp, #4
    815a:	6820      	ldr	r0, [r4, #0]
    815c:	4b23      	ldr	r3, [pc, #140]	; (81ec <at25dfx_chip_check_presence+0xd8>)
    815e:	4798      	blx	r3
	Assert(status == STATUS_OK);

	if (cmd.length) {
		status = spi_read_buffer_wait(chip->spi, cmd.data.rx, cmd.length, 0);
    8160:	2300      	movs	r3, #0
    8162:	2203      	movs	r2, #3
    8164:	a903      	add	r1, sp, #12
    8166:	6820      	ldr	r0, [r4, #0]
    8168:	4d21      	ldr	r5, [pc, #132]	; (81f0 <at25dfx_chip_check_presence+0xdc>)
    816a:	47a8      	blx	r5
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    816c:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    816e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8170:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8172:	2900      	cmp	r1, #0
    8174:	d104      	bne.n	8180 <at25dfx_chip_check_presence+0x6c>
		return &(ports[port_index]->Group[group_index]);
    8176:	095a      	lsrs	r2, r3, #5
    8178:	01d2      	lsls	r2, r2, #7
    817a:	491b      	ldr	r1, [pc, #108]	; (81e8 <at25dfx_chip_check_presence+0xd4>)
    817c:	468c      	mov	ip, r1
    817e:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8180:	211f      	movs	r1, #31
    8182:	400b      	ands	r3, r1
    8184:	391e      	subs	r1, #30
    8186:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8188:	6191      	str	r1, [r2, #24]
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
	module->locked = false;
    818a:	2300      	movs	r3, #0
    818c:	6822      	ldr	r2, [r4, #0]
    818e:	7113      	strb	r3, [r2, #4]
 *
 * \return SerialFlash device ID.
 */
static inline uint32_t _at25dfx_get_device_id(enum at25dfx_type type)
{
	switch (type) {
    8190:	7923      	ldrb	r3, [r4, #4]
    8192:	2b09      	cmp	r3, #9
    8194:	d815      	bhi.n	81c2 <at25dfx_chip_check_presence+0xae>
    8196:	009b      	lsls	r3, r3, #2
    8198:	4a16      	ldr	r2, [pc, #88]	; (81f4 <at25dfx_chip_check_presence+0xe0>)
    819a:	58d3      	ldr	r3, [r2, r3]
    819c:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 0x00651f;

	case AT25DFX_021:
		return 0x00431f;
    819e:	4b16      	ldr	r3, [pc, #88]	; (81f8 <at25dfx_chip_check_presence+0xe4>)
    81a0:	e012      	b.n	81c8 <at25dfx_chip_check_presence+0xb4>

	case AT25DFX_041A:
		return 0x01441f;
    81a2:	4b16      	ldr	r3, [pc, #88]	; (81fc <at25dfx_chip_check_presence+0xe8>)
    81a4:	e010      	b.n	81c8 <at25dfx_chip_check_presence+0xb4>

	case AT25DFX_081:
		return 0x02451f;
    81a6:	4b16      	ldr	r3, [pc, #88]	; (8200 <at25dfx_chip_check_presence+0xec>)
    81a8:	e00e      	b.n	81c8 <at25dfx_chip_check_presence+0xb4>

	case AT25DFX_081A:
		return 0x01451f;
    81aa:	4b16      	ldr	r3, [pc, #88]	; (8204 <at25dfx_chip_check_presence+0xf0>)
    81ac:	e00c      	b.n	81c8 <at25dfx_chip_check_presence+0xb4>

	case AT25DFX_161:
		return 0x02461f;
    81ae:	4b16      	ldr	r3, [pc, #88]	; (8208 <at25dfx_chip_check_presence+0xf4>)
    81b0:	e00a      	b.n	81c8 <at25dfx_chip_check_presence+0xb4>

	case AT25DFX_L161:
		return 0x03461f;
    81b2:	4b16      	ldr	r3, [pc, #88]	; (820c <at25dfx_chip_check_presence+0xf8>)
    81b4:	e008      	b.n	81c8 <at25dfx_chip_check_presence+0xb4>

	case AT25DFX_Q161:
		return 0x00861f;
    81b6:	4b16      	ldr	r3, [pc, #88]	; (8210 <at25dfx_chip_check_presence+0xfc>)
    81b8:	e006      	b.n	81c8 <at25dfx_chip_check_presence+0xb4>

	case AT25DFX_321A:
		return 0x01471f;
    81ba:	4b16      	ldr	r3, [pc, #88]	; (8214 <at25dfx_chip_check_presence+0x100>)
    81bc:	e004      	b.n	81c8 <at25dfx_chip_check_presence+0xb4>

	case AT25DFX_641:
		return 0x00481f;
    81be:	4b16      	ldr	r3, [pc, #88]	; (8218 <at25dfx_chip_check_presence+0x104>)
    81c0:	e002      	b.n	81c8 <at25dfx_chip_check_presence+0xb4>

	default:
		Assert(false);
		return 0;
    81c2:	2300      	movs	r3, #0
    81c4:	e000      	b.n	81c8 <at25dfx_chip_check_presence+0xb4>
 */
static inline uint32_t _at25dfx_get_device_id(enum at25dfx_type type)
{
	switch (type) {
	case AT25DFX_512B:
		return 0x00651f;
    81c6:	4b15      	ldr	r3, [pc, #84]	; (821c <at25dfx_chip_check_presence+0x108>)

	_at25dfx_chip_issue_read_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);

	if (id == _at25dfx_get_device_id(chip->type)) {
    81c8:	9a03      	ldr	r2, [sp, #12]
    81ca:	429a      	cmp	r2, r3
    81cc:	d001      	beq.n	81d2 <at25dfx_chip_check_presence+0xbe>
		return STATUS_OK;
	} else {
		return STATUS_ERR_NOT_FOUND;
    81ce:	2014      	movs	r0, #20
    81d0:	e004      	b.n	81dc <at25dfx_chip_check_presence+0xc8>
	_at25dfx_chip_issue_read_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);

	if (id == _at25dfx_get_device_id(chip->type)) {
		return STATUS_OK;
    81d2:	2000      	movs	r0, #0
    81d4:	e002      	b.n	81dc <at25dfx_chip_check_presence+0xc8>
    81d6:	4b03      	ldr	r3, [pc, #12]	; (81e4 <at25dfx_chip_check_presence+0xd0>)
    81d8:	4798      	blx	r3
	Assert(chip);

	// Reserve the SPI for us
	status = _at25dfx_spi_lock(chip->spi);
	if (status == STATUS_BUSY) {
		return status;
    81da:	2005      	movs	r0, #5
	if (id == _at25dfx_get_device_id(chip->type)) {
		return STATUS_OK;
	} else {
		return STATUS_ERR_NOT_FOUND;
	}
}
    81dc:	b005      	add	sp, #20
    81de:	bd30      	pop	{r4, r5, pc}
    81e0:	0000bd69 	.word	0x0000bd69
    81e4:	0000bda9 	.word	0x0000bda9
    81e8:	41004400 	.word	0x41004400
    81ec:	0000ca6d 	.word	0x0000ca6d
    81f0:	0000c8cd 	.word	0x0000c8cd
    81f4:	00012c34 	.word	0x00012c34
    81f8:	0000431f 	.word	0x0000431f
    81fc:	0001441f 	.word	0x0001441f
    8200:	0002451f 	.word	0x0002451f
    8204:	0001451f 	.word	0x0001451f
    8208:	0002461f 	.word	0x0002461f
    820c:	0003461f 	.word	0x0003461f
    8210:	0000861f 	.word	0x0000861f
    8214:	0001471f 	.word	0x0001471f
    8218:	0000481f 	.word	0x0000481f
    821c:	0000651f 	.word	0x0000651f

00008220 <at25dfx_chip_write_buffer>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address and/or length is out of bounds.
 */
enum status_code at25dfx_chip_write_buffer(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, const void *data, at25dfx_datalen_t length)
{
    8220:	b5f0      	push	{r4, r5, r6, r7, lr}
    8222:	465f      	mov	r7, fp
    8224:	4656      	mov	r6, sl
    8226:	464d      	mov	r5, r9
    8228:	4644      	mov	r4, r8
    822a:	b4f0      	push	{r4, r5, r6, r7}
    822c:	b085      	sub	sp, #20
    822e:	0005      	movs	r5, r0
    8230:	000e      	movs	r6, r1
    8232:	9200      	str	r2, [sp, #0]
    8234:	001f      	movs	r7, r3

	Assert(chip);
	Assert(data);
	Assert(length);

	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
    8236:	185a      	adds	r2, r3, r1
 *
 * \return SerialFlash storage size.
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
	switch (type) {
    8238:	7903      	ldrb	r3, [r0, #4]
    823a:	2b09      	cmp	r3, #9
    823c:	d815      	bhi.n	826a <at25dfx_chip_write_buffer+0x4a>
    823e:	009b      	lsls	r3, r3, #2
    8240:	49cd      	ldr	r1, [pc, #820]	; (8578 <at25dfx_chip_write_buffer+0x358>)
    8242:	58cb      	ldr	r3, [r1, r3]
    8244:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 64 * 1024UL;

	case AT25DFX_021:
		return 256 * 1024UL;
    8246:	2380      	movs	r3, #128	; 0x80
    8248:	02db      	lsls	r3, r3, #11
    824a:	e012      	b.n	8272 <at25dfx_chip_write_buffer+0x52>

	case AT25DFX_041A:
		return 512 * 1024UL;
    824c:	2380      	movs	r3, #128	; 0x80
    824e:	031b      	lsls	r3, r3, #12
    8250:	e00f      	b.n	8272 <at25dfx_chip_write_buffer+0x52>

	case AT25DFX_081:
	case AT25DFX_081A:
		return 1024 * 1024UL;
    8252:	2380      	movs	r3, #128	; 0x80
    8254:	035b      	lsls	r3, r3, #13
    8256:	e00c      	b.n	8272 <at25dfx_chip_write_buffer+0x52>

	case AT25DFX_161:
	case AT25DFX_L161:
	case AT25DFX_Q161:
		return 2048 * 1024UL;
    8258:	2380      	movs	r3, #128	; 0x80
    825a:	039b      	lsls	r3, r3, #14
    825c:	e009      	b.n	8272 <at25dfx_chip_write_buffer+0x52>

	case AT25DFX_321A:
		return 4096 * 1024UL;
    825e:	2380      	movs	r3, #128	; 0x80
    8260:	03db      	lsls	r3, r3, #15
    8262:	e006      	b.n	8272 <at25dfx_chip_write_buffer+0x52>

	case AT25DFX_641:
		return 8192 * 1024UL;
    8264:	2380      	movs	r3, #128	; 0x80
    8266:	041b      	lsls	r3, r3, #16
    8268:	e003      	b.n	8272 <at25dfx_chip_write_buffer+0x52>

	default:
		Assert(false);
		return 0;
    826a:	2300      	movs	r3, #0
    826c:	e001      	b.n	8272 <at25dfx_chip_write_buffer+0x52>
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
	switch (type) {
	case AT25DFX_512B:
		return 64 * 1024UL;
    826e:	2380      	movs	r3, #128	; 0x80
    8270:	025b      	lsls	r3, r3, #9
	Assert(chip);
	Assert(data);
	Assert(length);

	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
		return STATUS_ERR_INVALID_ARG;
    8272:	2017      	movs	r0, #23

	Assert(chip);
	Assert(data);
	Assert(length);

	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
    8274:	429a      	cmp	r2, r3
    8276:	d900      	bls.n	827a <at25dfx_chip_write_buffer+0x5a>
    8278:	e1dd      	b.n	8636 <at25dfx_chip_write_buffer+0x416>
		return STATUS_ERR_INVALID_ARG;
	}

	status = _at25dfx_spi_lock(chip->spi);
    827a:	682c      	ldr	r4, [r5, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    827c:	4bbf      	ldr	r3, [pc, #764]	; (857c <at25dfx_chip_write_buffer+0x35c>)
    827e:	4798      	blx	r3
{
	enum status_code status;

	system_interrupt_enter_critical_section();

	if (module->locked) {
    8280:	7923      	ldrb	r3, [r4, #4]
    8282:	2b00      	cmp	r3, #0
    8284:	d000      	beq.n	8288 <at25dfx_chip_write_buffer+0x68>
    8286:	e1bc      	b.n	8602 <at25dfx_chip_write_buffer+0x3e2>
		status = STATUS_BUSY;
	} else {
		module->locked = true;
    8288:	3301      	adds	r3, #1
    828a:	7123      	strb	r3, [r4, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    828c:	4bbc      	ldr	r3, [pc, #752]	; (8580 <at25dfx_chip_write_buffer+0x360>)
    828e:	4798      	blx	r3

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
    8290:	2306      	movs	r3, #6
    8292:	aa02      	add	r2, sp, #8
    8294:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    8296:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8298:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    829a:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    829c:	2900      	cmp	r1, #0
    829e:	d104      	bne.n	82aa <at25dfx_chip_write_buffer+0x8a>
		return &(ports[port_index]->Group[group_index]);
    82a0:	095a      	lsrs	r2, r3, #5
    82a2:	01d2      	lsls	r2, r2, #7
    82a4:	49b7      	ldr	r1, [pc, #732]	; (8584 <at25dfx_chip_write_buffer+0x364>)
    82a6:	468c      	mov	ip, r1
    82a8:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    82aa:	211f      	movs	r1, #31
    82ac:	400b      	ands	r3, r1
    82ae:	391e      	subs	r1, #30
    82b0:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    82b2:	6151      	str	r1, [r2, #20]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    82b4:	2201      	movs	r2, #1
    82b6:	a902      	add	r1, sp, #8
    82b8:	6828      	ldr	r0, [r5, #0]
    82ba:	4bb3      	ldr	r3, [pc, #716]	; (8588 <at25dfx_chip_write_buffer+0x368>)
    82bc:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    82be:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    82c0:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    82c2:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    82c4:	2900      	cmp	r1, #0
    82c6:	d104      	bne.n	82d2 <at25dfx_chip_write_buffer+0xb2>
		return &(ports[port_index]->Group[group_index]);
    82c8:	095a      	lsrs	r2, r3, #5
    82ca:	01d2      	lsls	r2, r2, #7
    82cc:	49ad      	ldr	r1, [pc, #692]	; (8584 <at25dfx_chip_write_buffer+0x364>)
    82ce:	468c      	mov	ip, r1
    82d0:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    82d2:	211f      	movs	r1, #31
    82d4:	400b      	ands	r3, r1
    82d6:	391e      	subs	r1, #30
    82d8:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    82da:	6191      	str	r1, [r2, #24]
	cmd.opcode = AT25DFX_COMMAND_PROGRAM_PAGE;
	cmd.command_size = 4;
	cmd.address = address;
	cmd.data.tx = (uint8_t *)data;
	page_bytes = AT25DFX_PAGE_SIZE - (address % AT25DFX_PAGE_SIZE);
	cmd.length = min(page_bytes, length);
    82dc:	23ff      	movs	r3, #255	; 0xff
    82de:	4033      	ands	r3, r6
    82e0:	001a      	movs	r2, r3
    82e2:	2380      	movs	r3, #128	; 0x80
    82e4:	005b      	lsls	r3, r3, #1
    82e6:	1a9b      	subs	r3, r3, r2
    82e8:	1c1a      	adds	r2, r3, #0
    82ea:	b29b      	uxth	r3, r3
    82ec:	42bb      	cmp	r3, r7
    82ee:	d900      	bls.n	82f2 <at25dfx_chip_write_buffer+0xd2>
    82f0:	1c3a      	adds	r2, r7, #0
    82f2:	b293      	uxth	r3, r2
    82f4:	4699      	mov	r9, r3

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
    82f6:	2302      	movs	r3, #2
    82f8:	aa02      	add	r2, sp, #8
    82fa:	7013      	strb	r3, [r2, #0]

	if (cmd.command_size > 1) {
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
    82fc:	70d6      	strb	r6, [r2, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
    82fe:	0a33      	lsrs	r3, r6, #8
    8300:	7093      	strb	r3, [r2, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
    8302:	0c33      	lsrs	r3, r6, #16
    8304:	7053      	strb	r3, [r2, #1]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    8306:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8308:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    830a:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    830c:	2900      	cmp	r1, #0
    830e:	d104      	bne.n	831a <at25dfx_chip_write_buffer+0xfa>
		return &(ports[port_index]->Group[group_index]);
    8310:	095a      	lsrs	r2, r3, #5
    8312:	01d2      	lsls	r2, r2, #7
    8314:	499b      	ldr	r1, [pc, #620]	; (8584 <at25dfx_chip_write_buffer+0x364>)
    8316:	468c      	mov	ip, r1
    8318:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    831a:	211f      	movs	r1, #31
    831c:	400b      	ands	r3, r1
    831e:	391e      	subs	r1, #30
    8320:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8322:	6151      	str	r1, [r2, #20]
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    8324:	2204      	movs	r2, #4
    8326:	a902      	add	r1, sp, #8
    8328:	6828      	ldr	r0, [r5, #0]
    832a:	4b97      	ldr	r3, [pc, #604]	; (8588 <at25dfx_chip_write_buffer+0x368>)
    832c:	4798      	blx	r3
	Assert(status == STATUS_OK);

	if (cmd.length) {
    832e:	464b      	mov	r3, r9
    8330:	2b00      	cmp	r3, #0
    8332:	d004      	beq.n	833e <at25dfx_chip_write_buffer+0x11e>
		status = spi_write_buffer_wait(chip->spi, cmd.data.tx, cmd.length);
    8334:	464a      	mov	r2, r9
    8336:	9900      	ldr	r1, [sp, #0]
    8338:	6828      	ldr	r0, [r5, #0]
    833a:	4b93      	ldr	r3, [pc, #588]	; (8588 <at25dfx_chip_write_buffer+0x368>)
    833c:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    833e:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8340:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8342:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8344:	2900      	cmp	r1, #0
    8346:	d104      	bne.n	8352 <at25dfx_chip_write_buffer+0x132>
		return &(ports[port_index]->Group[group_index]);
    8348:	095a      	lsrs	r2, r3, #5
    834a:	01d2      	lsls	r2, r2, #7
    834c:	498d      	ldr	r1, [pc, #564]	; (8584 <at25dfx_chip_write_buffer+0x364>)
    834e:	468c      	mov	ip, r1
    8350:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8352:	211f      	movs	r1, #31
    8354:	400b      	ands	r3, r1
    8356:	391e      	subs	r1, #30
    8358:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    835a:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    835c:	682b      	ldr	r3, [r5, #0]
    835e:	6819      	ldr	r1, [r3, #0]
	uint16_t status_reg = 0;

	UNUSED(status);

	// Issue status read command
	while (!spi_is_ready_to_write(chip->spi)) {
    8360:	2201      	movs	r2, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8362:	7e0b      	ldrb	r3, [r1, #24]
    8364:	4213      	tst	r3, r2
    8366:	d0fc      	beq.n	8362 <at25dfx_chip_write_buffer+0x142>
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    8368:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    836a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    836c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    836e:	2900      	cmp	r1, #0
    8370:	d104      	bne.n	837c <at25dfx_chip_write_buffer+0x15c>
		return &(ports[port_index]->Group[group_index]);
    8372:	095a      	lsrs	r2, r3, #5
    8374:	01d2      	lsls	r2, r2, #7
    8376:	4983      	ldr	r1, [pc, #524]	; (8584 <at25dfx_chip_write_buffer+0x364>)
    8378:	468c      	mov	ip, r1
    837a:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    837c:	211f      	movs	r1, #31
    837e:	400b      	ands	r3, r1
    8380:	391e      	subs	r1, #30
    8382:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8384:	6151      	str	r1, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8386:	682b      	ldr	r3, [r5, #0]
    8388:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    838a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    838c:	07d2      	lsls	r2, r2, #31
    838e:	d501      	bpl.n	8394 <at25dfx_chip_write_buffer+0x174>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8390:	2205      	movs	r2, #5
    8392:	629a      	str	r2, [r3, #40]	; 0x28

	_at25dfx_chip_select(chip);
	status = spi_write(chip->spi, AT25DFX_COMMAND_READ_STATUS);
	Assert(status == STATUS_OK);

	while (!spi_is_ready_to_read(chip->spi)) {
    8394:	6828      	ldr	r0, [r5, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8396:	6802      	ldr	r2, [r0, #0]
    8398:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    839a:	7e13      	ldrb	r3, [r2, #24]
    839c:	420b      	tst	r3, r1
    839e:	d0fc      	beq.n	839a <at25dfx_chip_write_buffer+0x17a>
    83a0:	7e13      	ldrb	r3, [r2, #24]
 */
static inline enum status_code _at25dfx_chip_get_nonbusy_status(
		struct at25dfx_chip_module *chip)
{
	enum status_code status;
	uint16_t status_reg = 0;
    83a2:	2400      	movs	r4, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    83a4:	075b      	lsls	r3, r3, #29
    83a6:	d50d      	bpl.n	83c4 <at25dfx_chip_write_buffer+0x1a4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    83a8:	8b53      	ldrh	r3, [r2, #26]
    83aa:	075b      	lsls	r3, r3, #29
    83ac:	d501      	bpl.n	83b2 <at25dfx_chip_write_buffer+0x192>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    83ae:	2304      	movs	r3, #4
    83b0:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    83b2:	7983      	ldrb	r3, [r0, #6]
    83b4:	2b01      	cmp	r3, #1
    83b6:	d103      	bne.n	83c0 <at25dfx_chip_write_buffer+0x1a0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    83b8:	6a93      	ldr	r3, [r2, #40]	; 0x28
    83ba:	05db      	lsls	r3, r3, #23
    83bc:	0ddc      	lsrs	r4, r3, #23
    83be:	e001      	b.n	83c4 <at25dfx_chip_write_buffer+0x1a4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    83c0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    83c2:	b2dc      	uxtb	r4, r3

	// Keep reading until busy flag clears
	// TODO: Add some timeout functionality here!
	do {
		// Do dummy writes to read out status
		while (!spi_is_ready_to_write(chip->spi)) {
    83c4:	2101      	movs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    83c6:	2300      	movs	r3, #0
    83c8:	4698      	mov	r8, r3
		}
		status = spi_write(chip->spi, 0);
		Assert(status == STATUS_OK);

		while (!spi_is_ready_to_read(chip->spi)) {
    83ca:	2004      	movs	r0, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    83cc:	682b      	ldr	r3, [r5, #0]
    83ce:	681a      	ldr	r2, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    83d0:	7e13      	ldrb	r3, [r2, #24]

	// Keep reading until busy flag clears
	// TODO: Add some timeout functionality here!
	do {
		// Do dummy writes to read out status
		while (!spi_is_ready_to_write(chip->spi)) {
    83d2:	420b      	tst	r3, r1
    83d4:	d0fc      	beq.n	83d0 <at25dfx_chip_write_buffer+0x1b0>
    83d6:	7e13      	ldrb	r3, [r2, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    83d8:	420b      	tst	r3, r1
    83da:	d001      	beq.n	83e0 <at25dfx_chip_write_buffer+0x1c0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    83dc:	4643      	mov	r3, r8
    83de:	6293      	str	r3, [r2, #40]	; 0x28
		}
		status = spi_write(chip->spi, 0);
		Assert(status == STATUS_OK);

		while (!spi_is_ready_to_read(chip->spi)) {
    83e0:	682b      	ldr	r3, [r5, #0]
    83e2:	469a      	mov	sl, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    83e4:	681a      	ldr	r2, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    83e6:	7e13      	ldrb	r3, [r2, #24]
    83e8:	4203      	tst	r3, r0
    83ea:	d0fc      	beq.n	83e6 <at25dfx_chip_write_buffer+0x1c6>
    83ec:	7e13      	ldrb	r3, [r2, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    83ee:	4203      	tst	r3, r0
    83f0:	d00d      	beq.n	840e <at25dfx_chip_write_buffer+0x1ee>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    83f2:	8b53      	ldrh	r3, [r2, #26]
    83f4:	4203      	tst	r3, r0
    83f6:	d000      	beq.n	83fa <at25dfx_chip_write_buffer+0x1da>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    83f8:	8350      	strh	r0, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    83fa:	4653      	mov	r3, sl
    83fc:	799b      	ldrb	r3, [r3, #6]
    83fe:	2b01      	cmp	r3, #1
    8400:	d103      	bne.n	840a <at25dfx_chip_write_buffer+0x1ea>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8402:	6a93      	ldr	r3, [r2, #40]	; 0x28
    8404:	05db      	lsls	r3, r3, #23
    8406:	0ddc      	lsrs	r4, r3, #23
    8408:	e001      	b.n	840e <at25dfx_chip_write_buffer+0x1ee>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    840a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    840c:	b2dc      	uxtb	r4, r3
		}
		status = spi_read(chip->spi, &status_reg);
		Assert(status == STATUS_OK);
	} while (status_reg & AT25DFX_STATUS_BUSY);
    840e:	4221      	tst	r1, r4
    8410:	d1dc      	bne.n	83cc <at25dfx_chip_write_buffer+0x1ac>
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    8412:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8414:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8416:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8418:	2900      	cmp	r1, #0
    841a:	d104      	bne.n	8426 <at25dfx_chip_write_buffer+0x206>
		return &(ports[port_index]->Group[group_index]);
    841c:	095a      	lsrs	r2, r3, #5
    841e:	01d2      	lsls	r2, r2, #7
    8420:	4958      	ldr	r1, [pc, #352]	; (8584 <at25dfx_chip_write_buffer+0x364>)
    8422:	468c      	mov	ip, r1
    8424:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8426:	211f      	movs	r1, #31
    8428:	400b      	ands	r3, r1
    842a:	391e      	subs	r1, #30
    842c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    842e:	6191      	str	r1, [r2, #24]

	_at25dfx_chip_deselect(chip);

	// Return final status
	if (status_reg & AT25DFX_STATUS_ERROR) {
		return STATUS_ERR_IO;
    8430:	2010      	movs	r0, #16
	} while (status_reg & AT25DFX_STATUS_BUSY);

	_at25dfx_chip_deselect(chip);

	// Return final status
	if (status_reg & AT25DFX_STATUS_ERROR) {
    8432:	06a3      	lsls	r3, r4, #26
    8434:	d500      	bpl.n	8438 <at25dfx_chip_write_buffer+0x218>
    8436:	e0e0      	b.n	85fa <at25dfx_chip_write_buffer+0x3da>
    8438:	e0e7      	b.n	860a <at25dfx_chip_write_buffer+0x3ea>
	} else {
		Assert(false);
		return NULL;
    843a:	2700      	movs	r7, #0
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    843c:	231f      	movs	r3, #31
    843e:	469a      	mov	sl, r3
    8440:	2401      	movs	r4, #1

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
    8442:	2306      	movs	r3, #6
    8444:	aa02      	add	r2, sp, #8
    8446:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    8448:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    844a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    844c:	003a      	movs	r2, r7
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    844e:	2900      	cmp	r1, #0
    8450:	d104      	bne.n	845c <at25dfx_chip_write_buffer+0x23c>
		return &(ports[port_index]->Group[group_index]);
    8452:	095a      	lsrs	r2, r3, #5
    8454:	01d2      	lsls	r2, r2, #7
    8456:	494b      	ldr	r1, [pc, #300]	; (8584 <at25dfx_chip_write_buffer+0x364>)
    8458:	468c      	mov	ip, r1
    845a:	4462      	add	r2, ip
    845c:	4651      	mov	r1, sl
    845e:	400b      	ands	r3, r1
    8460:	0021      	movs	r1, r4
    8462:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8464:	6151      	str	r1, [r2, #20]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    8466:	0022      	movs	r2, r4
    8468:	a902      	add	r1, sp, #8
    846a:	6828      	ldr	r0, [r5, #0]
    846c:	4b46      	ldr	r3, [pc, #280]	; (8588 <at25dfx_chip_write_buffer+0x368>)
    846e:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    8470:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8472:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8474:	003a      	movs	r2, r7
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8476:	2900      	cmp	r1, #0
    8478:	d104      	bne.n	8484 <at25dfx_chip_write_buffer+0x264>
		return &(ports[port_index]->Group[group_index]);
    847a:	095a      	lsrs	r2, r3, #5
    847c:	01d2      	lsls	r2, r2, #7
    847e:	4941      	ldr	r1, [pc, #260]	; (8584 <at25dfx_chip_write_buffer+0x364>)
    8480:	468c      	mov	ip, r1
    8482:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8484:	4651      	mov	r1, sl
    8486:	400b      	ands	r3, r1
    8488:	0021      	movs	r1, r4
    848a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    848c:	6191      	str	r1, [r2, #24]
	length -= cmd.length;

	while (length && (status == STATUS_OK)) {
		_at25dfx_chip_enable_write(chip);

		cmd.address += cmd.length;
    848e:	9b01      	ldr	r3, [sp, #4]
    8490:	444b      	add	r3, r9
    8492:	9301      	str	r3, [sp, #4]
		cmd.data.tx += cmd.length;
    8494:	44cb      	add	fp, r9
		cmd.length = min(AT25DFX_PAGE_SIZE, length);
    8496:	4643      	mov	r3, r8
    8498:	2280      	movs	r2, #128	; 0x80
    849a:	0052      	lsls	r2, r2, #1
    849c:	4590      	cmp	r8, r2
    849e:	d901      	bls.n	84a4 <at25dfx_chip_write_buffer+0x284>
    84a0:	4b3a      	ldr	r3, [pc, #232]	; (858c <at25dfx_chip_write_buffer+0x36c>)
    84a2:	881b      	ldrh	r3, [r3, #0]
    84a4:	b29b      	uxth	r3, r3
    84a6:	4699      	mov	r9, r3

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
    84a8:	2302      	movs	r3, #2
    84aa:	aa02      	add	r2, sp, #8
    84ac:	7013      	strb	r3, [r2, #0]

	if (cmd.command_size > 1) {
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
    84ae:	0011      	movs	r1, r2
    84b0:	9a01      	ldr	r2, [sp, #4]
    84b2:	70ca      	strb	r2, [r1, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
    84b4:	0a13      	lsrs	r3, r2, #8
    84b6:	708b      	strb	r3, [r1, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
    84b8:	0c13      	lsrs	r3, r2, #16
    84ba:	704b      	strb	r3, [r1, #1]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    84bc:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    84be:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    84c0:	003a      	movs	r2, r7
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    84c2:	2900      	cmp	r1, #0
    84c4:	d104      	bne.n	84d0 <at25dfx_chip_write_buffer+0x2b0>
		return &(ports[port_index]->Group[group_index]);
    84c6:	095a      	lsrs	r2, r3, #5
    84c8:	01d2      	lsls	r2, r2, #7
    84ca:	492e      	ldr	r1, [pc, #184]	; (8584 <at25dfx_chip_write_buffer+0x364>)
    84cc:	468c      	mov	ip, r1
    84ce:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    84d0:	4651      	mov	r1, sl
    84d2:	400b      	ands	r3, r1
    84d4:	0021      	movs	r1, r4
    84d6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    84d8:	6151      	str	r1, [r2, #20]
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    84da:	2204      	movs	r2, #4
    84dc:	a902      	add	r1, sp, #8
    84de:	6828      	ldr	r0, [r5, #0]
    84e0:	4b29      	ldr	r3, [pc, #164]	; (8588 <at25dfx_chip_write_buffer+0x368>)
    84e2:	4798      	blx	r3
	Assert(status == STATUS_OK);

	if (cmd.length) {
    84e4:	464b      	mov	r3, r9
    84e6:	2b00      	cmp	r3, #0
    84e8:	d004      	beq.n	84f4 <at25dfx_chip_write_buffer+0x2d4>
		status = spi_write_buffer_wait(chip->spi, cmd.data.tx, cmd.length);
    84ea:	464a      	mov	r2, r9
    84ec:	4659      	mov	r1, fp
    84ee:	6828      	ldr	r0, [r5, #0]
    84f0:	4b25      	ldr	r3, [pc, #148]	; (8588 <at25dfx_chip_write_buffer+0x368>)
    84f2:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    84f4:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    84f6:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    84f8:	003a      	movs	r2, r7
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    84fa:	2900      	cmp	r1, #0
    84fc:	d104      	bne.n	8508 <at25dfx_chip_write_buffer+0x2e8>
		return &(ports[port_index]->Group[group_index]);
    84fe:	095a      	lsrs	r2, r3, #5
    8500:	01d2      	lsls	r2, r2, #7
    8502:	4920      	ldr	r1, [pc, #128]	; (8584 <at25dfx_chip_write_buffer+0x364>)
    8504:	468c      	mov	ip, r1
    8506:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8508:	4651      	mov	r1, sl
    850a:	400b      	ands	r3, r1
    850c:	0021      	movs	r1, r4
    850e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8510:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8512:	682b      	ldr	r3, [r5, #0]
    8514:	681a      	ldr	r2, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8516:	7e13      	ldrb	r3, [r2, #24]
	uint16_t status_reg = 0;

	UNUSED(status);

	// Issue status read command
	while (!spi_is_ready_to_write(chip->spi)) {
    8518:	4223      	tst	r3, r4
    851a:	d0fc      	beq.n	8516 <at25dfx_chip_write_buffer+0x2f6>
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    851c:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    851e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8520:	003a      	movs	r2, r7
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8522:	2900      	cmp	r1, #0
    8524:	d104      	bne.n	8530 <at25dfx_chip_write_buffer+0x310>
		return &(ports[port_index]->Group[group_index]);
    8526:	095a      	lsrs	r2, r3, #5
    8528:	01d2      	lsls	r2, r2, #7
    852a:	4916      	ldr	r1, [pc, #88]	; (8584 <at25dfx_chip_write_buffer+0x364>)
    852c:	468c      	mov	ip, r1
    852e:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8530:	4651      	mov	r1, sl
    8532:	400b      	ands	r3, r1
    8534:	0021      	movs	r1, r4
    8536:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8538:	6151      	str	r1, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    853a:	682b      	ldr	r3, [r5, #0]
    853c:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    853e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8540:	4222      	tst	r2, r4
    8542:	d001      	beq.n	8548 <at25dfx_chip_write_buffer+0x328>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8544:	2205      	movs	r2, #5
    8546:	629a      	str	r2, [r3, #40]	; 0x28

	_at25dfx_chip_select(chip);
	status = spi_write(chip->spi, AT25DFX_COMMAND_READ_STATUS);
	Assert(status == STATUS_OK);

	while (!spi_is_ready_to_read(chip->spi)) {
    8548:	682b      	ldr	r3, [r5, #0]
    854a:	469c      	mov	ip, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    854c:	681a      	ldr	r2, [r3, #0]
    854e:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8550:	7e13      	ldrb	r3, [r2, #24]
    8552:	420b      	tst	r3, r1
    8554:	d0fc      	beq.n	8550 <at25dfx_chip_write_buffer+0x330>
    8556:	7e13      	ldrb	r3, [r2, #24]
 */
static inline enum status_code _at25dfx_chip_get_nonbusy_status(
		struct at25dfx_chip_module *chip)
{
	enum status_code status;
	uint16_t status_reg = 0;
    8558:	0038      	movs	r0, r7
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    855a:	075b      	lsls	r3, r3, #29
    855c:	d51a      	bpl.n	8594 <at25dfx_chip_write_buffer+0x374>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    855e:	8b53      	ldrh	r3, [r2, #26]
    8560:	075b      	lsls	r3, r3, #29
    8562:	d501      	bpl.n	8568 <at25dfx_chip_write_buffer+0x348>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8564:	2304      	movs	r3, #4
    8566:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8568:	4663      	mov	r3, ip
    856a:	799b      	ldrb	r3, [r3, #6]
    856c:	2b01      	cmp	r3, #1
    856e:	d10f      	bne.n	8590 <at25dfx_chip_write_buffer+0x370>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8570:	6a90      	ldr	r0, [r2, #40]	; 0x28
    8572:	05c0      	lsls	r0, r0, #23
    8574:	0dc0      	lsrs	r0, r0, #23
    8576:	e00d      	b.n	8594 <at25dfx_chip_write_buffer+0x374>
    8578:	00012c60 	.word	0x00012c60
    857c:	0000bd69 	.word	0x0000bd69
    8580:	0000bda9 	.word	0x0000bda9
    8584:	41004400 	.word	0x41004400
    8588:	0000ca6d 	.word	0x0000ca6d
    858c:	00012c5c 	.word	0x00012c5c
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8590:	6a90      	ldr	r0, [r2, #40]	; 0x28
    8592:	b2c0      	uxtb	r0, r0
		while (!spi_is_ready_to_write(chip->spi)) {
		}
		status = spi_write(chip->spi, 0);
		Assert(status == STATUS_OK);

		while (!spi_is_ready_to_read(chip->spi)) {
    8594:	2104      	movs	r1, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8596:	682b      	ldr	r3, [r5, #0]
    8598:	681a      	ldr	r2, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    859a:	7e13      	ldrb	r3, [r2, #24]

	// Keep reading until busy flag clears
	// TODO: Add some timeout functionality here!
	do {
		// Do dummy writes to read out status
		while (!spi_is_ready_to_write(chip->spi)) {
    859c:	4223      	tst	r3, r4
    859e:	d0fc      	beq.n	859a <at25dfx_chip_write_buffer+0x37a>
    85a0:	7e13      	ldrb	r3, [r2, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    85a2:	4223      	tst	r3, r4
    85a4:	d000      	beq.n	85a8 <at25dfx_chip_write_buffer+0x388>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    85a6:	6297      	str	r7, [r2, #40]	; 0x28
		}
		status = spi_write(chip->spi, 0);
		Assert(status == STATUS_OK);

		while (!spi_is_ready_to_read(chip->spi)) {
    85a8:	682e      	ldr	r6, [r5, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    85aa:	6832      	ldr	r2, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    85ac:	7e13      	ldrb	r3, [r2, #24]
    85ae:	420b      	tst	r3, r1
    85b0:	d0fc      	beq.n	85ac <at25dfx_chip_write_buffer+0x38c>
    85b2:	7e13      	ldrb	r3, [r2, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    85b4:	420b      	tst	r3, r1
    85b6:	d00c      	beq.n	85d2 <at25dfx_chip_write_buffer+0x3b2>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    85b8:	8b53      	ldrh	r3, [r2, #26]
    85ba:	420b      	tst	r3, r1
    85bc:	d000      	beq.n	85c0 <at25dfx_chip_write_buffer+0x3a0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    85be:	8351      	strh	r1, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    85c0:	79b3      	ldrb	r3, [r6, #6]
    85c2:	2b01      	cmp	r3, #1
    85c4:	d103      	bne.n	85ce <at25dfx_chip_write_buffer+0x3ae>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    85c6:	6a90      	ldr	r0, [r2, #40]	; 0x28
    85c8:	05c0      	lsls	r0, r0, #23
    85ca:	0dc0      	lsrs	r0, r0, #23
    85cc:	e001      	b.n	85d2 <at25dfx_chip_write_buffer+0x3b2>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    85ce:	6a90      	ldr	r0, [r2, #40]	; 0x28
    85d0:	b2c0      	uxtb	r0, r0
		}
		status = spi_read(chip->spi, &status_reg);
		Assert(status == STATUS_OK);
	} while (status_reg & AT25DFX_STATUS_BUSY);
    85d2:	4204      	tst	r4, r0
    85d4:	d1df      	bne.n	8596 <at25dfx_chip_write_buffer+0x376>
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    85d6:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    85d8:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    85da:	003a      	movs	r2, r7
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    85dc:	2900      	cmp	r1, #0
    85de:	d104      	bne.n	85ea <at25dfx_chip_write_buffer+0x3ca>
		return &(ports[port_index]->Group[group_index]);
    85e0:	095a      	lsrs	r2, r3, #5
    85e2:	01d2      	lsls	r2, r2, #7
    85e4:	4917      	ldr	r1, [pc, #92]	; (8644 <at25dfx_chip_write_buffer+0x424>)
    85e6:	468c      	mov	ip, r1
    85e8:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    85ea:	4651      	mov	r1, sl
    85ec:	400b      	ands	r3, r1
    85ee:	0021      	movs	r1, r4
    85f0:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    85f2:	6191      	str	r1, [r2, #24]

	_at25dfx_chip_deselect(chip);

	// Return final status
	if (status_reg & AT25DFX_STATUS_ERROR) {
    85f4:	0683      	lsls	r3, r0, #26
    85f6:	d514      	bpl.n	8622 <at25dfx_chip_write_buffer+0x402>
		return STATUS_ERR_IO;
    85f8:	2010      	movs	r0, #16
		status = _at25dfx_chip_get_nonbusy_status(chip);

		length -= cmd.length;
	}

	_at25dfx_spi_unlock(chip->spi);
    85fa:	682b      	ldr	r3, [r5, #0]
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
	module->locked = false;
    85fc:	2200      	movs	r2, #0
    85fe:	711a      	strb	r2, [r3, #4]

	return status;
    8600:	e019      	b.n	8636 <at25dfx_chip_write_buffer+0x416>
    8602:	4b11      	ldr	r3, [pc, #68]	; (8648 <at25dfx_chip_write_buffer+0x428>)
    8604:	4798      	blx	r3
		return STATUS_ERR_INVALID_ARG;
	}

	status = _at25dfx_spi_lock(chip->spi);
	if (status == STATUS_BUSY) {
		return status;
    8606:	2005      	movs	r0, #5
    8608:	e015      	b.n	8636 <at25dfx_chip_write_buffer+0x416>
	cmd.length = min(page_bytes, length);
	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	status = _at25dfx_chip_get_nonbusy_status(chip);

	length -= cmd.length;
    860a:	464b      	mov	r3, r9
    860c:	1aff      	subs	r7, r7, r3
    860e:	b2bb      	uxth	r3, r7
    8610:	4698      	mov	r8, r3

	while (length && (status == STATUS_OK)) {
    8612:	9601      	str	r6, [sp, #4]
    8614:	9b00      	ldr	r3, [sp, #0]
    8616:	469b      	mov	fp, r3
    8618:	4643      	mov	r3, r8
	}
	return STATUS_OK;
    861a:	2000      	movs	r0, #0
    861c:	2b00      	cmp	r3, #0
    861e:	d0ec      	beq.n	85fa <at25dfx_chip_write_buffer+0x3da>
    8620:	e70b      	b.n	843a <at25dfx_chip_write_buffer+0x21a>

		_at25dfx_chip_issue_write_command_wait(chip, cmd);

		status = _at25dfx_chip_get_nonbusy_status(chip);

		length -= cmd.length;
    8622:	4643      	mov	r3, r8
    8624:	464a      	mov	r2, r9
    8626:	1a9b      	subs	r3, r3, r2
    8628:	b29b      	uxth	r3, r3
    862a:	4698      	mov	r8, r3

	status = _at25dfx_chip_get_nonbusy_status(chip);

	length -= cmd.length;

	while (length && (status == STATUS_OK)) {
    862c:	2b00      	cmp	r3, #0
    862e:	d000      	beq.n	8632 <at25dfx_chip_write_buffer+0x412>
    8630:	e707      	b.n	8442 <at25dfx_chip_write_buffer+0x222>
    8632:	2000      	movs	r0, #0
    8634:	e7e1      	b.n	85fa <at25dfx_chip_write_buffer+0x3da>
	}

	_at25dfx_spi_unlock(chip->spi);

	return status;
}
    8636:	b005      	add	sp, #20
    8638:	bc3c      	pop	{r2, r3, r4, r5}
    863a:	4690      	mov	r8, r2
    863c:	4699      	mov	r9, r3
    863e:	46a2      	mov	sl, r4
    8640:	46ab      	mov	fp, r5
    8642:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8644:	41004400 	.word	0x41004400
    8648:	0000bda9 	.word	0x0000bda9

0000864c <at25dfx_chip_erase_block>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address is out of bounds.
 */
enum status_code at25dfx_chip_erase_block(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, enum at25dfx_block_size block_size)
{
    864c:	b5f0      	push	{r4, r5, r6, r7, lr}
    864e:	b083      	sub	sp, #12
    8650:	0004      	movs	r4, r0
    8652:	000e      	movs	r6, r1
    8654:	0015      	movs	r5, r2
 *
 * \return SerialFlash storage size.
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
	switch (type) {
    8656:	7903      	ldrb	r3, [r0, #4]
    8658:	2b09      	cmp	r3, #9
    865a:	d900      	bls.n	865e <at25dfx_chip_erase_block+0x12>
    865c:	e0f0      	b.n	8840 <at25dfx_chip_erase_block+0x1f4>
    865e:	009b      	lsls	r3, r3, #2
    8660:	4a7b      	ldr	r2, [pc, #492]	; (8850 <at25dfx_chip_erase_block+0x204>)
    8662:	58d3      	ldr	r3, [r2, r3]
    8664:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 64 * 1024UL;

	case AT25DFX_021:
		return 256 * 1024UL;
    8666:	2380      	movs	r3, #128	; 0x80
    8668:	02db      	lsls	r3, r3, #11
    866a:	e010      	b.n	868e <at25dfx_chip_erase_block+0x42>

	case AT25DFX_041A:
		return 512 * 1024UL;
    866c:	2380      	movs	r3, #128	; 0x80
    866e:	031b      	lsls	r3, r3, #12
    8670:	e00d      	b.n	868e <at25dfx_chip_erase_block+0x42>

	case AT25DFX_081:
	case AT25DFX_081A:
		return 1024 * 1024UL;
    8672:	2380      	movs	r3, #128	; 0x80
    8674:	035b      	lsls	r3, r3, #13
    8676:	e00a      	b.n	868e <at25dfx_chip_erase_block+0x42>

	case AT25DFX_161:
	case AT25DFX_L161:
	case AT25DFX_Q161:
		return 2048 * 1024UL;
    8678:	2380      	movs	r3, #128	; 0x80
    867a:	039b      	lsls	r3, r3, #14
    867c:	e007      	b.n	868e <at25dfx_chip_erase_block+0x42>

	case AT25DFX_321A:
		return 4096 * 1024UL;
    867e:	2380      	movs	r3, #128	; 0x80
    8680:	03db      	lsls	r3, r3, #15
    8682:	e004      	b.n	868e <at25dfx_chip_erase_block+0x42>

	case AT25DFX_641:
		return 8192 * 1024UL;
    8684:	2380      	movs	r3, #128	; 0x80
    8686:	041b      	lsls	r3, r3, #16
    8688:	e001      	b.n	868e <at25dfx_chip_erase_block+0x42>
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
	switch (type) {
	case AT25DFX_512B:
		return 64 * 1024UL;
    868a:	2380      	movs	r3, #128	; 0x80
    868c:	025b      	lsls	r3, r3, #9
	struct at25dfx_command cmd;

	Assert(chip);

	if (address >= _at25dfx_get_device_size(chip->type)) {
		return STATUS_ERR_INVALID_ARG;
    868e:	2017      	movs	r0, #23
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	if (address >= _at25dfx_get_device_size(chip->type)) {
    8690:	42b3      	cmp	r3, r6
    8692:	d800      	bhi.n	8696 <at25dfx_chip_erase_block+0x4a>
    8694:	e0d9      	b.n	884a <at25dfx_chip_erase_block+0x1fe>
		return STATUS_ERR_INVALID_ARG;
	}

	status = _at25dfx_spi_lock(chip->spi);
    8696:	6827      	ldr	r7, [r4, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    8698:	4b6e      	ldr	r3, [pc, #440]	; (8854 <at25dfx_chip_erase_block+0x208>)
    869a:	4798      	blx	r3
{
	enum status_code status;

	system_interrupt_enter_critical_section();

	if (module->locked) {
    869c:	793b      	ldrb	r3, [r7, #4]
    869e:	2b00      	cmp	r3, #0
    86a0:	d000      	beq.n	86a4 <at25dfx_chip_erase_block+0x58>
    86a2:	e0cf      	b.n	8844 <at25dfx_chip_erase_block+0x1f8>
		status = STATUS_BUSY;
	} else {
		module->locked = true;
    86a4:	3301      	adds	r3, #1
    86a6:	713b      	strb	r3, [r7, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    86a8:	4b6b      	ldr	r3, [pc, #428]	; (8858 <at25dfx_chip_erase_block+0x20c>)
    86aa:	4798      	blx	r3

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
    86ac:	2306      	movs	r3, #6
    86ae:	466a      	mov	r2, sp
    86b0:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    86b2:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    86b4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    86b6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    86b8:	2900      	cmp	r1, #0
    86ba:	d104      	bne.n	86c6 <at25dfx_chip_erase_block+0x7a>
		return &(ports[port_index]->Group[group_index]);
    86bc:	095a      	lsrs	r2, r3, #5
    86be:	01d2      	lsls	r2, r2, #7
    86c0:	4966      	ldr	r1, [pc, #408]	; (885c <at25dfx_chip_erase_block+0x210>)
    86c2:	468c      	mov	ip, r1
    86c4:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    86c6:	211f      	movs	r1, #31
    86c8:	400b      	ands	r3, r1
    86ca:	391e      	subs	r1, #30
    86cc:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    86ce:	6151      	str	r1, [r2, #20]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    86d0:	2201      	movs	r2, #1
    86d2:	4669      	mov	r1, sp
    86d4:	6820      	ldr	r0, [r4, #0]
    86d6:	4b62      	ldr	r3, [pc, #392]	; (8860 <at25dfx_chip_erase_block+0x214>)
    86d8:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    86da:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    86dc:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    86de:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    86e0:	2900      	cmp	r1, #0
    86e2:	d104      	bne.n	86ee <at25dfx_chip_erase_block+0xa2>
		return &(ports[port_index]->Group[group_index]);
    86e4:	095a      	lsrs	r2, r3, #5
    86e6:	01d2      	lsls	r2, r2, #7
    86e8:	495c      	ldr	r1, [pc, #368]	; (885c <at25dfx_chip_erase_block+0x210>)
    86ea:	468c      	mov	ip, r1
    86ec:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    86ee:	211f      	movs	r1, #31
    86f0:	400b      	ands	r3, r1
    86f2:	391e      	subs	r1, #30
    86f4:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    86f6:	6191      	str	r1, [r2, #24]
		return status;
	}

	_at25dfx_chip_enable_write(chip);

	switch (block_size) {
    86f8:	2d01      	cmp	r5, #1
    86fa:	d005      	beq.n	8708 <at25dfx_chip_erase_block+0xbc>
    86fc:	2d00      	cmp	r5, #0
    86fe:	d007      	beq.n	8710 <at25dfx_chip_erase_block+0xc4>
	case AT25DFX_BLOCK_SIZE_32KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_32KB;
		break;

	case AT25DFX_BLOCK_SIZE_64KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_64KB;
    8700:	23d8      	movs	r3, #216	; 0xd8
		return status;
	}

	_at25dfx_chip_enable_write(chip);

	switch (block_size) {
    8702:	2d02      	cmp	r5, #2
    8704:	d005      	beq.n	8712 <at25dfx_chip_erase_block+0xc6>
    8706:	e001      	b.n	870c <at25dfx_chip_erase_block+0xc0>
	case AT25DFX_BLOCK_SIZE_4KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_4KB;
		break;

	case AT25DFX_BLOCK_SIZE_32KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_32KB;
    8708:	2352      	movs	r3, #82	; 0x52
    870a:	e002      	b.n	8712 <at25dfx_chip_erase_block+0xc6>
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_64KB;
		break;

	default:
		Assert(false);
		cmd.opcode = (enum at25dfx_command_opcode)0;
    870c:	2300      	movs	r3, #0
    870e:	e000      	b.n	8712 <at25dfx_chip_erase_block+0xc6>

	_at25dfx_chip_enable_write(chip);

	switch (block_size) {
	case AT25DFX_BLOCK_SIZE_4KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_4KB;
    8710:	2320      	movs	r3, #32

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
    8712:	466a      	mov	r2, sp
    8714:	7013      	strb	r3, [r2, #0]

	if (cmd.command_size > 1) {
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
    8716:	70d6      	strb	r6, [r2, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
    8718:	0a33      	lsrs	r3, r6, #8
    871a:	7093      	strb	r3, [r2, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
    871c:	0c36      	lsrs	r6, r6, #16
    871e:	7056      	strb	r6, [r2, #1]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    8720:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8722:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8724:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8726:	2900      	cmp	r1, #0
    8728:	d104      	bne.n	8734 <at25dfx_chip_erase_block+0xe8>
		return &(ports[port_index]->Group[group_index]);
    872a:	095a      	lsrs	r2, r3, #5
    872c:	01d2      	lsls	r2, r2, #7
    872e:	494b      	ldr	r1, [pc, #300]	; (885c <at25dfx_chip_erase_block+0x210>)
    8730:	468c      	mov	ip, r1
    8732:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8734:	211f      	movs	r1, #31
    8736:	400b      	ands	r3, r1
    8738:	391e      	subs	r1, #30
    873a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    873c:	6151      	str	r1, [r2, #20]
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    873e:	2204      	movs	r2, #4
    8740:	4669      	mov	r1, sp
    8742:	6820      	ldr	r0, [r4, #0]
    8744:	4b46      	ldr	r3, [pc, #280]	; (8860 <at25dfx_chip_erase_block+0x214>)
    8746:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    8748:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    874a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    874c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    874e:	2900      	cmp	r1, #0
    8750:	d104      	bne.n	875c <at25dfx_chip_erase_block+0x110>
		return &(ports[port_index]->Group[group_index]);
    8752:	095a      	lsrs	r2, r3, #5
    8754:	01d2      	lsls	r2, r2, #7
    8756:	4941      	ldr	r1, [pc, #260]	; (885c <at25dfx_chip_erase_block+0x210>)
    8758:	468c      	mov	ip, r1
    875a:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    875c:	211f      	movs	r1, #31
    875e:	400b      	ands	r3, r1
    8760:	391e      	subs	r1, #30
    8762:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8764:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8766:	6823      	ldr	r3, [r4, #0]
    8768:	6819      	ldr	r1, [r3, #0]
	uint16_t status_reg = 0;

	UNUSED(status);

	// Issue status read command
	while (!spi_is_ready_to_write(chip->spi)) {
    876a:	2201      	movs	r2, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    876c:	7e0b      	ldrb	r3, [r1, #24]
    876e:	4213      	tst	r3, r2
    8770:	d0fc      	beq.n	876c <at25dfx_chip_erase_block+0x120>
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    8772:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8774:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8776:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8778:	2900      	cmp	r1, #0
    877a:	d104      	bne.n	8786 <at25dfx_chip_erase_block+0x13a>
		return &(ports[port_index]->Group[group_index]);
    877c:	095a      	lsrs	r2, r3, #5
    877e:	01d2      	lsls	r2, r2, #7
    8780:	4936      	ldr	r1, [pc, #216]	; (885c <at25dfx_chip_erase_block+0x210>)
    8782:	468c      	mov	ip, r1
    8784:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8786:	211f      	movs	r1, #31
    8788:	400b      	ands	r3, r1
    878a:	391e      	subs	r1, #30
    878c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    878e:	6151      	str	r1, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8790:	6823      	ldr	r3, [r4, #0]
    8792:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8794:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8796:	07d2      	lsls	r2, r2, #31
    8798:	d501      	bpl.n	879e <at25dfx_chip_erase_block+0x152>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    879a:	2205      	movs	r2, #5
    879c:	629a      	str	r2, [r3, #40]	; 0x28

	_at25dfx_chip_select(chip);
	status = spi_write(chip->spi, AT25DFX_COMMAND_READ_STATUS);
	Assert(status == STATUS_OK);

	while (!spi_is_ready_to_read(chip->spi)) {
    879e:	6820      	ldr	r0, [r4, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    87a0:	6802      	ldr	r2, [r0, #0]
    87a2:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    87a4:	7e13      	ldrb	r3, [r2, #24]
    87a6:	420b      	tst	r3, r1
    87a8:	d0fc      	beq.n	87a4 <at25dfx_chip_erase_block+0x158>
    87aa:	7e13      	ldrb	r3, [r2, #24]
 */
static inline enum status_code _at25dfx_chip_get_nonbusy_status(
		struct at25dfx_chip_module *chip)
{
	enum status_code status;
	uint16_t status_reg = 0;
    87ac:	2500      	movs	r5, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    87ae:	075b      	lsls	r3, r3, #29
    87b0:	d50d      	bpl.n	87ce <at25dfx_chip_erase_block+0x182>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    87b2:	8b53      	ldrh	r3, [r2, #26]
    87b4:	075b      	lsls	r3, r3, #29
    87b6:	d501      	bpl.n	87bc <at25dfx_chip_erase_block+0x170>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    87b8:	2304      	movs	r3, #4
    87ba:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    87bc:	7983      	ldrb	r3, [r0, #6]
    87be:	2b01      	cmp	r3, #1
    87c0:	d103      	bne.n	87ca <at25dfx_chip_erase_block+0x17e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    87c2:	6a95      	ldr	r5, [r2, #40]	; 0x28
    87c4:	05ed      	lsls	r5, r5, #23
    87c6:	0ded      	lsrs	r5, r5, #23
    87c8:	e001      	b.n	87ce <at25dfx_chip_erase_block+0x182>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    87ca:	6a95      	ldr	r5, [r2, #40]	; 0x28
    87cc:	b2ed      	uxtb	r5, r5

	// Keep reading until busy flag clears
	// TODO: Add some timeout functionality here!
	do {
		// Do dummy writes to read out status
		while (!spi_is_ready_to_write(chip->spi)) {
    87ce:	2101      	movs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    87d0:	2700      	movs	r7, #0
		}
		status = spi_write(chip->spi, 0);
		Assert(status == STATUS_OK);

		while (!spi_is_ready_to_read(chip->spi)) {
    87d2:	2004      	movs	r0, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    87d4:	6823      	ldr	r3, [r4, #0]
    87d6:	681a      	ldr	r2, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    87d8:	7e13      	ldrb	r3, [r2, #24]

	// Keep reading until busy flag clears
	// TODO: Add some timeout functionality here!
	do {
		// Do dummy writes to read out status
		while (!spi_is_ready_to_write(chip->spi)) {
    87da:	420b      	tst	r3, r1
    87dc:	d0fc      	beq.n	87d8 <at25dfx_chip_erase_block+0x18c>
    87de:	7e13      	ldrb	r3, [r2, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    87e0:	420b      	tst	r3, r1
    87e2:	d000      	beq.n	87e6 <at25dfx_chip_erase_block+0x19a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    87e4:	6297      	str	r7, [r2, #40]	; 0x28
		}
		status = spi_write(chip->spi, 0);
		Assert(status == STATUS_OK);

		while (!spi_is_ready_to_read(chip->spi)) {
    87e6:	6826      	ldr	r6, [r4, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    87e8:	6832      	ldr	r2, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    87ea:	7e13      	ldrb	r3, [r2, #24]
    87ec:	4203      	tst	r3, r0
    87ee:	d0fc      	beq.n	87ea <at25dfx_chip_erase_block+0x19e>
    87f0:	7e13      	ldrb	r3, [r2, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    87f2:	4203      	tst	r3, r0
    87f4:	d00c      	beq.n	8810 <at25dfx_chip_erase_block+0x1c4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    87f6:	8b53      	ldrh	r3, [r2, #26]
    87f8:	4203      	tst	r3, r0
    87fa:	d000      	beq.n	87fe <at25dfx_chip_erase_block+0x1b2>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    87fc:	8350      	strh	r0, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    87fe:	79b3      	ldrb	r3, [r6, #6]
    8800:	2b01      	cmp	r3, #1
    8802:	d103      	bne.n	880c <at25dfx_chip_erase_block+0x1c0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8804:	6a95      	ldr	r5, [r2, #40]	; 0x28
    8806:	05ed      	lsls	r5, r5, #23
    8808:	0ded      	lsrs	r5, r5, #23
    880a:	e001      	b.n	8810 <at25dfx_chip_erase_block+0x1c4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    880c:	6a95      	ldr	r5, [r2, #40]	; 0x28
    880e:	b2ed      	uxtb	r5, r5
		}
		status = spi_read(chip->spi, &status_reg);
		Assert(status == STATUS_OK);
	} while (status_reg & AT25DFX_STATUS_BUSY);
    8810:	4229      	tst	r1, r5
    8812:	d1df      	bne.n	87d4 <at25dfx_chip_erase_block+0x188>
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    8814:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8816:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8818:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    881a:	2900      	cmp	r1, #0
    881c:	d104      	bne.n	8828 <at25dfx_chip_erase_block+0x1dc>
		return &(ports[port_index]->Group[group_index]);
    881e:	095a      	lsrs	r2, r3, #5
    8820:	01d2      	lsls	r2, r2, #7
    8822:	490e      	ldr	r1, [pc, #56]	; (885c <at25dfx_chip_erase_block+0x210>)
    8824:	468c      	mov	ip, r1
    8826:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8828:	211f      	movs	r1, #31
    882a:	400b      	ands	r3, r1
    882c:	391e      	subs	r1, #30
    882e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8830:	6191      	str	r1, [r2, #24]

	_at25dfx_chip_deselect(chip);

	// Return final status
	if (status_reg & AT25DFX_STATUS_ERROR) {
    8832:	06a8      	lsls	r0, r5, #26
		return STATUS_ERR_IO;
	}
	return STATUS_OK;
    8834:	0fc0      	lsrs	r0, r0, #31
    8836:	0100      	lsls	r0, r0, #4

	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	status = _at25dfx_chip_get_nonbusy_status(chip);

	_at25dfx_spi_unlock(chip->spi);
    8838:	6823      	ldr	r3, [r4, #0]
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
	module->locked = false;
    883a:	2200      	movs	r2, #0
    883c:	711a      	strb	r2, [r3, #4]

	return status;
    883e:	e004      	b.n	884a <at25dfx_chip_erase_block+0x1fe>
	struct at25dfx_command cmd;

	Assert(chip);

	if (address >= _at25dfx_get_device_size(chip->type)) {
		return STATUS_ERR_INVALID_ARG;
    8840:	2017      	movs	r0, #23
    8842:	e002      	b.n	884a <at25dfx_chip_erase_block+0x1fe>
    8844:	4b04      	ldr	r3, [pc, #16]	; (8858 <at25dfx_chip_erase_block+0x20c>)
    8846:	4798      	blx	r3
	}

	status = _at25dfx_spi_lock(chip->spi);
	if (status == STATUS_BUSY) {
		return status;
    8848:	2005      	movs	r0, #5
	status = _at25dfx_chip_get_nonbusy_status(chip);

	_at25dfx_spi_unlock(chip->spi);

	return status;
}
    884a:	b003      	add	sp, #12
    884c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    884e:	46c0      	nop			; (mov r8, r8)
    8850:	00012c88 	.word	0x00012c88
    8854:	0000bd69 	.word	0x0000bd69
    8858:	0000bda9 	.word	0x0000bda9
    885c:	41004400 	.word	0x41004400
    8860:	0000ca6d 	.word	0x0000ca6d

00008864 <at25dfx_chip_set_global_sector_protect>:
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_set_global_sector_protect(
		struct at25dfx_chip_module *chip, bool protect)
{
    8864:	b570      	push	{r4, r5, r6, lr}
    8866:	b082      	sub	sp, #8
    8868:	0004      	movs	r4, r0
    886a:	000d      	movs	r5, r1
	struct at25dfx_command cmd;
	uint8_t temp_data;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
    886c:	6806      	ldr	r6, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    886e:	4b35      	ldr	r3, [pc, #212]	; (8944 <at25dfx_chip_set_global_sector_protect+0xe0>)
    8870:	4798      	blx	r3
{
	enum status_code status;

	system_interrupt_enter_critical_section();

	if (module->locked) {
    8872:	7933      	ldrb	r3, [r6, #4]
    8874:	2b00      	cmp	r3, #0
    8876:	d160      	bne.n	893a <at25dfx_chip_set_global_sector_protect+0xd6>
		status = STATUS_BUSY;
	} else {
		module->locked = true;
    8878:	3301      	adds	r3, #1
    887a:	7133      	strb	r3, [r6, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    887c:	4b32      	ldr	r3, [pc, #200]	; (8948 <at25dfx_chip_set_global_sector_protect+0xe4>)
    887e:	4798      	blx	r3

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
    8880:	2306      	movs	r3, #6
    8882:	466a      	mov	r2, sp
    8884:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    8886:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8888:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    888a:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    888c:	2900      	cmp	r1, #0
    888e:	d104      	bne.n	889a <at25dfx_chip_set_global_sector_protect+0x36>
		return &(ports[port_index]->Group[group_index]);
    8890:	095a      	lsrs	r2, r3, #5
    8892:	01d2      	lsls	r2, r2, #7
    8894:	492d      	ldr	r1, [pc, #180]	; (894c <at25dfx_chip_set_global_sector_protect+0xe8>)
    8896:	468c      	mov	ip, r1
    8898:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    889a:	211f      	movs	r1, #31
    889c:	400b      	ands	r3, r1
    889e:	391e      	subs	r1, #30
    88a0:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    88a2:	6151      	str	r1, [r2, #20]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    88a4:	2201      	movs	r2, #1
    88a6:	4669      	mov	r1, sp
    88a8:	6820      	ldr	r0, [r4, #0]
    88aa:	4b29      	ldr	r3, [pc, #164]	; (8950 <at25dfx_chip_set_global_sector_protect+0xec>)
    88ac:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    88ae:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    88b0:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    88b2:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    88b4:	2900      	cmp	r1, #0
    88b6:	d104      	bne.n	88c2 <at25dfx_chip_set_global_sector_protect+0x5e>
		return &(ports[port_index]->Group[group_index]);
    88b8:	095a      	lsrs	r2, r3, #5
    88ba:	01d2      	lsls	r2, r2, #7
    88bc:	4923      	ldr	r1, [pc, #140]	; (894c <at25dfx_chip_set_global_sector_protect+0xe8>)
    88be:	468c      	mov	ip, r1
    88c0:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    88c2:	211f      	movs	r1, #31
    88c4:	400b      	ands	r3, r1
    88c6:	391e      	subs	r1, #30
    88c8:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    88ca:	6191      	str	r1, [r2, #24]
		return status;
	}

	_at25dfx_chip_enable_write(chip);

	temp_data = protect ? AT25DFX_STATUS_GLOBAL_PROTECT : 0;
    88cc:	233c      	movs	r3, #60	; 0x3c
    88ce:	1e6a      	subs	r2, r5, #1
    88d0:	4195      	sbcs	r5, r2
    88d2:	426d      	negs	r5, r5
    88d4:	402b      	ands	r3, r5
    88d6:	466a      	mov	r2, sp
    88d8:	71d3      	strb	r3, [r2, #7]

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
    88da:	2301      	movs	r3, #1
    88dc:	466a      	mov	r2, sp
    88de:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    88e0:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    88e2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    88e4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    88e6:	2900      	cmp	r1, #0
    88e8:	d104      	bne.n	88f4 <at25dfx_chip_set_global_sector_protect+0x90>
		return &(ports[port_index]->Group[group_index]);
    88ea:	095a      	lsrs	r2, r3, #5
    88ec:	01d2      	lsls	r2, r2, #7
    88ee:	4917      	ldr	r1, [pc, #92]	; (894c <at25dfx_chip_set_global_sector_protect+0xe8>)
    88f0:	468c      	mov	ip, r1
    88f2:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    88f4:	211f      	movs	r1, #31
    88f6:	400b      	ands	r3, r1
    88f8:	391e      	subs	r1, #30
    88fa:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    88fc:	6151      	str	r1, [r2, #20]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    88fe:	2201      	movs	r2, #1
    8900:	4669      	mov	r1, sp
    8902:	6820      	ldr	r0, [r4, #0]
    8904:	4d12      	ldr	r5, [pc, #72]	; (8950 <at25dfx_chip_set_global_sector_protect+0xec>)
    8906:	47a8      	blx	r5
	Assert(status == STATUS_OK);

	if (cmd.length) {
		status = spi_write_buffer_wait(chip->spi, cmd.data.tx, cmd.length);
    8908:	2201      	movs	r2, #1
    890a:	466b      	mov	r3, sp
    890c:	1dd9      	adds	r1, r3, #7
    890e:	6820      	ldr	r0, [r4, #0]
    8910:	47a8      	blx	r5
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    8912:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8914:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8916:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8918:	2900      	cmp	r1, #0
    891a:	d104      	bne.n	8926 <at25dfx_chip_set_global_sector_protect+0xc2>
		return &(ports[port_index]->Group[group_index]);
    891c:	095a      	lsrs	r2, r3, #5
    891e:	01d2      	lsls	r2, r2, #7
    8920:	490a      	ldr	r1, [pc, #40]	; (894c <at25dfx_chip_set_global_sector_protect+0xe8>)
    8922:	468c      	mov	ip, r1
    8924:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8926:	211f      	movs	r1, #31
    8928:	400b      	ands	r3, r1
    892a:	391e      	subs	r1, #30
    892c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    892e:	6191      	str	r1, [r2, #24]
	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;

	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);
    8930:	6823      	ldr	r3, [r4, #0]
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
	module->locked = false;
    8932:	2200      	movs	r2, #0
    8934:	711a      	strb	r2, [r3, #4]

	return STATUS_OK;
    8936:	2000      	movs	r0, #0
    8938:	e002      	b.n	8940 <at25dfx_chip_set_global_sector_protect+0xdc>
    893a:	4b03      	ldr	r3, [pc, #12]	; (8948 <at25dfx_chip_set_global_sector_protect+0xe4>)
    893c:	4798      	blx	r3

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
	if (status == STATUS_BUSY) {
		return status;
    893e:	2005      	movs	r0, #5
	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);

	return STATUS_OK;
}
    8940:	b002      	add	sp, #8
    8942:	bd70      	pop	{r4, r5, r6, pc}
    8944:	0000bd69 	.word	0x0000bd69
    8948:	0000bda9 	.word	0x0000bda9
    894c:	41004400 	.word	0x41004400
    8950:	0000ca6d 	.word	0x0000ca6d

00008954 <at25dfx_chip_sleep>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_sleep(struct at25dfx_chip_module *chip)
{
    8954:	b530      	push	{r4, r5, lr}
    8956:	b083      	sub	sp, #12
    8958:	0004      	movs	r4, r0
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
    895a:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    895c:	4b1c      	ldr	r3, [pc, #112]	; (89d0 <at25dfx_chip_sleep+0x7c>)
    895e:	4798      	blx	r3
{
	enum status_code status;

	system_interrupt_enter_critical_section();

	if (module->locked) {
    8960:	792b      	ldrb	r3, [r5, #4]
    8962:	2b00      	cmp	r3, #0
    8964:	d12e      	bne.n	89c4 <at25dfx_chip_sleep+0x70>
		status = STATUS_BUSY;
	} else {
		module->locked = true;
    8966:	3301      	adds	r3, #1
    8968:	712b      	strb	r3, [r5, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    896a:	4b1a      	ldr	r3, [pc, #104]	; (89d4 <at25dfx_chip_sleep+0x80>)
    896c:	4798      	blx	r3

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
    896e:	23b9      	movs	r3, #185	; 0xb9
    8970:	466a      	mov	r2, sp
    8972:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    8974:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8976:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8978:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    897a:	2900      	cmp	r1, #0
    897c:	d104      	bne.n	8988 <at25dfx_chip_sleep+0x34>
		return &(ports[port_index]->Group[group_index]);
    897e:	095a      	lsrs	r2, r3, #5
    8980:	01d2      	lsls	r2, r2, #7
    8982:	4915      	ldr	r1, [pc, #84]	; (89d8 <at25dfx_chip_sleep+0x84>)
    8984:	468c      	mov	ip, r1
    8986:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8988:	211f      	movs	r1, #31
    898a:	400b      	ands	r3, r1
    898c:	391e      	subs	r1, #30
    898e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8990:	6151      	str	r1, [r2, #20]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    8992:	2201      	movs	r2, #1
    8994:	4669      	mov	r1, sp
    8996:	6820      	ldr	r0, [r4, #0]
    8998:	4b10      	ldr	r3, [pc, #64]	; (89dc <at25dfx_chip_sleep+0x88>)
    899a:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    899c:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    899e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    89a0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    89a2:	2900      	cmp	r1, #0
    89a4:	d104      	bne.n	89b0 <at25dfx_chip_sleep+0x5c>
		return &(ports[port_index]->Group[group_index]);
    89a6:	095a      	lsrs	r2, r3, #5
    89a8:	01d2      	lsls	r2, r2, #7
    89aa:	490b      	ldr	r1, [pc, #44]	; (89d8 <at25dfx_chip_sleep+0x84>)
    89ac:	468c      	mov	ip, r1
    89ae:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    89b0:	211f      	movs	r1, #31
    89b2:	400b      	ands	r3, r1
    89b4:	391e      	subs	r1, #30
    89b6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    89b8:	6191      	str	r1, [r2, #24]
	cmd.address = (at25dfx_address_t)NULL;
	cmd.data.tx = NULL;

	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);
    89ba:	6823      	ldr	r3, [r4, #0]
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
	module->locked = false;
    89bc:	2200      	movs	r2, #0
    89be:	711a      	strb	r2, [r3, #4]

	return STATUS_OK;
    89c0:	2000      	movs	r0, #0
    89c2:	e002      	b.n	89ca <at25dfx_chip_sleep+0x76>
    89c4:	4b03      	ldr	r3, [pc, #12]	; (89d4 <at25dfx_chip_sleep+0x80>)
    89c6:	4798      	blx	r3

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
	if (status == STATUS_BUSY) {
		return status;
    89c8:	2005      	movs	r0, #5
	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);

	return STATUS_OK;
}
    89ca:	b003      	add	sp, #12
    89cc:	bd30      	pop	{r4, r5, pc}
    89ce:	46c0      	nop			; (mov r8, r8)
    89d0:	0000bd69 	.word	0x0000bd69
    89d4:	0000bda9 	.word	0x0000bda9
    89d8:	41004400 	.word	0x41004400
    89dc:	0000ca6d 	.word	0x0000ca6d

000089e0 <at25dfx_chip_wake>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_wake(struct at25dfx_chip_module *chip)
{
    89e0:	b530      	push	{r4, r5, lr}
    89e2:	b083      	sub	sp, #12
    89e4:	0004      	movs	r4, r0
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
    89e6:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    89e8:	4b1c      	ldr	r3, [pc, #112]	; (8a5c <at25dfx_chip_wake+0x7c>)
    89ea:	4798      	blx	r3
{
	enum status_code status;

	system_interrupt_enter_critical_section();

	if (module->locked) {
    89ec:	792b      	ldrb	r3, [r5, #4]
    89ee:	2b00      	cmp	r3, #0
    89f0:	d12e      	bne.n	8a50 <at25dfx_chip_wake+0x70>
		status = STATUS_BUSY;
	} else {
		module->locked = true;
    89f2:	3301      	adds	r3, #1
    89f4:	712b      	strb	r3, [r5, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    89f6:	4b1a      	ldr	r3, [pc, #104]	; (8a60 <at25dfx_chip_wake+0x80>)
    89f8:	4798      	blx	r3

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
    89fa:	23ab      	movs	r3, #171	; 0xab
    89fc:	466a      	mov	r2, sp
    89fe:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
    8a00:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8a02:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8a04:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8a06:	2900      	cmp	r1, #0
    8a08:	d104      	bne.n	8a14 <at25dfx_chip_wake+0x34>
		return &(ports[port_index]->Group[group_index]);
    8a0a:	095a      	lsrs	r2, r3, #5
    8a0c:	01d2      	lsls	r2, r2, #7
    8a0e:	4915      	ldr	r1, [pc, #84]	; (8a64 <at25dfx_chip_wake+0x84>)
    8a10:	468c      	mov	ip, r1
    8a12:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8a14:	211f      	movs	r1, #31
    8a16:	400b      	ands	r3, r1
    8a18:	391e      	subs	r1, #30
    8a1a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8a1c:	6151      	str	r1, [r2, #20]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
    8a1e:	2201      	movs	r2, #1
    8a20:	4669      	mov	r1, sp
    8a22:	6820      	ldr	r0, [r4, #0]
    8a24:	4b10      	ldr	r3, [pc, #64]	; (8a68 <at25dfx_chip_wake+0x88>)
    8a26:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
    8a28:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8a2a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8a2c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8a2e:	2900      	cmp	r1, #0
    8a30:	d104      	bne.n	8a3c <at25dfx_chip_wake+0x5c>
		return &(ports[port_index]->Group[group_index]);
    8a32:	095a      	lsrs	r2, r3, #5
    8a34:	01d2      	lsls	r2, r2, #7
    8a36:	490b      	ldr	r1, [pc, #44]	; (8a64 <at25dfx_chip_wake+0x84>)
    8a38:	468c      	mov	ip, r1
    8a3a:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8a3c:	211f      	movs	r1, #31
    8a3e:	400b      	ands	r3, r1
    8a40:	391e      	subs	r1, #30
    8a42:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8a44:	6191      	str	r1, [r2, #24]
	cmd.address = (at25dfx_address_t)NULL;
	cmd.data.tx = NULL;

	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);
    8a46:	6823      	ldr	r3, [r4, #0]
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
	module->locked = false;
    8a48:	2200      	movs	r2, #0
    8a4a:	711a      	strb	r2, [r3, #4]

	return STATUS_OK;
    8a4c:	2000      	movs	r0, #0
    8a4e:	e002      	b.n	8a56 <at25dfx_chip_wake+0x76>
    8a50:	4b03      	ldr	r3, [pc, #12]	; (8a60 <at25dfx_chip_wake+0x80>)
    8a52:	4798      	blx	r3

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
	if (status == STATUS_BUSY) {
		return status;
    8a54:	2005      	movs	r0, #5
	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);

	return STATUS_OK;
    8a56:	b003      	add	sp, #12
    8a58:	bd30      	pop	{r4, r5, pc}
    8a5a:	46c0      	nop			; (mov r8, r8)
    8a5c:	0000bd69 	.word	0x0000bd69
    8a60:	0000bda9 	.word	0x0000bda9
    8a64:	41004400 	.word	0x41004400
    8a68:	0000ca6d 	.word	0x0000ca6d

00008a6c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    8a6c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    8a6e:	2000      	movs	r0, #0
    8a70:	4b08      	ldr	r3, [pc, #32]	; (8a94 <delay_init+0x28>)
    8a72:	4798      	blx	r3
    8a74:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    8a76:	4c08      	ldr	r4, [pc, #32]	; (8a98 <delay_init+0x2c>)
    8a78:	21fa      	movs	r1, #250	; 0xfa
    8a7a:	0089      	lsls	r1, r1, #2
    8a7c:	47a0      	blx	r4
    8a7e:	4b07      	ldr	r3, [pc, #28]	; (8a9c <delay_init+0x30>)
    8a80:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    8a82:	4907      	ldr	r1, [pc, #28]	; (8aa0 <delay_init+0x34>)
    8a84:	0028      	movs	r0, r5
    8a86:	47a0      	blx	r4
    8a88:	4b06      	ldr	r3, [pc, #24]	; (8aa4 <delay_init+0x38>)
    8a8a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    8a8c:	2205      	movs	r2, #5
    8a8e:	4b06      	ldr	r3, [pc, #24]	; (8aa8 <delay_init+0x3c>)
    8a90:	601a      	str	r2, [r3, #0]
}
    8a92:	bd70      	pop	{r4, r5, r6, pc}
    8a94:	0000d815 	.word	0x0000d815
    8a98:	00011199 	.word	0x00011199
    8a9c:	20000004 	.word	0x20000004
    8aa0:	000f4240 	.word	0x000f4240
    8aa4:	20000000 	.word	0x20000000
    8aa8:	e000e010 	.word	0xe000e010

00008aac <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    8aac:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    8aae:	4b08      	ldr	r3, [pc, #32]	; (8ad0 <delay_cycles_ms+0x24>)
    8ab0:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    8ab2:	4a08      	ldr	r2, [pc, #32]	; (8ad4 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    8ab4:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    8ab6:	2180      	movs	r1, #128	; 0x80
    8ab8:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    8aba:	e006      	b.n	8aca <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    8abc:	2c00      	cmp	r4, #0
    8abe:	d004      	beq.n	8aca <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    8ac0:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    8ac2:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    8ac4:	6813      	ldr	r3, [r2, #0]
    8ac6:	420b      	tst	r3, r1
    8ac8:	d0fc      	beq.n	8ac4 <delay_cycles_ms+0x18>
    8aca:	3801      	subs	r0, #1
    8acc:	d2f6      	bcs.n	8abc <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    8ace:	bd30      	pop	{r4, r5, pc}
    8ad0:	20000004 	.word	0x20000004
    8ad4:	e000e010 	.word	0xe000e010

00008ad8 <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
    8ad8:	b510      	push	{r4, lr}
	if (gpfIsr) {
    8ada:	4b03      	ldr	r3, [pc, #12]	; (8ae8 <chip_isr+0x10>)
    8adc:	681b      	ldr	r3, [r3, #0]
    8ade:	2b00      	cmp	r3, #0
    8ae0:	d000      	beq.n	8ae4 <chip_isr+0xc>
		gpfIsr();
    8ae2:	4798      	blx	r3
	}
}
    8ae4:	bd10      	pop	{r4, pc}
    8ae6:	46c0      	nop			; (mov r8, r8)
    8ae8:	200000a0 	.word	0x200000a0

00008aec <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
    8aec:	b570      	push	{r4, r5, r6, lr}
	while (u32TimeMsec--) {
    8aee:	2800      	cmp	r0, #0
    8af0:	d006      	beq.n	8b00 <nm_bsp_sleep+0x14>
    8af2:	0004      	movs	r4, r0
		delay_ms(1);
    8af4:	4d03      	ldr	r5, [pc, #12]	; (8b04 <nm_bsp_sleep+0x18>)
    8af6:	2001      	movs	r0, #1
    8af8:	47a8      	blx	r5
    8afa:	3c01      	subs	r4, #1
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while (u32TimeMsec--) {
    8afc:	2c00      	cmp	r4, #0
    8afe:	d1fa      	bne.n	8af6 <nm_bsp_sleep+0xa>
		delay_ms(1);
	}
}
    8b00:	bd70      	pop	{r4, r5, r6, pc}
    8b02:	46c0      	nop			; (mov r8, r8)
    8b04:	00008aad 	.word	0x00008aad

00008b08 <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset NMC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
    8b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8b0a:	4c08      	ldr	r4, [pc, #32]	; (8b2c <nm_bsp_reset+0x24>)
    8b0c:	2780      	movs	r7, #128	; 0x80
    8b0e:	057f      	lsls	r7, r7, #21
    8b10:	6167      	str	r7, [r4, #20]
    8b12:	2680      	movs	r6, #128	; 0x80
    8b14:	0536      	lsls	r6, r6, #20
    8b16:	6166      	str	r6, [r4, #20]
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, false);
	port_pin_set_output_level(CONF_WINC_PIN_RESET, false);
	nm_bsp_sleep(100);
    8b18:	2064      	movs	r0, #100	; 0x64
    8b1a:	4d05      	ldr	r5, [pc, #20]	; (8b30 <nm_bsp_reset+0x28>)
    8b1c:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8b1e:	61a7      	str	r7, [r4, #24]
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, true);
	nm_bsp_sleep(100);
    8b20:	2064      	movs	r0, #100	; 0x64
    8b22:	47a8      	blx	r5
    8b24:	61a6      	str	r6, [r4, #24]
	port_pin_set_output_level(CONF_WINC_PIN_RESET, true);
	nm_bsp_sleep(100);
    8b26:	2064      	movs	r0, #100	; 0x64
    8b28:	47a8      	blx	r5
}
    8b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8b2c:	41004400 	.word	0x41004400
    8b30:	00008aed 	.word	0x00008aed

00008b34 <nm_bsp_init>:
 *	@fn		nm_bsp_init
 *	@brief	Initialize BSP
 *	@return	0 in case of success and -1 in case of failure
 */
sint8 nm_bsp_init(void)
{
    8b34:	b570      	push	{r4, r5, r6, lr}
    8b36:	b082      	sub	sp, #8
	gpfIsr = NULL;
    8b38:	2300      	movs	r3, #0
    8b3a:	4a16      	ldr	r2, [pc, #88]	; (8b94 <nm_bsp_init+0x60>)
    8b3c:	6013      	str	r3, [r2, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    8b3e:	ac01      	add	r4, sp, #4
    8b40:	2501      	movs	r5, #1
    8b42:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    8b44:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;

	port_get_config_defaults(&pin_conf);

	/* Configure control pins as output. */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8b46:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
    8b48:	0021      	movs	r1, r4
    8b4a:	201b      	movs	r0, #27
    8b4c:	4e12      	ldr	r6, [pc, #72]	; (8b98 <nm_bsp_init+0x64>)
    8b4e:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
    8b50:	0021      	movs	r1, r4
    8b52:	201c      	movs	r0, #28
    8b54:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
    8b56:	0021      	movs	r1, r4
    8b58:	2028      	movs	r0, #40	; 0x28
    8b5a:	47b0      	blx	r6

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8b5c:	4b0f      	ldr	r3, [pc, #60]	; (8b9c <nm_bsp_init+0x68>)
    8b5e:	2280      	movs	r2, #128	; 0x80
    8b60:	0552      	lsls	r2, r2, #21
    8b62:	615a      	str	r2, [r3, #20]
    8b64:	2280      	movs	r2, #128	; 0x80
    8b66:	0512      	lsls	r2, r2, #20
    8b68:	615a      	str	r2, [r3, #20]

	/* Initialize chip IOs. */
	init_chip_pins();

    /* Make sure a 1ms Systick is configured. */
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
    8b6a:	4b0d      	ldr	r3, [pc, #52]	; (8ba0 <nm_bsp_init+0x6c>)
    8b6c:	681b      	ldr	r3, [r3, #0]
    8b6e:	421d      	tst	r5, r3
    8b70:	d003      	beq.n	8b7a <nm_bsp_init+0x46>
    8b72:	4b0b      	ldr	r3, [pc, #44]	; (8ba0 <nm_bsp_init+0x6c>)
    8b74:	681b      	ldr	r3, [r3, #0]
    8b76:	079b      	lsls	r3, r3, #30
    8b78:	d401      	bmi.n	8b7e <nm_bsp_init+0x4a>
	    delay_init();
    8b7a:	4b0a      	ldr	r3, [pc, #40]	; (8ba4 <nm_bsp_init+0x70>)
    8b7c:	4798      	blx	r3
    }

	/* Perform chip reset. */
	nm_bsp_reset();
    8b7e:	4b0a      	ldr	r3, [pc, #40]	; (8ba8 <nm_bsp_init+0x74>)
    8b80:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    8b82:	2201      	movs	r2, #1
    8b84:	4b09      	ldr	r3, [pc, #36]	; (8bac <nm_bsp_init+0x78>)
    8b86:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    8b88:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    8b8c:	b662      	cpsie	i

	system_interrupt_enable_global();

	return M2M_SUCCESS;
}
    8b8e:	2000      	movs	r0, #0
    8b90:	b002      	add	sp, #8
    8b92:	bd70      	pop	{r4, r5, r6, pc}
    8b94:	200000a0 	.word	0x200000a0
    8b98:	0000c289 	.word	0x0000c289
    8b9c:	41004400 	.word	0x41004400
    8ba0:	e000e010 	.word	0xe000e010
    8ba4:	00008a6d 	.word	0x00008a6d
    8ba8:	00008b09 	.word	0x00008b09
    8bac:	2000000a 	.word	0x2000000a

00008bb0 <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
    8bb0:	b510      	push	{r4, lr}
    8bb2:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
    8bb4:	4b0e      	ldr	r3, [pc, #56]	; (8bf0 <nm_bsp_register_isr+0x40>)
    8bb6:	6018      	str	r0, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
    8bb8:	ac01      	add	r4, sp, #4
    8bba:	0020      	movs	r0, r4
    8bbc:	4b0d      	ldr	r3, [pc, #52]	; (8bf4 <nm_bsp_register_isr+0x44>)
    8bbe:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
    8bc0:	2329      	movs	r3, #41	; 0x29
    8bc2:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
    8bc4:	2300      	movs	r3, #0
    8bc6:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
    8bc8:	3301      	adds	r3, #1
    8bca:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
    8bcc:	3301      	adds	r3, #1
    8bce:	72e3      	strb	r3, [r4, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
    8bd0:	0021      	movs	r1, r4
    8bd2:	2009      	movs	r0, #9
    8bd4:	4b08      	ldr	r3, [pc, #32]	; (8bf8 <nm_bsp_register_isr+0x48>)
    8bd6:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
    8bd8:	2200      	movs	r2, #0
    8bda:	2109      	movs	r1, #9
    8bdc:	4807      	ldr	r0, [pc, #28]	; (8bfc <nm_bsp_register_isr+0x4c>)
    8bde:	4b08      	ldr	r3, [pc, #32]	; (8c00 <nm_bsp_register_isr+0x50>)
    8be0:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    8be2:	2100      	movs	r1, #0
    8be4:	2009      	movs	r0, #9
    8be6:	4b07      	ldr	r3, [pc, #28]	; (8c04 <nm_bsp_register_isr+0x54>)
    8be8:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
    8bea:	b004      	add	sp, #16
    8bec:	bd10      	pop	{r4, pc}
    8bee:	46c0      	nop			; (mov r8, r8)
    8bf0:	200000a0 	.word	0x200000a0
    8bf4:	0000bf69 	.word	0x0000bf69
    8bf8:	0000bf7d 	.word	0x0000bf7d
    8bfc:	00008ad9 	.word	0x00008ad9
    8c00:	0000be11 	.word	0x0000be11
    8c04:	0000be3d 	.word	0x0000be3d

00008c08 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
    8c08:	b510      	push	{r4, lr}
	if (u8Enable) {
    8c0a:	2800      	cmp	r0, #0
    8c0c:	d004      	beq.n	8c18 <nm_bsp_interrupt_ctrl+0x10>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    8c0e:	2100      	movs	r1, #0
    8c10:	2009      	movs	r0, #9
    8c12:	4b04      	ldr	r3, [pc, #16]	; (8c24 <nm_bsp_interrupt_ctrl+0x1c>)
    8c14:	4798      	blx	r3
    8c16:	e003      	b.n	8c20 <nm_bsp_interrupt_ctrl+0x18>
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
    8c18:	2100      	movs	r1, #0
    8c1a:	2009      	movs	r0, #9
    8c1c:	4b02      	ldr	r3, [pc, #8]	; (8c28 <nm_bsp_interrupt_ctrl+0x20>)
    8c1e:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
    8c20:	bd10      	pop	{r4, pc}
    8c22:	46c0      	nop			; (mov r8, r8)
    8c24:	0000be3d 	.word	0x0000be3d
    8c28:	0000be5d 	.word	0x0000be5d

00008c2c <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
    8c2c:	b530      	push	{r4, r5, lr}
    8c2e:	b091      	sub	sp, #68	; 0x44
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    8c30:	4c30      	ldr	r4, [pc, #192]	; (8cf4 <nm_bus_init+0xc8>)
    8c32:	230e      	movs	r3, #14
    8c34:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    8c36:	2300      	movs	r3, #0
    8c38:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    8c3a:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    8c3c:	a901      	add	r1, sp, #4
    8c3e:	2201      	movs	r2, #1
    8c40:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    8c42:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    8c44:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    8c46:	200e      	movs	r0, #14
    8c48:	4b2b      	ldr	r3, [pc, #172]	; (8cf8 <nm_bus_init+0xcc>)
    8c4a:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    8c4c:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8c4e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8c50:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8c52:	2900      	cmp	r1, #0
    8c54:	d104      	bne.n	8c60 <nm_bus_init+0x34>
		return &(ports[port_index]->Group[group_index]);
    8c56:	095a      	lsrs	r2, r3, #5
    8c58:	01d2      	lsls	r2, r2, #7
    8c5a:	4928      	ldr	r1, [pc, #160]	; (8cfc <nm_bus_init+0xd0>)
    8c5c:	468c      	mov	ip, r1
    8c5e:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8c60:	211f      	movs	r1, #31
    8c62:	400b      	ands	r3, r1
    8c64:	391e      	subs	r1, #30
    8c66:	0008      	movs	r0, r1
    8c68:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8c6a:	6190      	str	r0, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    8c6c:	ac02      	add	r4, sp, #8
    8c6e:	7021      	strb	r1, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    8c70:	2300      	movs	r3, #0
    8c72:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    8c74:	9304      	str	r3, [sp, #16]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    8c76:	22c0      	movs	r2, #192	; 0xc0
    8c78:	0392      	lsls	r2, r2, #14
    8c7a:	9205      	str	r2, [sp, #20]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    8c7c:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    8c7e:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    8c80:	74a1      	strb	r1, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    8c82:	74e1      	strb	r1, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    8c84:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    8c86:	2224      	movs	r2, #36	; 0x24
    8c88:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    8c8a:	3a18      	subs	r2, #24
    8c8c:	2100      	movs	r1, #0
    8c8e:	a808      	add	r0, sp, #32
    8c90:	4b1b      	ldr	r3, [pc, #108]	; (8d00 <nm_bus_init+0xd4>)
    8c92:	4798      	blx	r3
	spi_attach_slave(&slave_inst, &slave_config);

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
    8c94:	4b1b      	ldr	r3, [pc, #108]	; (8d04 <nm_bus_init+0xd8>)
    8c96:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
    8c98:	4b1b      	ldr	r3, [pc, #108]	; (8d08 <nm_bus_init+0xdc>)
    8c9a:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
    8c9c:	2301      	movs	r3, #1
    8c9e:	425b      	negs	r3, r3
    8ca0:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
    8ca2:	4b1a      	ldr	r3, [pc, #104]	; (8d0c <nm_bus_init+0xe0>)
    8ca4:	6363      	str	r3, [r4, #52]	; 0x34
	config.master_slave_select_enable = false;
	
	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
    8ca6:	4b1a      	ldr	r3, [pc, #104]	; (8d10 <nm_bus_init+0xe4>)
    8ca8:	61a3      	str	r3, [r4, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
    8caa:	0022      	movs	r2, r4
    8cac:	4919      	ldr	r1, [pc, #100]	; (8d14 <nm_bus_init+0xe8>)
    8cae:	481a      	ldr	r0, [pc, #104]	; (8d18 <nm_bus_init+0xec>)
    8cb0:	4b1a      	ldr	r3, [pc, #104]	; (8d1c <nm_bus_init+0xf0>)
    8cb2:	4798      	blx	r3
    8cb4:	2800      	cmp	r0, #0
    8cb6:	d119      	bne.n	8cec <nm_bus_init+0xc0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8cb8:	4d17      	ldr	r5, [pc, #92]	; (8d18 <nm_bus_init+0xec>)
    8cba:	682c      	ldr	r4, [r5, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    8cbc:	0020      	movs	r0, r4
    8cbe:	4b18      	ldr	r3, [pc, #96]	; (8d20 <nm_bus_init+0xf4>)
    8cc0:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    8cc2:	231f      	movs	r3, #31
    8cc4:	4018      	ands	r0, r3
    8cc6:	3b1e      	subs	r3, #30
    8cc8:	4083      	lsls	r3, r0
    8cca:	4a16      	ldr	r2, [pc, #88]	; (8d24 <nm_bus_init+0xf8>)
    8ccc:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8cce:	682a      	ldr	r2, [r5, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    8cd0:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    8cd2:	2b00      	cmp	r3, #0
    8cd4:	d1fc      	bne.n	8cd0 <nm_bus_init+0xa4>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    8cd6:	6822      	ldr	r2, [r4, #0]
    8cd8:	3302      	adds	r3, #2
    8cda:	4313      	orrs	r3, r2
    8cdc:	6023      	str	r3, [r4, #0]
	}

	/* Enable the SPI master. */
	spi_enable(&master);

	nm_bsp_reset();
    8cde:	4b12      	ldr	r3, [pc, #72]	; (8d28 <nm_bus_init+0xfc>)
    8ce0:	4798      	blx	r3
	nm_bsp_sleep(1);
    8ce2:	2001      	movs	r0, #1
    8ce4:	4b11      	ldr	r3, [pc, #68]	; (8d2c <nm_bus_init+0x100>)
    8ce6:	4798      	blx	r3
#endif
	return result;
    8ce8:	2000      	movs	r0, #0
    8cea:	e001      	b.n	8cf0 <nm_bus_init+0xc4>
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
	config.master_slave_select_enable = false;
	
	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
		return M2M_ERR_BUS_FAIL;
    8cec:	2006      	movs	r0, #6
    8cee:	4240      	negs	r0, r0

	nm_bsp_reset();
	nm_bsp_sleep(1);
#endif
	return result;
}
    8cf0:	b011      	add	sp, #68	; 0x44
    8cf2:	bd30      	pop	{r4, r5, pc}
    8cf4:	20000304 	.word	0x20000304
    8cf8:	0000c289 	.word	0x0000c289
    8cfc:	41004400 	.word	0x41004400
    8d00:	00011599 	.word	0x00011599
    8d04:	000c0002 	.word	0x000c0002
    8d08:	000d0002 	.word	0x000d0002
    8d0c:	000f0002 	.word	0x000f0002
    8d10:	00b71b00 	.word	0x00b71b00
    8d14:	42001000 	.word	0x42001000
    8d18:	20000308 	.word	0x20000308
    8d1c:	0000c701 	.word	0x0000c701
    8d20:	0000c675 	.word	0x0000c675
    8d24:	e000e100 	.word	0xe000e100
    8d28:	00008b09 	.word	0x00008b09
    8d2c:	00008aed 	.word	0x00008aed

00008d30 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
    8d30:	b5f0      	push	{r4, r5, r6, r7, lr}
    8d32:	465f      	mov	r7, fp
    8d34:	4656      	mov	r6, sl
    8d36:	464d      	mov	r5, r9
    8d38:	4644      	mov	r4, r8
    8d3a:	b4f0      	push	{r4, r5, r6, r7}
    8d3c:	b085      	sub	sp, #20
	sint8 s8Ret = 0;
	switch(u8Cmd)
    8d3e:	2803      	cmp	r0, #3
    8d40:	d15c      	bne.n	8dfc <nm_bus_ioctl+0xcc>
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
    8d42:	680f      	ldr	r7, [r1, #0]
    8d44:	684e      	ldr	r6, [r1, #4]
    8d46:	890d      	ldrh	r5, [r1, #8]
struct spi_module master;
struct spi_slave_inst slave_inst;

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
	uint8 u8Dummy = 0;
    8d48:	2200      	movs	r2, #0
    8d4a:	ab02      	add	r3, sp, #8
    8d4c:	71da      	strb	r2, [r3, #7]
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
	uint16_t txd_data = 0;
	uint16_t rxd_data = 0;

	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
    8d4e:	2e00      	cmp	r6, #0
    8d50:	d102      	bne.n	8d58 <nm_bus_ioctl+0x28>
    8d52:	2f00      	cmp	r7, #0
    8d54:	d174      	bne.n	8e40 <nm_bus_ioctl+0x110>
    8d56:	e048      	b.n	8dea <nm_bus_ioctl+0xba>
    8d58:	2d00      	cmp	r5, #0
    8d5a:	d049      	beq.n	8df0 <nm_bus_ioctl+0xc0>
struct spi_slave_inst slave_inst;

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
	uint8 u8Dummy = 0;
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
    8d5c:	2300      	movs	r3, #0
    8d5e:	4698      	mov	r8, r3

	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
		return M2M_ERR_INVALID_ARG;
	}

	if (pu8Mosi == NULL) {
    8d60:	2f00      	cmp	r7, #0
    8d62:	d103      	bne.n	8d6c <nm_bus_ioctl+0x3c>
		pu8Mosi = &u8Dummy;
		u8SkipMosi = 1;
    8d64:	3301      	adds	r3, #1
    8d66:	4698      	mov	r8, r3
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
		return M2M_ERR_INVALID_ARG;
	}

	if (pu8Mosi == NULL) {
		pu8Mosi = &u8Dummy;
    8d68:	ab02      	add	r3, sp, #8
    8d6a:	1ddf      	adds	r7, r3, #7
struct spi_slave_inst slave_inst;

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
	uint8 u8Dummy = 0;
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
    8d6c:	2400      	movs	r4, #0

	if (pu8Mosi == NULL) {
		pu8Mosi = &u8Dummy;
		u8SkipMosi = 1;
	}
	if(pu8Miso == NULL) {
    8d6e:	2e00      	cmp	r6, #0
    8d70:	d153      	bne.n	8e1a <nm_bus_ioctl+0xea>
		pu8Miso = &u8Dummy;
		u8SkipMiso = 1;
    8d72:	3401      	adds	r4, #1
	if (pu8Mosi == NULL) {
		pu8Mosi = &u8Dummy;
		u8SkipMosi = 1;
	}
	if(pu8Miso == NULL) {
		pu8Miso = &u8Dummy;
    8d74:	ab02      	add	r3, sp, #8
    8d76:	1dde      	adds	r6, r3, #7
    8d78:	e04f      	b.n	8e1a <nm_bus_ioctl+0xea>
	}

	spi_select_slave(&master, &slave_inst, true);

	while (u16Sz) {
		txd_data = *pu8Mosi;
    8d7a:	783c      	ldrb	r4, [r7, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8d7c:	4653      	mov	r3, sl
    8d7e:	681b      	ldr	r3, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8d80:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_write(&master))
    8d82:	4201      	tst	r1, r0
    8d84:	d0fc      	beq.n	8d80 <nm_bus_ioctl+0x50>
    8d86:	7e19      	ldrb	r1, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8d88:	4201      	tst	r1, r0
    8d8a:	d0fc      	beq.n	8d86 <nm_bus_ioctl+0x56>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8d8c:	629c      	str	r4, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8d8e:	7e19      	ldrb	r1, [r3, #24]
			;
		while(spi_write(&master, txd_data) != STATUS_OK)
			;

		/* Read SPI master data register. */
		while (!spi_is_ready_to_read(&master))
    8d90:	4211      	tst	r1, r2
    8d92:	d0fc      	beq.n	8d8e <nm_bus_ioctl+0x5e>
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8d94:	4649      	mov	r1, r9
    8d96:	798c      	ldrb	r4, [r1, #6]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8d98:	7e19      	ldrb	r1, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8d9a:	4211      	tst	r1, r2
    8d9c:	d0fc      	beq.n	8d98 <nm_bus_ioctl+0x68>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8d9e:	8b59      	ldrh	r1, [r3, #26]
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    8da0:	2500      	movs	r5, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8da2:	4211      	tst	r1, r2
    8da4:	d001      	beq.n	8daa <nm_bus_ioctl+0x7a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8da6:	835a      	strh	r2, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    8da8:	351e      	adds	r5, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8daa:	2c01      	cmp	r4, #1
    8dac:	d103      	bne.n	8db6 <nm_bus_ioctl+0x86>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8dae:	6a99      	ldr	r1, [r3, #40]	; 0x28
    8db0:	05c9      	lsls	r1, r1, #23
    8db2:	0dc9      	lsrs	r1, r1, #23
    8db4:	e001      	b.n	8dba <nm_bus_ioctl+0x8a>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8db6:	6a99      	ldr	r1, [r3, #40]	; 0x28
    8db8:	b2c9      	uxtb	r1, r1
			;
		while (spi_read(&master, &rxd_data) != STATUS_OK)
    8dba:	2d00      	cmp	r5, #0
    8dbc:	d1ec      	bne.n	8d98 <nm_bus_ioctl+0x68>
			;
		*pu8Miso = rxd_data;
    8dbe:	7031      	strb	r1, [r6, #0]
			
		u16Sz--;
    8dc0:	9d01      	ldr	r5, [sp, #4]
    8dc2:	3d01      	subs	r5, #1
    8dc4:	b2ab      	uxth	r3, r5
    8dc6:	9301      	str	r3, [sp, #4]
		if (!u8SkipMiso)
			pu8Miso++;
    8dc8:	445e      	add	r6, fp
		if (!u8SkipMosi)
			pu8Mosi++;
    8dca:	4447      	add	r7, r8
		u8SkipMiso = 1;
	}

	spi_select_slave(&master, &slave_inst, true);

	while (u16Sz) {
    8dcc:	2b00      	cmp	r3, #0
    8dce:	d1d4      	bne.n	8d7a <nm_bus_ioctl+0x4a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8dd0:	4b21      	ldr	r3, [pc, #132]	; (8e58 <nm_bus_ioctl+0x128>)
    8dd2:	6819      	ldr	r1, [r3, #0]
			pu8Miso++;
		if (!u8SkipMosi)
			pu8Mosi++;
	}

	while (!spi_is_write_complete(&master))
    8dd4:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8dd6:	7e0b      	ldrb	r3, [r1, #24]
    8dd8:	4213      	tst	r3, r2
    8dda:	d0fc      	beq.n	8dd6 <nm_bus_ioctl+0xa6>
		;

	spi_select_slave(&master, &slave_inst, false);
    8ddc:	2200      	movs	r2, #0
    8dde:	491f      	ldr	r1, [pc, #124]	; (8e5c <nm_bus_ioctl+0x12c>)
    8de0:	481d      	ldr	r0, [pc, #116]	; (8e58 <nm_bus_ioctl+0x128>)
    8de2:	4b1f      	ldr	r3, [pc, #124]	; (8e60 <nm_bus_ioctl+0x130>)
    8de4:	4798      	blx	r3

	return M2M_SUCCESS;
    8de6:	2000      	movs	r0, #0
    8de8:	e02f      	b.n	8e4a <nm_bus_ioctl+0x11a>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
	uint16_t txd_data = 0;
	uint16_t rxd_data = 0;

	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
		return M2M_ERR_INVALID_ARG;
    8dea:	200f      	movs	r0, #15
    8dec:	4240      	negs	r0, r0
    8dee:	e02c      	b.n	8e4a <nm_bus_ioctl+0x11a>
    8df0:	200f      	movs	r0, #15
    8df2:	4240      	negs	r0, r0
    8df4:	e029      	b.n	8e4a <nm_bus_ioctl+0x11a>
    8df6:	200f      	movs	r0, #15
    8df8:	4240      	negs	r0, r0
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
		}
		break;
    8dfa:	e026      	b.n	8e4a <nm_bus_ioctl+0x11a>
#endif
		default:
			s8Ret = -1;
			M2M_ERR("invalide ioclt cmd\n");
    8dfc:	220e      	movs	r2, #14
    8dfe:	32ff      	adds	r2, #255	; 0xff
    8e00:	4918      	ldr	r1, [pc, #96]	; (8e64 <nm_bus_ioctl+0x134>)
    8e02:	4819      	ldr	r0, [pc, #100]	; (8e68 <nm_bus_ioctl+0x138>)
    8e04:	4b19      	ldr	r3, [pc, #100]	; (8e6c <nm_bus_ioctl+0x13c>)
    8e06:	4798      	blx	r3
    8e08:	4819      	ldr	r0, [pc, #100]	; (8e70 <nm_bus_ioctl+0x140>)
    8e0a:	4b1a      	ldr	r3, [pc, #104]	; (8e74 <nm_bus_ioctl+0x144>)
    8e0c:	4798      	blx	r3
    8e0e:	200d      	movs	r0, #13
    8e10:	4b19      	ldr	r3, [pc, #100]	; (8e78 <nm_bus_ioctl+0x148>)
    8e12:	4798      	blx	r3
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
		}
		break;
#endif
		default:
			s8Ret = -1;
    8e14:	2001      	movs	r0, #1
    8e16:	4240      	negs	r0, r0
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
    8e18:	e017      	b.n	8e4a <nm_bus_ioctl+0x11a>
	if(pu8Miso == NULL) {
		pu8Miso = &u8Dummy;
		u8SkipMiso = 1;
	}

	spi_select_slave(&master, &slave_inst, true);
    8e1a:	2201      	movs	r2, #1
    8e1c:	490f      	ldr	r1, [pc, #60]	; (8e5c <nm_bus_ioctl+0x12c>)
    8e1e:	480e      	ldr	r0, [pc, #56]	; (8e58 <nm_bus_ioctl+0x128>)
    8e20:	4b0f      	ldr	r3, [pc, #60]	; (8e60 <nm_bus_ioctl+0x130>)
    8e22:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8e24:	4b0c      	ldr	r3, [pc, #48]	; (8e58 <nm_bus_ioctl+0x128>)
    8e26:	469a      	mov	sl, r3

	while (u16Sz) {
		txd_data = *pu8Mosi;
		while (!spi_is_ready_to_write(&master))
    8e28:	2001      	movs	r0, #1
			;
		while(spi_write(&master, txd_data) != STATUS_OK)
			;

		/* Read SPI master data register. */
		while (!spi_is_ready_to_read(&master))
    8e2a:	2204      	movs	r2, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8e2c:	4699      	mov	r9, r3
			;
		*pu8Miso = rxd_data;
			
		u16Sz--;
		if (!u8SkipMiso)
			pu8Miso++;
    8e2e:	4263      	negs	r3, r4
    8e30:	4163      	adcs	r3, r4
    8e32:	469b      	mov	fp, r3
		if (!u8SkipMosi)
			pu8Mosi++;
    8e34:	4641      	mov	r1, r8
    8e36:	424b      	negs	r3, r1
    8e38:	4159      	adcs	r1, r3
    8e3a:	4688      	mov	r8, r1
    8e3c:	9501      	str	r5, [sp, #4]
    8e3e:	e79c      	b.n	8d7a <nm_bus_ioctl+0x4a>
	uint8 u8Dummy = 0;
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
	uint16_t txd_data = 0;
	uint16_t rxd_data = 0;

	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
    8e40:	2d00      	cmp	r5, #0
    8e42:	d0d8      	beq.n	8df6 <nm_bus_ioctl+0xc6>
struct spi_slave_inst slave_inst;

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
	uint8 u8Dummy = 0;
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
    8e44:	2300      	movs	r3, #0
    8e46:	4698      	mov	r8, r3
    8e48:	e790      	b.n	8d6c <nm_bus_ioctl+0x3c>
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
}
    8e4a:	b005      	add	sp, #20
    8e4c:	bc3c      	pop	{r2, r3, r4, r5}
    8e4e:	4690      	mov	r8, r2
    8e50:	4699      	mov	r9, r3
    8e52:	46a2      	mov	sl, r4
    8e54:	46ab      	mov	fp, r5
    8e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8e58:	20000308 	.word	0x20000308
    8e5c:	20000304 	.word	0x20000304
    8e60:	0000c97d 	.word	0x0000c97d
    8e64:	00012cb0 	.word	0x00012cb0
    8e68:	00012cc0 	.word	0x00012cc0
    8e6c:	000116e1 	.word	0x000116e1
    8e70:	00012cd4 	.word	0x00012cd4
    8e74:	00011801 	.word	0x00011801
    8e78:	00011715 	.word	0x00011715

00008e7c <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
    8e7c:	b530      	push	{r4, r5, lr}
    8e7e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    8e80:	ab01      	add	r3, sp, #4
    8e82:	2200      	movs	r2, #0
    8e84:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    8e86:	709a      	strb	r2, [r3, #2]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    8e88:	705a      	strb	r2, [r3, #1]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8e8a:	4d13      	ldr	r5, [pc, #76]	; (8ed8 <nm_bus_deinit+0x5c>)
    8e8c:	682c      	ldr	r4, [r5, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    8e8e:	0020      	movs	r0, r4
    8e90:	4b12      	ldr	r3, [pc, #72]	; (8edc <nm_bus_deinit+0x60>)
    8e92:	4798      	blx	r3
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    8e94:	231f      	movs	r3, #31
    8e96:	4018      	ands	r0, r3
    8e98:	3b1e      	subs	r3, #30
    8e9a:	4083      	lsls	r3, r0
    8e9c:	2280      	movs	r2, #128	; 0x80
    8e9e:	4910      	ldr	r1, [pc, #64]	; (8ee0 <nm_bus_deinit+0x64>)
    8ea0:	508b      	str	r3, [r1, r2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8ea2:	682a      	ldr	r2, [r5, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    8ea4:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    8ea6:	2b00      	cmp	r3, #0
    8ea8:	d1fc      	bne.n	8ea4 <nm_bus_deinit+0x28>
		/* Wait until the synchronization is complete */
	}

	/* Disbale interrupt */
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    8eaa:	338f      	adds	r3, #143	; 0x8f
    8eac:	7523      	strb	r3, [r4, #20]
	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    8eae:	7623      	strb	r3, [r4, #24]

	/* Disable SPI */
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    8eb0:	6823      	ldr	r3, [r4, #0]
    8eb2:	2202      	movs	r2, #2
    8eb4:	4393      	bics	r3, r2
    8eb6:	6023      	str	r3, [r4, #0]
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
    8eb8:	a901      	add	r1, sp, #4
    8eba:	200c      	movs	r0, #12
    8ebc:	4c09      	ldr	r4, [pc, #36]	; (8ee4 <nm_bus_deinit+0x68>)
    8ebe:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
    8ec0:	a901      	add	r1, sp, #4
    8ec2:	200f      	movs	r0, #15
    8ec4:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
    8ec6:	a901      	add	r1, sp, #4
    8ec8:	200d      	movs	r0, #13
    8eca:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
    8ecc:	a901      	add	r1, sp, #4
    8ece:	200e      	movs	r0, #14
    8ed0:	47a0      	blx	r4
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
}
    8ed2:	2000      	movs	r0, #0
    8ed4:	b003      	add	sp, #12
    8ed6:	bd30      	pop	{r4, r5, pc}
    8ed8:	20000308 	.word	0x20000308
    8edc:	0000c675 	.word	0x0000c675
    8ee0:	e000e100 	.word	0xe000e100
    8ee4:	0000c289 	.word	0x0000c289

00008ee8 <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
    8ee8:	2a00      	cmp	r2, #0
    8eea:	d006      	beq.n	8efa <m2m_memcpy+0x12>
    8eec:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
    8eee:	780b      	ldrb	r3, [r1, #0]
    8ef0:	7003      	strb	r3, [r0, #0]
		pDst++;
    8ef2:	3001      	adds	r0, #1
		pSrc++;
    8ef4:	3101      	adds	r1, #1
	}while(--sz);
    8ef6:	4290      	cmp	r0, r2
    8ef8:	d1f9      	bne.n	8eee <m2m_memcpy+0x6>
}
    8efa:	4770      	bx	lr

00008efc <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
    8efc:	2a00      	cmp	r2, #0
    8efe:	d004      	beq.n	8f0a <m2m_memset+0xe>
    8f00:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
    8f02:	7001      	strb	r1, [r0, #0]
		pBuf++;
    8f04:	3001      	adds	r0, #1
	}while(--sz);
    8f06:	4290      	cmp	r0, r2
    8f08:	d1fb      	bne.n	8f02 <m2m_memset+0x6>
}
    8f0a:	4770      	bx	lr

00008f0c <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
    8f0c:	0003      	movs	r3, r0
	uint16	u16StrLen = 0;
	while(*pcStr)
    8f0e:	7802      	ldrb	r2, [r0, #0]
    8f10:	2a00      	cmp	r2, #0
    8f12:	d007      	beq.n	8f24 <m2m_strlen+0x18>
    8f14:	2000      	movs	r0, #0
	{
		u16StrLen ++;
    8f16:	3001      	adds	r0, #1
    8f18:	b280      	uxth	r0, r0
		pcStr++;
    8f1a:	3301      	adds	r3, #1
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
	while(*pcStr)
    8f1c:	781a      	ldrb	r2, [r3, #0]
    8f1e:	2a00      	cmp	r2, #0
    8f20:	d1f9      	bne.n	8f16 <m2m_strlen+0xa>
    8f22:	e000      	b.n	8f26 <m2m_strlen+0x1a>
	}while(--sz);
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
    8f24:	2000      	movs	r0, #0
	{
		u16StrLen ++;
		pcStr++;
	}
	return u16StrLen;
}
    8f26:	4770      	bx	lr

00008f28 <isr>:

volatile tstrHifContext gstrHifCxt;

static void isr(void)
{
	gstrHifCxt.u8Interrupt++;
    8f28:	4a02      	ldr	r2, [pc, #8]	; (8f34 <isr+0xc>)
    8f2a:	78d3      	ldrb	r3, [r2, #3]
    8f2c:	3301      	adds	r3, #1
    8f2e:	b2db      	uxtb	r3, r3
    8f30:	70d3      	strb	r3, [r2, #3]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
    8f32:	4770      	bx	lr
    8f34:	20000344 	.word	0x20000344

00008f38 <m2m_hif_cb>:
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{


}
    8f38:	4770      	bx	lr
    8f3a:	46c0      	nop			; (mov r8, r8)

00008f3c <hif_set_rx_done>:
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
static sint8 hif_set_rx_done(void)
{
    8f3c:	b500      	push	{lr}
    8f3e:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;

	gstrHifCxt.u8HifRXDone = 0;
    8f40:	2200      	movs	r2, #0
    8f42:	4b0a      	ldr	r3, [pc, #40]	; (8f6c <hif_set_rx_done+0x30>)
    8f44:	709a      	strb	r2, [r3, #2]
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
    8f46:	2001      	movs	r0, #1
    8f48:	4b09      	ldr	r3, [pc, #36]	; (8f70 <hif_set_rx_done+0x34>)
    8f4a:	4798      	blx	r3
#endif
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
    8f4c:	a901      	add	r1, sp, #4
    8f4e:	4809      	ldr	r0, [pc, #36]	; (8f74 <hif_set_rx_done+0x38>)
    8f50:	4b09      	ldr	r3, [pc, #36]	; (8f78 <hif_set_rx_done+0x3c>)
    8f52:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    8f54:	2800      	cmp	r0, #0
    8f56:	d106      	bne.n	8f66 <hif_set_rx_done+0x2a>
	/* Set RX Done */
	reg |= NBIT1;
    8f58:	2102      	movs	r1, #2
    8f5a:	9b01      	ldr	r3, [sp, #4]
    8f5c:	4319      	orrs	r1, r3
    8f5e:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    8f60:	4804      	ldr	r0, [pc, #16]	; (8f74 <hif_set_rx_done+0x38>)
    8f62:	4b06      	ldr	r3, [pc, #24]	; (8f7c <hif_set_rx_done+0x40>)
    8f64:	4798      	blx	r3
	nm_bsp_interrupt_ctrl(1);
#endif
ERR1:
	return ret;

}
    8f66:	b003      	add	sp, #12
    8f68:	bd00      	pop	{pc}
    8f6a:	46c0      	nop			; (mov r8, r8)
    8f6c:	20000344 	.word	0x20000344
    8f70:	00008c09 	.word	0x00008c09
    8f74:	00001070 	.word	0x00001070
    8f78:	0000a359 	.word	0x0000a359
    8f7c:	0000a365 	.word	0x0000a365

00008f80 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
    8f80:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	if(gstrHifCxt.u8HifRXDone)
    8f82:	4b0c      	ldr	r3, [pc, #48]	; (8fb4 <hif_chip_wake+0x34>)
    8f84:	789b      	ldrb	r3, [r3, #2]
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
    8f86:	2000      	movs	r0, #0
*/

sint8 hif_chip_wake(void)
{
	sint8 ret = M2M_SUCCESS;
	if(gstrHifCxt.u8HifRXDone)
    8f88:	2b00      	cmp	r3, #0
    8f8a:	d111      	bne.n	8fb0 <hif_chip_wake+0x30>
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
	}
	if(gstrHifCxt.u8ChipSleep == 0)
    8f8c:	4b09      	ldr	r3, [pc, #36]	; (8fb4 <hif_chip_wake+0x34>)
    8f8e:	785b      	ldrb	r3, [r3, #1]
    8f90:	2b00      	cmp	r3, #0
    8f92:	d107      	bne.n	8fa4 <hif_chip_wake+0x24>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
    8f94:	4b07      	ldr	r3, [pc, #28]	; (8fb4 <hif_chip_wake+0x34>)
    8f96:	781b      	ldrb	r3, [r3, #0]
    8f98:	2b00      	cmp	r3, #0
    8f9a:	d003      	beq.n	8fa4 <hif_chip_wake+0x24>
		{
			ret = chip_wake();
    8f9c:	4b06      	ldr	r3, [pc, #24]	; (8fb8 <hif_chip_wake+0x38>)
    8f9e:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
    8fa0:	2800      	cmp	r0, #0
    8fa2:	d105      	bne.n	8fb0 <hif_chip_wake+0x30>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
    8fa4:	4a03      	ldr	r2, [pc, #12]	; (8fb4 <hif_chip_wake+0x34>)
    8fa6:	7853      	ldrb	r3, [r2, #1]
    8fa8:	3301      	adds	r3, #1
    8faa:	b2db      	uxtb	r3, r3
    8fac:	7053      	strb	r3, [r2, #1]
    8fae:	2000      	movs	r0, #0
ERR1:
	return ret;
}
    8fb0:	bd10      	pop	{r4, pc}
    8fb2:	46c0      	nop			; (mov r8, r8)
    8fb4:	20000344 	.word	0x20000344
    8fb8:	0000a041 	.word	0x0000a041

00008fbc <hif_chip_sleep_sc>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
	if(gstrHifCxt.u8ChipSleep >= 1)
    8fbc:	4b05      	ldr	r3, [pc, #20]	; (8fd4 <hif_chip_sleep_sc+0x18>)
    8fbe:	785b      	ldrb	r3, [r3, #1]
    8fc0:	2b00      	cmp	r3, #0
    8fc2:	d004      	beq.n	8fce <hif_chip_sleep_sc+0x12>
	{
		gstrHifCxt.u8ChipSleep--;
    8fc4:	4a03      	ldr	r2, [pc, #12]	; (8fd4 <hif_chip_sleep_sc+0x18>)
    8fc6:	7853      	ldrb	r3, [r2, #1]
    8fc8:	3b01      	subs	r3, #1
    8fca:	b2db      	uxtb	r3, r3
    8fcc:	7053      	strb	r3, [r2, #1]
	}
	return M2M_SUCCESS;
}
    8fce:	2000      	movs	r0, #0
    8fd0:	4770      	bx	lr
    8fd2:	46c0      	nop			; (mov r8, r8)
    8fd4:	20000344 	.word	0x20000344

00008fd8 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
    8fd8:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;

	if(gstrHifCxt.u8ChipSleep >= 1)
    8fda:	4b0a      	ldr	r3, [pc, #40]	; (9004 <hif_chip_sleep+0x2c>)
    8fdc:	785b      	ldrb	r3, [r3, #1]
    8fde:	2b00      	cmp	r3, #0
    8fe0:	d004      	beq.n	8fec <hif_chip_sleep+0x14>
	{
		gstrHifCxt.u8ChipSleep--;
    8fe2:	4a08      	ldr	r2, [pc, #32]	; (9004 <hif_chip_sleep+0x2c>)
    8fe4:	7853      	ldrb	r3, [r2, #1]
    8fe6:	3b01      	subs	r3, #1
    8fe8:	b2db      	uxtb	r3, r3
    8fea:	7053      	strb	r3, [r2, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
    8fec:	4b05      	ldr	r3, [pc, #20]	; (9004 <hif_chip_sleep+0x2c>)
    8fee:	785b      	ldrb	r3, [r3, #1]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
	sint8 ret = M2M_SUCCESS;
    8ff0:	2000      	movs	r0, #0
	if(gstrHifCxt.u8ChipSleep >= 1)
	{
		gstrHifCxt.u8ChipSleep--;
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
    8ff2:	2b00      	cmp	r3, #0
    8ff4:	d105      	bne.n	9002 <hif_chip_sleep+0x2a>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
    8ff6:	4b03      	ldr	r3, [pc, #12]	; (9004 <hif_chip_sleep+0x2c>)
    8ff8:	781b      	ldrb	r3, [r3, #0]
    8ffa:	2b00      	cmp	r3, #0
    8ffc:	d001      	beq.n	9002 <hif_chip_sleep+0x2a>
		{
			ret = chip_sleep();
    8ffe:	4b02      	ldr	r3, [pc, #8]	; (9008 <hif_chip_sleep+0x30>)
    9000:	4798      	blx	r3
		{
		}
	}
ERR1:
	return ret;
}
    9002:	bd10      	pop	{r4, pc}
    9004:	20000344 	.word	0x20000344
    9008:	00009fdd 	.word	0x00009fdd

0000900c <hif_deinit>:
*    @param [in]	arg
*				Pointer to the arguments.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_deinit(void * arg)
{
    900c:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = hif_chip_wake();
    900e:	4b05      	ldr	r3, [pc, #20]	; (9024 <hif_deinit+0x18>)
    9010:	4798      	blx	r3
    9012:	0004      	movs	r4, r0
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
    9014:	2228      	movs	r2, #40	; 0x28
    9016:	2100      	movs	r1, #0
    9018:	4803      	ldr	r0, [pc, #12]	; (9028 <hif_deinit+0x1c>)
    901a:	4b04      	ldr	r3, [pc, #16]	; (902c <hif_deinit+0x20>)
    901c:	4798      	blx	r3
	return ret;
}
    901e:	0020      	movs	r0, r4
    9020:	bd10      	pop	{r4, pc}
    9022:	46c0      	nop			; (mov r8, r8)
    9024:	00008f81 	.word	0x00008f81
    9028:	20000344 	.word	0x20000344
    902c:	00008efd 	.word	0x00008efd

00009030 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
    9030:	b5f0      	push	{r4, r5, r6, r7, lr}
    9032:	465f      	mov	r7, fp
    9034:	4656      	mov	r6, sl
    9036:	b4c0      	push	{r6, r7}
    9038:	b08b      	sub	sp, #44	; 0x2c
    903a:	4683      	mov	fp, r0
    903c:	000c      	movs	r4, r1
    903e:	9203      	str	r2, [sp, #12]
    9040:	9302      	str	r3, [sp, #8]
    9042:	ab12      	add	r3, sp, #72	; 0x48
    9044:	cb80      	ldmia	r3!, {r7}
    9046:	881e      	ldrh	r6, [r3, #0]
    9048:	ab14      	add	r3, sp, #80	; 0x50
    904a:	881d      	ldrh	r5, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
    904c:	227f      	movs	r2, #127	; 0x7f
    904e:	400a      	ands	r2, r1
    9050:	ab09      	add	r3, sp, #36	; 0x24
    9052:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
    9054:	7018      	strb	r0, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
    9056:	2208      	movs	r2, #8
    9058:	805a      	strh	r2, [r3, #2]
	if(pu8DataBuf != NULL)
    905a:	2f00      	cmp	r7, #0
    905c:	d005      	beq.n	906a <hif_send+0x3a>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
    905e:	885a      	ldrh	r2, [r3, #2]
    9060:	1992      	adds	r2, r2, r6
    9062:	18aa      	adds	r2, r5, r2
    9064:	b292      	uxth	r2, r2
    9066:	805a      	strh	r2, [r3, #2]
    9068:	e006      	b.n	9078 <hif_send+0x48>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
    906a:	ab09      	add	r3, sp, #36	; 0x24
    906c:	885a      	ldrh	r2, [r3, #2]
    906e:	9902      	ldr	r1, [sp, #8]
    9070:	468c      	mov	ip, r1
    9072:	4462      	add	r2, ip
    9074:	b292      	uxth	r2, r2
    9076:	805a      	strh	r2, [r3, #2]
	}
	ret = hif_chip_wake();
    9078:	4b66      	ldr	r3, [pc, #408]	; (9214 <hif_send+0x1e4>)
    907a:	4798      	blx	r3
    907c:	9001      	str	r0, [sp, #4]
	if(ret == M2M_SUCCESS)
    907e:	2800      	cmp	r0, #0
    9080:	d000      	beq.n	9084 <hif_send+0x54>
    9082:	e0ad      	b.n	91e0 <hif_send+0x1b0>
	{
		volatile uint32 reg, dma_addr = 0;
    9084:	9007      	str	r0, [sp, #28]
		volatile uint16 cnt = 0;
    9086:	aa04      	add	r2, sp, #16
    9088:	80d0      	strh	r0, [r2, #6]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
    908a:	9006      	str	r0, [sp, #24]
		reg |= (uint32)u8Gid;
    908c:	9b06      	ldr	r3, [sp, #24]
    908e:	465a      	mov	r2, fp
    9090:	431a      	orrs	r2, r3
    9092:	9206      	str	r2, [sp, #24]
		reg |= ((uint32)u8Opcode<<8);
    9094:	9a06      	ldr	r2, [sp, #24]
    9096:	0223      	lsls	r3, r4, #8
    9098:	4313      	orrs	r3, r2
    909a:	9306      	str	r3, [sp, #24]
		reg |= ((uint32)strHif.u16Length<<16);
    909c:	ab09      	add	r3, sp, #36	; 0x24
    909e:	885b      	ldrh	r3, [r3, #2]
    90a0:	9a06      	ldr	r2, [sp, #24]
    90a2:	041b      	lsls	r3, r3, #16
    90a4:	4313      	orrs	r3, r2
    90a6:	9306      	str	r3, [sp, #24]
		ret = nm_write_reg(NMI_STATE_REG,reg);
    90a8:	9906      	ldr	r1, [sp, #24]
    90aa:	485b      	ldr	r0, [pc, #364]	; (9218 <hif_send+0x1e8>)
    90ac:	4b5b      	ldr	r3, [pc, #364]	; (921c <hif_send+0x1ec>)
    90ae:	4798      	blx	r3
    90b0:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
    90b2:	d000      	beq.n	90b6 <hif_send+0x86>
    90b4:	e0a5      	b.n	9202 <hif_send+0x1d2>

		reg = 0UL;
    90b6:	2300      	movs	r3, #0
    90b8:	9306      	str	r3, [sp, #24]
		reg |= NBIT1;
    90ba:	9a06      	ldr	r2, [sp, #24]
    90bc:	3302      	adds	r3, #2
    90be:	4313      	orrs	r3, r2
    90c0:	9306      	str	r3, [sp, #24]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
    90c2:	9906      	ldr	r1, [sp, #24]
    90c4:	4856      	ldr	r0, [pc, #344]	; (9220 <hif_send+0x1f0>)
    90c6:	4b55      	ldr	r3, [pc, #340]	; (921c <hif_send+0x1ec>)
    90c8:	4798      	blx	r3
    90ca:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
    90cc:	d000      	beq.n	90d0 <hif_send+0xa0>
    90ce:	e098      	b.n	9202 <hif_send+0x1d2>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
    90d0:	2200      	movs	r2, #0
    90d2:	9207      	str	r2, [sp, #28]
		
		for(cnt = 0; cnt < 1000; cnt ++)
    90d4:	ab04      	add	r3, sp, #16
    90d6:	80da      	strh	r2, [r3, #6]
    90d8:	3306      	adds	r3, #6
    90da:	881b      	ldrh	r3, [r3, #0]
    90dc:	b29b      	uxth	r3, r3
    90de:	4a51      	ldr	r2, [pc, #324]	; (9224 <hif_send+0x1f4>)
    90e0:	4293      	cmp	r3, r2
    90e2:	d838      	bhi.n	9156 <hif_send+0x126>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
    90e4:	4c50      	ldr	r4, [pc, #320]	; (9228 <hif_send+0x1f8>)
			 */
			if(cnt >= 500) {
				if(cnt < 501) {
					M2M_INFO("Slowing down...\n");
				}
				nm_bsp_sleep(1);
    90e6:	4b51      	ldr	r3, [pc, #324]	; (922c <hif_send+0x1fc>)
    90e8:	469a      	mov	sl, r3
#endif
		dma_addr = 0;
		
		for(cnt = 0; cnt < 1000; cnt ++)
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
    90ea:	a906      	add	r1, sp, #24
    90ec:	484c      	ldr	r0, [pc, #304]	; (9220 <hif_send+0x1f0>)
    90ee:	47a0      	blx	r4
			if(ret != M2M_SUCCESS) break;
    90f0:	2800      	cmp	r0, #0
    90f2:	d130      	bne.n	9156 <hif_send+0x126>
			/*
			 * If it takes too long to get a response, the slow down to 
			 * avoid back-to-back register read operations.
			 */
			if(cnt >= 500) {
    90f4:	ab04      	add	r3, sp, #16
    90f6:	3306      	adds	r3, #6
    90f8:	881b      	ldrh	r3, [r3, #0]
    90fa:	b29b      	uxth	r3, r3
    90fc:	22f4      	movs	r2, #244	; 0xf4
    90fe:	32ff      	adds	r2, #255	; 0xff
    9100:	4293      	cmp	r3, r2
    9102:	d911      	bls.n	9128 <hif_send+0xf8>
				if(cnt < 501) {
    9104:	ab04      	add	r3, sp, #16
    9106:	3306      	adds	r3, #6
    9108:	881b      	ldrh	r3, [r3, #0]
    910a:	b29b      	uxth	r3, r3
    910c:	3201      	adds	r2, #1
    910e:	4293      	cmp	r3, r2
    9110:	d808      	bhi.n	9124 <hif_send+0xf4>
					M2M_INFO("Slowing down...\n");
    9112:	4847      	ldr	r0, [pc, #284]	; (9230 <hif_send+0x200>)
    9114:	4b47      	ldr	r3, [pc, #284]	; (9234 <hif_send+0x204>)
    9116:	4798      	blx	r3
    9118:	4847      	ldr	r0, [pc, #284]	; (9238 <hif_send+0x208>)
    911a:	4b48      	ldr	r3, [pc, #288]	; (923c <hif_send+0x20c>)
    911c:	4798      	blx	r3
    911e:	200d      	movs	r0, #13
    9120:	4b47      	ldr	r3, [pc, #284]	; (9240 <hif_send+0x210>)
    9122:	4798      	blx	r3
				}
				nm_bsp_sleep(1);
    9124:	2001      	movs	r0, #1
    9126:	47d0      	blx	sl
			}
			if (!(reg & NBIT1))
    9128:	9b06      	ldr	r3, [sp, #24]
    912a:	079b      	lsls	r3, r3, #30
    912c:	d408      	bmi.n	9140 <hif_send+0x110>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
    912e:	a907      	add	r1, sp, #28
    9130:	4844      	ldr	r0, [pc, #272]	; (9244 <hif_send+0x214>)
    9132:	4b3d      	ldr	r3, [pc, #244]	; (9228 <hif_send+0x1f8>)
    9134:	4798      	blx	r3
    9136:	1e04      	subs	r4, r0, #0
				if(ret != M2M_SUCCESS) {
    9138:	d00d      	beq.n	9156 <hif_send+0x126>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
    913a:	2300      	movs	r3, #0
    913c:	9307      	str	r3, [sp, #28]
					goto ERR1;
    913e:	e060      	b.n	9202 <hif_send+0x1d2>
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
		
		for(cnt = 0; cnt < 1000; cnt ++)
    9140:	ab04      	add	r3, sp, #16
    9142:	88da      	ldrh	r2, [r3, #6]
    9144:	3201      	adds	r2, #1
    9146:	b292      	uxth	r2, r2
    9148:	80da      	strh	r2, [r3, #6]
    914a:	3306      	adds	r3, #6
    914c:	881b      	ldrh	r3, [r3, #0]
    914e:	b29b      	uxth	r3, r3
    9150:	4a34      	ldr	r2, [pc, #208]	; (9224 <hif_send+0x1f4>)
    9152:	4293      	cmp	r3, r2
    9154:	d9c9      	bls.n	90ea <hif_send+0xba>
				/*in case of success break */
				break;
			}
		}

		if (dma_addr != 0)
    9156:	9b07      	ldr	r3, [sp, #28]
    9158:	2b00      	cmp	r3, #0
    915a:	d03c      	beq.n	91d6 <hif_send+0x1a6>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
    915c:	9b07      	ldr	r3, [sp, #28]
    915e:	9308      	str	r3, [sp, #32]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
    9160:	a909      	add	r1, sp, #36	; 0x24
    9162:	884b      	ldrh	r3, [r1, #2]
    9164:	b29b      	uxth	r3, r3
    9166:	804b      	strh	r3, [r1, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
    9168:	9808      	ldr	r0, [sp, #32]
    916a:	2208      	movs	r2, #8
    916c:	4b36      	ldr	r3, [pc, #216]	; (9248 <hif_send+0x218>)
    916e:	4798      	blx	r3
    9170:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
    9172:	d146      	bne.n	9202 <hif_send+0x1d2>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
    9174:	9b08      	ldr	r3, [sp, #32]
    9176:	3308      	adds	r3, #8
    9178:	9308      	str	r3, [sp, #32]
			if(pu8CtrlBuf != NULL)
    917a:	9b03      	ldr	r3, [sp, #12]
    917c:	2b00      	cmp	r3, #0
    917e:	d00b      	beq.n	9198 <hif_send+0x168>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
    9180:	9808      	ldr	r0, [sp, #32]
    9182:	9a02      	ldr	r2, [sp, #8]
    9184:	0019      	movs	r1, r3
    9186:	4b30      	ldr	r3, [pc, #192]	; (9248 <hif_send+0x218>)
    9188:	4798      	blx	r3
    918a:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
    918c:	d139      	bne.n	9202 <hif_send+0x1d2>
				u32CurrAddr += u16CtrlBufSize;
    918e:	9b08      	ldr	r3, [sp, #32]
    9190:	9a02      	ldr	r2, [sp, #8]
    9192:	4694      	mov	ip, r2
    9194:	4463      	add	r3, ip
    9196:	9308      	str	r3, [sp, #32]
			}
			if(pu8DataBuf != NULL)
    9198:	2f00      	cmp	r7, #0
    919a:	d00e      	beq.n	91ba <hif_send+0x18a>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
    919c:	9b08      	ldr	r3, [sp, #32]
    919e:	9a02      	ldr	r2, [sp, #8]
    91a0:	1aad      	subs	r5, r5, r2
    91a2:	18ed      	adds	r5, r5, r3
    91a4:	9508      	str	r5, [sp, #32]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
    91a6:	9808      	ldr	r0, [sp, #32]
    91a8:	0032      	movs	r2, r6
    91aa:	0039      	movs	r1, r7
    91ac:	4b26      	ldr	r3, [pc, #152]	; (9248 <hif_send+0x218>)
    91ae:	4798      	blx	r3
    91b0:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
    91b2:	d126      	bne.n	9202 <hif_send+0x1d2>
				u32CurrAddr += u16DataSize;
    91b4:	9b08      	ldr	r3, [sp, #32]
    91b6:	18f3      	adds	r3, r6, r3
    91b8:	9308      	str	r3, [sp, #32]
			}

			reg = dma_addr << 2;
    91ba:	9b07      	ldr	r3, [sp, #28]
    91bc:	009b      	lsls	r3, r3, #2
    91be:	9306      	str	r3, [sp, #24]
			reg |= NBIT1;
    91c0:	9a06      	ldr	r2, [sp, #24]
    91c2:	2302      	movs	r3, #2
    91c4:	4313      	orrs	r3, r2
    91c6:	9306      	str	r3, [sp, #24]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
    91c8:	9906      	ldr	r1, [sp, #24]
    91ca:	4820      	ldr	r0, [pc, #128]	; (924c <hif_send+0x21c>)
    91cc:	4b13      	ldr	r3, [pc, #76]	; (921c <hif_send+0x1ec>)
    91ce:	4798      	blx	r3
    91d0:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
    91d2:	d116      	bne.n	9202 <hif_send+0x1d2>
    91d4:	e012      	b.n	91fc <hif_send+0x1cc>
		}
		else
		{
			ret = hif_chip_sleep();
    91d6:	4b1e      	ldr	r3, [pc, #120]	; (9250 <hif_send+0x220>)
    91d8:	4798      	blx	r3
			M2M_DBG("Failed to alloc rx size %d\r",ret);
			ret = M2M_ERR_MEM_ALLOC;
    91da:	2003      	movs	r0, #3
    91dc:	4240      	negs	r0, r0
			goto ERR2;
    91de:	e013      	b.n	9208 <hif_send+0x1d8>
		}

	}
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
    91e0:	22cb      	movs	r2, #203	; 0xcb
    91e2:	0052      	lsls	r2, r2, #1
    91e4:	491b      	ldr	r1, [pc, #108]	; (9254 <hif_send+0x224>)
    91e6:	481c      	ldr	r0, [pc, #112]	; (9258 <hif_send+0x228>)
    91e8:	4b12      	ldr	r3, [pc, #72]	; (9234 <hif_send+0x204>)
    91ea:	4798      	blx	r3
    91ec:	481b      	ldr	r0, [pc, #108]	; (925c <hif_send+0x22c>)
    91ee:	4b13      	ldr	r3, [pc, #76]	; (923c <hif_send+0x20c>)
    91f0:	4798      	blx	r3
    91f2:	200d      	movs	r0, #13
    91f4:	4b12      	ldr	r3, [pc, #72]	; (9240 <hif_send+0x210>)
    91f6:	4798      	blx	r3
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	ret = hif_chip_wake();
    91f8:	9801      	ldr	r0, [sp, #4]

	}
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
		goto ERR2;
    91fa:	e005      	b.n	9208 <hif_send+0x1d8>
	}
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
    91fc:	4b14      	ldr	r3, [pc, #80]	; (9250 <hif_send+0x220>)
    91fe:	4798      	blx	r3
	return ret;
    9200:	e002      	b.n	9208 <hif_send+0x1d8>
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
    9202:	4b17      	ldr	r3, [pc, #92]	; (9260 <hif_send+0x230>)
    9204:	4798      	blx	r3
    9206:	0020      	movs	r0, r4
ERR2:
	/*logical error*/
	return ret;
}
    9208:	b00b      	add	sp, #44	; 0x2c
    920a:	bc0c      	pop	{r2, r3}
    920c:	4692      	mov	sl, r2
    920e:	469b      	mov	fp, r3
    9210:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9212:	46c0      	nop			; (mov r8, r8)
    9214:	00008f81 	.word	0x00008f81
    9218:	0000108c 	.word	0x0000108c
    921c:	0000a365 	.word	0x0000a365
    9220:	00001078 	.word	0x00001078
    9224:	000003e7 	.word	0x000003e7
    9228:	0000a359 	.word	0x0000a359
    922c:	00008aed 	.word	0x00008aed
    9230:	00012d24 	.word	0x00012d24
    9234:	000116e1 	.word	0x000116e1
    9238:	00012d30 	.word	0x00012d30
    923c:	00011801 	.word	0x00011801
    9240:	00011715 	.word	0x00011715
    9244:	00150400 	.word	0x00150400
    9248:	0000a3d9 	.word	0x0000a3d9
    924c:	0000106c 	.word	0x0000106c
    9250:	00008fd9 	.word	0x00008fd9
    9254:	00013004 	.word	0x00013004
    9258:	00012cc0 	.word	0x00012cc0
    925c:	00012d40 	.word	0x00012d40
    9260:	00008fbd 	.word	0x00008fbd

00009264 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
    9264:	b5f0      	push	{r4, r5, r6, r7, lr}
    9266:	464f      	mov	r7, r9
    9268:	4646      	mov	r6, r8
    926a:	b4c0      	push	{r6, r7}
    926c:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;	
	while (gstrHifCxt.u8Interrupt) {
    926e:	4bcd      	ldr	r3, [pc, #820]	; (95a4 <hif_handle_isr+0x340>)
    9270:	4698      	mov	r8, r3
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
    9272:	4699      	mov	r9, r3
{
	sint8 ret = M2M_SUCCESS;
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
    9274:	4ecc      	ldr	r6, [pc, #816]	; (95a8 <hif_handle_isr+0x344>)
*/

sint8 hif_handle_isr(void)
{
	sint8 ret = M2M_SUCCESS;	
	while (gstrHifCxt.u8Interrupt) {
    9276:	e1d9      	b.n	962c <hif_handle_isr+0x3c8>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
    9278:	464b      	mov	r3, r9
    927a:	78db      	ldrb	r3, [r3, #3]
    927c:	3b01      	subs	r3, #1
    927e:	b2db      	uxtb	r3, r3
    9280:	464a      	mov	r2, r9
    9282:	70d3      	strb	r3, [r2, #3]
{
	sint8 ret = M2M_SUCCESS;
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
    9284:	a903      	add	r1, sp, #12
    9286:	48c9      	ldr	r0, [pc, #804]	; (95ac <hif_handle_isr+0x348>)
    9288:	47b0      	blx	r6
    928a:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS == ret)
    928c:	d000      	beq.n	9290 <hif_handle_isr+0x2c>
    928e:	e16f      	b.n	9570 <hif_handle_isr+0x30c>
	{
		if(reg & 0x1)	/* New interrupt has been received */
    9290:	9b03      	ldr	r3, [sp, #12]
    9292:	07db      	lsls	r3, r3, #31
    9294:	d400      	bmi.n	9298 <hif_handle_isr+0x34>
    9296:	e15c      	b.n	9552 <hif_handle_isr+0x2ee>
		{
			uint16 size;

			nm_bsp_interrupt_ctrl(0);
    9298:	2000      	movs	r0, #0
    929a:	4bc5      	ldr	r3, [pc, #788]	; (95b0 <hif_handle_isr+0x34c>)
    929c:	4798      	blx	r3
			/*Clearing RX interrupt*/
			reg &= ~NBIT0;
    929e:	2301      	movs	r3, #1
    92a0:	9903      	ldr	r1, [sp, #12]
    92a2:	4399      	bics	r1, r3
    92a4:	9103      	str	r1, [sp, #12]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    92a6:	48c1      	ldr	r0, [pc, #772]	; (95ac <hif_handle_isr+0x348>)
    92a8:	4bc2      	ldr	r3, [pc, #776]	; (95b4 <hif_handle_isr+0x350>)
    92aa:	4798      	blx	r3
    92ac:	1e04      	subs	r4, r0, #0
			if(ret != M2M_SUCCESS)goto ERR1;
    92ae:	d000      	beq.n	92b2 <hif_handle_isr+0x4e>
    92b0:	e16c      	b.n	958c <hif_handle_isr+0x328>
			gstrHifCxt.u8HifRXDone = 1;
    92b2:	2201      	movs	r2, #1
    92b4:	4bbb      	ldr	r3, [pc, #748]	; (95a4 <hif_handle_isr+0x340>)
    92b6:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
    92b8:	9b03      	ldr	r3, [sp, #12]
    92ba:	0499      	lsls	r1, r3, #18
    92bc:	0d0f      	lsrs	r7, r1, #20
			if (size > 0) {
    92be:	d100      	bne.n	92c2 <hif_handle_isr+0x5e>
    92c0:	e138      	b.n	9534 <hif_handle_isr+0x2d0>
				uint32 address = 0;
    92c2:	2300      	movs	r3, #0
    92c4:	9305      	str	r3, [sp, #20]
				/**
				start bus transfer
				**/
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
    92c6:	a905      	add	r1, sp, #20
    92c8:	48bb      	ldr	r0, [pc, #748]	; (95b8 <hif_handle_isr+0x354>)
    92ca:	4bb7      	ldr	r3, [pc, #732]	; (95a8 <hif_handle_isr+0x344>)
    92cc:	4798      	blx	r3
    92ce:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret)
    92d0:	d00f      	beq.n	92f2 <hif_handle_isr+0x8e>
				{
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
    92d2:	22c8      	movs	r2, #200	; 0xc8
    92d4:	32ff      	adds	r2, #255	; 0xff
    92d6:	49b9      	ldr	r1, [pc, #740]	; (95bc <hif_handle_isr+0x358>)
    92d8:	48b9      	ldr	r0, [pc, #740]	; (95c0 <hif_handle_isr+0x35c>)
    92da:	4bba      	ldr	r3, [pc, #744]	; (95c4 <hif_handle_isr+0x360>)
    92dc:	4798      	blx	r3
    92de:	48ba      	ldr	r0, [pc, #744]	; (95c8 <hif_handle_isr+0x364>)
    92e0:	4bba      	ldr	r3, [pc, #744]	; (95cc <hif_handle_isr+0x368>)
    92e2:	4798      	blx	r3
    92e4:	200d      	movs	r0, #13
    92e6:	4bba      	ldr	r3, [pc, #744]	; (95d0 <hif_handle_isr+0x36c>)
    92e8:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
    92ea:	2001      	movs	r0, #1
    92ec:	4bb0      	ldr	r3, [pc, #704]	; (95b0 <hif_handle_isr+0x34c>)
    92ee:	4798      	blx	r3
    92f0:	e14a      	b.n	9588 <hif_handle_isr+0x324>
					goto ERR1;
				}
				gstrHifCxt.u32RxAddr = address;
    92f2:	4bac      	ldr	r3, [pc, #688]	; (95a4 <hif_handle_isr+0x340>)
    92f4:	9a05      	ldr	r2, [sp, #20]
    92f6:	605a      	str	r2, [r3, #4]
				gstrHifCxt.u32RxSize = size;
    92f8:	609f      	str	r7, [r3, #8]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
    92fa:	ad04      	add	r5, sp, #16
    92fc:	2204      	movs	r2, #4
    92fe:	0029      	movs	r1, r5
    9300:	9805      	ldr	r0, [sp, #20]
    9302:	4bb4      	ldr	r3, [pc, #720]	; (95d4 <hif_handle_isr+0x370>)
    9304:	4798      	blx	r3
    9306:	0004      	movs	r4, r0
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
    9308:	886b      	ldrh	r3, [r5, #2]
    930a:	b29b      	uxth	r3, r3
    930c:	806b      	strh	r3, [r5, #2]
				if(M2M_SUCCESS != ret)
    930e:	2800      	cmp	r0, #0
    9310:	d00f      	beq.n	9332 <hif_handle_isr+0xce>
				{
					M2M_ERR("(hif) address bus fail\n");
    9312:	22d2      	movs	r2, #210	; 0xd2
    9314:	32ff      	adds	r2, #255	; 0xff
    9316:	49a9      	ldr	r1, [pc, #676]	; (95bc <hif_handle_isr+0x358>)
    9318:	48a9      	ldr	r0, [pc, #676]	; (95c0 <hif_handle_isr+0x35c>)
    931a:	4baa      	ldr	r3, [pc, #680]	; (95c4 <hif_handle_isr+0x360>)
    931c:	4798      	blx	r3
    931e:	48ae      	ldr	r0, [pc, #696]	; (95d8 <hif_handle_isr+0x374>)
    9320:	4baa      	ldr	r3, [pc, #680]	; (95cc <hif_handle_isr+0x368>)
    9322:	4798      	blx	r3
    9324:	200d      	movs	r0, #13
    9326:	4baa      	ldr	r3, [pc, #680]	; (95d0 <hif_handle_isr+0x36c>)
    9328:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
    932a:	2001      	movs	r0, #1
    932c:	4ba0      	ldr	r3, [pc, #640]	; (95b0 <hif_handle_isr+0x34c>)
    932e:	4798      	blx	r3
    9330:	e12a      	b.n	9588 <hif_handle_isr+0x324>
					goto ERR1;
				}
				if(strHif.u16Length != size)
    9332:	ab04      	add	r3, sp, #16
    9334:	885b      	ldrh	r3, [r3, #2]
    9336:	b29b      	uxth	r3, r3
    9338:	429f      	cmp	r7, r3
    933a:	d01d      	beq.n	9378 <hif_handle_isr+0x114>
				{
					if((size - strHif.u16Length) > 4)
    933c:	ab04      	add	r3, sp, #16
    933e:	885b      	ldrh	r3, [r3, #2]
    9340:	1afb      	subs	r3, r7, r3
    9342:	2b04      	cmp	r3, #4
    9344:	dd18      	ble.n	9378 <hif_handle_isr+0x114>
					{
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
    9346:	22ed      	movs	r2, #237	; 0xed
    9348:	0052      	lsls	r2, r2, #1
    934a:	499c      	ldr	r1, [pc, #624]	; (95bc <hif_handle_isr+0x358>)
    934c:	489c      	ldr	r0, [pc, #624]	; (95c0 <hif_handle_isr+0x35c>)
    934e:	4c9d      	ldr	r4, [pc, #628]	; (95c4 <hif_handle_isr+0x360>)
    9350:	47a0      	blx	r4
    9352:	a904      	add	r1, sp, #16
    9354:	884a      	ldrh	r2, [r1, #2]
    9356:	b292      	uxth	r2, r2
    9358:	780b      	ldrb	r3, [r1, #0]
    935a:	b2db      	uxtb	r3, r3
    935c:	7849      	ldrb	r1, [r1, #1]
    935e:	9100      	str	r1, [sp, #0]
    9360:	0039      	movs	r1, r7
    9362:	489e      	ldr	r0, [pc, #632]	; (95dc <hif_handle_isr+0x378>)
    9364:	47a0      	blx	r4
    9366:	200d      	movs	r0, #13
    9368:	4b99      	ldr	r3, [pc, #612]	; (95d0 <hif_handle_isr+0x36c>)
    936a:	4798      	blx	r3
							size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
						nm_bsp_interrupt_ctrl(1);
    936c:	2001      	movs	r0, #1
    936e:	4b90      	ldr	r3, [pc, #576]	; (95b0 <hif_handle_isr+0x34c>)
    9370:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
    9372:	2406      	movs	r4, #6
    9374:	4264      	negs	r4, r4
    9376:	e107      	b.n	9588 <hif_handle_isr+0x324>
						goto ERR1;
					}
				}

				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
    9378:	ab04      	add	r3, sp, #16
    937a:	781b      	ldrb	r3, [r3, #0]
    937c:	2b01      	cmp	r3, #1
    937e:	d11c      	bne.n	93ba <hif_handle_isr+0x156>
				{
					if(gstrHifCxt.pfWifiCb)
    9380:	4b88      	ldr	r3, [pc, #544]	; (95a4 <hif_handle_isr+0x340>)
    9382:	68db      	ldr	r3, [r3, #12]
    9384:	2b00      	cmp	r3, #0
    9386:	d00b      	beq.n	93a0 <hif_handle_isr+0x13c>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    9388:	4b86      	ldr	r3, [pc, #536]	; (95a4 <hif_handle_isr+0x340>)
    938a:	68db      	ldr	r3, [r3, #12]
    938c:	aa04      	add	r2, sp, #16
    938e:	7850      	ldrb	r0, [r2, #1]
    9390:	b2c0      	uxtb	r0, r0
    9392:	8851      	ldrh	r1, [r2, #2]
    9394:	9a05      	ldr	r2, [sp, #20]
    9396:	3208      	adds	r2, #8
    9398:	3908      	subs	r1, #8
    939a:	b289      	uxth	r1, r1
    939c:	4798      	blx	r3
    939e:	e0b0      	b.n	9502 <hif_handle_isr+0x29e>
					else
						M2M_ERR("WIFI callback is not registered\n");
    93a0:	22f3      	movs	r2, #243	; 0xf3
    93a2:	0052      	lsls	r2, r2, #1
    93a4:	4985      	ldr	r1, [pc, #532]	; (95bc <hif_handle_isr+0x358>)
    93a6:	4886      	ldr	r0, [pc, #536]	; (95c0 <hif_handle_isr+0x35c>)
    93a8:	4b86      	ldr	r3, [pc, #536]	; (95c4 <hif_handle_isr+0x360>)
    93aa:	4798      	blx	r3
    93ac:	488c      	ldr	r0, [pc, #560]	; (95e0 <hif_handle_isr+0x37c>)
    93ae:	4b87      	ldr	r3, [pc, #540]	; (95cc <hif_handle_isr+0x368>)
    93b0:	4798      	blx	r3
    93b2:	200d      	movs	r0, #13
    93b4:	4b86      	ldr	r3, [pc, #536]	; (95d0 <hif_handle_isr+0x36c>)
    93b6:	4798      	blx	r3
    93b8:	e0a3      	b.n	9502 <hif_handle_isr+0x29e>

				}
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
    93ba:	ab04      	add	r3, sp, #16
    93bc:	781b      	ldrb	r3, [r3, #0]
    93be:	2b02      	cmp	r3, #2
    93c0:	d11c      	bne.n	93fc <hif_handle_isr+0x198>
				{
					if(gstrHifCxt.pfIpCb)
    93c2:	4b78      	ldr	r3, [pc, #480]	; (95a4 <hif_handle_isr+0x340>)
    93c4:	691b      	ldr	r3, [r3, #16]
    93c6:	2b00      	cmp	r3, #0
    93c8:	d00b      	beq.n	93e2 <hif_handle_isr+0x17e>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    93ca:	4b76      	ldr	r3, [pc, #472]	; (95a4 <hif_handle_isr+0x340>)
    93cc:	691b      	ldr	r3, [r3, #16]
    93ce:	aa04      	add	r2, sp, #16
    93d0:	7850      	ldrb	r0, [r2, #1]
    93d2:	b2c0      	uxtb	r0, r0
    93d4:	8851      	ldrh	r1, [r2, #2]
    93d6:	9a05      	ldr	r2, [sp, #20]
    93d8:	3208      	adds	r2, #8
    93da:	3908      	subs	r1, #8
    93dc:	b289      	uxth	r1, r1
    93de:	4798      	blx	r3
    93e0:	e08f      	b.n	9502 <hif_handle_isr+0x29e>
					else
						M2M_ERR("Scoket callback is not registered\n");
    93e2:	22f7      	movs	r2, #247	; 0xf7
    93e4:	0052      	lsls	r2, r2, #1
    93e6:	4975      	ldr	r1, [pc, #468]	; (95bc <hif_handle_isr+0x358>)
    93e8:	4875      	ldr	r0, [pc, #468]	; (95c0 <hif_handle_isr+0x35c>)
    93ea:	4b76      	ldr	r3, [pc, #472]	; (95c4 <hif_handle_isr+0x360>)
    93ec:	4798      	blx	r3
    93ee:	487d      	ldr	r0, [pc, #500]	; (95e4 <hif_handle_isr+0x380>)
    93f0:	4b76      	ldr	r3, [pc, #472]	; (95cc <hif_handle_isr+0x368>)
    93f2:	4798      	blx	r3
    93f4:	200d      	movs	r0, #13
    93f6:	4b76      	ldr	r3, [pc, #472]	; (95d0 <hif_handle_isr+0x36c>)
    93f8:	4798      	blx	r3
    93fa:	e082      	b.n	9502 <hif_handle_isr+0x29e>

				}
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
    93fc:	ab04      	add	r3, sp, #16
    93fe:	781b      	ldrb	r3, [r3, #0]
    9400:	2b04      	cmp	r3, #4
    9402:	d11c      	bne.n	943e <hif_handle_isr+0x1da>
				{
					if(gstrHifCxt.pfOtaCb)
    9404:	4b67      	ldr	r3, [pc, #412]	; (95a4 <hif_handle_isr+0x340>)
    9406:	695b      	ldr	r3, [r3, #20]
    9408:	2b00      	cmp	r3, #0
    940a:	d00b      	beq.n	9424 <hif_handle_isr+0x1c0>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    940c:	4b65      	ldr	r3, [pc, #404]	; (95a4 <hif_handle_isr+0x340>)
    940e:	695b      	ldr	r3, [r3, #20]
    9410:	aa04      	add	r2, sp, #16
    9412:	7850      	ldrb	r0, [r2, #1]
    9414:	b2c0      	uxtb	r0, r0
    9416:	8851      	ldrh	r1, [r2, #2]
    9418:	9a05      	ldr	r2, [sp, #20]
    941a:	3208      	adds	r2, #8
    941c:	3908      	subs	r1, #8
    941e:	b289      	uxth	r1, r1
    9420:	4798      	blx	r3
    9422:	e06e      	b.n	9502 <hif_handle_isr+0x29e>
					else
						M2M_ERR("Ota callback is not registered\n");
    9424:	22fb      	movs	r2, #251	; 0xfb
    9426:	0052      	lsls	r2, r2, #1
    9428:	4964      	ldr	r1, [pc, #400]	; (95bc <hif_handle_isr+0x358>)
    942a:	4865      	ldr	r0, [pc, #404]	; (95c0 <hif_handle_isr+0x35c>)
    942c:	4b65      	ldr	r3, [pc, #404]	; (95c4 <hif_handle_isr+0x360>)
    942e:	4798      	blx	r3
    9430:	486d      	ldr	r0, [pc, #436]	; (95e8 <hif_handle_isr+0x384>)
    9432:	4b66      	ldr	r3, [pc, #408]	; (95cc <hif_handle_isr+0x368>)
    9434:	4798      	blx	r3
    9436:	200d      	movs	r0, #13
    9438:	4b65      	ldr	r3, [pc, #404]	; (95d0 <hif_handle_isr+0x36c>)
    943a:	4798      	blx	r3
    943c:	e061      	b.n	9502 <hif_handle_isr+0x29e>

				}
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
    943e:	ab04      	add	r3, sp, #16
    9440:	781b      	ldrb	r3, [r3, #0]
    9442:	2b06      	cmp	r3, #6
    9444:	d11b      	bne.n	947e <hif_handle_isr+0x21a>
				{
					if(gstrHifCxt.pfCryptoCb)
    9446:	4b57      	ldr	r3, [pc, #348]	; (95a4 <hif_handle_isr+0x340>)
    9448:	6a1b      	ldr	r3, [r3, #32]
    944a:	2b00      	cmp	r3, #0
    944c:	d00b      	beq.n	9466 <hif_handle_isr+0x202>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    944e:	4b55      	ldr	r3, [pc, #340]	; (95a4 <hif_handle_isr+0x340>)
    9450:	6a1b      	ldr	r3, [r3, #32]
    9452:	aa04      	add	r2, sp, #16
    9454:	7850      	ldrb	r0, [r2, #1]
    9456:	b2c0      	uxtb	r0, r0
    9458:	8851      	ldrh	r1, [r2, #2]
    945a:	9a05      	ldr	r2, [sp, #20]
    945c:	3208      	adds	r2, #8
    945e:	3908      	subs	r1, #8
    9460:	b289      	uxth	r1, r1
    9462:	4798      	blx	r3
    9464:	e04d      	b.n	9502 <hif_handle_isr+0x29e>

					else
						M2M_ERR("Crypto callback is not registered\n");
    9466:	4a61      	ldr	r2, [pc, #388]	; (95ec <hif_handle_isr+0x388>)
    9468:	4954      	ldr	r1, [pc, #336]	; (95bc <hif_handle_isr+0x358>)
    946a:	4855      	ldr	r0, [pc, #340]	; (95c0 <hif_handle_isr+0x35c>)
    946c:	4b55      	ldr	r3, [pc, #340]	; (95c4 <hif_handle_isr+0x360>)
    946e:	4798      	blx	r3
    9470:	485f      	ldr	r0, [pc, #380]	; (95f0 <hif_handle_isr+0x38c>)
    9472:	4b56      	ldr	r3, [pc, #344]	; (95cc <hif_handle_isr+0x368>)
    9474:	4798      	blx	r3
    9476:	200d      	movs	r0, #13
    9478:	4b55      	ldr	r3, [pc, #340]	; (95d0 <hif_handle_isr+0x36c>)
    947a:	4798      	blx	r3
    947c:	e041      	b.n	9502 <hif_handle_isr+0x29e>
				}
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
    947e:	ab04      	add	r3, sp, #16
    9480:	781b      	ldrb	r3, [r3, #0]
    9482:	2b07      	cmp	r3, #7
    9484:	d11b      	bne.n	94be <hif_handle_isr+0x25a>
				{
					if(gstrHifCxt.pfSigmaCb)
    9486:	4b47      	ldr	r3, [pc, #284]	; (95a4 <hif_handle_isr+0x340>)
    9488:	699b      	ldr	r3, [r3, #24]
    948a:	2b00      	cmp	r3, #0
    948c:	d00b      	beq.n	94a6 <hif_handle_isr+0x242>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    948e:	4b45      	ldr	r3, [pc, #276]	; (95a4 <hif_handle_isr+0x340>)
    9490:	699b      	ldr	r3, [r3, #24]
    9492:	aa04      	add	r2, sp, #16
    9494:	7850      	ldrb	r0, [r2, #1]
    9496:	b2c0      	uxtb	r0, r0
    9498:	8851      	ldrh	r1, [r2, #2]
    949a:	9a05      	ldr	r2, [sp, #20]
    949c:	3208      	adds	r2, #8
    949e:	3908      	subs	r1, #8
    94a0:	b289      	uxth	r1, r1
    94a2:	4798      	blx	r3
    94a4:	e02d      	b.n	9502 <hif_handle_isr+0x29e>
					else
						M2M_ERR("Sigma callback is not registered\n");
    94a6:	4a53      	ldr	r2, [pc, #332]	; (95f4 <hif_handle_isr+0x390>)
    94a8:	4944      	ldr	r1, [pc, #272]	; (95bc <hif_handle_isr+0x358>)
    94aa:	4845      	ldr	r0, [pc, #276]	; (95c0 <hif_handle_isr+0x35c>)
    94ac:	4b45      	ldr	r3, [pc, #276]	; (95c4 <hif_handle_isr+0x360>)
    94ae:	4798      	blx	r3
    94b0:	4851      	ldr	r0, [pc, #324]	; (95f8 <hif_handle_isr+0x394>)
    94b2:	4b46      	ldr	r3, [pc, #280]	; (95cc <hif_handle_isr+0x368>)
    94b4:	4798      	blx	r3
    94b6:	200d      	movs	r0, #13
    94b8:	4b45      	ldr	r3, [pc, #276]	; (95d0 <hif_handle_isr+0x36c>)
    94ba:	4798      	blx	r3
    94bc:	e021      	b.n	9502 <hif_handle_isr+0x29e>
				}
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
    94be:	ab04      	add	r3, sp, #16
    94c0:	781b      	ldrb	r3, [r3, #0]
    94c2:	2b05      	cmp	r3, #5
    94c4:	d10f      	bne.n	94e6 <hif_handle_isr+0x282>
				{
				    if(gstrHifCxt.pfSslCb)
    94c6:	4b37      	ldr	r3, [pc, #220]	; (95a4 <hif_handle_isr+0x340>)
    94c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    94ca:	2b00      	cmp	r3, #0
    94cc:	d019      	beq.n	9502 <hif_handle_isr+0x29e>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    94ce:	4b35      	ldr	r3, [pc, #212]	; (95a4 <hif_handle_isr+0x340>)
    94d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    94d2:	aa04      	add	r2, sp, #16
    94d4:	7850      	ldrb	r0, [r2, #1]
    94d6:	b2c0      	uxtb	r0, r0
    94d8:	8851      	ldrh	r1, [r2, #2]
    94da:	9a05      	ldr	r2, [sp, #20]
    94dc:	3208      	adds	r2, #8
    94de:	3908      	subs	r1, #8
    94e0:	b289      	uxth	r1, r1
    94e2:	4798      	blx	r3
    94e4:	e00d      	b.n	9502 <hif_handle_isr+0x29e>
				}
				else
				{
					M2M_ERR("(hif) invalid group ID\n");
    94e6:	4a45      	ldr	r2, [pc, #276]	; (95fc <hif_handle_isr+0x398>)
    94e8:	4934      	ldr	r1, [pc, #208]	; (95bc <hif_handle_isr+0x358>)
    94ea:	4835      	ldr	r0, [pc, #212]	; (95c0 <hif_handle_isr+0x35c>)
    94ec:	4b35      	ldr	r3, [pc, #212]	; (95c4 <hif_handle_isr+0x360>)
    94ee:	4798      	blx	r3
    94f0:	4843      	ldr	r0, [pc, #268]	; (9600 <hif_handle_isr+0x39c>)
    94f2:	4b36      	ldr	r3, [pc, #216]	; (95cc <hif_handle_isr+0x368>)
    94f4:	4798      	blx	r3
    94f6:	200d      	movs	r0, #13
    94f8:	4b35      	ldr	r3, [pc, #212]	; (95d0 <hif_handle_isr+0x36c>)
    94fa:	4798      	blx	r3
					ret = M2M_ERR_BUS_FAIL;
    94fc:	2406      	movs	r4, #6
    94fe:	4264      	negs	r4, r4
    9500:	e042      	b.n	9588 <hif_handle_isr+0x324>
					goto ERR1;
				}
				if(gstrHifCxt.u8HifRXDone)
    9502:	4b28      	ldr	r3, [pc, #160]	; (95a4 <hif_handle_isr+0x340>)
    9504:	789b      	ldrb	r3, [r3, #2]
    9506:	2b00      	cmp	r3, #0
    9508:	d03e      	beq.n	9588 <hif_handle_isr+0x324>
				{
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
    950a:	4a3e      	ldr	r2, [pc, #248]	; (9604 <hif_handle_isr+0x3a0>)
    950c:	492b      	ldr	r1, [pc, #172]	; (95bc <hif_handle_isr+0x358>)
    950e:	482c      	ldr	r0, [pc, #176]	; (95c0 <hif_handle_isr+0x35c>)
    9510:	4d2c      	ldr	r5, [pc, #176]	; (95c4 <hif_handle_isr+0x360>)
    9512:	47a8      	blx	r5
    9514:	ab04      	add	r3, sp, #16
    9516:	7819      	ldrb	r1, [r3, #0]
    9518:	b2c9      	uxtb	r1, r1
    951a:	785a      	ldrb	r2, [r3, #1]
    951c:	b2d2      	uxtb	r2, r2
    951e:	483a      	ldr	r0, [pc, #232]	; (9608 <hif_handle_isr+0x3a4>)
    9520:	47a8      	blx	r5
    9522:	200d      	movs	r0, #13
    9524:	4b2a      	ldr	r3, [pc, #168]	; (95d0 <hif_handle_isr+0x36c>)
    9526:	4798      	blx	r3
					ret = hif_set_rx_done();
    9528:	4b38      	ldr	r3, [pc, #224]	; (960c <hif_handle_isr+0x3a8>)
    952a:	4798      	blx	r3
					if(ret != M2M_SUCCESS) goto ERR1;
    952c:	2800      	cmp	r0, #0
    952e:	d02b      	beq.n	9588 <hif_handle_isr+0x324>
					goto ERR1;
				}
				if(gstrHifCxt.u8HifRXDone)
				{
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
					ret = hif_set_rx_done();
    9530:	0004      	movs	r4, r0
    9532:	e029      	b.n	9588 <hif_handle_isr+0x324>
					if(ret != M2M_SUCCESS) goto ERR1;
				}
			}
			else
			{
				M2M_ERR("(hif) Wrong Size\n");
    9534:	2287      	movs	r2, #135	; 0x87
    9536:	0092      	lsls	r2, r2, #2
    9538:	4920      	ldr	r1, [pc, #128]	; (95bc <hif_handle_isr+0x358>)
    953a:	4821      	ldr	r0, [pc, #132]	; (95c0 <hif_handle_isr+0x35c>)
    953c:	4b21      	ldr	r3, [pc, #132]	; (95c4 <hif_handle_isr+0x360>)
    953e:	4798      	blx	r3
    9540:	4833      	ldr	r0, [pc, #204]	; (9610 <hif_handle_isr+0x3ac>)
    9542:	4b22      	ldr	r3, [pc, #136]	; (95cc <hif_handle_isr+0x368>)
    9544:	4798      	blx	r3
    9546:	200d      	movs	r0, #13
    9548:	4b21      	ldr	r3, [pc, #132]	; (95d0 <hif_handle_isr+0x36c>)
    954a:	4798      	blx	r3
				ret = M2M_ERR_RCV;
    954c:	2402      	movs	r4, #2
    954e:	4264      	negs	r4, r4
    9550:	e01c      	b.n	958c <hif_handle_isr+0x328>
			}
		}
		else
		{
#ifndef WIN32
			M2M_ERR("(hif) False interrupt %lx",reg);
    9552:	2289      	movs	r2, #137	; 0x89
    9554:	0092      	lsls	r2, r2, #2
    9556:	4919      	ldr	r1, [pc, #100]	; (95bc <hif_handle_isr+0x358>)
    9558:	4819      	ldr	r0, [pc, #100]	; (95c0 <hif_handle_isr+0x35c>)
    955a:	4c1a      	ldr	r4, [pc, #104]	; (95c4 <hif_handle_isr+0x360>)
    955c:	47a0      	blx	r4
    955e:	9903      	ldr	r1, [sp, #12]
    9560:	482c      	ldr	r0, [pc, #176]	; (9614 <hif_handle_isr+0x3b0>)
    9562:	47a0      	blx	r4
    9564:	200d      	movs	r0, #13
    9566:	4b1a      	ldr	r3, [pc, #104]	; (95d0 <hif_handle_isr+0x36c>)
    9568:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    956a:	240c      	movs	r4, #12
    956c:	4264      	negs	r4, r4
    956e:	e00d      	b.n	958c <hif_handle_isr+0x328>
#endif
		}
	}
	else
	{
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
    9570:	4a29      	ldr	r2, [pc, #164]	; (9618 <hif_handle_isr+0x3b4>)
    9572:	4912      	ldr	r1, [pc, #72]	; (95bc <hif_handle_isr+0x358>)
    9574:	4812      	ldr	r0, [pc, #72]	; (95c0 <hif_handle_isr+0x35c>)
    9576:	4b13      	ldr	r3, [pc, #76]	; (95c4 <hif_handle_isr+0x360>)
    9578:	4798      	blx	r3
    957a:	4828      	ldr	r0, [pc, #160]	; (961c <hif_handle_isr+0x3b8>)
    957c:	4b13      	ldr	r3, [pc, #76]	; (95cc <hif_handle_isr+0x368>)
    957e:	4798      	blx	r3
    9580:	200d      	movs	r0, #13
    9582:	4b13      	ldr	r3, [pc, #76]	; (95d0 <hif_handle_isr+0x36c>)
    9584:	4798      	blx	r3
    9586:	e001      	b.n	958c <hif_handle_isr+0x328>
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
		while(1)
		{
			ret = hif_isr();
			if(ret == M2M_SUCCESS) {
    9588:	2c00      	cmp	r4, #0
    958a:	d04f      	beq.n	962c <hif_handle_isr+0x3c8>
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
    958c:	4a24      	ldr	r2, [pc, #144]	; (9620 <hif_handle_isr+0x3bc>)
    958e:	4925      	ldr	r1, [pc, #148]	; (9624 <hif_handle_isr+0x3c0>)
    9590:	480b      	ldr	r0, [pc, #44]	; (95c0 <hif_handle_isr+0x35c>)
    9592:	4d0c      	ldr	r5, [pc, #48]	; (95c4 <hif_handle_isr+0x360>)
    9594:	47a8      	blx	r5
    9596:	0021      	movs	r1, r4
    9598:	4823      	ldr	r0, [pc, #140]	; (9628 <hif_handle_isr+0x3c4>)
    959a:	47a8      	blx	r5
    959c:	200d      	movs	r0, #13
    959e:	4b0c      	ldr	r3, [pc, #48]	; (95d0 <hif_handle_isr+0x36c>)
    95a0:	4798      	blx	r3
			}
		}
    95a2:	e66f      	b.n	9284 <hif_handle_isr+0x20>
    95a4:	20000344 	.word	0x20000344
    95a8:	0000a359 	.word	0x0000a359
    95ac:	00001070 	.word	0x00001070
    95b0:	00008c09 	.word	0x00008c09
    95b4:	0000a365 	.word	0x0000a365
    95b8:	00001084 	.word	0x00001084
    95bc:	00013010 	.word	0x00013010
    95c0:	00012cc0 	.word	0x00012cc0
    95c4:	000116e1 	.word	0x000116e1
    95c8:	00012d5c 	.word	0x00012d5c
    95cc:	00011801 	.word	0x00011801
    95d0:	00011715 	.word	0x00011715
    95d4:	0000a371 	.word	0x0000a371
    95d8:	00012d80 	.word	0x00012d80
    95dc:	00012d98 	.word	0x00012d98
    95e0:	00012dd8 	.word	0x00012dd8
    95e4:	00012df8 	.word	0x00012df8
    95e8:	00012e1c 	.word	0x00012e1c
    95ec:	000001ff 	.word	0x000001ff
    95f0:	00012e3c 	.word	0x00012e3c
    95f4:	00000206 	.word	0x00000206
    95f8:	00012e60 	.word	0x00012e60
    95fc:	0000020f 	.word	0x0000020f
    9600:	00012e84 	.word	0x00012e84
    9604:	00000215 	.word	0x00000215
    9608:	00012e9c 	.word	0x00012e9c
    960c:	00008f3d 	.word	0x00008f3d
    9610:	00012ec8 	.word	0x00012ec8
    9614:	00012edc 	.word	0x00012edc
    9618:	0000022d 	.word	0x0000022d
    961c:	00012ef8 	.word	0x00012ef8
    9620:	0000024a 	.word	0x0000024a
    9624:	00013018 	.word	0x00013018
    9628:	00012f1c 	.word	0x00012f1c
*/

sint8 hif_handle_isr(void)
{
	sint8 ret = M2M_SUCCESS;	
	while (gstrHifCxt.u8Interrupt) {
    962c:	4643      	mov	r3, r8
    962e:	78db      	ldrb	r3, [r3, #3]
    9630:	2b00      	cmp	r3, #0
    9632:	d000      	beq.n	9636 <hif_handle_isr+0x3d2>
    9634:	e620      	b.n	9278 <hif_handle_isr+0x14>
			}
		}
	}

	return ret;
}
    9636:	2000      	movs	r0, #0
    9638:	b007      	add	sp, #28
    963a:	bc0c      	pop	{r2, r3}
    963c:	4690      	mov	r8, r2
    963e:	4699      	mov	r9, r3
    9640:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9642:	46c0      	nop			; (mov r8, r8)

00009644 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
    9644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9646:	0014      	movs	r4, r2
    9648:	001d      	movs	r5, r3
	sint8 ret = M2M_SUCCESS;
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
    964a:	2800      	cmp	r0, #0
    964c:	d003      	beq.n	9656 <hif_receive+0x12>
    964e:	2900      	cmp	r1, #0
    9650:	d001      	beq.n	9656 <hif_receive+0x12>
    9652:	2a00      	cmp	r2, #0
    9654:	d112      	bne.n	967c <hif_receive+0x38>
	{
		if(isDone)
    9656:	2d00      	cmp	r5, #0
    9658:	d002      	beq.n	9660 <hif_receive+0x1c>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
    965a:	4b27      	ldr	r3, [pc, #156]	; (96f8 <hif_receive+0xb4>)
    965c:	4798      	blx	r3
    965e:	e049      	b.n	96f4 <hif_receive+0xb0>
		}
		else
		{
			ret = M2M_ERR_FAIL;
			M2M_ERR(" hif_receive: Invalid argument\n");
    9660:	4a26      	ldr	r2, [pc, #152]	; (96fc <hif_receive+0xb8>)
    9662:	4927      	ldr	r1, [pc, #156]	; (9700 <hif_receive+0xbc>)
    9664:	4827      	ldr	r0, [pc, #156]	; (9704 <hif_receive+0xc0>)
    9666:	4b28      	ldr	r3, [pc, #160]	; (9708 <hif_receive+0xc4>)
    9668:	4798      	blx	r3
    966a:	4828      	ldr	r0, [pc, #160]	; (970c <hif_receive+0xc8>)
    966c:	4b28      	ldr	r3, [pc, #160]	; (9710 <hif_receive+0xcc>)
    966e:	4798      	blx	r3
    9670:	200d      	movs	r0, #13
    9672:	4b28      	ldr	r3, [pc, #160]	; (9714 <hif_receive+0xd0>)
    9674:	4798      	blx	r3
			/* set RX done */
			ret = hif_set_rx_done();
		}
		else
		{
			ret = M2M_ERR_FAIL;
    9676:	200c      	movs	r0, #12
    9678:	4240      	negs	r0, r0
    967a:	e03b      	b.n	96f4 <hif_receive+0xb0>
			M2M_ERR(" hif_receive: Invalid argument\n");
		}
		goto ERR1;
	}

	if(u16Sz > gstrHifCxt.u32RxSize)
    967c:	4b26      	ldr	r3, [pc, #152]	; (9718 <hif_receive+0xd4>)
    967e:	689b      	ldr	r3, [r3, #8]
    9680:	429a      	cmp	r2, r3
    9682:	d90f      	bls.n	96a4 <hif_receive+0x60>
	{
		ret = M2M_ERR_FAIL;
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
    9684:	4a25      	ldr	r2, [pc, #148]	; (971c <hif_receive+0xd8>)
    9686:	491e      	ldr	r1, [pc, #120]	; (9700 <hif_receive+0xbc>)
    9688:	481e      	ldr	r0, [pc, #120]	; (9704 <hif_receive+0xc0>)
    968a:	4d1f      	ldr	r5, [pc, #124]	; (9708 <hif_receive+0xc4>)
    968c:	47a8      	blx	r5
    968e:	4b22      	ldr	r3, [pc, #136]	; (9718 <hif_receive+0xd4>)
    9690:	689a      	ldr	r2, [r3, #8]
    9692:	0021      	movs	r1, r4
    9694:	4822      	ldr	r0, [pc, #136]	; (9720 <hif_receive+0xdc>)
    9696:	47a8      	blx	r5
    9698:	200d      	movs	r0, #13
    969a:	4b1e      	ldr	r3, [pc, #120]	; (9714 <hif_receive+0xd0>)
    969c:	4798      	blx	r3
		goto ERR1;
	}

	if(u16Sz > gstrHifCxt.u32RxSize)
	{
		ret = M2M_ERR_FAIL;
    969e:	200c      	movs	r0, #12
    96a0:	4240      	negs	r0, r0
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
		goto ERR1;
    96a2:	e027      	b.n	96f4 <hif_receive+0xb0>
	}
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
    96a4:	4b1c      	ldr	r3, [pc, #112]	; (9718 <hif_receive+0xd4>)
    96a6:	685b      	ldr	r3, [r3, #4]
    96a8:	4298      	cmp	r0, r3
    96aa:	d306      	bcc.n	96ba <hif_receive+0x76>
    96ac:	1886      	adds	r6, r0, r2
    96ae:	4a1a      	ldr	r2, [pc, #104]	; (9718 <hif_receive+0xd4>)
    96b0:	6857      	ldr	r7, [r2, #4]
    96b2:	6893      	ldr	r3, [r2, #8]
    96b4:	18fb      	adds	r3, r7, r3
    96b6:	429e      	cmp	r6, r3
    96b8:	d90d      	bls.n	96d6 <hif_receive+0x92>
	{
		ret = M2M_ERR_FAIL;
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
    96ba:	4a1a      	ldr	r2, [pc, #104]	; (9724 <hif_receive+0xe0>)
    96bc:	4910      	ldr	r1, [pc, #64]	; (9700 <hif_receive+0xbc>)
    96be:	4811      	ldr	r0, [pc, #68]	; (9704 <hif_receive+0xc0>)
    96c0:	4b11      	ldr	r3, [pc, #68]	; (9708 <hif_receive+0xc4>)
    96c2:	4798      	blx	r3
    96c4:	4818      	ldr	r0, [pc, #96]	; (9728 <hif_receive+0xe4>)
    96c6:	4b12      	ldr	r3, [pc, #72]	; (9710 <hif_receive+0xcc>)
    96c8:	4798      	blx	r3
    96ca:	200d      	movs	r0, #13
    96cc:	4b11      	ldr	r3, [pc, #68]	; (9714 <hif_receive+0xd0>)
    96ce:	4798      	blx	r3
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
		goto ERR1;
	}
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
	{
		ret = M2M_ERR_FAIL;
    96d0:	200c      	movs	r0, #12
    96d2:	4240      	negs	r0, r0
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
		goto ERR1;
    96d4:	e00e      	b.n	96f4 <hif_receive+0xb0>
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
    96d6:	0022      	movs	r2, r4
    96d8:	4b14      	ldr	r3, [pc, #80]	; (972c <hif_receive+0xe8>)
    96da:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    96dc:	2800      	cmp	r0, #0
    96de:	d109      	bne.n	96f4 <hif_receive+0xb0>

	/* check if this is the last packet */
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
    96e0:	4a0d      	ldr	r2, [pc, #52]	; (9718 <hif_receive+0xd4>)
    96e2:	6851      	ldr	r1, [r2, #4]
    96e4:	6893      	ldr	r3, [r2, #8]
    96e6:	18cb      	adds	r3, r1, r3
    96e8:	429e      	cmp	r6, r3
    96ea:	d001      	beq.n	96f0 <hif_receive+0xac>
    96ec:	2d00      	cmp	r5, #0
    96ee:	d001      	beq.n	96f4 <hif_receive+0xb0>
	{
		/* set RX done */
		ret = hif_set_rx_done();
    96f0:	4b01      	ldr	r3, [pc, #4]	; (96f8 <hif_receive+0xb4>)
    96f2:	4798      	blx	r3
	}

ERR1:
	return ret;
}
    96f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    96f6:	46c0      	nop			; (mov r8, r8)
    96f8:	00008f3d 	.word	0x00008f3d
    96fc:	0000026b 	.word	0x0000026b
    9700:	00012d08 	.word	0x00012d08
    9704:	00012cc0 	.word	0x00012cc0
    9708:	000116e1 	.word	0x000116e1
    970c:	00012f4c 	.word	0x00012f4c
    9710:	00011801 	.word	0x00011801
    9714:	00011715 	.word	0x00011715
    9718:	20000344 	.word	0x20000344
    971c:	00000273 	.word	0x00000273
    9720:	00012f6c 	.word	0x00012f6c
    9724:	00000279 	.word	0x00000279
    9728:	00012fb4 	.word	0x00012fb4
    972c:	0000a371 	.word	0x0000a371

00009730 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
    9730:	b570      	push	{r4, r5, r6, lr}
    9732:	1e04      	subs	r4, r0, #0
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
    9734:	2c07      	cmp	r4, #7
    9736:	d81f      	bhi.n	9778 <hif_register_cb+0x48>
    9738:	0083      	lsls	r3, r0, #2
    973a:	4a16      	ldr	r2, [pc, #88]	; (9794 <hif_register_cb+0x64>)
    973c:	58d3      	ldr	r3, [r2, r3]
    973e:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
    9740:	4b15      	ldr	r3, [pc, #84]	; (9798 <hif_register_cb+0x68>)
    9742:	6119      	str	r1, [r3, #16]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
    9744:	2000      	movs	r0, #0
	switch(u8Grp)
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
			break;
    9746:	e024      	b.n	9792 <hif_register_cb+0x62>
		case M2M_REQ_GROUP_WIFI:
			gstrHifCxt.pfWifiCb = fn;
    9748:	4b13      	ldr	r3, [pc, #76]	; (9798 <hif_register_cb+0x68>)
    974a:	60d9      	str	r1, [r3, #12]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
    974c:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
			break;
		case M2M_REQ_GROUP_WIFI:
			gstrHifCxt.pfWifiCb = fn;
			break;
    974e:	e020      	b.n	9792 <hif_register_cb+0x62>
		case M2M_REQ_GROUP_OTA:
			gstrHifCxt.pfOtaCb = fn;
    9750:	4b11      	ldr	r3, [pc, #68]	; (9798 <hif_register_cb+0x68>)
    9752:	6159      	str	r1, [r3, #20]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
    9754:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_WIFI:
			gstrHifCxt.pfWifiCb = fn;
			break;
		case M2M_REQ_GROUP_OTA:
			gstrHifCxt.pfOtaCb = fn;
			break;
    9756:	e01c      	b.n	9792 <hif_register_cb+0x62>
		case M2M_REQ_GROUP_HIF:
			gstrHifCxt.pfHifCb = fn;
    9758:	4b0f      	ldr	r3, [pc, #60]	; (9798 <hif_register_cb+0x68>)
    975a:	61d9      	str	r1, [r3, #28]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
    975c:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_OTA:
			gstrHifCxt.pfOtaCb = fn;
			break;
		case M2M_REQ_GROUP_HIF:
			gstrHifCxt.pfHifCb = fn;
			break;
    975e:	e018      	b.n	9792 <hif_register_cb+0x62>
		case M2M_REQ_GROUP_CRYPTO:
			gstrHifCxt.pfCryptoCb = fn;
    9760:	4b0d      	ldr	r3, [pc, #52]	; (9798 <hif_register_cb+0x68>)
    9762:	6219      	str	r1, [r3, #32]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
    9764:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_HIF:
			gstrHifCxt.pfHifCb = fn;
			break;
		case M2M_REQ_GROUP_CRYPTO:
			gstrHifCxt.pfCryptoCb = fn;
			break;
    9766:	e014      	b.n	9792 <hif_register_cb+0x62>
		case M2M_REQ_GROUP_SIGMA:
			gstrHifCxt.pfSigmaCb = fn;
    9768:	4b0b      	ldr	r3, [pc, #44]	; (9798 <hif_register_cb+0x68>)
    976a:	6199      	str	r1, [r3, #24]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
    976c:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_CRYPTO:
			gstrHifCxt.pfCryptoCb = fn;
			break;
		case M2M_REQ_GROUP_SIGMA:
			gstrHifCxt.pfSigmaCb = fn;
			break;
    976e:	e010      	b.n	9792 <hif_register_cb+0x62>
		case M2M_REQ_GROUP_SSL:
			gstrHifCxt.pfSslCb = fn;
    9770:	4b09      	ldr	r3, [pc, #36]	; (9798 <hif_register_cb+0x68>)
    9772:	6259      	str	r1, [r3, #36]	; 0x24
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
    9774:	2000      	movs	r0, #0
		case M2M_REQ_GROUP_SIGMA:
			gstrHifCxt.pfSigmaCb = fn;
			break;
		case M2M_REQ_GROUP_SSL:
			gstrHifCxt.pfSslCb = fn;
			break;
    9776:	e00c      	b.n	9792 <hif_register_cb+0x62>
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
    9778:	4a08      	ldr	r2, [pc, #32]	; (979c <hif_register_cb+0x6c>)
    977a:	4909      	ldr	r1, [pc, #36]	; (97a0 <hif_register_cb+0x70>)
    977c:	4809      	ldr	r0, [pc, #36]	; (97a4 <hif_register_cb+0x74>)
    977e:	4d0a      	ldr	r5, [pc, #40]	; (97a8 <hif_register_cb+0x78>)
    9780:	47a8      	blx	r5
    9782:	0021      	movs	r1, r4
    9784:	4809      	ldr	r0, [pc, #36]	; (97ac <hif_register_cb+0x7c>)
    9786:	47a8      	blx	r5
    9788:	200d      	movs	r0, #13
    978a:	4b09      	ldr	r3, [pc, #36]	; (97b0 <hif_register_cb+0x80>)
    978c:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    978e:	200c      	movs	r0, #12
    9790:	4240      	negs	r0, r0
			break;
	}
	return ret;
}
    9792:	bd70      	pop	{r4, r5, r6, pc}
    9794:	00012ce8 	.word	0x00012ce8
    9798:	20000344 	.word	0x20000344
    979c:	000002b1 	.word	0x000002b1
    97a0:	00012d14 	.word	0x00012d14
    97a4:	00012cc0 	.word	0x00012cc0
    97a8:	000116e1 	.word	0x000116e1
    97ac:	00012ff8 	.word	0x00012ff8
    97b0:	00011715 	.word	0x00011715

000097b4 <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
    97b4:	b510      	push	{r4, lr}
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
    97b6:	2228      	movs	r2, #40	; 0x28
    97b8:	2100      	movs	r1, #0
    97ba:	4806      	ldr	r0, [pc, #24]	; (97d4 <hif_init+0x20>)
    97bc:	4b06      	ldr	r3, [pc, #24]	; (97d8 <hif_init+0x24>)
    97be:	4798      	blx	r3
	nm_bsp_register_isr(isr);
    97c0:	4806      	ldr	r0, [pc, #24]	; (97dc <hif_init+0x28>)
    97c2:	4b07      	ldr	r3, [pc, #28]	; (97e0 <hif_init+0x2c>)
    97c4:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
    97c6:	4907      	ldr	r1, [pc, #28]	; (97e4 <hif_init+0x30>)
    97c8:	2003      	movs	r0, #3
    97ca:	4b07      	ldr	r3, [pc, #28]	; (97e8 <hif_init+0x34>)
    97cc:	4798      	blx	r3
	return M2M_SUCCESS;
}
    97ce:	2000      	movs	r0, #0
    97d0:	bd10      	pop	{r4, pc}
    97d2:	46c0      	nop			; (mov r8, r8)
    97d4:	20000344 	.word	0x20000344
    97d8:	00008efd 	.word	0x00008efd
    97dc:	00008f29 	.word	0x00008f29
    97e0:	00008bb1 	.word	0x00008bb1
    97e4:	00008f39 	.word	0x00008f39
    97e8:	00009731 	.word	0x00009731

000097ec <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
    97ec:	b530      	push	{r4, r5, lr}
    97ee:	b09f      	sub	sp, #124	; 0x7c
    97f0:	0004      	movs	r4, r0
    97f2:	0015      	movs	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
    97f4:	282c      	cmp	r0, #44	; 0x2c
    97f6:	d111      	bne.n	981c <m2m_wifi_cb+0x30>
	{
		tstrM2mWifiStateChanged strState;
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
    97f8:	2300      	movs	r3, #0
    97fa:	2204      	movs	r2, #4
    97fc:	a903      	add	r1, sp, #12
    97fe:	0028      	movs	r0, r5
    9800:	4c94      	ldr	r4, [pc, #592]	; (9a54 <m2m_wifi_cb+0x268>)
    9802:	47a0      	blx	r4
    9804:	2800      	cmp	r0, #0
    9806:	d000      	beq.n	980a <m2m_wifi_cb+0x1e>
    9808:	e122      	b.n	9a50 <m2m_wifi_cb+0x264>
		{
			if (gpfAppWifiCb)
    980a:	4b93      	ldr	r3, [pc, #588]	; (9a58 <m2m_wifi_cb+0x26c>)
    980c:	681b      	ldr	r3, [r3, #0]
    980e:	2b00      	cmp	r3, #0
    9810:	d100      	bne.n	9814 <m2m_wifi_cb+0x28>
    9812:	e11d      	b.n	9a50 <m2m_wifi_cb+0x264>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
    9814:	a903      	add	r1, sp, #12
    9816:	302c      	adds	r0, #44	; 0x2c
    9818:	4798      	blx	r3
    981a:	e119      	b.n	9a50 <m2m_wifi_cb+0x264>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
    981c:	281b      	cmp	r0, #27
    981e:	d111      	bne.n	9844 <m2m_wifi_cb+0x58>
	{
		tstrSystemTime strSysTime;
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
    9820:	2300      	movs	r3, #0
    9822:	2208      	movs	r2, #8
    9824:	a903      	add	r1, sp, #12
    9826:	0028      	movs	r0, r5
    9828:	4c8a      	ldr	r4, [pc, #552]	; (9a54 <m2m_wifi_cb+0x268>)
    982a:	47a0      	blx	r4
    982c:	2800      	cmp	r0, #0
    982e:	d000      	beq.n	9832 <m2m_wifi_cb+0x46>
    9830:	e10e      	b.n	9a50 <m2m_wifi_cb+0x264>
		{
			if (gpfAppWifiCb)
    9832:	4b89      	ldr	r3, [pc, #548]	; (9a58 <m2m_wifi_cb+0x26c>)
    9834:	681b      	ldr	r3, [r3, #0]
    9836:	2b00      	cmp	r3, #0
    9838:	d100      	bne.n	983c <m2m_wifi_cb+0x50>
    983a:	e109      	b.n	9a50 <m2m_wifi_cb+0x264>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
    983c:	a903      	add	r1, sp, #12
    983e:	301b      	adds	r0, #27
    9840:	4798      	blx	r3
    9842:	e105      	b.n	9a50 <m2m_wifi_cb+0x264>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
    9844:	2806      	cmp	r0, #6
    9846:	d111      	bne.n	986c <m2m_wifi_cb+0x80>
	{
		tstrM2MConnInfo		strConnInfo;
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
    9848:	2301      	movs	r3, #1
    984a:	2230      	movs	r2, #48	; 0x30
    984c:	a903      	add	r1, sp, #12
    984e:	0028      	movs	r0, r5
    9850:	4c80      	ldr	r4, [pc, #512]	; (9a54 <m2m_wifi_cb+0x268>)
    9852:	47a0      	blx	r4
    9854:	2800      	cmp	r0, #0
    9856:	d000      	beq.n	985a <m2m_wifi_cb+0x6e>
    9858:	e0fa      	b.n	9a50 <m2m_wifi_cb+0x264>
		{
			if(gpfAppWifiCb)
    985a:	4b7f      	ldr	r3, [pc, #508]	; (9a58 <m2m_wifi_cb+0x26c>)
    985c:	681b      	ldr	r3, [r3, #0]
    985e:	2b00      	cmp	r3, #0
    9860:	d100      	bne.n	9864 <m2m_wifi_cb+0x78>
    9862:	e0f5      	b.n	9a50 <m2m_wifi_cb+0x264>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
    9864:	a903      	add	r1, sp, #12
    9866:	3006      	adds	r0, #6
    9868:	4798      	blx	r3
    986a:	e0f1      	b.n	9a50 <m2m_wifi_cb+0x264>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
    986c:	280e      	cmp	r0, #14
    986e:	d100      	bne.n	9872 <m2m_wifi_cb+0x86>
    9870:	e0ee      	b.n	9a50 <m2m_wifi_cb+0x264>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
    9872:	2832      	cmp	r0, #50	; 0x32
    9874:	d111      	bne.n	989a <m2m_wifi_cb+0xae>
	{
		tstrM2MIPConfig strIpConfig;
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
    9876:	2300      	movs	r3, #0
    9878:	2214      	movs	r2, #20
    987a:	a903      	add	r1, sp, #12
    987c:	0028      	movs	r0, r5
    987e:	4c75      	ldr	r4, [pc, #468]	; (9a54 <m2m_wifi_cb+0x268>)
    9880:	47a0      	blx	r4
    9882:	2800      	cmp	r0, #0
    9884:	d000      	beq.n	9888 <m2m_wifi_cb+0x9c>
    9886:	e0e3      	b.n	9a50 <m2m_wifi_cb+0x264>
		{
			if (gpfAppWifiCb)
    9888:	4b73      	ldr	r3, [pc, #460]	; (9a58 <m2m_wifi_cb+0x26c>)
    988a:	681b      	ldr	r3, [r3, #0]
    988c:	2b00      	cmp	r3, #0
    988e:	d100      	bne.n	9892 <m2m_wifi_cb+0xa6>
    9890:	e0de      	b.n	9a50 <m2m_wifi_cb+0x264>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
    9892:	a903      	add	r1, sp, #12
    9894:	3032      	adds	r0, #50	; 0x32
    9896:	4798      	blx	r3
    9898:	e0da      	b.n	9a50 <m2m_wifi_cb+0x264>
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
    989a:	282f      	cmp	r0, #47	; 0x2f
    989c:	d116      	bne.n	98cc <m2m_wifi_cb+0xe0>
	{
		tstrM2MWPSInfo strWps;
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
    989e:	2264      	movs	r2, #100	; 0x64
    98a0:	2100      	movs	r1, #0
    98a2:	a803      	add	r0, sp, #12
    98a4:	4b6d      	ldr	r3, [pc, #436]	; (9a5c <m2m_wifi_cb+0x270>)
    98a6:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
    98a8:	2300      	movs	r3, #0
    98aa:	2264      	movs	r2, #100	; 0x64
    98ac:	a903      	add	r1, sp, #12
    98ae:	0028      	movs	r0, r5
    98b0:	4c68      	ldr	r4, [pc, #416]	; (9a54 <m2m_wifi_cb+0x268>)
    98b2:	47a0      	blx	r4
    98b4:	2800      	cmp	r0, #0
    98b6:	d000      	beq.n	98ba <m2m_wifi_cb+0xce>
    98b8:	e0ca      	b.n	9a50 <m2m_wifi_cb+0x264>
		{
			if (gpfAppWifiCb)
    98ba:	4b67      	ldr	r3, [pc, #412]	; (9a58 <m2m_wifi_cb+0x26c>)
    98bc:	681b      	ldr	r3, [r3, #0]
    98be:	2b00      	cmp	r3, #0
    98c0:	d100      	bne.n	98c4 <m2m_wifi_cb+0xd8>
    98c2:	e0c5      	b.n	9a50 <m2m_wifi_cb+0x264>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
    98c4:	a903      	add	r1, sp, #12
    98c6:	302f      	adds	r0, #47	; 0x2f
    98c8:	4798      	blx	r3
    98ca:	e0c1      	b.n	9a50 <m2m_wifi_cb+0x264>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
    98cc:	2834      	cmp	r0, #52	; 0x34
    98ce:	d122      	bne.n	9916 <m2m_wifi_cb+0x12a>
	{
		uint32  u32ConflictedIP;
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
    98d0:	2300      	movs	r3, #0
    98d2:	2204      	movs	r2, #4
    98d4:	a903      	add	r1, sp, #12
    98d6:	0028      	movs	r0, r5
    98d8:	4c5e      	ldr	r4, [pc, #376]	; (9a54 <m2m_wifi_cb+0x268>)
    98da:	47a0      	blx	r4
    98dc:	2800      	cmp	r0, #0
    98de:	d000      	beq.n	98e2 <m2m_wifi_cb+0xf6>
    98e0:	e0b6      	b.n	9a50 <m2m_wifi_cb+0x264>
		{
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
    98e2:	485f      	ldr	r0, [pc, #380]	; (9a60 <m2m_wifi_cb+0x274>)
    98e4:	4c5f      	ldr	r4, [pc, #380]	; (9a64 <m2m_wifi_cb+0x278>)
    98e6:	47a0      	blx	r4
    98e8:	9803      	ldr	r0, [sp, #12]
    98ea:	0c03      	lsrs	r3, r0, #16
    98ec:	21ff      	movs	r1, #255	; 0xff
    98ee:	400b      	ands	r3, r1
    98f0:	0a02      	lsrs	r2, r0, #8
    98f2:	400a      	ands	r2, r1
    98f4:	4001      	ands	r1, r0
    98f6:	0e00      	lsrs	r0, r0, #24
    98f8:	9000      	str	r0, [sp, #0]
    98fa:	485b      	ldr	r0, [pc, #364]	; (9a68 <m2m_wifi_cb+0x27c>)
    98fc:	47a0      	blx	r4
    98fe:	200d      	movs	r0, #13
    9900:	4b5a      	ldr	r3, [pc, #360]	; (9a6c <m2m_wifi_cb+0x280>)
    9902:	4798      	blx	r3
				BYTE_0(u32ConflictedIP),BYTE_1(u32ConflictedIP),BYTE_2(u32ConflictedIP),BYTE_3(u32ConflictedIP));
			if (gpfAppWifiCb)
    9904:	4b54      	ldr	r3, [pc, #336]	; (9a58 <m2m_wifi_cb+0x26c>)
    9906:	681b      	ldr	r3, [r3, #0]
    9908:	2b00      	cmp	r3, #0
    990a:	d100      	bne.n	990e <m2m_wifi_cb+0x122>
    990c:	e0a0      	b.n	9a50 <m2m_wifi_cb+0x264>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
    990e:	2100      	movs	r1, #0
    9910:	2034      	movs	r0, #52	; 0x34
    9912:	4798      	blx	r3
    9914:	e09c      	b.n	9a50 <m2m_wifi_cb+0x264>

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
    9916:	2811      	cmp	r0, #17
    9918:	d118      	bne.n	994c <m2m_wifi_cb+0x160>
	{
		tstrM2mScanDone strState;
		gu8scanInProgress = 0;
    991a:	2200      	movs	r2, #0
    991c:	4b54      	ldr	r3, [pc, #336]	; (9a70 <m2m_wifi_cb+0x284>)
    991e:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
    9920:	2300      	movs	r3, #0
    9922:	3204      	adds	r2, #4
    9924:	a903      	add	r1, sp, #12
    9926:	0028      	movs	r0, r5
    9928:	4c4a      	ldr	r4, [pc, #296]	; (9a54 <m2m_wifi_cb+0x268>)
    992a:	47a0      	blx	r4
    992c:	2800      	cmp	r0, #0
    992e:	d000      	beq.n	9932 <m2m_wifi_cb+0x146>
    9930:	e08e      	b.n	9a50 <m2m_wifi_cb+0x264>
		{
			gu8ChNum = strState.u8NumofCh;
    9932:	ab03      	add	r3, sp, #12
    9934:	781a      	ldrb	r2, [r3, #0]
    9936:	4b4f      	ldr	r3, [pc, #316]	; (9a74 <m2m_wifi_cb+0x288>)
    9938:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
    993a:	4b47      	ldr	r3, [pc, #284]	; (9a58 <m2m_wifi_cb+0x26c>)
    993c:	681b      	ldr	r3, [r3, #0]
    993e:	2b00      	cmp	r3, #0
    9940:	d100      	bne.n	9944 <m2m_wifi_cb+0x158>
    9942:	e085      	b.n	9a50 <m2m_wifi_cb+0x264>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
    9944:	a903      	add	r1, sp, #12
    9946:	3011      	adds	r0, #17
    9948:	4798      	blx	r3
    994a:	e081      	b.n	9a50 <m2m_wifi_cb+0x264>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
    994c:	2813      	cmp	r0, #19
    994e:	d10f      	bne.n	9970 <m2m_wifi_cb+0x184>
	{
		tstrM2mWifiscanResult strScanResult;
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
    9950:	2300      	movs	r3, #0
    9952:	222c      	movs	r2, #44	; 0x2c
    9954:	a903      	add	r1, sp, #12
    9956:	0028      	movs	r0, r5
    9958:	4c3e      	ldr	r4, [pc, #248]	; (9a54 <m2m_wifi_cb+0x268>)
    995a:	47a0      	blx	r4
    995c:	2800      	cmp	r0, #0
    995e:	d177      	bne.n	9a50 <m2m_wifi_cb+0x264>
		{
			if (gpfAppWifiCb)
    9960:	4b3d      	ldr	r3, [pc, #244]	; (9a58 <m2m_wifi_cb+0x26c>)
    9962:	681b      	ldr	r3, [r3, #0]
    9964:	2b00      	cmp	r3, #0
    9966:	d073      	beq.n	9a50 <m2m_wifi_cb+0x264>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    9968:	a903      	add	r1, sp, #12
    996a:	3013      	adds	r0, #19
    996c:	4798      	blx	r3
    996e:	e06f      	b.n	9a50 <m2m_wifi_cb+0x264>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
    9970:	2804      	cmp	r0, #4
    9972:	d10f      	bne.n	9994 <m2m_wifi_cb+0x1a8>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    9974:	2300      	movs	r3, #0
    9976:	2204      	movs	r2, #4
    9978:	a91c      	add	r1, sp, #112	; 0x70
    997a:	0028      	movs	r0, r5
    997c:	4c35      	ldr	r4, [pc, #212]	; (9a54 <m2m_wifi_cb+0x268>)
    997e:	47a0      	blx	r4
    9980:	2800      	cmp	r0, #0
    9982:	d165      	bne.n	9a50 <m2m_wifi_cb+0x264>
		{
			if (gpfAppWifiCb)
    9984:	4b34      	ldr	r3, [pc, #208]	; (9a58 <m2m_wifi_cb+0x26c>)
    9986:	681b      	ldr	r3, [r3, #0]
    9988:	2b00      	cmp	r3, #0
    998a:	d061      	beq.n	9a50 <m2m_wifi_cb+0x264>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    998c:	a91c      	add	r1, sp, #112	; 0x70
    998e:	3004      	adds	r0, #4
    9990:	4798      	blx	r3
    9992:	e05d      	b.n	9a50 <m2m_wifi_cb+0x264>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
    9994:	2865      	cmp	r0, #101	; 0x65
    9996:	d10f      	bne.n	99b8 <m2m_wifi_cb+0x1cc>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    9998:	2300      	movs	r3, #0
    999a:	2204      	movs	r2, #4
    999c:	a91c      	add	r1, sp, #112	; 0x70
    999e:	0028      	movs	r0, r5
    99a0:	4c2c      	ldr	r4, [pc, #176]	; (9a54 <m2m_wifi_cb+0x268>)
    99a2:	47a0      	blx	r4
    99a4:	2800      	cmp	r0, #0
    99a6:	d153      	bne.n	9a50 <m2m_wifi_cb+0x264>
		{
			if (gpfAppWifiCb)
    99a8:	4b2b      	ldr	r3, [pc, #172]	; (9a58 <m2m_wifi_cb+0x26c>)
    99aa:	681b      	ldr	r3, [r3, #0]
    99ac:	2b00      	cmp	r3, #0
    99ae:	d04f      	beq.n	9a50 <m2m_wifi_cb+0x264>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    99b0:	a91c      	add	r1, sp, #112	; 0x70
    99b2:	3065      	adds	r0, #101	; 0x65
    99b4:	4798      	blx	r3
    99b6:	e04b      	b.n	9a50 <m2m_wifi_cb+0x264>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
    99b8:	2809      	cmp	r0, #9
    99ba:	d10f      	bne.n	99dc <m2m_wifi_cb+0x1f0>
	{
		tstrM2MProvisionInfo	strProvInfo;
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    99bc:	2301      	movs	r3, #1
    99be:	2264      	movs	r2, #100	; 0x64
    99c0:	a903      	add	r1, sp, #12
    99c2:	0028      	movs	r0, r5
    99c4:	4c23      	ldr	r4, [pc, #140]	; (9a54 <m2m_wifi_cb+0x268>)
    99c6:	47a0      	blx	r4
    99c8:	2800      	cmp	r0, #0
    99ca:	d141      	bne.n	9a50 <m2m_wifi_cb+0x264>
		{
			if(gpfAppWifiCb)
    99cc:	4b22      	ldr	r3, [pc, #136]	; (9a58 <m2m_wifi_cb+0x26c>)
    99ce:	681b      	ldr	r3, [r3, #0]
    99d0:	2b00      	cmp	r3, #0
    99d2:	d03d      	beq.n	9a50 <m2m_wifi_cb+0x264>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    99d4:	a903      	add	r1, sp, #12
    99d6:	3009      	adds	r0, #9
    99d8:	4798      	blx	r3
    99da:	e039      	b.n	9a50 <m2m_wifi_cb+0x264>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
    99dc:	282a      	cmp	r0, #42	; 0x2a
    99de:	d10f      	bne.n	9a00 <m2m_wifi_cb+0x214>
	{
		tstrM2MDefaultConnResp	strResp;
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    99e0:	2301      	movs	r3, #1
    99e2:	2204      	movs	r2, #4
    99e4:	a903      	add	r1, sp, #12
    99e6:	0028      	movs	r0, r5
    99e8:	4c1a      	ldr	r4, [pc, #104]	; (9a54 <m2m_wifi_cb+0x268>)
    99ea:	47a0      	blx	r4
    99ec:	2800      	cmp	r0, #0
    99ee:	d12f      	bne.n	9a50 <m2m_wifi_cb+0x264>
		{
			if(gpfAppWifiCb)
    99f0:	4b19      	ldr	r3, [pc, #100]	; (9a58 <m2m_wifi_cb+0x26c>)
    99f2:	681b      	ldr	r3, [r3, #0]
    99f4:	2b00      	cmp	r3, #0
    99f6:	d02b      	beq.n	9a50 <m2m_wifi_cb+0x264>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    99f8:	a903      	add	r1, sp, #12
    99fa:	302a      	adds	r0, #42	; 0x2a
    99fc:	4798      	blx	r3
    99fe:	e027      	b.n	9a50 <m2m_wifi_cb+0x264>
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
    9a00:	2820      	cmp	r0, #32
    9a02:	d119      	bne.n	9a38 <m2m_wifi_cb+0x24c>
	{
		tstrPrng strPrng;
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    9a04:	2300      	movs	r3, #0
    9a06:	2208      	movs	r2, #8
    9a08:	a903      	add	r1, sp, #12
    9a0a:	0028      	movs	r0, r5
    9a0c:	4c11      	ldr	r4, [pc, #68]	; (9a54 <m2m_wifi_cb+0x268>)
    9a0e:	47a0      	blx	r4
    9a10:	2800      	cmp	r0, #0
    9a12:	d11d      	bne.n	9a50 <m2m_wifi_cb+0x264>
		{
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    9a14:	ab03      	add	r3, sp, #12
    9a16:	889a      	ldrh	r2, [r3, #4]
    9a18:	0028      	movs	r0, r5
    9a1a:	3008      	adds	r0, #8
    9a1c:	2301      	movs	r3, #1
    9a1e:	9903      	ldr	r1, [sp, #12]
    9a20:	4c0c      	ldr	r4, [pc, #48]	; (9a54 <m2m_wifi_cb+0x268>)
    9a22:	47a0      	blx	r4
    9a24:	2800      	cmp	r0, #0
    9a26:	d113      	bne.n	9a50 <m2m_wifi_cb+0x264>
			{
				if(gpfAppWifiCb)
    9a28:	4b0b      	ldr	r3, [pc, #44]	; (9a58 <m2m_wifi_cb+0x26c>)
    9a2a:	681b      	ldr	r3, [r3, #0]
    9a2c:	2b00      	cmp	r3, #0
    9a2e:	d00f      	beq.n	9a50 <m2m_wifi_cb+0x264>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    9a30:	a903      	add	r1, sp, #12
    9a32:	3020      	adds	r0, #32
    9a34:	4798      	blx	r3
    9a36:	e00b      	b.n	9a50 <m2m_wifi_cb+0x264>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
    9a38:	2292      	movs	r2, #146	; 0x92
    9a3a:	0052      	lsls	r2, r2, #1
    9a3c:	490e      	ldr	r1, [pc, #56]	; (9a78 <m2m_wifi_cb+0x28c>)
    9a3e:	480f      	ldr	r0, [pc, #60]	; (9a7c <m2m_wifi_cb+0x290>)
    9a40:	4d08      	ldr	r5, [pc, #32]	; (9a64 <m2m_wifi_cb+0x278>)
    9a42:	47a8      	blx	r5
    9a44:	0021      	movs	r1, r4
    9a46:	480e      	ldr	r0, [pc, #56]	; (9a80 <m2m_wifi_cb+0x294>)
    9a48:	47a8      	blx	r5
    9a4a:	200d      	movs	r0, #13
    9a4c:	4b07      	ldr	r3, [pc, #28]	; (9a6c <m2m_wifi_cb+0x280>)
    9a4e:	4798      	blx	r3
	}
}
    9a50:	b01f      	add	sp, #124	; 0x7c
    9a52:	bd30      	pop	{r4, r5, pc}
    9a54:	00009645 	.word	0x00009645
    9a58:	200000a4 	.word	0x200000a4
    9a5c:	00008efd 	.word	0x00008efd
    9a60:	00012d24 	.word	0x00012d24
    9a64:	000116e1 	.word	0x000116e1
    9a68:	00013058 	.word	0x00013058
    9a6c:	00011715 	.word	0x00011715
    9a70:	200000a8 	.word	0x200000a8
    9a74:	200000a9 	.word	0x200000a9
    9a78:	00013038 	.word	0x00013038
    9a7c:	00012cc0 	.word	0x00012cc0
    9a80:	00013078 	.word	0x00013078

00009a84 <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    9a84:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a86:	b08f      	sub	sp, #60	; 0x3c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    9a88:	2201      	movs	r2, #1
    9a8a:	230f      	movs	r3, #15
    9a8c:	446b      	add	r3, sp
    9a8e:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) {
    9a90:	2800      	cmp	r0, #0
    9a92:	d05e      	beq.n	9b52 <m2m_wifi_init+0xce>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    9a94:	6802      	ldr	r2, [r0, #0]
    9a96:	4b31      	ldr	r3, [pc, #196]	; (9b5c <m2m_wifi_init+0xd8>)
    9a98:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
    9a9a:	2200      	movs	r2, #0
    9a9c:	4b30      	ldr	r3, [pc, #192]	; (9b60 <m2m_wifi_init+0xdc>)
    9a9e:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    9aa0:	200f      	movs	r0, #15
    9aa2:	4468      	add	r0, sp
    9aa4:	4b2f      	ldr	r3, [pc, #188]	; (9b64 <m2m_wifi_init+0xe0>)
    9aa6:	4798      	blx	r3
    9aa8:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    9aaa:	d154      	bne.n	9b56 <m2m_wifi_init+0xd2>
	/* Initialize host interface module */
	ret = hif_init(NULL);
    9aac:	2000      	movs	r0, #0
    9aae:	4b2e      	ldr	r3, [pc, #184]	; (9b68 <m2m_wifi_init+0xe4>)
    9ab0:	4798      	blx	r3
    9ab2:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    9ab4:	d149      	bne.n	9b4a <m2m_wifi_init+0xc6>

	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    9ab6:	492d      	ldr	r1, [pc, #180]	; (9b6c <m2m_wifi_init+0xe8>)
    9ab8:	2001      	movs	r0, #1
    9aba:	4b2d      	ldr	r3, [pc, #180]	; (9b70 <m2m_wifi_init+0xec>)
    9abc:	4798      	blx	r3

	ret = nm_get_firmware_full_info(&strtmp);
    9abe:	ae04      	add	r6, sp, #16
    9ac0:	0030      	movs	r0, r6
    9ac2:	4b2c      	ldr	r3, [pc, #176]	; (9b74 <m2m_wifi_init+0xf0>)
    9ac4:	4798      	blx	r3
    9ac6:	0004      	movs	r4, r0

	M2M_INFO("Firmware ver   : %u.%u.%u Svnrev %u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch,strtmp.u16FirmwareSvnNum);
    9ac8:	482b      	ldr	r0, [pc, #172]	; (9b78 <m2m_wifi_init+0xf4>)
    9aca:	4d2c      	ldr	r5, [pc, #176]	; (9b7c <m2m_wifi_init+0xf8>)
    9acc:	47a8      	blx	r5
    9ace:	79b3      	ldrb	r3, [r6, #6]
    9ad0:	7972      	ldrb	r2, [r6, #5]
    9ad2:	7931      	ldrb	r1, [r6, #4]
    9ad4:	8c30      	ldrh	r0, [r6, #32]
    9ad6:	9000      	str	r0, [sp, #0]
    9ad8:	4829      	ldr	r0, [pc, #164]	; (9b80 <m2m_wifi_init+0xfc>)
    9ada:	47a8      	blx	r5
    9adc:	200d      	movs	r0, #13
    9ade:	4f29      	ldr	r7, [pc, #164]	; (9b84 <m2m_wifi_init+0x100>)
    9ae0:	47b8      	blx	r7
	M2M_INFO("Firmware Build %s Time %s\n",strtmp.BuildDate,strtmp.BuildTime);
    9ae2:	4825      	ldr	r0, [pc, #148]	; (9b78 <m2m_wifi_init+0xf4>)
    9ae4:	47a8      	blx	r5
    9ae6:	2226      	movs	r2, #38	; 0x26
    9ae8:	446a      	add	r2, sp
    9aea:	211a      	movs	r1, #26
    9aec:	4469      	add	r1, sp
    9aee:	4826      	ldr	r0, [pc, #152]	; (9b88 <m2m_wifi_init+0x104>)
    9af0:	47a8      	blx	r5
    9af2:	200d      	movs	r0, #13
    9af4:	47b8      	blx	r7
	M2M_INFO("Firmware Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    9af6:	4820      	ldr	r0, [pc, #128]	; (9b78 <m2m_wifi_init+0xf4>)
    9af8:	47a8      	blx	r5
    9afa:	7a73      	ldrb	r3, [r6, #9]
    9afc:	7a32      	ldrb	r2, [r6, #8]
    9afe:	79f1      	ldrb	r1, [r6, #7]
    9b00:	4822      	ldr	r0, [pc, #136]	; (9b8c <m2m_wifi_init+0x108>)
    9b02:	47a8      	blx	r5
    9b04:	200d      	movs	r0, #13
    9b06:	47b8      	blx	r7
	M2M_INFO("Driver ver: %u.%u.%u\n", M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
    9b08:	481b      	ldr	r0, [pc, #108]	; (9b78 <m2m_wifi_init+0xf4>)
    9b0a:	47a8      	blx	r5
    9b0c:	2302      	movs	r3, #2
    9b0e:	2205      	movs	r2, #5
    9b10:	2113      	movs	r1, #19
    9b12:	481f      	ldr	r0, [pc, #124]	; (9b90 <m2m_wifi_init+0x10c>)
    9b14:	47a8      	blx	r5
    9b16:	200d      	movs	r0, #13
    9b18:	47b8      	blx	r7
	M2M_INFO("Driver built at %s\t%s\n",__DATE__,__TIME__);
    9b1a:	4817      	ldr	r0, [pc, #92]	; (9b78 <m2m_wifi_init+0xf4>)
    9b1c:	47a8      	blx	r5
    9b1e:	4a1d      	ldr	r2, [pc, #116]	; (9b94 <m2m_wifi_init+0x110>)
    9b20:	491d      	ldr	r1, [pc, #116]	; (9b98 <m2m_wifi_init+0x114>)
    9b22:	481e      	ldr	r0, [pc, #120]	; (9b9c <m2m_wifi_init+0x118>)
    9b24:	47a8      	blx	r5
    9b26:	200d      	movs	r0, #13
    9b28:	47b8      	blx	r7
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    9b2a:	0023      	movs	r3, r4
    9b2c:	330d      	adds	r3, #13
    9b2e:	d112      	bne.n	9b56 <m2m_wifi_init+0xd2>
	{
		M2M_ERR("Mismatch Firmawre Version\n");
    9b30:	22e8      	movs	r2, #232	; 0xe8
    9b32:	32ff      	adds	r2, #255	; 0xff
    9b34:	491a      	ldr	r1, [pc, #104]	; (9ba0 <m2m_wifi_init+0x11c>)
    9b36:	481b      	ldr	r0, [pc, #108]	; (9ba4 <m2m_wifi_init+0x120>)
    9b38:	4b10      	ldr	r3, [pc, #64]	; (9b7c <m2m_wifi_init+0xf8>)
    9b3a:	4798      	blx	r3
    9b3c:	481a      	ldr	r0, [pc, #104]	; (9ba8 <m2m_wifi_init+0x124>)
    9b3e:	4b1b      	ldr	r3, [pc, #108]	; (9bac <m2m_wifi_init+0x128>)
    9b40:	4798      	blx	r3
    9b42:	200d      	movs	r0, #13
    9b44:	4b0f      	ldr	r3, [pc, #60]	; (9b84 <m2m_wifi_init+0x100>)
    9b46:	4798      	blx	r3
    9b48:	e005      	b.n	9b56 <m2m_wifi_init+0xd2>
	}

	goto _EXIT0;

_EXIT1:
	nm_drv_deinit(NULL);
    9b4a:	2000      	movs	r0, #0
    9b4c:	4b18      	ldr	r3, [pc, #96]	; (9bb0 <m2m_wifi_init+0x12c>)
    9b4e:	4798      	blx	r3
    9b50:	e001      	b.n	9b56 <m2m_wifi_init+0xd2>
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
	
	if(param == NULL) {
		ret = M2M_ERR_FAIL;
    9b52:	240c      	movs	r4, #12
    9b54:	4264      	negs	r4, r4

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
    9b56:	0020      	movs	r0, r4
    9b58:	b00f      	add	sp, #60	; 0x3c
    9b5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9b5c:	200000a4 	.word	0x200000a4
    9b60:	200000a8 	.word	0x200000a8
    9b64:	0000a525 	.word	0x0000a525
    9b68:	000097b5 	.word	0x000097b5
    9b6c:	000097ed 	.word	0x000097ed
    9b70:	00009731 	.word	0x00009731
    9b74:	0000a441 	.word	0x0000a441
    9b78:	00012d24 	.word	0x00012d24
    9b7c:	000116e1 	.word	0x000116e1
    9b80:	00013144 	.word	0x00013144
    9b84:	00011715 	.word	0x00011715
    9b88:	0001316c 	.word	0x0001316c
    9b8c:	00013188 	.word	0x00013188
    9b90:	000131ac 	.word	0x000131ac
    9b94:	000131c4 	.word	0x000131c4
    9b98:	000131d0 	.word	0x000131d0
    9b9c:	000131dc 	.word	0x000131dc
    9ba0:	00013028 	.word	0x00013028
    9ba4:	00012cc0 	.word	0x00012cc0
    9ba8:	000131f4 	.word	0x000131f4
    9bac:	00011801 	.word	0x00011801
    9bb0:	0000a5f9 	.word	0x0000a5f9

00009bb4 <m2m_wifi_deinit>:

sint8  m2m_wifi_deinit(void * arg)
{
    9bb4:	b510      	push	{r4, lr}

	hif_deinit(NULL);
    9bb6:	2000      	movs	r0, #0
    9bb8:	4b03      	ldr	r3, [pc, #12]	; (9bc8 <m2m_wifi_deinit+0x14>)
    9bba:	4798      	blx	r3

	nm_drv_deinit(NULL);
    9bbc:	2000      	movs	r0, #0
    9bbe:	4b03      	ldr	r3, [pc, #12]	; (9bcc <m2m_wifi_deinit+0x18>)
    9bc0:	4798      	blx	r3

	return M2M_SUCCESS;
}
    9bc2:	2000      	movs	r0, #0
    9bc4:	bd10      	pop	{r4, pc}
    9bc6:	46c0      	nop			; (mov r8, r8)
    9bc8:	0000900d 	.word	0x0000900d
    9bcc:	0000a5f9 	.word	0x0000a5f9

00009bd0 <m2m_wifi_handle_events>:


sint8 m2m_wifi_handle_events(void * arg)
{
    9bd0:	b510      	push	{r4, lr}
	return hif_handle_isr();
    9bd2:	4b01      	ldr	r3, [pc, #4]	; (9bd8 <m2m_wifi_handle_events+0x8>)
    9bd4:	4798      	blx	r3
}
    9bd6:	bd10      	pop	{r4, pc}
    9bd8:	00009265 	.word	0x00009265

00009bdc <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    9bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    9bde:	464f      	mov	r7, r9
    9be0:	4646      	mov	r6, r8
    9be2:	b4c0      	push	{r6, r7}
    9be4:	b0a3      	sub	sp, #140	; 0x8c
    9be6:	9005      	str	r0, [sp, #20]
    9be8:	000c      	movs	r4, r1
    9bea:	0015      	movs	r5, r2
    9bec:	001f      	movs	r7, r3
    9bee:	ab2a      	add	r3, sp, #168	; 0xa8
    9bf0:	881b      	ldrh	r3, [r3, #0]
    9bf2:	4699      	mov	r9, r3
    9bf4:	ab2b      	add	r3, sp, #172	; 0xac
    9bf6:	781b      	ldrb	r3, [r3, #0]
    9bf8:	4698      	mov	r8, r3
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    9bfa:	2a01      	cmp	r2, #1
    9bfc:	d040      	beq.n	9c80 <m2m_wifi_connect_sc+0xa4>
	{
		if(pvAuthInfo == NULL)
    9bfe:	2f00      	cmp	r7, #0
    9c00:	d10d      	bne.n	9c1e <m2m_wifi_connect_sc+0x42>
		{
			M2M_ERR("Key is not valid\n");
    9c02:	4a80      	ldr	r2, [pc, #512]	; (9e04 <m2m_wifi_connect_sc+0x228>)
    9c04:	4980      	ldr	r1, [pc, #512]	; (9e08 <m2m_wifi_connect_sc+0x22c>)
    9c06:	4881      	ldr	r0, [pc, #516]	; (9e0c <m2m_wifi_connect_sc+0x230>)
    9c08:	4b81      	ldr	r3, [pc, #516]	; (9e10 <m2m_wifi_connect_sc+0x234>)
    9c0a:	4798      	blx	r3
    9c0c:	4881      	ldr	r0, [pc, #516]	; (9e14 <m2m_wifi_connect_sc+0x238>)
    9c0e:	4b82      	ldr	r3, [pc, #520]	; (9e18 <m2m_wifi_connect_sc+0x23c>)
    9c10:	4798      	blx	r3
    9c12:	200d      	movs	r0, #13
    9c14:	4b81      	ldr	r3, [pc, #516]	; (9e1c <m2m_wifi_connect_sc+0x240>)
    9c16:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    9c18:	200c      	movs	r0, #12
    9c1a:	4240      	negs	r0, r0
			goto ERR1;
    9c1c:	e0ec      	b.n	9df8 <m2m_wifi_connect_sc+0x21c>
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    9c1e:	2a02      	cmp	r2, #2
    9c20:	d12e      	bne.n	9c80 <m2m_wifi_connect_sc+0xa4>
    9c22:	0038      	movs	r0, r7
    9c24:	4b7e      	ldr	r3, [pc, #504]	; (9e20 <m2m_wifi_connect_sc+0x244>)
    9c26:	4798      	blx	r3
    9c28:	2840      	cmp	r0, #64	; 0x40
    9c2a:	d129      	bne.n	9c80 <m2m_wifi_connect_sc+0xa4>
		{
			uint8 i = 0;
			uint8* pu8Psk = (uint8*)pvAuthInfo;
			while(i < (M2M_MAX_PSK_LEN-1))
			{
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    9c2c:	783b      	ldrb	r3, [r7, #0]
    9c2e:	001a      	movs	r2, r3
    9c30:	3a30      	subs	r2, #48	; 0x30
    9c32:	2a36      	cmp	r2, #54	; 0x36
    9c34:	d813      	bhi.n	9c5e <m2m_wifi_connect_sc+0x82>
    9c36:	3a0a      	subs	r2, #10
    9c38:	2a06      	cmp	r2, #6
    9c3a:	d910      	bls.n	9c5e <m2m_wifi_connect_sc+0x82>
    9c3c:	3b47      	subs	r3, #71	; 0x47
    9c3e:	2b19      	cmp	r3, #25
    9c40:	d90d      	bls.n	9c5e <m2m_wifi_connect_sc+0x82>
    9c42:	1c7a      	adds	r2, r7, #1
    9c44:	0038      	movs	r0, r7
    9c46:	3040      	adds	r0, #64	; 0x40
    9c48:	7813      	ldrb	r3, [r2, #0]
    9c4a:	0019      	movs	r1, r3
    9c4c:	3930      	subs	r1, #48	; 0x30
    9c4e:	2936      	cmp	r1, #54	; 0x36
    9c50:	d805      	bhi.n	9c5e <m2m_wifi_connect_sc+0x82>
    9c52:	390a      	subs	r1, #10
    9c54:	2906      	cmp	r1, #6
    9c56:	d902      	bls.n	9c5e <m2m_wifi_connect_sc+0x82>
    9c58:	3b47      	subs	r3, #71	; 0x47
    9c5a:	2b19      	cmp	r3, #25
    9c5c:	d80d      	bhi.n	9c7a <m2m_wifi_connect_sc+0x9e>
				{
					M2M_ERR("Invalid Key\n");
    9c5e:	4a71      	ldr	r2, [pc, #452]	; (9e24 <m2m_wifi_connect_sc+0x248>)
    9c60:	4969      	ldr	r1, [pc, #420]	; (9e08 <m2m_wifi_connect_sc+0x22c>)
    9c62:	486a      	ldr	r0, [pc, #424]	; (9e0c <m2m_wifi_connect_sc+0x230>)
    9c64:	4b6a      	ldr	r3, [pc, #424]	; (9e10 <m2m_wifi_connect_sc+0x234>)
    9c66:	4798      	blx	r3
    9c68:	486f      	ldr	r0, [pc, #444]	; (9e28 <m2m_wifi_connect_sc+0x24c>)
    9c6a:	4b6b      	ldr	r3, [pc, #428]	; (9e18 <m2m_wifi_connect_sc+0x23c>)
    9c6c:	4798      	blx	r3
    9c6e:	200d      	movs	r0, #13
    9c70:	4b6a      	ldr	r3, [pc, #424]	; (9e1c <m2m_wifi_connect_sc+0x240>)
    9c72:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    9c74:	200c      	movs	r0, #12
    9c76:	4240      	negs	r0, r0
					goto ERR1;
    9c78:	e0be      	b.n	9df8 <m2m_wifi_connect_sc+0x21c>
    9c7a:	3201      	adds	r2, #1
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
		{
			uint8 i = 0;
			uint8* pu8Psk = (uint8*)pvAuthInfo;
			while(i < (M2M_MAX_PSK_LEN-1))
    9c7c:	4282      	cmp	r2, r0
    9c7e:	d1e3      	bne.n	9c48 <m2m_wifi_connect_sc+0x6c>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    9c80:	1e63      	subs	r3, r4, #1
    9c82:	2b1f      	cmp	r3, #31
    9c84:	d90d      	bls.n	9ca2 <m2m_wifi_connect_sc+0xc6>
	{
		M2M_ERR("SSID LEN INVALID\n");
    9c86:	4a69      	ldr	r2, [pc, #420]	; (9e2c <m2m_wifi_connect_sc+0x250>)
    9c88:	495f      	ldr	r1, [pc, #380]	; (9e08 <m2m_wifi_connect_sc+0x22c>)
    9c8a:	4860      	ldr	r0, [pc, #384]	; (9e0c <m2m_wifi_connect_sc+0x230>)
    9c8c:	4b60      	ldr	r3, [pc, #384]	; (9e10 <m2m_wifi_connect_sc+0x234>)
    9c8e:	4798      	blx	r3
    9c90:	4867      	ldr	r0, [pc, #412]	; (9e30 <m2m_wifi_connect_sc+0x254>)
    9c92:	4b61      	ldr	r3, [pc, #388]	; (9e18 <m2m_wifi_connect_sc+0x23c>)
    9c94:	4798      	blx	r3
    9c96:	200d      	movs	r0, #13
    9c98:	4b60      	ldr	r3, [pc, #384]	; (9e1c <m2m_wifi_connect_sc+0x240>)
    9c9a:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    9c9c:	200c      	movs	r0, #12
    9c9e:	4240      	negs	r0, r0
		goto ERR1;
    9ca0:	e0aa      	b.n	9df8 <m2m_wifi_connect_sc+0x21c>
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
    9ca2:	464b      	mov	r3, r9
    9ca4:	3b01      	subs	r3, #1
    9ca6:	b29b      	uxth	r3, r3
    9ca8:	2b0d      	cmp	r3, #13
    9caa:	d911      	bls.n	9cd0 <m2m_wifi_connect_sc+0xf4>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    9cac:	464b      	mov	r3, r9
    9cae:	2bff      	cmp	r3, #255	; 0xff
    9cb0:	d00e      	beq.n	9cd0 <m2m_wifi_connect_sc+0xf4>
		{
			M2M_ERR("CH INVALID\n");
    9cb2:	228d      	movs	r2, #141	; 0x8d
    9cb4:	0092      	lsls	r2, r2, #2
    9cb6:	4954      	ldr	r1, [pc, #336]	; (9e08 <m2m_wifi_connect_sc+0x22c>)
    9cb8:	4854      	ldr	r0, [pc, #336]	; (9e0c <m2m_wifi_connect_sc+0x230>)
    9cba:	4b55      	ldr	r3, [pc, #340]	; (9e10 <m2m_wifi_connect_sc+0x234>)
    9cbc:	4798      	blx	r3
    9cbe:	485d      	ldr	r0, [pc, #372]	; (9e34 <m2m_wifi_connect_sc+0x258>)
    9cc0:	4b55      	ldr	r3, [pc, #340]	; (9e18 <m2m_wifi_connect_sc+0x23c>)
    9cc2:	4798      	blx	r3
    9cc4:	200d      	movs	r0, #13
    9cc6:	4b55      	ldr	r3, [pc, #340]	; (9e1c <m2m_wifi_connect_sc+0x240>)
    9cc8:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    9cca:	200c      	movs	r0, #12
    9ccc:	4240      	negs	r0, r0
			goto ERR1;
    9cce:	e093      	b.n	9df8 <m2m_wifi_connect_sc+0x21c>
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    9cd0:	ae07      	add	r6, sp, #28
    9cd2:	0022      	movs	r2, r4
    9cd4:	9905      	ldr	r1, [sp, #20]
    9cd6:	205a      	movs	r0, #90	; 0x5a
    9cd8:	ab02      	add	r3, sp, #8
    9cda:	469c      	mov	ip, r3
    9cdc:	4460      	add	r0, ip
    9cde:	4b56      	ldr	r3, [pc, #344]	; (9e38 <m2m_wifi_connect_sc+0x25c>)
    9ce0:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
    9ce2:	1934      	adds	r4, r6, r4
    9ce4:	3446      	adds	r4, #70	; 0x46
    9ce6:	2300      	movs	r3, #0
    9ce8:	7023      	strb	r3, [r4, #0]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
    9cea:	3344      	adds	r3, #68	; 0x44
    9cec:	464a      	mov	r2, r9
    9cee:	52f2      	strh	r2, [r6, r3]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
    9cf0:	4643      	mov	r3, r8
    9cf2:	1e5a      	subs	r2, r3, #1
    9cf4:	4193      	sbcs	r3, r2
    9cf6:	2267      	movs	r2, #103	; 0x67
    9cf8:	54b3      	strb	r3, [r6, r2]
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
    9cfa:	2341      	movs	r3, #65	; 0x41
    9cfc:	54f5      	strb	r5, [r6, r3]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    9cfe:	2d03      	cmp	r5, #3
    9d00:	d13b      	bne.n	9d7a <m2m_wifi_connect_sc+0x19e>
	{
		tstrM2mWifiWepParams	* pstrWepParams = (tstrM2mWifiWepParams*)pvAuthInfo;
		tstrM2mWifiWepParams	*pstrWep = &pstrAuthInfo->uniAuth.strWepInfo;
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    9d02:	783b      	ldrb	r3, [r7, #0]
    9d04:	3b01      	subs	r3, #1
    9d06:	b2db      	uxtb	r3, r3
    9d08:	aa07      	add	r2, sp, #28
    9d0a:	7013      	strb	r3, [r2, #0]

		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    9d0c:	2b03      	cmp	r3, #3
    9d0e:	d90e      	bls.n	9d2e <m2m_wifi_connect_sc+0x152>
		{
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    9d10:	4a4a      	ldr	r2, [pc, #296]	; (9e3c <m2m_wifi_connect_sc+0x260>)
    9d12:	493d      	ldr	r1, [pc, #244]	; (9e08 <m2m_wifi_connect_sc+0x22c>)
    9d14:	483d      	ldr	r0, [pc, #244]	; (9e0c <m2m_wifi_connect_sc+0x230>)
    9d16:	4c3e      	ldr	r4, [pc, #248]	; (9e10 <m2m_wifi_connect_sc+0x234>)
    9d18:	47a0      	blx	r4
    9d1a:	ab07      	add	r3, sp, #28
    9d1c:	7819      	ldrb	r1, [r3, #0]
    9d1e:	4848      	ldr	r0, [pc, #288]	; (9e40 <m2m_wifi_connect_sc+0x264>)
    9d20:	47a0      	blx	r4
    9d22:	200d      	movs	r0, #13
    9d24:	4b3d      	ldr	r3, [pc, #244]	; (9e1c <m2m_wifi_connect_sc+0x240>)
    9d26:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    9d28:	200c      	movs	r0, #12
    9d2a:	4240      	negs	r0, r0
			goto ERR1;
    9d2c:	e064      	b.n	9df8 <m2m_wifi_connect_sc+0x21c>
		}
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    9d2e:	787a      	ldrb	r2, [r7, #1]
    9d30:	1e51      	subs	r1, r2, #1
    9d32:	ab07      	add	r3, sp, #28
    9d34:	7059      	strb	r1, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    9d36:	2310      	movs	r3, #16
    9d38:	0011      	movs	r1, r2
    9d3a:	4399      	bics	r1, r3
    9d3c:	290b      	cmp	r1, #11
    9d3e:	d00e      	beq.n	9d5e <m2m_wifi_connect_sc+0x182>
		{
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    9d40:	4a40      	ldr	r2, [pc, #256]	; (9e44 <m2m_wifi_connect_sc+0x268>)
    9d42:	4931      	ldr	r1, [pc, #196]	; (9e08 <m2m_wifi_connect_sc+0x22c>)
    9d44:	4831      	ldr	r0, [pc, #196]	; (9e0c <m2m_wifi_connect_sc+0x230>)
    9d46:	4c32      	ldr	r4, [pc, #200]	; (9e10 <m2m_wifi_connect_sc+0x234>)
    9d48:	47a0      	blx	r4
    9d4a:	ab07      	add	r3, sp, #28
    9d4c:	7859      	ldrb	r1, [r3, #1]
    9d4e:	483e      	ldr	r0, [pc, #248]	; (9e48 <m2m_wifi_connect_sc+0x26c>)
    9d50:	47a0      	blx	r4
    9d52:	200d      	movs	r0, #13
    9d54:	4b31      	ldr	r3, [pc, #196]	; (9e1c <m2m_wifi_connect_sc+0x240>)
    9d56:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    9d58:	200c      	movs	r0, #12
    9d5a:	4240      	negs	r0, r0
			goto ERR1;
    9d5c:	e04c      	b.n	9df8 <m2m_wifi_connect_sc+0x21c>
		}
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    9d5e:	1cb9      	adds	r1, r7, #2
    9d60:	2016      	movs	r0, #22
    9d62:	ab02      	add	r3, sp, #8
    9d64:	469c      	mov	ip, r3
    9d66:	4460      	add	r0, ip
    9d68:	4b33      	ldr	r3, [pc, #204]	; (9e38 <m2m_wifi_connect_sc+0x25c>)
    9d6a:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    9d6c:	787b      	ldrb	r3, [r7, #1]
    9d6e:	aa07      	add	r2, sp, #28
    9d70:	4694      	mov	ip, r2
    9d72:	4463      	add	r3, ip
    9d74:	2200      	movs	r2, #0
    9d76:	709a      	strb	r2, [r3, #2]
    9d78:	e034      	b.n	9de4 <m2m_wifi_connect_sc+0x208>

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    9d7a:	2d02      	cmp	r5, #2
    9d7c:	d11a      	bne.n	9db4 <m2m_wifi_connect_sc+0x1d8>
	{
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    9d7e:	0038      	movs	r0, r7
    9d80:	4b27      	ldr	r3, [pc, #156]	; (9e20 <m2m_wifi_connect_sc+0x244>)
    9d82:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    9d84:	1e43      	subs	r3, r0, #1
    9d86:	b29b      	uxth	r3, r3
    9d88:	2b3f      	cmp	r3, #63	; 0x3f
    9d8a:	d90d      	bls.n	9da8 <m2m_wifi_connect_sc+0x1cc>
		{
			M2M_ERR("Incorrect PSK key length\n");
    9d8c:	4a2f      	ldr	r2, [pc, #188]	; (9e4c <m2m_wifi_connect_sc+0x270>)
    9d8e:	491e      	ldr	r1, [pc, #120]	; (9e08 <m2m_wifi_connect_sc+0x22c>)
    9d90:	481e      	ldr	r0, [pc, #120]	; (9e0c <m2m_wifi_connect_sc+0x230>)
    9d92:	4b1f      	ldr	r3, [pc, #124]	; (9e10 <m2m_wifi_connect_sc+0x234>)
    9d94:	4798      	blx	r3
    9d96:	482e      	ldr	r0, [pc, #184]	; (9e50 <m2m_wifi_connect_sc+0x274>)
    9d98:	4b1f      	ldr	r3, [pc, #124]	; (9e18 <m2m_wifi_connect_sc+0x23c>)
    9d9a:	4798      	blx	r3
    9d9c:	200d      	movs	r0, #13
    9d9e:	4b1f      	ldr	r3, [pc, #124]	; (9e1c <m2m_wifi_connect_sc+0x240>)
    9da0:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    9da2:	200c      	movs	r0, #12
    9da4:	4240      	negs	r0, r0
			goto ERR1;
    9da6:	e027      	b.n	9df8 <m2m_wifi_connect_sc+0x21c>
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    9da8:	1c42      	adds	r2, r0, #1
    9daa:	0039      	movs	r1, r7
    9dac:	a807      	add	r0, sp, #28
    9dae:	4b22      	ldr	r3, [pc, #136]	; (9e38 <m2m_wifi_connect_sc+0x25c>)
    9db0:	4798      	blx	r3
    9db2:	e017      	b.n	9de4 <m2m_wifi_connect_sc+0x208>
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    9db4:	2d04      	cmp	r5, #4
    9db6:	d105      	bne.n	9dc4 <m2m_wifi_connect_sc+0x1e8>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    9db8:	223e      	movs	r2, #62	; 0x3e
    9dba:	0039      	movs	r1, r7
    9dbc:	a807      	add	r0, sp, #28
    9dbe:	4b1e      	ldr	r3, [pc, #120]	; (9e38 <m2m_wifi_connect_sc+0x25c>)
    9dc0:	4798      	blx	r3
    9dc2:	e00f      	b.n	9de4 <m2m_wifi_connect_sc+0x208>
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
    9dc4:	2d01      	cmp	r5, #1
    9dc6:	d00d      	beq.n	9de4 <m2m_wifi_connect_sc+0x208>
	{

	}
	else
	{
		M2M_ERR("undefined sec type\n");
    9dc8:	4a22      	ldr	r2, [pc, #136]	; (9e54 <m2m_wifi_connect_sc+0x278>)
    9dca:	490f      	ldr	r1, [pc, #60]	; (9e08 <m2m_wifi_connect_sc+0x22c>)
    9dcc:	480f      	ldr	r0, [pc, #60]	; (9e0c <m2m_wifi_connect_sc+0x230>)
    9dce:	4b10      	ldr	r3, [pc, #64]	; (9e10 <m2m_wifi_connect_sc+0x234>)
    9dd0:	4798      	blx	r3
    9dd2:	4821      	ldr	r0, [pc, #132]	; (9e58 <m2m_wifi_connect_sc+0x27c>)
    9dd4:	4b10      	ldr	r3, [pc, #64]	; (9e18 <m2m_wifi_connect_sc+0x23c>)
    9dd6:	4798      	blx	r3
    9dd8:	200d      	movs	r0, #13
    9dda:	4b10      	ldr	r3, [pc, #64]	; (9e1c <m2m_wifi_connect_sc+0x240>)
    9ddc:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    9dde:	200c      	movs	r0, #12
    9de0:	4240      	negs	r0, r0
		goto ERR1;
    9de2:	e009      	b.n	9df8 <m2m_wifi_connect_sc+0x21c>
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    9de4:	2300      	movs	r3, #0
    9de6:	9302      	str	r3, [sp, #8]
    9de8:	9301      	str	r3, [sp, #4]
    9dea:	9300      	str	r3, [sp, #0]
    9dec:	336c      	adds	r3, #108	; 0x6c
    9dee:	aa07      	add	r2, sp, #28
    9df0:	2128      	movs	r1, #40	; 0x28
    9df2:	2001      	movs	r0, #1
    9df4:	4c19      	ldr	r4, [pc, #100]	; (9e5c <m2m_wifi_connect_sc+0x280>)
    9df6:	47a0      	blx	r4

ERR1:
	return ret;
}
    9df8:	b023      	add	sp, #140	; 0x8c
    9dfa:	bc0c      	pop	{r2, r3}
    9dfc:	4690      	mov	r8, r2
    9dfe:	4699      	mov	r9, r3
    9e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9e02:	46c0      	nop			; (mov r8, r8)
    9e04:	00000215 	.word	0x00000215
    9e08:	00013044 	.word	0x00013044
    9e0c:	00012cc0 	.word	0x00012cc0
    9e10:	000116e1 	.word	0x000116e1
    9e14:	00013210 	.word	0x00013210
    9e18:	00011801 	.word	0x00011801
    9e1c:	00011715 	.word	0x00011715
    9e20:	00008f0d 	.word	0x00008f0d
    9e24:	00000221 	.word	0x00000221
    9e28:	00013224 	.word	0x00013224
    9e2c:	0000022b 	.word	0x0000022b
    9e30:	00013230 	.word	0x00013230
    9e34:	00013244 	.word	0x00013244
    9e38:	00008ee9 	.word	0x00008ee9
    9e3c:	0000024b 	.word	0x0000024b
    9e40:	00013250 	.word	0x00013250
    9e44:	00000252 	.word	0x00000252
    9e48:	0001326c 	.word	0x0001326c
    9e4c:	00000261 	.word	0x00000261
    9e50:	00013288 	.word	0x00013288
    9e54:	00000271 	.word	0x00000271
    9e58:	000132a4 	.word	0x000132a4
    9e5c:	00009031 	.word	0x00009031

00009e60 <m2m_wifi_connect>:
{
	return hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_DEFAULT_CONNECT, NULL, 0,NULL, 0,0);
}

sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
    9e60:	b530      	push	{r4, r5, lr}
    9e62:	b083      	sub	sp, #12
    9e64:	ac06      	add	r4, sp, #24
    9e66:	8824      	ldrh	r4, [r4, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    9e68:	2500      	movs	r5, #0
    9e6a:	9501      	str	r5, [sp, #4]
    9e6c:	9400      	str	r4, [sp, #0]
    9e6e:	4c02      	ldr	r4, [pc, #8]	; (9e78 <m2m_wifi_connect+0x18>)
    9e70:	47a0      	blx	r4
}
    9e72:	b003      	add	sp, #12
    9e74:	bd30      	pop	{r4, r5, pc}
    9e76:	46c0      	nop			; (mov r8, r8)
    9e78:	00009bdd 	.word	0x00009bdd

00009e7c <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
    9e7c:	2000      	movs	r0, #0
    9e7e:	4770      	bx	lr

00009e80 <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    9e80:	b5f0      	push	{r4, r5, r6, r7, lr}
    9e82:	b083      	sub	sp, #12
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    9e84:	2580      	movs	r5, #128	; 0x80
    9e86:	006d      	lsls	r5, r5, #1
    9e88:	4305      	orrs	r5, r0
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    9e8a:	24a5      	movs	r4, #165	; 0xa5
    9e8c:	0164      	lsls	r4, r4, #5
    9e8e:	4f08      	ldr	r7, [pc, #32]	; (9eb0 <chip_apply_conf+0x30>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    9e90:	4e08      	ldr	r6, [pc, #32]	; (9eb4 <chip_apply_conf+0x34>)
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    9e92:	0029      	movs	r1, r5
    9e94:	0020      	movs	r0, r4
    9e96:	47b8      	blx	r7
		if(val32 != 0) {		
			uint32 reg = 0;
    9e98:	2300      	movs	r3, #0
    9e9a:	9301      	str	r3, [sp, #4]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    9e9c:	a901      	add	r1, sp, #4
    9e9e:	0020      	movs	r0, r4
    9ea0:	47b0      	blx	r6
			if(ret == M2M_SUCCESS) {
    9ea2:	2800      	cmp	r0, #0
    9ea4:	d1f5      	bne.n	9e92 <chip_apply_conf+0x12>
				if(reg == val32)
    9ea6:	9b01      	ldr	r3, [sp, #4]
    9ea8:	429d      	cmp	r5, r3
    9eaa:	d1f2      	bne.n	9e92 <chip_apply_conf+0x12>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
    9eac:	b003      	add	sp, #12
    9eae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9eb0:	0000a365 	.word	0x0000a365
    9eb4:	0000a359 	.word	0x0000a359

00009eb8 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    9eb8:	b500      	push	{lr}
    9eba:	b083      	sub	sp, #12
	uint32 reg = 0;
    9ebc:	2300      	movs	r3, #0
    9ebe:	9301      	str	r3, [sp, #4]
	sint8 ret = M2M_SUCCESS;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    9ec0:	a901      	add	r1, sp, #4
    9ec2:	4810      	ldr	r0, [pc, #64]	; (9f04 <enable_interrupts+0x4c>)
    9ec4:	4b10      	ldr	r3, [pc, #64]	; (9f08 <enable_interrupts+0x50>)
    9ec6:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    9ec8:	2800      	cmp	r0, #0
    9eca:	d119      	bne.n	9f00 <enable_interrupts+0x48>
	
	reg |= ((uint32) 1 << 8);
    9ecc:	2180      	movs	r1, #128	; 0x80
    9ece:	0049      	lsls	r1, r1, #1
    9ed0:	9b01      	ldr	r3, [sp, #4]
    9ed2:	4319      	orrs	r1, r3
    9ed4:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    9ed6:	480b      	ldr	r0, [pc, #44]	; (9f04 <enable_interrupts+0x4c>)
    9ed8:	4b0c      	ldr	r3, [pc, #48]	; (9f0c <enable_interrupts+0x54>)
    9eda:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    9edc:	2800      	cmp	r0, #0
    9ede:	d10f      	bne.n	9f00 <enable_interrupts+0x48>
	
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    9ee0:	a901      	add	r1, sp, #4
    9ee2:	20d0      	movs	r0, #208	; 0xd0
    9ee4:	0140      	lsls	r0, r0, #5
    9ee6:	4b08      	ldr	r3, [pc, #32]	; (9f08 <enable_interrupts+0x50>)
    9ee8:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    9eea:	2800      	cmp	r0, #0
    9eec:	d108      	bne.n	9f00 <enable_interrupts+0x48>
	
	reg |= ((uint32) 1 << 16);
    9eee:	2180      	movs	r1, #128	; 0x80
    9ef0:	0249      	lsls	r1, r1, #9
    9ef2:	9b01      	ldr	r3, [sp, #4]
    9ef4:	4319      	orrs	r1, r3
    9ef6:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    9ef8:	20d0      	movs	r0, #208	; 0xd0
    9efa:	0140      	lsls	r0, r0, #5
    9efc:	4b03      	ldr	r3, [pc, #12]	; (9f0c <enable_interrupts+0x54>)
    9efe:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
}
    9f00:	b003      	add	sp, #12
    9f02:	bd00      	pop	{pc}
    9f04:	00001408 	.word	0x00001408
    9f08:	0000a359 	.word	0x0000a359
    9f0c:	0000a365 	.word	0x0000a365

00009f10 <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    9f10:	b510      	push	{r4, lr}
    9f12:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
    9f14:	4b27      	ldr	r3, [pc, #156]	; (9fb4 <nmi_get_chipid+0xa4>)
    9f16:	681c      	ldr	r4, [r3, #0]
    9f18:	2c00      	cmp	r4, #0
    9f1a:	d146      	bne.n	9faa <nmi_get_chipid+0x9a>
		uint32 rfrevid;
		
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    9f1c:	0019      	movs	r1, r3
    9f1e:	2080      	movs	r0, #128	; 0x80
    9f20:	0140      	lsls	r0, r0, #5
    9f22:	4b25      	ldr	r3, [pc, #148]	; (9fb8 <nmi_get_chipid+0xa8>)
    9f24:	4798      	blx	r3
    9f26:	2800      	cmp	r0, #0
    9f28:	d003      	beq.n	9f32 <nmi_get_chipid+0x22>
			chipid = 0;
    9f2a:	2200      	movs	r2, #0
    9f2c:	4b21      	ldr	r3, [pc, #132]	; (9fb4 <nmi_get_chipid+0xa4>)
    9f2e:	601a      	str	r2, [r3, #0]
			return 0;
    9f30:	e03d      	b.n	9fae <nmi_get_chipid+0x9e>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    9f32:	a901      	add	r1, sp, #4
    9f34:	4821      	ldr	r0, [pc, #132]	; (9fbc <nmi_get_chipid+0xac>)
    9f36:	4b20      	ldr	r3, [pc, #128]	; (9fb8 <nmi_get_chipid+0xa8>)
    9f38:	4798      	blx	r3
    9f3a:	2800      	cmp	r0, #0
    9f3c:	d003      	beq.n	9f46 <nmi_get_chipid+0x36>
			chipid = 0;
    9f3e:	2200      	movs	r2, #0
    9f40:	4b1c      	ldr	r3, [pc, #112]	; (9fb4 <nmi_get_chipid+0xa4>)
    9f42:	601a      	str	r2, [r3, #0]
			return 0;
    9f44:	e033      	b.n	9fae <nmi_get_chipid+0x9e>
		}

		if (chipid == 0x1002a0)  {
    9f46:	4b1b      	ldr	r3, [pc, #108]	; (9fb4 <nmi_get_chipid+0xa4>)
    9f48:	681b      	ldr	r3, [r3, #0]
    9f4a:	4a1d      	ldr	r2, [pc, #116]	; (9fc0 <nmi_get_chipid+0xb0>)
    9f4c:	4293      	cmp	r3, r2
    9f4e:	d106      	bne.n	9f5e <nmi_get_chipid+0x4e>
			if (rfrevid == 0x1) { /* 1002A0 */
    9f50:	9b01      	ldr	r3, [sp, #4]
    9f52:	2b01      	cmp	r3, #1
    9f54:	d021      	beq.n	9f9a <nmi_get_chipid+0x8a>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
    9f56:	4a1b      	ldr	r2, [pc, #108]	; (9fc4 <nmi_get_chipid+0xb4>)
    9f58:	4b16      	ldr	r3, [pc, #88]	; (9fb4 <nmi_get_chipid+0xa4>)
    9f5a:	601a      	str	r2, [r3, #0]
    9f5c:	e01d      	b.n	9f9a <nmi_get_chipid+0x8a>
			}
		} else if(chipid == 0x1002b0) {
    9f5e:	4a1a      	ldr	r2, [pc, #104]	; (9fc8 <nmi_get_chipid+0xb8>)
    9f60:	4293      	cmp	r3, r2
    9f62:	d10c      	bne.n	9f7e <nmi_get_chipid+0x6e>
			if(rfrevid == 3) { /* 1002B0 */
    9f64:	9b01      	ldr	r3, [sp, #4]
    9f66:	2b03      	cmp	r3, #3
    9f68:	d017      	beq.n	9f9a <nmi_get_chipid+0x8a>
			} else if(rfrevid == 4) { /* 1002B1 */
    9f6a:	2b04      	cmp	r3, #4
    9f6c:	d103      	bne.n	9f76 <nmi_get_chipid+0x66>
				chipid = 0x1002b1;
    9f6e:	4a17      	ldr	r2, [pc, #92]	; (9fcc <nmi_get_chipid+0xbc>)
    9f70:	4b10      	ldr	r3, [pc, #64]	; (9fb4 <nmi_get_chipid+0xa4>)
    9f72:	601a      	str	r2, [r3, #0]
    9f74:	e011      	b.n	9f9a <nmi_get_chipid+0x8a>
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
    9f76:	4a16      	ldr	r2, [pc, #88]	; (9fd0 <nmi_get_chipid+0xc0>)
    9f78:	4b0e      	ldr	r3, [pc, #56]	; (9fb4 <nmi_get_chipid+0xa4>)
    9f7a:	601a      	str	r2, [r3, #0]
    9f7c:	e00d      	b.n	9f9a <nmi_get_chipid+0x8a>
			}
		}else if(chipid == 0x1000F0) { 
    9f7e:	4a15      	ldr	r2, [pc, #84]	; (9fd4 <nmi_get_chipid+0xc4>)
    9f80:	4293      	cmp	r3, r2
    9f82:	d10a      	bne.n	9f9a <nmi_get_chipid+0x8a>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    9f84:	490b      	ldr	r1, [pc, #44]	; (9fb4 <nmi_get_chipid+0xa4>)
    9f86:	20ec      	movs	r0, #236	; 0xec
    9f88:	0380      	lsls	r0, r0, #14
    9f8a:	4b0b      	ldr	r3, [pc, #44]	; (9fb8 <nmi_get_chipid+0xa8>)
    9f8c:	4798      	blx	r3
    9f8e:	2800      	cmp	r0, #0
    9f90:	d003      	beq.n	9f9a <nmi_get_chipid+0x8a>
			chipid = 0;
    9f92:	2200      	movs	r2, #0
    9f94:	4b07      	ldr	r3, [pc, #28]	; (9fb4 <nmi_get_chipid+0xa4>)
    9f96:	601a      	str	r2, [r3, #0]
			return 0;
    9f98:	e009      	b.n	9fae <nmi_get_chipid+0x9e>
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
    9f9a:	4a06      	ldr	r2, [pc, #24]	; (9fb4 <nmi_get_chipid+0xa4>)
    9f9c:	4b0e      	ldr	r3, [pc, #56]	; (9fd8 <nmi_get_chipid+0xc8>)
    9f9e:	6811      	ldr	r1, [r2, #0]
    9fa0:	400b      	ands	r3, r1
    9fa2:	21a0      	movs	r1, #160	; 0xa0
    9fa4:	02c9      	lsls	r1, r1, #11
    9fa6:	430b      	orrs	r3, r1
    9fa8:	6013      	str	r3, [r2, #0]
#endif /* PROBE_FLASH */
	}
	return chipid;
    9faa:	4b02      	ldr	r3, [pc, #8]	; (9fb4 <nmi_get_chipid+0xa4>)
    9fac:	681c      	ldr	r4, [r3, #0]
}
    9fae:	0020      	movs	r0, r4
    9fb0:	b002      	add	sp, #8
    9fb2:	bd10      	pop	{r4, pc}
    9fb4:	200000ac 	.word	0x200000ac
    9fb8:	0000a359 	.word	0x0000a359
    9fbc:	000013f4 	.word	0x000013f4
    9fc0:	001002a0 	.word	0x001002a0
    9fc4:	001002a1 	.word	0x001002a1
    9fc8:	001002b0 	.word	0x001002b0
    9fcc:	001002b1 	.word	0x001002b1
    9fd0:	001002b2 	.word	0x001002b2
    9fd4:	001000f0 	.word	0x001000f0
    9fd8:	fff0ffff 	.word	0xfff0ffff

00009fdc <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    9fdc:	b530      	push	{r4, r5, lr}
    9fde:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    9fe0:	4c15      	ldr	r4, [pc, #84]	; (a038 <chip_sleep+0x5c>)
		if(ret != M2M_SUCCESS) goto ERR1;
		if((reg & NBIT0) == 0) break;
    9fe2:	2501      	movs	r5, #1
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    9fe4:	a901      	add	r1, sp, #4
    9fe6:	2010      	movs	r0, #16
    9fe8:	47a0      	blx	r4
		if(ret != M2M_SUCCESS) goto ERR1;
    9fea:	2800      	cmp	r0, #0
    9fec:	d122      	bne.n	a034 <chip_sleep+0x58>
		if((reg & NBIT0) == 0) break;
    9fee:	9b01      	ldr	r3, [sp, #4]
    9ff0:	422b      	tst	r3, r5
    9ff2:	d1f7      	bne.n	9fe4 <chip_sleep+0x8>
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    9ff4:	a901      	add	r1, sp, #4
    9ff6:	3001      	adds	r0, #1
    9ff8:	4b0f      	ldr	r3, [pc, #60]	; (a038 <chip_sleep+0x5c>)
    9ffa:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    9ffc:	2800      	cmp	r0, #0
    9ffe:	d119      	bne.n	a034 <chip_sleep+0x58>
	if(reg & NBIT1)
    a000:	9901      	ldr	r1, [sp, #4]
    a002:	078b      	lsls	r3, r1, #30
    a004:	d507      	bpl.n	a016 <chip_sleep+0x3a>
	{
		reg &=~NBIT1;
    a006:	2302      	movs	r3, #2
    a008:	4399      	bics	r1, r3
    a00a:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    a00c:	3001      	adds	r0, #1
    a00e:	4b0b      	ldr	r3, [pc, #44]	; (a03c <chip_sleep+0x60>)
    a010:	4798      	blx	r3
		if(ret != M2M_SUCCESS)goto ERR1;
    a012:	2800      	cmp	r0, #0
    a014:	d10e      	bne.n	a034 <chip_sleep+0x58>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    a016:	a901      	add	r1, sp, #4
    a018:	200b      	movs	r0, #11
    a01a:	4b07      	ldr	r3, [pc, #28]	; (a038 <chip_sleep+0x5c>)
    a01c:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    a01e:	2800      	cmp	r0, #0
    a020:	d108      	bne.n	a034 <chip_sleep+0x58>
	if(reg & NBIT0)
    a022:	9901      	ldr	r1, [sp, #4]
    a024:	07cb      	lsls	r3, r1, #31
    a026:	d505      	bpl.n	a034 <chip_sleep+0x58>
	{
		reg &= ~NBIT0;
    a028:	2301      	movs	r3, #1
    a02a:	4399      	bics	r1, r3
    a02c:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    a02e:	300b      	adds	r0, #11
    a030:	4b02      	ldr	r3, [pc, #8]	; (a03c <chip_sleep+0x60>)
    a032:	4798      	blx	r3
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
}
    a034:	b003      	add	sp, #12
    a036:	bd30      	pop	{r4, r5, pc}
    a038:	0000a359 	.word	0x0000a359
    a03c:	0000a365 	.word	0x0000a365

0000a040 <chip_wake>:
sint8 chip_wake(void)
{
    a040:	b5f0      	push	{r4, r5, r6, r7, lr}
    a042:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    a044:	2300      	movs	r3, #0
    a046:	9301      	str	r3, [sp, #4]
    a048:	9300      	str	r3, [sp, #0]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    a04a:	a901      	add	r1, sp, #4
    a04c:	200b      	movs	r0, #11
    a04e:	4b28      	ldr	r3, [pc, #160]	; (a0f0 <chip_wake+0xb0>)
    a050:	4798      	blx	r3
    a052:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a054:	d148      	bne.n	a0e8 <chip_wake+0xa8>
	
	if(!(reg & NBIT0))
    a056:	9901      	ldr	r1, [sp, #4]
    a058:	07cb      	lsls	r3, r1, #31
    a05a:	d406      	bmi.n	a06a <chip_wake+0x2a>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    a05c:	2301      	movs	r3, #1
    a05e:	4319      	orrs	r1, r3
    a060:	200b      	movs	r0, #11
    a062:	4b24      	ldr	r3, [pc, #144]	; (a0f4 <chip_wake+0xb4>)
    a064:	4798      	blx	r3
    a066:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a068:	d13e      	bne.n	a0e8 <chip_wake+0xa8>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    a06a:	a901      	add	r1, sp, #4
    a06c:	2001      	movs	r0, #1
    a06e:	4b20      	ldr	r3, [pc, #128]	; (a0f0 <chip_wake+0xb0>)
    a070:	4798      	blx	r3
    a072:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    a074:	d138      	bne.n	a0e8 <chip_wake+0xa8>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    a076:	9901      	ldr	r1, [sp, #4]
    a078:	078b      	lsls	r3, r1, #30
    a07a:	d406      	bmi.n	a08a <chip_wake+0x4a>
	{
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    a07c:	2302      	movs	r3, #2
    a07e:	4319      	orrs	r1, r3
    a080:	2001      	movs	r0, #1
    a082:	4b1c      	ldr	r3, [pc, #112]	; (a0f4 <chip_wake+0xb4>)
    a084:	4798      	blx	r3
    a086:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    a088:	d12e      	bne.n	a0e8 <chip_wake+0xa8>

ERR1:
	return ret;
}
sint8 chip_wake(void)
{
    a08a:	2505      	movs	r5, #5
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    a08c:	4f18      	ldr	r7, [pc, #96]	; (a0f0 <chip_wake+0xb0>)
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
			break;
		}
		nm_bsp_sleep(2);
    a08e:	4e1a      	ldr	r6, [pc, #104]	; (a0f8 <chip_wake+0xb8>)
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    a090:	4669      	mov	r1, sp
    a092:	200f      	movs	r0, #15
    a094:	47b8      	blx	r7
    a096:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) {
    a098:	d00d      	beq.n	a0b6 <chip_wake+0x76>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    a09a:	22aa      	movs	r2, #170	; 0xaa
    a09c:	0052      	lsls	r2, r2, #1
    a09e:	4917      	ldr	r1, [pc, #92]	; (a0fc <chip_wake+0xbc>)
    a0a0:	4817      	ldr	r0, [pc, #92]	; (a100 <chip_wake+0xc0>)
    a0a2:	4d18      	ldr	r5, [pc, #96]	; (a104 <chip_wake+0xc4>)
    a0a4:	47a8      	blx	r5
    a0a6:	9a00      	ldr	r2, [sp, #0]
    a0a8:	0021      	movs	r1, r4
    a0aa:	4817      	ldr	r0, [pc, #92]	; (a108 <chip_wake+0xc8>)
    a0ac:	47a8      	blx	r5
    a0ae:	200d      	movs	r0, #13
    a0b0:	4b16      	ldr	r3, [pc, #88]	; (a10c <chip_wake+0xcc>)
    a0b2:	4798      	blx	r3
			goto _WAKE_EXIT;
    a0b4:	e018      	b.n	a0e8 <chip_wake+0xa8>
		}
		if(clk_status_reg & NBIT2) {
    a0b6:	9b00      	ldr	r3, [sp, #0]
    a0b8:	075b      	lsls	r3, r3, #29
    a0ba:	d413      	bmi.n	a0e4 <chip_wake+0xa4>
			break;
		}
		nm_bsp_sleep(2);
    a0bc:	2002      	movs	r0, #2
    a0be:	47b0      	blx	r6
    a0c0:	3d01      	subs	r5, #1
		trials++;
		if(trials > WAKUP_TRAILS_TIMEOUT)
    a0c2:	2d00      	cmp	r5, #0
    a0c4:	d1e4      	bne.n	a090 <chip_wake+0x50>
		{
			M2M_ERR("Failed to wakup the chip\n");
    a0c6:	22af      	movs	r2, #175	; 0xaf
    a0c8:	0052      	lsls	r2, r2, #1
    a0ca:	490c      	ldr	r1, [pc, #48]	; (a0fc <chip_wake+0xbc>)
    a0cc:	480c      	ldr	r0, [pc, #48]	; (a100 <chip_wake+0xc0>)
    a0ce:	4b0d      	ldr	r3, [pc, #52]	; (a104 <chip_wake+0xc4>)
    a0d0:	4798      	blx	r3
    a0d2:	480f      	ldr	r0, [pc, #60]	; (a110 <chip_wake+0xd0>)
    a0d4:	4b0f      	ldr	r3, [pc, #60]	; (a114 <chip_wake+0xd4>)
    a0d6:	4798      	blx	r3
    a0d8:	200d      	movs	r0, #13
    a0da:	4b0c      	ldr	r3, [pc, #48]	; (a10c <chip_wake+0xcc>)
    a0dc:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    a0de:	2404      	movs	r4, #4
    a0e0:	4264      	negs	r4, r4
			goto _WAKE_EXIT;
    a0e2:	e001      	b.n	a0e8 <chip_wake+0xa8>
		}
	}while(1);
	
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
    a0e4:	4b0c      	ldr	r3, [pc, #48]	; (a118 <chip_wake+0xd8>)
    a0e6:	4798      	blx	r3
	
_WAKE_EXIT:
	return ret;
}
    a0e8:	0020      	movs	r0, r4
    a0ea:	b003      	add	sp, #12
    a0ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a0ee:	46c0      	nop			; (mov r8, r8)
    a0f0:	0000a359 	.word	0x0000a359
    a0f4:	0000a365 	.word	0x0000a365
    a0f8:	00008aed 	.word	0x00008aed
    a0fc:	0001345c 	.word	0x0001345c
    a100:	00012cc0 	.word	0x00012cc0
    a104:	000116e1 	.word	0x000116e1
    a108:	000133ec 	.word	0x000133ec
    a10c:	00011715 	.word	0x00011715
    a110:	00013404 	.word	0x00013404
    a114:	00011801 	.word	0x00011801
    a118:	0000a341 	.word	0x0000a341

0000a11c <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    a11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a11e:	0007      	movs	r7, r0
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    a120:	4d2d      	ldr	r5, [pc, #180]	; (a1d8 <wait_for_bootrom+0xbc>)
    a122:	4c2e      	ldr	r4, [pc, #184]	; (a1dc <wait_for_bootrom+0xc0>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    a124:	4e2e      	ldr	r6, [pc, #184]	; (a1e0 <wait_for_bootrom+0xc4>)
				M2M_RELEASE_VERSION_PATCH_NO);


	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    a126:	0028      	movs	r0, r5
    a128:	47a0      	blx	r4
		if (reg & 0x80000000) {
    a12a:	2800      	cmp	r0, #0
    a12c:	db02      	blt.n	a134 <wait_for_bootrom+0x18>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    a12e:	2001      	movs	r0, #1
    a130:	47b0      	blx	r6
	}
    a132:	e7f8      	b.n	a126 <wait_for_bootrom+0xa>
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    a134:	482b      	ldr	r0, [pc, #172]	; (a1e4 <wait_for_bootrom+0xc8>)
    a136:	4b29      	ldr	r3, [pc, #164]	; (a1dc <wait_for_bootrom+0xc0>)
    a138:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    a13a:	07c3      	lsls	r3, r0, #31
    a13c:	d409      	bmi.n	a152 <wait_for_bootrom+0x36>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    a13e:	4e28      	ldr	r6, [pc, #160]	; (a1e0 <wait_for_bootrom+0xc4>)
			reg = nm_read_reg(BOOTROM_REG);
    a140:	4c29      	ldr	r4, [pc, #164]	; (a1e8 <wait_for_bootrom+0xcc>)
    a142:	4d26      	ldr	r5, [pc, #152]	; (a1dc <wait_for_bootrom+0xc0>)
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    a144:	2001      	movs	r0, #1
    a146:	47b0      	blx	r6
			reg = nm_read_reg(BOOTROM_REG);
    a148:	0020      	movs	r0, r4
    a14a:	47a8      	blx	r5

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
    a14c:	4b27      	ldr	r3, [pc, #156]	; (a1ec <wait_for_bootrom+0xd0>)
    a14e:	4298      	cmp	r0, r3
    a150:	d1f8      	bne.n	a144 <wait_for_bootrom+0x28>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    a152:	2f02      	cmp	r7, #2
    a154:	d109      	bne.n	a16a <wait_for_bootrom+0x4e>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    a156:	4926      	ldr	r1, [pc, #152]	; (a1f0 <wait_for_bootrom+0xd4>)
    a158:	4826      	ldr	r0, [pc, #152]	; (a1f4 <wait_for_bootrom+0xd8>)
    a15a:	4c27      	ldr	r4, [pc, #156]	; (a1f8 <wait_for_bootrom+0xdc>)
    a15c:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
    a15e:	2180      	movs	r1, #128	; 0x80
    a160:	0349      	lsls	r1, r1, #13
    a162:	4826      	ldr	r0, [pc, #152]	; (a1fc <wait_for_bootrom+0xe0>)
    a164:	47a0      	blx	r4

sint8 wait_for_bootrom(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;
    a166:	2400      	movs	r4, #0
    a168:	e017      	b.n	a19a <wait_for_bootrom+0x7e>
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    a16a:	2f03      	cmp	r7, #3
    a16c:	d108      	bne.n	a180 <wait_for_bootrom+0x64>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    a16e:	4920      	ldr	r1, [pc, #128]	; (a1f0 <wait_for_bootrom+0xd4>)
    a170:	4820      	ldr	r0, [pc, #128]	; (a1f4 <wait_for_bootrom+0xd8>)
    a172:	4c21      	ldr	r4, [pc, #132]	; (a1f8 <wait_for_bootrom+0xdc>)
    a174:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
    a176:	2100      	movs	r1, #0
    a178:	4820      	ldr	r0, [pc, #128]	; (a1fc <wait_for_bootrom+0xe0>)
    a17a:	47a0      	blx	r4

sint8 wait_for_bootrom(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;
    a17c:	2400      	movs	r4, #0
    a17e:	e00c      	b.n	a19a <wait_for_bootrom+0x7e>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    a180:	2f04      	cmp	r7, #4
    a182:	d105      	bne.n	a190 <wait_for_bootrom+0x74>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    a184:	491e      	ldr	r1, [pc, #120]	; (a200 <wait_for_bootrom+0xe4>)
    a186:	481d      	ldr	r0, [pc, #116]	; (a1fc <wait_for_bootrom+0xe0>)
    a188:	4b1b      	ldr	r3, [pc, #108]	; (a1f8 <wait_for_bootrom+0xdc>)
    a18a:	4798      	blx	r3
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    a18c:	2480      	movs	r4, #128	; 0x80
    a18e:	e004      	b.n	a19a <wait_for_bootrom+0x7e>
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    a190:	491b      	ldr	r1, [pc, #108]	; (a200 <wait_for_bootrom+0xe4>)
    a192:	481a      	ldr	r0, [pc, #104]	; (a1fc <wait_for_bootrom+0xe0>)
    a194:	4b18      	ldr	r3, [pc, #96]	; (a1f8 <wait_for_bootrom+0xdc>)
    a196:	4798      	blx	r3

sint8 wait_for_bootrom(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;
    a198:	2400      	movs	r4, #0
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    a19a:	4b1a      	ldr	r3, [pc, #104]	; (a204 <wait_for_bootrom+0xe8>)
    a19c:	4798      	blx	r3
    a19e:	0500      	lsls	r0, r0, #20
    a1a0:	0d00      	lsrs	r0, r0, #20
    a1a2:	4b19      	ldr	r3, [pc, #100]	; (a208 <wait_for_bootrom+0xec>)
    a1a4:	4298      	cmp	r0, r3
    a1a6:	d904      	bls.n	a1b2 <wait_for_bootrom+0x96>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    a1a8:	2002      	movs	r0, #2
    a1aa:	4320      	orrs	r0, r4
    a1ac:	4b17      	ldr	r3, [pc, #92]	; (a20c <wait_for_bootrom+0xf0>)
    a1ae:	4798      	blx	r3
    a1b0:	e002      	b.n	a1b8 <wait_for_bootrom+0x9c>
	} else {
		chip_apply_conf(u32GpReg1);
    a1b2:	0020      	movs	r0, r4
    a1b4:	4b15      	ldr	r3, [pc, #84]	; (a20c <wait_for_bootrom+0xf0>)
    a1b6:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    a1b8:	4815      	ldr	r0, [pc, #84]	; (a210 <wait_for_bootrom+0xf4>)
    a1ba:	4c16      	ldr	r4, [pc, #88]	; (a214 <wait_for_bootrom+0xf8>)
    a1bc:	47a0      	blx	r4
    a1be:	4910      	ldr	r1, [pc, #64]	; (a200 <wait_for_bootrom+0xe4>)
    a1c0:	4815      	ldr	r0, [pc, #84]	; (a218 <wait_for_bootrom+0xfc>)
    a1c2:	47a0      	blx	r4
    a1c4:	200d      	movs	r0, #13
    a1c6:	4b15      	ldr	r3, [pc, #84]	; (a21c <wait_for_bootrom+0x100>)
    a1c8:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    a1ca:	4915      	ldr	r1, [pc, #84]	; (a220 <wait_for_bootrom+0x104>)
    a1cc:	4806      	ldr	r0, [pc, #24]	; (a1e8 <wait_for_bootrom+0xcc>)
    a1ce:	4b0a      	ldr	r3, [pc, #40]	; (a1f8 <wait_for_bootrom+0xdc>)
    a1d0:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
    a1d2:	2000      	movs	r0, #0
    a1d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a1d6:	46c0      	nop			; (mov r8, r8)
    a1d8:	00001014 	.word	0x00001014
    a1dc:	0000a34d 	.word	0x0000a34d
    a1e0:	00008aed 	.word	0x00008aed
    a1e4:	000207bc 	.word	0x000207bc
    a1e8:	000c000c 	.word	0x000c000c
    a1ec:	10add09e 	.word	0x10add09e
    a1f0:	3c1cd57d 	.word	0x3c1cd57d
    a1f4:	000207ac 	.word	0x000207ac
    a1f8:	0000a365 	.word	0x0000a365
    a1fc:	0000108c 	.word	0x0000108c
    a200:	13521352 	.word	0x13521352
    a204:	00009f11 	.word	0x00009f11
    a208:	0000039f 	.word	0x0000039f
    a20c:	00009e81 	.word	0x00009e81
    a210:	00012d24 	.word	0x00012d24
    a214:	000116e1 	.word	0x000116e1
    a218:	00013420 	.word	0x00013420
    a21c:	00011715 	.word	0x00011715
    a220:	ef522f61 	.word	0xef522f61

0000a224 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    a224:	b570      	push	{r4, r5, r6, lr}
    a226:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
    a228:	4b15      	ldr	r3, [pc, #84]	; (a280 <wait_for_firmware_start+0x5c>)
    a22a:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    a22c:	4b15      	ldr	r3, [pc, #84]	; (a284 <wait_for_firmware_start+0x60>)
    a22e:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    a230:	3802      	subs	r0, #2
    a232:	2801      	cmp	r0, #1
    a234:	d80c      	bhi.n	a250 <wait_for_firmware_start+0x2c>
		regAddress = NMI_REV_REG;
    a236:	4b14      	ldr	r3, [pc, #80]	; (a288 <wait_for_firmware_start+0x64>)
    a238:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    a23a:	4b14      	ldr	r3, [pc, #80]	; (a28c <wait_for_firmware_start+0x68>)
    a23c:	9300      	str	r3, [sp, #0]
    a23e:	e007      	b.n	a250 <wait_for_firmware_start+0x2c>
	}
	
	
	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    a240:	2002      	movs	r0, #2
    a242:	47b0      	blx	r6
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    a244:	9801      	ldr	r0, [sp, #4]
    a246:	47a8      	blx	r5
    a248:	3c01      	subs	r4, #1
		if(++cnt >= u32Timeout)
    a24a:	2c00      	cmp	r4, #0
    a24c:	d105      	bne.n	a25a <wait_for_firmware_start+0x36>
    a24e:	e012      	b.n	a276 <wait_for_firmware_start+0x52>
ERR2:
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
    a250:	2401      	movs	r4, #1
    a252:	4264      	negs	r4, r4
    a254:	2000      	movs	r0, #0
	}
	
	
	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    a256:	4e0e      	ldr	r6, [pc, #56]	; (a290 <wait_for_firmware_start+0x6c>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    a258:	4d0e      	ldr	r5, [pc, #56]	; (a294 <wait_for_firmware_start+0x70>)
	} else {
		/*bypass this step*/
	}
	
	
	while (checkValue != reg)
    a25a:	9b00      	ldr	r3, [sp, #0]
    a25c:	4298      	cmp	r0, r3
    a25e:	d1ef      	bne.n	a240 <wait_for_firmware_start+0x1c>
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    a260:	9a00      	ldr	r2, [sp, #0]
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
    a262:	2000      	movs	r0, #0
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    a264:	4b07      	ldr	r3, [pc, #28]	; (a284 <wait_for_firmware_start+0x60>)
    a266:	429a      	cmp	r2, r3
    a268:	d107      	bne.n	a27a <wait_for_firmware_start+0x56>
	{
		nm_write_reg(NMI_STATE_REG, 0);
    a26a:	2100      	movs	r1, #0
    a26c:	4804      	ldr	r0, [pc, #16]	; (a280 <wait_for_firmware_start+0x5c>)
    a26e:	4b0a      	ldr	r3, [pc, #40]	; (a298 <wait_for_firmware_start+0x74>)
    a270:	4798      	blx	r3
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
    a272:	2000      	movs	r0, #0
    a274:	e001      	b.n	a27a <wait_for_firmware_start+0x56>
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
		if(++cnt >= u32Timeout)
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    a276:	2005      	movs	r0, #5
    a278:	4240      	negs	r0, r0
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
    a27a:	b002      	add	sp, #8
    a27c:	bd70      	pop	{r4, r5, r6, pc}
    a27e:	46c0      	nop			; (mov r8, r8)
    a280:	0000108c 	.word	0x0000108c
    a284:	02532636 	.word	0x02532636
    a288:	000207ac 	.word	0x000207ac
    a28c:	d75dc1c3 	.word	0xd75dc1c3
    a290:	00008aed 	.word	0x00008aed
    a294:	0000a34d 	.word	0x0000a34d
    a298:	0000a365 	.word	0x0000a365

0000a29c <chip_deinit>:

sint8 chip_deinit(void)
{
    a29c:	b510      	push	{r4, lr}
    a29e:	b082      	sub	sp, #8
	uint32 reg = 0;
    a2a0:	2300      	movs	r3, #0
    a2a2:	9301      	str	r3, [sp, #4]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    a2a4:	a901      	add	r1, sp, #4
    a2a6:	20a0      	movs	r0, #160	; 0xa0
    a2a8:	0140      	lsls	r0, r0, #5
    a2aa:	4b14      	ldr	r3, [pc, #80]	; (a2fc <chip_deinit+0x60>)
    a2ac:	4798      	blx	r3
    a2ae:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    a2b0:	d00b      	beq.n	a2ca <chip_deinit+0x2e>
		M2M_ERR("failed to de-initialize\n");
    a2b2:	4a13      	ldr	r2, [pc, #76]	; (a300 <chip_deinit+0x64>)
    a2b4:	4913      	ldr	r1, [pc, #76]	; (a304 <chip_deinit+0x68>)
    a2b6:	4814      	ldr	r0, [pc, #80]	; (a308 <chip_deinit+0x6c>)
    a2b8:	4b14      	ldr	r3, [pc, #80]	; (a30c <chip_deinit+0x70>)
    a2ba:	4798      	blx	r3
    a2bc:	4814      	ldr	r0, [pc, #80]	; (a310 <chip_deinit+0x74>)
    a2be:	4b15      	ldr	r3, [pc, #84]	; (a314 <chip_deinit+0x78>)
    a2c0:	4798      	blx	r3
    a2c2:	200d      	movs	r0, #13
    a2c4:	4b14      	ldr	r3, [pc, #80]	; (a318 <chip_deinit+0x7c>)
    a2c6:	4798      	blx	r3
		goto ERR1;
    a2c8:	e014      	b.n	a2f4 <chip_deinit+0x58>
	}
	reg &= ~(1 << 10);
    a2ca:	4914      	ldr	r1, [pc, #80]	; (a31c <chip_deinit+0x80>)
    a2cc:	9b01      	ldr	r3, [sp, #4]
    a2ce:	4019      	ands	r1, r3
    a2d0:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    a2d2:	20a0      	movs	r0, #160	; 0xa0
    a2d4:	0140      	lsls	r0, r0, #5
    a2d6:	4b12      	ldr	r3, [pc, #72]	; (a320 <chip_deinit+0x84>)
    a2d8:	4798      	blx	r3
    a2da:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    a2dc:	d00a      	beq.n	a2f4 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    a2de:	4a11      	ldr	r2, [pc, #68]	; (a324 <chip_deinit+0x88>)
    a2e0:	4908      	ldr	r1, [pc, #32]	; (a304 <chip_deinit+0x68>)
    a2e2:	4809      	ldr	r0, [pc, #36]	; (a308 <chip_deinit+0x6c>)
    a2e4:	4b09      	ldr	r3, [pc, #36]	; (a30c <chip_deinit+0x70>)
    a2e6:	4798      	blx	r3
    a2e8:	4809      	ldr	r0, [pc, #36]	; (a310 <chip_deinit+0x74>)
    a2ea:	4b0a      	ldr	r3, [pc, #40]	; (a314 <chip_deinit+0x78>)
    a2ec:	4798      	blx	r3
    a2ee:	200d      	movs	r0, #13
    a2f0:	4b09      	ldr	r3, [pc, #36]	; (a318 <chip_deinit+0x7c>)
    a2f2:	4798      	blx	r3
		goto ERR1;
	}

ERR1:
	return ret;
}
    a2f4:	0020      	movs	r0, r4
    a2f6:	b002      	add	sp, #8
    a2f8:	bd10      	pop	{r4, pc}
    a2fa:	46c0      	nop			; (mov r8, r8)
    a2fc:	0000a359 	.word	0x0000a359
    a300:	00000205 	.word	0x00000205
    a304:	00013450 	.word	0x00013450
    a308:	00012cc0 	.word	0x00012cc0
    a30c:	000116e1 	.word	0x000116e1
    a310:	00013438 	.word	0x00013438
    a314:	00011801 	.word	0x00011801
    a318:	00011715 	.word	0x00011715
    a31c:	fffffbff 	.word	0xfffffbff
    a320:	0000a365 	.word	0x0000a365
    a324:	0000020b 	.word	0x0000020b

0000a328 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    a328:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
    a32a:	4b01      	ldr	r3, [pc, #4]	; (a330 <nm_bus_iface_init+0x8>)
    a32c:	4798      	blx	r3
	return ret;
}
    a32e:	bd10      	pop	{r4, pc}
    a330:	00008c2d 	.word	0x00008c2d

0000a334 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    a334:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
    a336:	4b01      	ldr	r3, [pc, #4]	; (a33c <nm_bus_iface_deinit+0x8>)
    a338:	4798      	blx	r3

	return ret;
}
    a33a:	bd10      	pop	{r4, pc}
    a33c:	00008e7d 	.word	0x00008e7d

0000a340 <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    a340:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    a342:	4b01      	ldr	r3, [pc, #4]	; (a348 <nm_bus_reset+0x8>)
    a344:	4798      	blx	r3
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    a346:	bd10      	pop	{r4, pc}
    a348:	0000ace5 	.word	0x0000ace5

0000a34c <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    a34c:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    a34e:	4b01      	ldr	r3, [pc, #4]	; (a354 <nm_read_reg+0x8>)
    a350:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    a352:	bd10      	pop	{r4, pc}
    a354:	0000ad1d 	.word	0x0000ad1d

0000a358 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    a358:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    a35a:	4b01      	ldr	r3, [pc, #4]	; (a360 <nm_read_reg_with_ret+0x8>)
    a35c:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    a35e:	bd10      	pop	{r4, pc}
    a360:	0000ad31 	.word	0x0000ad31

0000a364 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    a364:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    a366:	4b01      	ldr	r3, [pc, #4]	; (a36c <nm_write_reg+0x8>)
    a368:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    a36a:	bd10      	pop	{r4, pc}
    a36c:	0000ad49 	.word	0x0000ad49

0000a370 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    a370:	b5f0      	push	{r4, r5, r6, r7, lr}
    a372:	4657      	mov	r7, sl
    a374:	464e      	mov	r6, r9
    a376:	4645      	mov	r5, r8
    a378:	b4e0      	push	{r5, r6, r7}
    a37a:	b082      	sub	sp, #8
    a37c:	4680      	mov	r8, r0
    a37e:	4689      	mov	r9, r1
    a380:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    a382:	4b13      	ldr	r3, [pc, #76]	; (a3d0 <nm_read_block+0x60>)
    a384:	881f      	ldrh	r7, [r3, #0]
    a386:	3f08      	subs	r7, #8
    a388:	b2bb      	uxth	r3, r7
    a38a:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    a38c:	001e      	movs	r6, r3
    a38e:	0004      	movs	r4, r0
    a390:	429a      	cmp	r2, r3
    a392:	d806      	bhi.n	a3a2 <nm_read_block+0x32>
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
	uint32 off = 0;
    a394:	2100      	movs	r1, #0
static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    a396:	b2aa      	uxth	r2, r5
    a398:	4449      	add	r1, r9
    a39a:	0020      	movs	r0, r4
    a39c:	4b0d      	ldr	r3, [pc, #52]	; (a3d4 <nm_read_block+0x64>)
    a39e:	4798      	blx	r3
	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
			break;
    a3a0:	e010      	b.n	a3c4 <nm_read_block+0x54>
static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    a3a2:	4b0c      	ldr	r3, [pc, #48]	; (a3d4 <nm_read_block+0x64>)
    a3a4:	469a      	mov	sl, r3
    a3a6:	1a37      	subs	r7, r6, r0
    a3a8:	4643      	mov	r3, r8
    a3aa:	1ae1      	subs	r1, r4, r3
    a3ac:	4449      	add	r1, r9
    a3ae:	9a01      	ldr	r2, [sp, #4]
    a3b0:	0020      	movs	r0, r4
    a3b2:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    a3b4:	2800      	cmp	r0, #0
    a3b6:	d105      	bne.n	a3c4 <nm_read_block+0x54>
			u32Sz -= u16MaxTrxSz;
    a3b8:	1bad      	subs	r5, r5, r6
    a3ba:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    a3bc:	19a4      	adds	r4, r4, r6
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    a3be:	42b5      	cmp	r5, r6
    a3c0:	d8f2      	bhi.n	a3a8 <nm_read_block+0x38>
    a3c2:	e7e8      	b.n	a396 <nm_read_block+0x26>
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
}
    a3c4:	b002      	add	sp, #8
    a3c6:	bc1c      	pop	{r2, r3, r4}
    a3c8:	4690      	mov	r8, r2
    a3ca:	4699      	mov	r9, r3
    a3cc:	46a2      	mov	sl, r4
    a3ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a3d0:	20000008 	.word	0x20000008
    a3d4:	0000ae8d 	.word	0x0000ae8d

0000a3d8 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    a3d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    a3da:	4657      	mov	r7, sl
    a3dc:	464e      	mov	r6, r9
    a3de:	4645      	mov	r5, r8
    a3e0:	b4e0      	push	{r5, r6, r7}
    a3e2:	b082      	sub	sp, #8
    a3e4:	4680      	mov	r8, r0
    a3e6:	4689      	mov	r9, r1
    a3e8:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    a3ea:	4b13      	ldr	r3, [pc, #76]	; (a438 <nm_write_block+0x60>)
    a3ec:	881f      	ldrh	r7, [r3, #0]
    a3ee:	3f08      	subs	r7, #8
    a3f0:	b2bb      	uxth	r3, r7
    a3f2:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    a3f4:	001e      	movs	r6, r3
    a3f6:	0004      	movs	r4, r0
    a3f8:	429a      	cmp	r2, r3
    a3fa:	d806      	bhi.n	a40a <nm_write_block+0x32>
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
	uint32 off = 0;
    a3fc:	2100      	movs	r1, #0
static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    a3fe:	b2aa      	uxth	r2, r5
    a400:	4449      	add	r1, r9
    a402:	0020      	movs	r0, r4
    a404:	4b0d      	ldr	r3, [pc, #52]	; (a43c <nm_write_block+0x64>)
    a406:	4798      	blx	r3
	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
			break;
    a408:	e010      	b.n	a42c <nm_write_block+0x54>
static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    a40a:	4b0c      	ldr	r3, [pc, #48]	; (a43c <nm_write_block+0x64>)
    a40c:	469a      	mov	sl, r3
    a40e:	1a37      	subs	r7, r6, r0
    a410:	4643      	mov	r3, r8
    a412:	1ae1      	subs	r1, r4, r3
    a414:	4449      	add	r1, r9
    a416:	9a01      	ldr	r2, [sp, #4]
    a418:	0020      	movs	r0, r4
    a41a:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    a41c:	2800      	cmp	r0, #0
    a41e:	d105      	bne.n	a42c <nm_write_block+0x54>
			u32Sz -= u16MaxTrxSz;
    a420:	1bad      	subs	r5, r5, r6
    a422:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    a424:	19a4      	adds	r4, r4, r6
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    a426:	42b5      	cmp	r5, r6
    a428:	d8f2      	bhi.n	a410 <nm_write_block+0x38>
    a42a:	e7e8      	b.n	a3fe <nm_write_block+0x26>
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
}
    a42c:	b002      	add	sp, #8
    a42e:	bc1c      	pop	{r2, r3, r4}
    a430:	4690      	mov	r8, r2
    a432:	4699      	mov	r9, r3
    a434:	46a2      	mov	sl, r4
    a436:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a438:	20000008 	.word	0x20000008
    a43c:	0000afe9 	.word	0x0000afe9

0000a440 <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    a440:	b570      	push	{r4, r5, r6, lr}
    a442:	b084      	sub	sp, #16
    a444:	0004      	movs	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    a446:	2300      	movs	r3, #0
    a448:	9303      	str	r3, [sp, #12]
	sint8	ret = M2M_SUCCESS;
	tstrGpRegs strgp = {0};
    a44a:	2208      	movs	r2, #8
    a44c:	2100      	movs	r1, #0
    a44e:	a801      	add	r0, sp, #4
    a450:	4b2d      	ldr	r3, [pc, #180]	; (a508 <nm_get_firmware_full_info+0xc8>)
    a452:	4798      	blx	r3
	if (pstrRev != NULL)
    a454:	2c00      	cmp	r4, #0
    a456:	d045      	beq.n	a4e4 <nm_get_firmware_full_info+0xa4>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    a458:	2228      	movs	r2, #40	; 0x28
    a45a:	2100      	movs	r1, #0
    a45c:	0020      	movs	r0, r4
    a45e:	4b2b      	ldr	r3, [pc, #172]	; (a50c <nm_get_firmware_full_info+0xcc>)
    a460:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    a462:	a903      	add	r1, sp, #12
    a464:	482a      	ldr	r0, [pc, #168]	; (a510 <nm_get_firmware_full_info+0xd0>)
    a466:	4b2b      	ldr	r3, [pc, #172]	; (a514 <nm_get_firmware_full_info+0xd4>)
    a468:	4798      	blx	r3
		if(ret == M2M_SUCCESS)
    a46a:	2800      	cmp	r0, #0
    a46c:	d14a      	bne.n	a504 <nm_get_firmware_full_info+0xc4>
		{
			if(reg != 0)
    a46e:	9803      	ldr	r0, [sp, #12]
    a470:	2800      	cmp	r0, #0
    a472:	d039      	beq.n	a4e8 <nm_get_firmware_full_info+0xa8>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    a474:	23c0      	movs	r3, #192	; 0xc0
    a476:	029b      	lsls	r3, r3, #10
    a478:	4318      	orrs	r0, r3
    a47a:	2208      	movs	r2, #8
    a47c:	a901      	add	r1, sp, #4
    a47e:	4b26      	ldr	r3, [pc, #152]	; (a518 <nm_get_firmware_full_info+0xd8>)
    a480:	4798      	blx	r3
				if(ret == M2M_SUCCESS)
    a482:	2800      	cmp	r0, #0
    a484:	d13e      	bne.n	a504 <nm_get_firmware_full_info+0xc4>
				{
					reg = strgp.u32Firmware_Ota_rev;
					reg &= 0x0000ffff;
    a486:	9b02      	ldr	r3, [sp, #8]
    a488:	0418      	lsls	r0, r3, #16
    a48a:	0c00      	lsrs	r0, r0, #16
    a48c:	9003      	str	r0, [sp, #12]
					if(reg != 0)
    a48e:	d02e      	beq.n	a4ee <nm_get_firmware_full_info+0xae>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    a490:	23c0      	movs	r3, #192	; 0xc0
    a492:	029b      	lsls	r3, r3, #10
    a494:	4318      	orrs	r0, r3
    a496:	2228      	movs	r2, #40	; 0x28
    a498:	0021      	movs	r1, r4
    a49a:	4b1f      	ldr	r3, [pc, #124]	; (a518 <nm_get_firmware_full_info+0xd8>)
    a49c:	4798      	blx	r3
						if(ret == M2M_SUCCESS)
    a49e:	2800      	cmp	r0, #0
    a4a0:	d130      	bne.n	a504 <nm_get_firmware_full_info+0xc4>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    a4a2:	7923      	ldrb	r3, [r4, #4]
    a4a4:	0219      	lsls	r1, r3, #8
    a4a6:	79a3      	ldrb	r3, [r4, #6]
    a4a8:	250f      	movs	r5, #15
    a4aa:	402b      	ands	r3, r5
    a4ac:	430b      	orrs	r3, r1
    a4ae:	7966      	ldrb	r6, [r4, #5]
    a4b0:	0136      	lsls	r6, r6, #4
    a4b2:	22ff      	movs	r2, #255	; 0xff
    a4b4:	4016      	ands	r6, r2
    a4b6:	4333      	orrs	r3, r6
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    a4b8:	79e6      	ldrb	r6, [r4, #7]
    a4ba:	0236      	lsls	r6, r6, #8
    a4bc:	7a61      	ldrb	r1, [r4, #9]
    a4be:	400d      	ands	r5, r1
    a4c0:	4335      	orrs	r5, r6
    a4c2:	7a21      	ldrb	r1, [r4, #8]
    a4c4:	0109      	lsls	r1, r1, #4
    a4c6:	4011      	ands	r1, r2
    a4c8:	002a      	movs	r2, r5
    a4ca:	430a      	orrs	r2, r1
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    a4cc:	2b00      	cmp	r3, #0
    a4ce:	d011      	beq.n	a4f4 <nm_get_firmware_full_info+0xb4>
    a4d0:	2a00      	cmp	r2, #0
    a4d2:	d012      	beq.n	a4fa <nm_get_firmware_full_info+0xba>
								ret = M2M_ERR_FAIL;
								goto EXIT;
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    a4d4:	4911      	ldr	r1, [pc, #68]	; (a51c <nm_get_firmware_full_info+0xdc>)
    a4d6:	428a      	cmp	r2, r1
    a4d8:	d812      	bhi.n	a500 <nm_get_firmware_full_info+0xc0>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
								goto EXIT;
							}
							if(curr_drv_ver >  curr_firm_ver) {
    a4da:	4a11      	ldr	r2, [pc, #68]	; (a520 <nm_get_firmware_full_info+0xe0>)
    a4dc:	4293      	cmp	r3, r2
    a4de:	d811      	bhi.n	a504 <nm_get_firmware_full_info+0xc4>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    a4e0:	380d      	subs	r0, #13
    a4e2:	e00f      	b.n	a504 <nm_get_firmware_full_info+0xc4>
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
	sint8	ret = M2M_SUCCESS;
    a4e4:	2000      	movs	r0, #0
    a4e6:	e00d      	b.n	a504 <nm_get_firmware_full_info+0xc4>
					}else {
						ret = M2M_ERR_FAIL;
					}
				}
			}else{
				ret = M2M_ERR_FAIL;
    a4e8:	200c      	movs	r0, #12
    a4ea:	4240      	negs	r0, r0
    a4ec:	e00a      	b.n	a504 <nm_get_firmware_full_info+0xc4>
								ret = M2M_ERR_FW_VER_MISMATCH;
								goto EXIT;
							}
						}
					}else {
						ret = M2M_ERR_FAIL;
    a4ee:	200c      	movs	r0, #12
    a4f0:	4240      	negs	r0, r0
    a4f2:	e007      	b.n	a504 <nm_get_firmware_full_info+0xc4>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
								ret = M2M_ERR_FAIL;
    a4f4:	200c      	movs	r0, #12
    a4f6:	4240      	negs	r0, r0
    a4f8:	e004      	b.n	a504 <nm_get_firmware_full_info+0xc4>
    a4fa:	200c      	movs	r0, #12
    a4fc:	4240      	negs	r0, r0
    a4fe:	e001      	b.n	a504 <nm_get_firmware_full_info+0xc4>
								goto EXIT;
							}
							if(curr_drv_ver <  min_req_drv_ver) {
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
    a500:	200d      	movs	r0, #13
    a502:	4240      	negs	r0, r0
			}
		}
	}
EXIT:
	return ret;
}
    a504:	b004      	add	sp, #16
    a506:	bd70      	pop	{r4, r5, r6, pc}
    a508:	00011599 	.word	0x00011599
    a50c:	00008efd 	.word	0x00008efd
    a510:	000c0008 	.word	0x000c0008
    a514:	0000a359 	.word	0x0000a359
    a518:	0000a371 	.word	0x0000a371
    a51c:	00001352 	.word	0x00001352
    a520:	00001351 	.word	0x00001351

0000a524 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    a524:	b570      	push	{r4, r5, r6, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
    a526:	2800      	cmp	r0, #0
    a528:	d005      	beq.n	a536 <nm_drv_init+0x12>
		u8Mode = *((uint8 *)arg);
    a52a:	7805      	ldrb	r5, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
    a52c:	1e6b      	subs	r3, r5, #1
    a52e:	2b03      	cmp	r3, #3
    a530:	d902      	bls.n	a538 <nm_drv_init+0x14>
			u8Mode = M2M_WIFI_MODE_NORMAL;
    a532:	2501      	movs	r5, #1
    a534:	e000      	b.n	a538 <nm_drv_init+0x14>
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
    a536:	2501      	movs	r5, #1
	}
	
	ret = nm_bus_iface_init(NULL);
    a538:	2000      	movs	r0, #0
    a53a:	4b1f      	ldr	r3, [pc, #124]	; (a5b8 <nm_drv_init+0x94>)
    a53c:	4798      	blx	r3
    a53e:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    a540:	d00c      	beq.n	a55c <nm_drv_init+0x38>
		M2M_ERR("[nmi start]: fail init bus\n");
    a542:	2228      	movs	r2, #40	; 0x28
    a544:	32ff      	adds	r2, #255	; 0xff
    a546:	491d      	ldr	r1, [pc, #116]	; (a5bc <nm_drv_init+0x98>)
    a548:	481d      	ldr	r0, [pc, #116]	; (a5c0 <nm_drv_init+0x9c>)
    a54a:	4b1e      	ldr	r3, [pc, #120]	; (a5c4 <nm_drv_init+0xa0>)
    a54c:	4798      	blx	r3
    a54e:	481e      	ldr	r0, [pc, #120]	; (a5c8 <nm_drv_init+0xa4>)
    a550:	4b1e      	ldr	r3, [pc, #120]	; (a5cc <nm_drv_init+0xa8>)
    a552:	4798      	blx	r3
    a554:	200d      	movs	r0, #13
    a556:	4b1e      	ldr	r3, [pc, #120]	; (a5d0 <nm_drv_init+0xac>)
    a558:	4798      	blx	r3
		goto ERR1;
    a55a:	e02b      	b.n	a5b4 <nm_drv_init+0x90>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    a55c:	481d      	ldr	r0, [pc, #116]	; (a5d4 <nm_drv_init+0xb0>)
    a55e:	4c19      	ldr	r4, [pc, #100]	; (a5c4 <nm_drv_init+0xa0>)
    a560:	47a0      	blx	r4
    a562:	4b1d      	ldr	r3, [pc, #116]	; (a5d8 <nm_drv_init+0xb4>)
    a564:	4798      	blx	r3
    a566:	0001      	movs	r1, r0
    a568:	481c      	ldr	r0, [pc, #112]	; (a5dc <nm_drv_init+0xb8>)
    a56a:	47a0      	blx	r4
    a56c:	200d      	movs	r0, #13
    a56e:	4b18      	ldr	r3, [pc, #96]	; (a5d0 <nm_drv_init+0xac>)
    a570:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    a572:	4b1b      	ldr	r3, [pc, #108]	; (a5e0 <nm_drv_init+0xbc>)
    a574:	4798      	blx	r3
#endif
	ret = wait_for_bootrom(u8Mode);
    a576:	0028      	movs	r0, r5
    a578:	4b1a      	ldr	r3, [pc, #104]	; (a5e4 <nm_drv_init+0xc0>)
    a57a:	4798      	blx	r3
    a57c:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    a57e:	d117      	bne.n	a5b0 <nm_drv_init+0x8c>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    a580:	0028      	movs	r0, r5
    a582:	4b19      	ldr	r3, [pc, #100]	; (a5e8 <nm_drv_init+0xc4>)
    a584:	4798      	blx	r3
    a586:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    a588:	d112      	bne.n	a5b0 <nm_drv_init+0x8c>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
    a58a:	1ea8      	subs	r0, r5, #2
    a58c:	2801      	cmp	r0, #1
    a58e:	d911      	bls.n	a5b4 <nm_drv_init+0x90>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
    a590:	4b16      	ldr	r3, [pc, #88]	; (a5ec <nm_drv_init+0xc8>)
    a592:	4798      	blx	r3
    a594:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    a596:	d00d      	beq.n	a5b4 <nm_drv_init+0x90>
		M2M_ERR("failed to enable interrupts..\n");
    a598:	2256      	movs	r2, #86	; 0x56
    a59a:	32ff      	adds	r2, #255	; 0xff
    a59c:	4907      	ldr	r1, [pc, #28]	; (a5bc <nm_drv_init+0x98>)
    a59e:	4808      	ldr	r0, [pc, #32]	; (a5c0 <nm_drv_init+0x9c>)
    a5a0:	4b08      	ldr	r3, [pc, #32]	; (a5c4 <nm_drv_init+0xa0>)
    a5a2:	4798      	blx	r3
    a5a4:	4812      	ldr	r0, [pc, #72]	; (a5f0 <nm_drv_init+0xcc>)
    a5a6:	4b09      	ldr	r3, [pc, #36]	; (a5cc <nm_drv_init+0xa8>)
    a5a8:	4798      	blx	r3
    a5aa:	200d      	movs	r0, #13
    a5ac:	4b08      	ldr	r3, [pc, #32]	; (a5d0 <nm_drv_init+0xac>)
    a5ae:	4798      	blx	r3
		goto ERR2;
	}
	return ret;
ERR2:
	nm_bus_iface_deinit();
    a5b0:	4b10      	ldr	r3, [pc, #64]	; (a5f4 <nm_drv_init+0xd0>)
    a5b2:	4798      	blx	r3
ERR1:
	return ret;
}
    a5b4:	0020      	movs	r0, r4
    a5b6:	bd70      	pop	{r4, r5, r6, pc}
    a5b8:	0000a329 	.word	0x0000a329
    a5bc:	00013514 	.word	0x00013514
    a5c0:	00012cc0 	.word	0x00012cc0
    a5c4:	000116e1 	.word	0x000116e1
    a5c8:	00013468 	.word	0x00013468
    a5cc:	00011801 	.word	0x00011801
    a5d0:	00011715 	.word	0x00011715
    a5d4:	00012d24 	.word	0x00012d24
    a5d8:	00009f11 	.word	0x00009f11
    a5dc:	00013484 	.word	0x00013484
    a5e0:	0000ad61 	.word	0x0000ad61
    a5e4:	0000a11d 	.word	0x0000a11d
    a5e8:	0000a225 	.word	0x0000a225
    a5ec:	00009eb9 	.word	0x00009eb9
    a5f0:	00013494 	.word	0x00013494
    a5f4:	0000a335 	.word	0x0000a335

0000a5f8 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    a5f8:	b510      	push	{r4, lr}
	sint8 ret;

	ret = chip_deinit();
    a5fa:	4b1c      	ldr	r3, [pc, #112]	; (a66c <nm_drv_deinit+0x74>)
    a5fc:	4798      	blx	r3
    a5fe:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    a600:	d00c      	beq.n	a61c <nm_drv_deinit+0x24>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    a602:	22b6      	movs	r2, #182	; 0xb6
    a604:	0052      	lsls	r2, r2, #1
    a606:	491a      	ldr	r1, [pc, #104]	; (a670 <nm_drv_deinit+0x78>)
    a608:	481a      	ldr	r0, [pc, #104]	; (a674 <nm_drv_deinit+0x7c>)
    a60a:	4b1b      	ldr	r3, [pc, #108]	; (a678 <nm_drv_deinit+0x80>)
    a60c:	4798      	blx	r3
    a60e:	481b      	ldr	r0, [pc, #108]	; (a67c <nm_drv_deinit+0x84>)
    a610:	4b1b      	ldr	r3, [pc, #108]	; (a680 <nm_drv_deinit+0x88>)
    a612:	4798      	blx	r3
    a614:	200d      	movs	r0, #13
    a616:	4b1b      	ldr	r3, [pc, #108]	; (a684 <nm_drv_deinit+0x8c>)
    a618:	4798      	blx	r3
		goto ERR1;
    a61a:	e024      	b.n	a666 <nm_drv_deinit+0x6e>
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    a61c:	2000      	movs	r0, #0
    a61e:	4b1a      	ldr	r3, [pc, #104]	; (a688 <nm_drv_deinit+0x90>)
    a620:	4798      	blx	r3
    a622:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    a624:	d00c      	beq.n	a640 <nm_drv_deinit+0x48>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    a626:	2274      	movs	r2, #116	; 0x74
    a628:	32ff      	adds	r2, #255	; 0xff
    a62a:	4911      	ldr	r1, [pc, #68]	; (a670 <nm_drv_deinit+0x78>)
    a62c:	4811      	ldr	r0, [pc, #68]	; (a674 <nm_drv_deinit+0x7c>)
    a62e:	4b12      	ldr	r3, [pc, #72]	; (a678 <nm_drv_deinit+0x80>)
    a630:	4798      	blx	r3
    a632:	4816      	ldr	r0, [pc, #88]	; (a68c <nm_drv_deinit+0x94>)
    a634:	4b12      	ldr	r3, [pc, #72]	; (a680 <nm_drv_deinit+0x88>)
    a636:	4798      	blx	r3
    a638:	200d      	movs	r0, #13
    a63a:	4b12      	ldr	r3, [pc, #72]	; (a684 <nm_drv_deinit+0x8c>)
    a63c:	4798      	blx	r3
		goto ERR1;
    a63e:	e012      	b.n	a666 <nm_drv_deinit+0x6e>
	}

	ret = nm_bus_iface_deinit();
    a640:	4b13      	ldr	r3, [pc, #76]	; (a690 <nm_drv_deinit+0x98>)
    a642:	4798      	blx	r3
    a644:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    a646:	d00c      	beq.n	a662 <nm_drv_deinit+0x6a>
		M2M_ERR("[nmi stop]: fail init bus\n");
    a648:	227a      	movs	r2, #122	; 0x7a
    a64a:	32ff      	adds	r2, #255	; 0xff
    a64c:	4908      	ldr	r1, [pc, #32]	; (a670 <nm_drv_deinit+0x78>)
    a64e:	4809      	ldr	r0, [pc, #36]	; (a674 <nm_drv_deinit+0x7c>)
    a650:	4b09      	ldr	r3, [pc, #36]	; (a678 <nm_drv_deinit+0x80>)
    a652:	4798      	blx	r3
    a654:	480f      	ldr	r0, [pc, #60]	; (a694 <nm_drv_deinit+0x9c>)
    a656:	4b0a      	ldr	r3, [pc, #40]	; (a680 <nm_drv_deinit+0x88>)
    a658:	4798      	blx	r3
    a65a:	200d      	movs	r0, #13
    a65c:	4b09      	ldr	r3, [pc, #36]	; (a684 <nm_drv_deinit+0x8c>)
    a65e:	4798      	blx	r3
		goto ERR1;
    a660:	e001      	b.n	a666 <nm_drv_deinit+0x6e>
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    a662:	4b0d      	ldr	r3, [pc, #52]	; (a698 <nm_drv_deinit+0xa0>)
    a664:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
    a666:	0020      	movs	r0, r4
    a668:	bd10      	pop	{r4, pc}
    a66a:	46c0      	nop			; (mov r8, r8)
    a66c:	0000a29d 	.word	0x0000a29d
    a670:	00013520 	.word	0x00013520
    a674:	00012cc0 	.word	0x00012cc0
    a678:	000116e1 	.word	0x000116e1
    a67c:	000134b4 	.word	0x000134b4
    a680:	00011801 	.word	0x00011801
    a684:	00011715 	.word	0x00011715
    a688:	0000bbb1 	.word	0x0000bbb1
    a68c:	000134d4 	.word	0x000134d4
    a690:	0000a335 	.word	0x0000a335
    a694:	000134f8 	.word	0x000134f8
    a698:	0000ad0d 	.word	0x0000ad0d

0000a69c <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    a69c:	b500      	push	{lr}
    a69e:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    a6a0:	ab01      	add	r3, sp, #4
    a6a2:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
    a6a4:	2200      	movs	r2, #0
    a6a6:	9202      	str	r2, [sp, #8]
	spi.u16Sz = sz;
    a6a8:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    a6aa:	0019      	movs	r1, r3
    a6ac:	2003      	movs	r0, #3
    a6ae:	4b02      	ldr	r3, [pc, #8]	; (a6b8 <nmi_spi_write+0x1c>)
    a6b0:	4798      	blx	r3
}
    a6b2:	b005      	add	sp, #20
    a6b4:	bd00      	pop	{pc}
    a6b6:	46c0      	nop			; (mov r8, r8)
    a6b8:	00008d31 	.word	0x00008d31

0000a6bc <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    a6bc:	b570      	push	{r4, r5, r6, lr}
    a6be:	b084      	sub	sp, #16
    a6c0:	ac08      	add	r4, sp, #32
    a6c2:	7825      	ldrb	r5, [r4, #0]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
    a6c4:	ac01      	add	r4, sp, #4
    a6c6:	7020      	strb	r0, [r4, #0]
	switch (cmd) {
    a6c8:	303f      	adds	r0, #63	; 0x3f
    a6ca:	b2c4      	uxtb	r4, r0
    a6cc:	2c0e      	cmp	r4, #14
    a6ce:	d900      	bls.n	a6d2 <spi_cmd+0x16>
    a6d0:	e092      	b.n	a7f8 <spi_cmd+0x13c>
    a6d2:	00a0      	lsls	r0, r4, #2
    a6d4:	4c50      	ldr	r4, [pc, #320]	; (a818 <spi_cmd+0x15c>)
    a6d6:	5820      	ldr	r0, [r4, r0]
    a6d8:	4687      	mov	pc, r0
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    a6da:	ab01      	add	r3, sp, #4
    a6dc:	0c0a      	lsrs	r2, r1, #16
    a6de:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    a6e0:	0a0a      	lsrs	r2, r1, #8
    a6e2:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    a6e4:	70d9      	strb	r1, [r3, #3]
		len = 5;
    a6e6:	2105      	movs	r1, #5
		break;
    a6e8:	e08e      	b.n	a808 <spi_cmd+0x14c>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
    a6ea:	0a0b      	lsrs	r3, r1, #8
    a6ec:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    a6ee:	2d00      	cmp	r5, #0
    a6f0:	d102      	bne.n	a6f8 <spi_cmd+0x3c>
		bc[2] = (uint8)(adr >> 8);
		bc[3] = (uint8)adr;
		len = 5;
		break;
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
    a6f2:	aa01      	add	r2, sp, #4
    a6f4:	7053      	strb	r3, [r2, #1]
    a6f6:	e004      	b.n	a702 <spi_cmd+0x46>
		if(clockless)  bc[1] |= (1 << 7);
    a6f8:	2280      	movs	r2, #128	; 0x80
    a6fa:	4252      	negs	r2, r2
    a6fc:	4313      	orrs	r3, r2
    a6fe:	aa01      	add	r2, sp, #4
    a700:	7053      	strb	r3, [r2, #1]
		bc[2] = (uint8)adr;
    a702:	ab01      	add	r3, sp, #4
    a704:	7099      	strb	r1, [r3, #2]
		bc[3] = 0x00;
    a706:	2200      	movs	r2, #0
    a708:	70da      	strb	r2, [r3, #3]
		len = 5;
    a70a:	2105      	movs	r1, #5
		break;
    a70c:	e07c      	b.n	a808 <spi_cmd+0x14c>
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
    a70e:	ab01      	add	r3, sp, #4
    a710:	2200      	movs	r2, #0
    a712:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    a714:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    a716:	70da      	strb	r2, [r3, #3]
		len = 5;
    a718:	2105      	movs	r1, #5
		break;
    a71a:	e075      	b.n	a808 <spi_cmd+0x14c>
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
    a71c:	ab01      	add	r3, sp, #4
    a71e:	2200      	movs	r2, #0
    a720:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    a722:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    a724:	70da      	strb	r2, [r3, #3]
		len = 5;
    a726:	2105      	movs	r1, #5
		break;
    a728:	e06e      	b.n	a808 <spi_cmd+0x14c>
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
    a72a:	ab01      	add	r3, sp, #4
    a72c:	22ff      	movs	r2, #255	; 0xff
    a72e:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    a730:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    a732:	70da      	strb	r2, [r3, #3]
		len = 5;
    a734:	2105      	movs	r1, #5
		break;
    a736:	e067      	b.n	a808 <spi_cmd+0x14c>
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
    a738:	aa01      	add	r2, sp, #4
    a73a:	0c08      	lsrs	r0, r1, #16
    a73c:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    a73e:	0a08      	lsrs	r0, r1, #8
    a740:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    a742:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 8);
    a744:	0a19      	lsrs	r1, r3, #8
    a746:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz);
    a748:	7153      	strb	r3, [r2, #5]
		len = 7;
    a74a:	2107      	movs	r1, #7
		break;
    a74c:	e05c      	b.n	a808 <spi_cmd+0x14c>
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
    a74e:	aa01      	add	r2, sp, #4
    a750:	0c08      	lsrs	r0, r1, #16
    a752:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    a754:	0a08      	lsrs	r0, r1, #8
    a756:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    a758:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 16);
    a75a:	0c19      	lsrs	r1, r3, #16
    a75c:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz >> 8);
    a75e:	0a19      	lsrs	r1, r3, #8
    a760:	7151      	strb	r1, [r2, #5]
		bc[6] = (uint8)(sz);
    a762:	7193      	strb	r3, [r2, #6]
		len = 8;
    a764:	2108      	movs	r1, #8
		break;
    a766:	e04f      	b.n	a808 <spi_cmd+0x14c>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
    a768:	0a0b      	lsrs	r3, r1, #8
    a76a:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    a76c:	2d00      	cmp	r5, #0
    a76e:	d102      	bne.n	a776 <spi_cmd+0xba>
		bc[5] = (uint8)(sz >> 8);
		bc[6] = (uint8)(sz);
		len = 8;
		break;
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
    a770:	a801      	add	r0, sp, #4
    a772:	7043      	strb	r3, [r0, #1]
    a774:	e004      	b.n	a780 <spi_cmd+0xc4>
		if(clockless)  bc[1] |= (1 << 7);
    a776:	2080      	movs	r0, #128	; 0x80
    a778:	4240      	negs	r0, r0
    a77a:	4303      	orrs	r3, r0
    a77c:	a801      	add	r0, sp, #4
    a77e:	7043      	strb	r3, [r0, #1]
		bc[2] = (uint8)(adr);
    a780:	ab01      	add	r3, sp, #4
    a782:	7099      	strb	r1, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    a784:	0e11      	lsrs	r1, r2, #24
    a786:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    a788:	0c11      	lsrs	r1, r2, #16
    a78a:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    a78c:	0a11      	lsrs	r1, r2, #8
    a78e:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data);
    a790:	719a      	strb	r2, [r3, #6]
		len = 8;
    a792:	2108      	movs	r1, #8
		break;
    a794:	e038      	b.n	a808 <spi_cmd+0x14c>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
    a796:	ab01      	add	r3, sp, #4
    a798:	0c08      	lsrs	r0, r1, #16
    a79a:	7058      	strb	r0, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    a79c:	0a08      	lsrs	r0, r1, #8
    a79e:	7098      	strb	r0, [r3, #2]
		bc[3] = (uint8)(adr);
    a7a0:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    a7a2:	0e11      	lsrs	r1, r2, #24
    a7a4:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    a7a6:	0c11      	lsrs	r1, r2, #16
    a7a8:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    a7aa:	0a11      	lsrs	r1, r2, #8
    a7ac:	7199      	strb	r1, [r3, #6]
		bc[7] = (uint8)(u32data);
    a7ae:	71da      	strb	r2, [r3, #7]
		len = 9;
    a7b0:	2109      	movs	r1, #9
		break;
    a7b2:	e029      	b.n	a808 <spi_cmd+0x14c>
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
	return crc7_syndrome_table[(crc << 1) ^ data];
    a7b4:	005b      	lsls	r3, r3, #1
    a7b6:	7810      	ldrb	r0, [r2, #0]
    a7b8:	4043      	eors	r3, r0
    a7ba:	5ce3      	ldrb	r3, [r4, r3]
    a7bc:	3201      	adds	r2, #1
}

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
	while (len--)
    a7be:	4295      	cmp	r5, r2
    a7c0:	d1f8      	bne.n	a7b4 <spi_cmd+0xf8>
		break;
	}

	if (result) {
		if (!gu8Crc_off)
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    a7c2:	005b      	lsls	r3, r3, #1
    a7c4:	aa01      	add	r2, sp, #4
    a7c6:	5593      	strb	r3, [r2, r6]
    a7c8:	e001      	b.n	a7ce <spi_cmd+0x112>
		else
			len-=1;
    a7ca:	3901      	subs	r1, #1
    a7cc:	b2c9      	uxtb	r1, r1

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    a7ce:	b289      	uxth	r1, r1
    a7d0:	a801      	add	r0, sp, #4
    a7d2:	4b12      	ldr	r3, [pc, #72]	; (a81c <spi_cmd+0x160>)
    a7d4:	4798      	blx	r3
    a7d6:	2301      	movs	r3, #1
    a7d8:	2800      	cmp	r0, #0
    a7da:	d01a      	beq.n	a812 <spi_cmd+0x156>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    a7dc:	2228      	movs	r2, #40	; 0x28
    a7de:	32ff      	adds	r2, #255	; 0xff
    a7e0:	490f      	ldr	r1, [pc, #60]	; (a820 <spi_cmd+0x164>)
    a7e2:	4810      	ldr	r0, [pc, #64]	; (a824 <spi_cmd+0x168>)
    a7e4:	4b10      	ldr	r3, [pc, #64]	; (a828 <spi_cmd+0x16c>)
    a7e6:	4798      	blx	r3
    a7e8:	4810      	ldr	r0, [pc, #64]	; (a82c <spi_cmd+0x170>)
    a7ea:	4b11      	ldr	r3, [pc, #68]	; (a830 <spi_cmd+0x174>)
    a7ec:	4798      	blx	r3
    a7ee:	200d      	movs	r0, #13
    a7f0:	4b10      	ldr	r3, [pc, #64]	; (a834 <spi_cmd+0x178>)
    a7f2:	4798      	blx	r3
			result = N_FAIL;
    a7f4:	2300      	movs	r3, #0
    a7f6:	e00c      	b.n	a812 <spi_cmd+0x156>
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
	switch (cmd) {
    a7f8:	2300      	movs	r3, #0
    a7fa:	e00a      	b.n	a812 <spi_cmd+0x156>
		break;
	}

	if (result) {
		if (!gu8Crc_off)
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    a7fc:	1e4e      	subs	r6, r1, #1
    a7fe:	aa01      	add	r2, sp, #4
    a800:	1995      	adds	r5, r2, r6
    a802:	237f      	movs	r3, #127	; 0x7f
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
	return crc7_syndrome_table[(crc << 1) ^ data];
    a804:	4c0c      	ldr	r4, [pc, #48]	; (a838 <spi_cmd+0x17c>)
    a806:	e7d5      	b.n	a7b4 <spi_cmd+0xf8>
		result = N_FAIL;
		break;
	}

	if (result) {
		if (!gu8Crc_off)
    a808:	4b0c      	ldr	r3, [pc, #48]	; (a83c <spi_cmd+0x180>)
    a80a:	781b      	ldrb	r3, [r3, #0]
    a80c:	2b00      	cmp	r3, #0
    a80e:	d1dc      	bne.n	a7ca <spi_cmd+0x10e>
    a810:	e7f4      	b.n	a7fc <spi_cmd+0x140>
			result = N_FAIL;
		}
	}

	return result;
}
    a812:	0018      	movs	r0, r3
    a814:	b004      	add	sp, #16
    a816:	bd70      	pop	{r4, r5, r6, pc}
    a818:	00013530 	.word	0x00013530
    a81c:	0000a69d 	.word	0x0000a69d
    a820:	00013580 	.word	0x00013580
    a824:	00012cc0 	.word	0x00012cc0
    a828:	000116e1 	.word	0x000116e1
    a82c:	000135d0 	.word	0x000135d0
    a830:	00011801 	.word	0x00011801
    a834:	00011715 	.word	0x00011715
    a838:	00013b34 	.word	0x00013b34
    a83c:	200000b0 	.word	0x200000b0

0000a840 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
    a840:	b500      	push	{lr}
    a842:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
    a844:	ab01      	add	r3, sp, #4
    a846:	2200      	movs	r2, #0
    a848:	9201      	str	r2, [sp, #4]
	spi.pu8OutBuf = b;
    a84a:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
    a84c:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    a84e:	0019      	movs	r1, r3
    a850:	2003      	movs	r0, #3
    a852:	4b02      	ldr	r3, [pc, #8]	; (a85c <nmi_spi_read+0x1c>)
    a854:	4798      	blx	r3
}
    a856:	b005      	add	sp, #20
    a858:	bd00      	pop	{pc}
    a85a:	46c0      	nop			; (mov r8, r8)
    a85c:	00008d31 	.word	0x00008d31

0000a860 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    a860:	b5f0      	push	{r4, r5, r6, r7, lr}
    a862:	b083      	sub	sp, #12
    a864:	1e06      	subs	r6, r0, #0
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    a866:	2ecf      	cmp	r6, #207	; 0xcf
    a868:	d004      	beq.n	a874 <spi_cmd_rsp+0x14>
    a86a:	0003      	movs	r3, r0
    a86c:	333b      	adds	r3, #59	; 0x3b
    a86e:	b2db      	uxtb	r3, r3
    a870:	2b01      	cmp	r3, #1
    a872:	d807      	bhi.n	a884 <spi_cmd_rsp+0x24>
		 (cmd == CMD_TERMINATE) ||
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    a874:	2101      	movs	r1, #1
    a876:	466b      	mov	r3, sp
    a878:	1dd8      	adds	r0, r3, #7
    a87a:	4b24      	ldr	r3, [pc, #144]	; (a90c <spi_cmd_rsp+0xac>)
    a87c:	4798      	blx	r3
			result = N_FAIL;
    a87e:	2300      	movs	r3, #0
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
		 (cmd == CMD_TERMINATE) ||
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    a880:	2800      	cmp	r0, #0
    a882:	d140      	bne.n	a906 <spi_cmd_rsp+0xa6>

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    a884:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    a886:	466b      	mov	r3, sp
    a888:	1ddd      	adds	r5, r3, #7
    a88a:	4f20      	ldr	r7, [pc, #128]	; (a90c <spi_cmd_rsp+0xac>)
    a88c:	2101      	movs	r1, #1
    a88e:	0028      	movs	r0, r5
    a890:	47b8      	blx	r7
    a892:	2800      	cmp	r0, #0
    a894:	d00d      	beq.n	a8b2 <spi_cmd_rsp+0x52>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    a896:	22b1      	movs	r2, #177	; 0xb1
    a898:	0052      	lsls	r2, r2, #1
    a89a:	491d      	ldr	r1, [pc, #116]	; (a910 <spi_cmd_rsp+0xb0>)
    a89c:	481d      	ldr	r0, [pc, #116]	; (a914 <spi_cmd_rsp+0xb4>)
    a89e:	4b1e      	ldr	r3, [pc, #120]	; (a918 <spi_cmd_rsp+0xb8>)
    a8a0:	4798      	blx	r3
    a8a2:	481e      	ldr	r0, [pc, #120]	; (a91c <spi_cmd_rsp+0xbc>)
    a8a4:	4b1e      	ldr	r3, [pc, #120]	; (a920 <spi_cmd_rsp+0xc0>)
    a8a6:	4798      	blx	r3
    a8a8:	200d      	movs	r0, #13
    a8aa:	4b1e      	ldr	r3, [pc, #120]	; (a924 <spi_cmd_rsp+0xc4>)
    a8ac:	4798      	blx	r3
			result = N_FAIL;
    a8ae:	2300      	movs	r3, #0
			goto _fail_;
    a8b0:	e029      	b.n	a906 <spi_cmd_rsp+0xa6>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    a8b2:	782b      	ldrb	r3, [r5, #0]
    a8b4:	42b3      	cmp	r3, r6
    a8b6:	d005      	beq.n	a8c4 <spi_cmd_rsp+0x64>
    a8b8:	3c01      	subs	r4, #1
    a8ba:	b2e4      	uxtb	r4, r4
    a8bc:	2c00      	cmp	r4, #0
    a8be:	d1e5      	bne.n	a88c <spi_cmd_rsp+0x2c>
    a8c0:	340b      	adds	r4, #11
    a8c2:	e000      	b.n	a8c6 <spi_cmd_rsp+0x66>
    a8c4:	240b      	movs	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    a8c6:	466b      	mov	r3, sp
    a8c8:	1ddd      	adds	r5, r3, #7
    a8ca:	4e10      	ldr	r6, [pc, #64]	; (a90c <spi_cmd_rsp+0xac>)
    a8cc:	2101      	movs	r1, #1
    a8ce:	0028      	movs	r0, r5
    a8d0:	47b0      	blx	r6
    a8d2:	2800      	cmp	r0, #0
    a8d4:	d00d      	beq.n	a8f2 <spi_cmd_rsp+0x92>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    a8d6:	22b8      	movs	r2, #184	; 0xb8
    a8d8:	0052      	lsls	r2, r2, #1
    a8da:	490d      	ldr	r1, [pc, #52]	; (a910 <spi_cmd_rsp+0xb0>)
    a8dc:	480d      	ldr	r0, [pc, #52]	; (a914 <spi_cmd_rsp+0xb4>)
    a8de:	4b0e      	ldr	r3, [pc, #56]	; (a918 <spi_cmd_rsp+0xb8>)
    a8e0:	4798      	blx	r3
    a8e2:	480e      	ldr	r0, [pc, #56]	; (a91c <spi_cmd_rsp+0xbc>)
    a8e4:	4b0e      	ldr	r3, [pc, #56]	; (a920 <spi_cmd_rsp+0xc0>)
    a8e6:	4798      	blx	r3
    a8e8:	200d      	movs	r0, #13
    a8ea:	4b0e      	ldr	r3, [pc, #56]	; (a924 <spi_cmd_rsp+0xc4>)
    a8ec:	4798      	blx	r3
			result = N_FAIL;
    a8ee:	2300      	movs	r3, #0
			goto _fail_;
    a8f0:	e009      	b.n	a906 <spi_cmd_rsp+0xa6>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    a8f2:	782b      	ldrb	r3, [r5, #0]
    a8f4:	2b00      	cmp	r3, #0
    a8f6:	d005      	beq.n	a904 <spi_cmd_rsp+0xa4>
    a8f8:	3c01      	subs	r4, #1
    a8fa:	b2e4      	uxtb	r4, r4
    a8fc:	2c00      	cmp	r4, #0
    a8fe:	d1e5      	bne.n	a8cc <spi_cmd_rsp+0x6c>
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
	uint8 rsp;
	sint8 result = N_OK;
    a900:	2301      	movs	r3, #1
    a902:	e000      	b.n	a906 <spi_cmd_rsp+0xa6>
    a904:	2301      	movs	r3, #1
	} while((rsp != 0x00) && (s8RetryCnt-- >0));

_fail_:

	return result;
}
    a906:	0018      	movs	r0, r3
    a908:	b003      	add	sp, #12
    a90a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a90c:	0000a841 	.word	0x0000a841
    a910:	000135c4 	.word	0x000135c4
    a914:	00012cc0 	.word	0x00012cc0
    a918:	000116e1 	.word	0x000116e1
    a91c:	000135fc 	.word	0x000135fc
    a920:	00011801 	.word	0x00011801
    a924:	00011715 	.word	0x00011715

0000a928 <spi_data_read>:
_error_:
	return result;
}
#endif
static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    a928:	b5f0      	push	{r4, r5, r6, r7, lr}
    a92a:	465f      	mov	r7, fp
    a92c:	4656      	mov	r6, sl
    a92e:	464d      	mov	r5, r9
    a930:	4644      	mov	r4, r8
    a932:	b4f0      	push	{r4, r5, r6, r7}
    a934:	b083      	sub	sp, #12
    a936:	4682      	mov	sl, r0
    a938:	4689      	mov	r9, r1
    a93a:	4693      	mov	fp, r2
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    a93c:	2300      	movs	r3, #0
    a93e:	4698      	mov	r8, r3
		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    a940:	4f3c      	ldr	r7, [pc, #240]	; (aa34 <spi_data_read+0x10c>)
	/**
		Data
	**/
	ix = 0;
	do {
		if (sz <= DATA_PKT_SZ)
    a942:	2380      	movs	r3, #128	; 0x80
    a944:	019b      	lsls	r3, r3, #6
    a946:	4599      	cmp	r9, r3
    a948:	d802      	bhi.n	a950 <spi_data_read+0x28>
			nbytes = sz;
    a94a:	464b      	mov	r3, r9
    a94c:	b21e      	sxth	r6, r3
    a94e:	e001      	b.n	a954 <spi_data_read+0x2c>
		else
			nbytes = DATA_PKT_SZ;
    a950:	2680      	movs	r6, #128	; 0x80
    a952:	01b6      	lsls	r6, r6, #6

		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
    a954:	240a      	movs	r4, #10
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    a956:	466b      	mov	r3, sp
    a958:	1cdd      	adds	r5, r3, #3
    a95a:	2101      	movs	r1, #1
    a95c:	0028      	movs	r0, r5
    a95e:	47b8      	blx	r7
    a960:	2800      	cmp	r0, #0
    a962:	d00c      	beq.n	a97e <spi_data_read+0x56>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    a964:	4a34      	ldr	r2, [pc, #208]	; (aa38 <spi_data_read+0x110>)
    a966:	4935      	ldr	r1, [pc, #212]	; (aa3c <spi_data_read+0x114>)
    a968:	4835      	ldr	r0, [pc, #212]	; (aa40 <spi_data_read+0x118>)
    a96a:	4b36      	ldr	r3, [pc, #216]	; (aa44 <spi_data_read+0x11c>)
    a96c:	4798      	blx	r3
    a96e:	4836      	ldr	r0, [pc, #216]	; (aa48 <spi_data_read+0x120>)
    a970:	4b36      	ldr	r3, [pc, #216]	; (aa4c <spi_data_read+0x124>)
    a972:	4798      	blx	r3
    a974:	200d      	movs	r0, #13
    a976:	4b36      	ldr	r3, [pc, #216]	; (aa50 <spi_data_read+0x128>)
    a978:	4798      	blx	r3
    a97a:	2000      	movs	r0, #0
    a97c:	e053      	b.n	aa26 <spi_data_read+0xfe>
				result = N_FAIL;
				break;
			}
			if (((rsp >> 4) & 0xf) == 0xf)
    a97e:	782b      	ldrb	r3, [r5, #0]
    a980:	091b      	lsrs	r3, r3, #4
    a982:	2b0f      	cmp	r3, #15
    a984:	d004      	beq.n	a990 <spi_data_read+0x68>
    a986:	3c01      	subs	r4, #1
    a988:	b224      	sxth	r4, r4
				break;
		} while (retry--);
    a98a:	1c63      	adds	r3, r4, #1
    a98c:	d1e5      	bne.n	a95a <spi_data_read+0x32>
    a98e:	e001      	b.n	a994 <spi_data_read+0x6c>

		if (result == N_FAIL)
			break;

		if (retry <= 0) {
    a990:	2c00      	cmp	r4, #0
    a992:	dc0d      	bgt.n	a9b0 <spi_data_read+0x88>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    a994:	4a2f      	ldr	r2, [pc, #188]	; (aa54 <spi_data_read+0x12c>)
    a996:	4929      	ldr	r1, [pc, #164]	; (aa3c <spi_data_read+0x114>)
    a998:	4829      	ldr	r0, [pc, #164]	; (aa40 <spi_data_read+0x118>)
    a99a:	4c2a      	ldr	r4, [pc, #168]	; (aa44 <spi_data_read+0x11c>)
    a99c:	47a0      	blx	r4
    a99e:	466b      	mov	r3, sp
    a9a0:	78d9      	ldrb	r1, [r3, #3]
    a9a2:	482d      	ldr	r0, [pc, #180]	; (aa58 <spi_data_read+0x130>)
    a9a4:	47a0      	blx	r4
    a9a6:	200d      	movs	r0, #13
    a9a8:	4b29      	ldr	r3, [pc, #164]	; (aa50 <spi_data_read+0x128>)
    a9aa:	4798      	blx	r3
			result = N_FAIL;
    a9ac:	2000      	movs	r0, #0
			break;
    a9ae:	e03a      	b.n	aa26 <spi_data_read+0xfe>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    a9b0:	b2b6      	uxth	r6, r6
    a9b2:	4650      	mov	r0, sl
    a9b4:	4440      	add	r0, r8
    a9b6:	0031      	movs	r1, r6
    a9b8:	4b1e      	ldr	r3, [pc, #120]	; (aa34 <spi_data_read+0x10c>)
    a9ba:	4798      	blx	r3
    a9bc:	2800      	cmp	r0, #0
    a9be:	d00d      	beq.n	a9dc <spi_data_read+0xb4>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    a9c0:	22c5      	movs	r2, #197	; 0xc5
    a9c2:	0092      	lsls	r2, r2, #2
    a9c4:	491d      	ldr	r1, [pc, #116]	; (aa3c <spi_data_read+0x114>)
    a9c6:	481e      	ldr	r0, [pc, #120]	; (aa40 <spi_data_read+0x118>)
    a9c8:	4b1e      	ldr	r3, [pc, #120]	; (aa44 <spi_data_read+0x11c>)
    a9ca:	4798      	blx	r3
    a9cc:	4823      	ldr	r0, [pc, #140]	; (aa5c <spi_data_read+0x134>)
    a9ce:	4b1f      	ldr	r3, [pc, #124]	; (aa4c <spi_data_read+0x124>)
    a9d0:	4798      	blx	r3
    a9d2:	200d      	movs	r0, #13
    a9d4:	4b1e      	ldr	r3, [pc, #120]	; (aa50 <spi_data_read+0x128>)
    a9d6:	4798      	blx	r3
			result = N_FAIL;
    a9d8:	2000      	movs	r0, #0
			break;
    a9da:	e024      	b.n	aa26 <spi_data_read+0xfe>
		}
		if(!clockless)
    a9dc:	465b      	mov	r3, fp
    a9de:	2b00      	cmp	r3, #0
    a9e0:	d116      	bne.n	aa10 <spi_data_read+0xe8>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
    a9e2:	4b1f      	ldr	r3, [pc, #124]	; (aa60 <spi_data_read+0x138>)
    a9e4:	781b      	ldrb	r3, [r3, #0]
    a9e6:	2b00      	cmp	r3, #0
    a9e8:	d112      	bne.n	aa10 <spi_data_read+0xe8>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    a9ea:	2102      	movs	r1, #2
    a9ec:	a801      	add	r0, sp, #4
    a9ee:	4b11      	ldr	r3, [pc, #68]	; (aa34 <spi_data_read+0x10c>)
    a9f0:	4798      	blx	r3
    a9f2:	2800      	cmp	r0, #0
    a9f4:	d00c      	beq.n	aa10 <spi_data_read+0xe8>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    a9f6:	4a1b      	ldr	r2, [pc, #108]	; (aa64 <spi_data_read+0x13c>)
    a9f8:	4910      	ldr	r1, [pc, #64]	; (aa3c <spi_data_read+0x114>)
    a9fa:	4811      	ldr	r0, [pc, #68]	; (aa40 <spi_data_read+0x118>)
    a9fc:	4b11      	ldr	r3, [pc, #68]	; (aa44 <spi_data_read+0x11c>)
    a9fe:	4798      	blx	r3
    aa00:	4819      	ldr	r0, [pc, #100]	; (aa68 <spi_data_read+0x140>)
    aa02:	4b12      	ldr	r3, [pc, #72]	; (aa4c <spi_data_read+0x124>)
    aa04:	4798      	blx	r3
    aa06:	200d      	movs	r0, #13
    aa08:	4b11      	ldr	r3, [pc, #68]	; (aa50 <spi_data_read+0x128>)
    aa0a:	4798      	blx	r3
					result = N_FAIL;
    aa0c:	2000      	movs	r0, #0
					break;
    aa0e:	e00a      	b.n	aa26 <spi_data_read+0xfe>
				}
			}
		}
		ix += nbytes;
    aa10:	4643      	mov	r3, r8
    aa12:	18f3      	adds	r3, r6, r3
    aa14:	b21b      	sxth	r3, r3
    aa16:	4698      	mov	r8, r3
		sz -= nbytes;
    aa18:	464b      	mov	r3, r9
    aa1a:	1b9e      	subs	r6, r3, r6
    aa1c:	b2b3      	uxth	r3, r6
    aa1e:	4699      	mov	r9, r3

	} while (sz);
    aa20:	2b00      	cmp	r3, #0
    aa22:	d18e      	bne.n	a942 <spi_data_read+0x1a>
    aa24:	2001      	movs	r0, #1

	return result;
}
    aa26:	b003      	add	sp, #12
    aa28:	bc3c      	pop	{r2, r3, r4, r5}
    aa2a:	4690      	mov	r8, r2
    aa2c:	4699      	mov	r9, r3
    aa2e:	46a2      	mov	sl, r4
    aa30:	46ab      	mov	fp, r5
    aa32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    aa34:	0000a841 	.word	0x0000a841
    aa38:	000002ff 	.word	0x000002ff
    aa3c:	00013b24 	.word	0x00013b24
    aa40:	00012cc0 	.word	0x00012cc0
    aa44:	000116e1 	.word	0x000116e1
    aa48:	00013630 	.word	0x00013630
    aa4c:	00011801 	.word	0x00011801
    aa50:	00011715 	.word	0x00011715
    aa54:	0000030b 	.word	0x0000030b
    aa58:	00013664 	.word	0x00013664
    aa5c:	00013694 	.word	0x00013694
    aa60:	200000b0 	.word	0x200000b0
    aa64:	0000031f 	.word	0x0000031f
    aa68:	000136c4 	.word	0x000136c4

0000aa6c <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    aa6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    aa6e:	4657      	mov	r7, sl
    aa70:	464e      	mov	r6, r9
    aa72:	4645      	mov	r5, r8
    aa74:	b4e0      	push	{r5, r6, r7}
    aa76:	b086      	sub	sp, #24
    aa78:	9003      	str	r0, [sp, #12]
    aa7a:	9104      	str	r1, [sp, #16]
    aa7c:	2830      	cmp	r0, #48	; 0x30
    aa7e:	d802      	bhi.n	aa86 <spi_write_reg+0x1a>
    aa80:	4b30      	ldr	r3, [pc, #192]	; (ab44 <spi_write_reg+0xd8>)
    aa82:	781f      	ldrb	r7, [r3, #0]
    aa84:	e001      	b.n	aa8a <spi_write_reg+0x1e>
    aa86:	4b30      	ldr	r3, [pc, #192]	; (ab48 <spi_write_reg+0xdc>)
    aa88:	781f      	ldrb	r7, [r3, #0]
    aa8a:	b2fb      	uxtb	r3, r7
    aa8c:	9305      	str	r3, [sp, #20]
    aa8e:	2300      	movs	r3, #0
    aa90:	2230      	movs	r2, #48	; 0x30
    aa92:	9903      	ldr	r1, [sp, #12]
    aa94:	428a      	cmp	r2, r1
    aa96:	415b      	adcs	r3, r3
    aa98:	b2db      	uxtb	r3, r3
    aa9a:	469a      	mov	sl, r3
    aa9c:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    aa9e:	4b2b      	ldr	r3, [pc, #172]	; (ab4c <spi_write_reg+0xe0>)
    aaa0:	4698      	mov	r8, r3
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    aaa2:	46d1      	mov	r9, sl
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    aaa4:	464b      	mov	r3, r9
    aaa6:	9300      	str	r3, [sp, #0]
    aaa8:	2304      	movs	r3, #4
    aaaa:	9a04      	ldr	r2, [sp, #16]
    aaac:	9f03      	ldr	r7, [sp, #12]
    aaae:	0039      	movs	r1, r7
    aab0:	9805      	ldr	r0, [sp, #20]
    aab2:	47c0      	blx	r8
    aab4:	1e04      	subs	r4, r0, #0
	if (result != N_OK) {
    aab6:	2c01      	cmp	r4, #1
    aab8:	d00b      	beq.n	aad2 <spi_write_reg+0x66>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    aaba:	4a25      	ldr	r2, [pc, #148]	; (ab50 <spi_write_reg+0xe4>)
    aabc:	4925      	ldr	r1, [pc, #148]	; (ab54 <spi_write_reg+0xe8>)
    aabe:	4826      	ldr	r0, [pc, #152]	; (ab58 <spi_write_reg+0xec>)
    aac0:	4e26      	ldr	r6, [pc, #152]	; (ab5c <spi_write_reg+0xf0>)
    aac2:	47b0      	blx	r6
    aac4:	0039      	movs	r1, r7
    aac6:	4826      	ldr	r0, [pc, #152]	; (ab60 <spi_write_reg+0xf4>)
    aac8:	47b0      	blx	r6
    aaca:	200d      	movs	r0, #13
    aacc:	4b25      	ldr	r3, [pc, #148]	; (ab64 <spi_write_reg+0xf8>)
    aace:	4798      	blx	r3
		goto _FAIL_;
    aad0:	e011      	b.n	aaf6 <spi_write_reg+0x8a>
	}

	result = spi_cmd_rsp(cmd);
    aad2:	9805      	ldr	r0, [sp, #20]
    aad4:	4b24      	ldr	r3, [pc, #144]	; (ab68 <spi_write_reg+0xfc>)
    aad6:	4798      	blx	r3
    aad8:	1e04      	subs	r4, r0, #0
	if (result != N_OK) {
    aada:	2c01      	cmp	r4, #1
    aadc:	d02a      	beq.n	ab34 <spi_write_reg+0xc8>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    aade:	22e7      	movs	r2, #231	; 0xe7
    aae0:	0092      	lsls	r2, r2, #2
    aae2:	491c      	ldr	r1, [pc, #112]	; (ab54 <spi_write_reg+0xe8>)
    aae4:	481c      	ldr	r0, [pc, #112]	; (ab58 <spi_write_reg+0xec>)
    aae6:	4e1d      	ldr	r6, [pc, #116]	; (ab5c <spi_write_reg+0xf0>)
    aae8:	47b0      	blx	r6
    aaea:	9903      	ldr	r1, [sp, #12]
    aaec:	481f      	ldr	r0, [pc, #124]	; (ab6c <spi_write_reg+0x100>)
    aaee:	47b0      	blx	r6
    aaf0:	200d      	movs	r0, #13
    aaf2:	4b1c      	ldr	r3, [pc, #112]	; (ab64 <spi_write_reg+0xf8>)
    aaf4:	4798      	blx	r3

#endif
_FAIL_:
	if(result != N_OK)
	{
		nm_bsp_sleep(1);
    aaf6:	2001      	movs	r0, #1
    aaf8:	4e1d      	ldr	r6, [pc, #116]	; (ab70 <spi_write_reg+0x104>)
    aafa:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    aafc:	2300      	movs	r3, #0
    aafe:	9300      	str	r3, [sp, #0]
    ab00:	2200      	movs	r2, #0
    ab02:	2100      	movs	r1, #0
    ab04:	20cf      	movs	r0, #207	; 0xcf
    ab06:	4f11      	ldr	r7, [pc, #68]	; (ab4c <spi_write_reg+0xe0>)
    ab08:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    ab0a:	20cf      	movs	r0, #207	; 0xcf
    ab0c:	4b16      	ldr	r3, [pc, #88]	; (ab68 <spi_write_reg+0xfc>)
    ab0e:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    ab10:	4a18      	ldr	r2, [pc, #96]	; (ab74 <spi_write_reg+0x108>)
    ab12:	4910      	ldr	r1, [pc, #64]	; (ab54 <spi_write_reg+0xe8>)
    ab14:	4810      	ldr	r0, [pc, #64]	; (ab58 <spi_write_reg+0xec>)
    ab16:	4f11      	ldr	r7, [pc, #68]	; (ab5c <spi_write_reg+0xf0>)
    ab18:	47b8      	blx	r7
    ab1a:	9b04      	ldr	r3, [sp, #16]
    ab1c:	9a03      	ldr	r2, [sp, #12]
    ab1e:	0029      	movs	r1, r5
    ab20:	4815      	ldr	r0, [pc, #84]	; (ab78 <spi_write_reg+0x10c>)
    ab22:	47b8      	blx	r7
    ab24:	200d      	movs	r0, #13
    ab26:	4b0f      	ldr	r3, [pc, #60]	; (ab64 <spi_write_reg+0xf8>)
    ab28:	4798      	blx	r3
		nm_bsp_sleep(1);
    ab2a:	2001      	movs	r0, #1
    ab2c:	47b0      	blx	r6
    ab2e:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    ab30:	2d00      	cmp	r5, #0
    ab32:	d1b7      	bne.n	aaa4 <spi_write_reg+0x38>
	}

	return result;
}
    ab34:	0020      	movs	r0, r4
    ab36:	b006      	add	sp, #24
    ab38:	bc1c      	pop	{r2, r3, r4}
    ab3a:	4690      	mov	r8, r2
    ab3c:	4699      	mov	r9, r3
    ab3e:	46a2      	mov	sl, r4
    ab40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ab42:	46c0      	nop			; (mov r8, r8)
    ab44:	0001356c 	.word	0x0001356c
    ab48:	0001356d 	.word	0x0001356d
    ab4c:	0000a6bd 	.word	0x0000a6bd
    ab50:	00000396 	.word	0x00000396
    ab54:	00013598 	.word	0x00013598
    ab58:	00012cc0 	.word	0x00012cc0
    ab5c:	000116e1 	.word	0x000116e1
    ab60:	000136f8 	.word	0x000136f8
    ab64:	00011715 	.word	0x00011715
    ab68:	0000a861 	.word	0x0000a861
    ab6c:	00013724 	.word	0x00013724
    ab70:	00008aed 	.word	0x00008aed
    ab74:	000003af 	.word	0x000003af
    ab78:	0001375c 	.word	0x0001375c

0000ab7c <spi_read_reg>:

	return result;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    ab7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ab7e:	465f      	mov	r7, fp
    ab80:	4656      	mov	r6, sl
    ab82:	464d      	mov	r5, r9
    ab84:	4644      	mov	r4, r8
    ab86:	b4f0      	push	{r4, r5, r6, r7}
    ab88:	b087      	sub	sp, #28
    ab8a:	9002      	str	r0, [sp, #8]
    ab8c:	468b      	mov	fp, r1
    ab8e:	28ff      	cmp	r0, #255	; 0xff
    ab90:	d802      	bhi.n	ab98 <spi_read_reg+0x1c>
    ab92:	4b41      	ldr	r3, [pc, #260]	; (ac98 <spi_read_reg+0x11c>)
    ab94:	781f      	ldrb	r7, [r3, #0]
    ab96:	e001      	b.n	ab9c <spi_read_reg+0x20>
    ab98:	4b40      	ldr	r3, [pc, #256]	; (ac9c <spi_read_reg+0x120>)
    ab9a:	781f      	ldrb	r7, [r3, #0]
    ab9c:	b2fb      	uxtb	r3, r7
    ab9e:	9303      	str	r3, [sp, #12]
    aba0:	2300      	movs	r3, #0
    aba2:	22ff      	movs	r2, #255	; 0xff
    aba4:	9902      	ldr	r1, [sp, #8]
    aba6:	428a      	cmp	r2, r1
    aba8:	415b      	adcs	r3, r3
    abaa:	b2db      	uxtb	r3, r3
    abac:	469a      	mov	sl, r3
    abae:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_READ;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    abb0:	4b3b      	ldr	r3, [pc, #236]	; (aca0 <spi_read_reg+0x124>)
    abb2:	4698      	mov	r8, r3
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    abb4:	46d1      	mov	r9, sl
		cmd = CMD_SINGLE_READ;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    abb6:	464b      	mov	r3, r9
    abb8:	9300      	str	r3, [sp, #0]
    abba:	2304      	movs	r3, #4
    abbc:	2200      	movs	r2, #0
    abbe:	9f02      	ldr	r7, [sp, #8]
    abc0:	0039      	movs	r1, r7
    abc2:	9803      	ldr	r0, [sp, #12]
    abc4:	47c0      	blx	r8
    abc6:	1e04      	subs	r4, r0, #0
	if (result != N_OK) {
    abc8:	2c01      	cmp	r4, #1
    abca:	d00b      	beq.n	abe4 <spi_read_reg+0x68>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    abcc:	4a35      	ldr	r2, [pc, #212]	; (aca4 <spi_read_reg+0x128>)
    abce:	4936      	ldr	r1, [pc, #216]	; (aca8 <spi_read_reg+0x12c>)
    abd0:	4836      	ldr	r0, [pc, #216]	; (acac <spi_read_reg+0x130>)
    abd2:	4e37      	ldr	r6, [pc, #220]	; (acb0 <spi_read_reg+0x134>)
    abd4:	47b0      	blx	r6
    abd6:	0039      	movs	r1, r7
    abd8:	4836      	ldr	r0, [pc, #216]	; (acb4 <spi_read_reg+0x138>)
    abda:	47b0      	blx	r6
    abdc:	200d      	movs	r0, #13
    abde:	4b36      	ldr	r3, [pc, #216]	; (acb8 <spi_read_reg+0x13c>)
    abe0:	4798      	blx	r3
		goto _FAIL_;
    abe2:	e033      	b.n	ac4c <spi_read_reg+0xd0>
	}

	result = spi_cmd_rsp(cmd);
    abe4:	9803      	ldr	r0, [sp, #12]
    abe6:	4b35      	ldr	r3, [pc, #212]	; (acbc <spi_read_reg+0x140>)
    abe8:	4798      	blx	r3
    abea:	1e04      	subs	r4, r0, #0
	if (result != N_OK) {
    abec:	2c01      	cmp	r4, #1
    abee:	d00b      	beq.n	ac08 <spi_read_reg+0x8c>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    abf0:	4a33      	ldr	r2, [pc, #204]	; (acc0 <spi_read_reg+0x144>)
    abf2:	492d      	ldr	r1, [pc, #180]	; (aca8 <spi_read_reg+0x12c>)
    abf4:	482d      	ldr	r0, [pc, #180]	; (acac <spi_read_reg+0x130>)
    abf6:	4e2e      	ldr	r6, [pc, #184]	; (acb0 <spi_read_reg+0x134>)
    abf8:	47b0      	blx	r6
    abfa:	9902      	ldr	r1, [sp, #8]
    abfc:	4831      	ldr	r0, [pc, #196]	; (acc4 <spi_read_reg+0x148>)
    abfe:	47b0      	blx	r6
    ac00:	200d      	movs	r0, #13
    ac02:	4b2d      	ldr	r3, [pc, #180]	; (acb8 <spi_read_reg+0x13c>)
    ac04:	4798      	blx	r3
		goto _FAIL_;
    ac06:	e021      	b.n	ac4c <spi_read_reg+0xd0>
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    ac08:	464a      	mov	r2, r9
    ac0a:	2104      	movs	r1, #4
    ac0c:	a805      	add	r0, sp, #20
    ac0e:	4b2e      	ldr	r3, [pc, #184]	; (acc8 <spi_read_reg+0x14c>)
    ac10:	4798      	blx	r3
    ac12:	1e04      	subs	r4, r0, #0
	if (result != N_OK) {
    ac14:	2c01      	cmp	r4, #1
    ac16:	d00b      	beq.n	ac30 <spi_read_reg+0xb4>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    ac18:	4a2c      	ldr	r2, [pc, #176]	; (accc <spi_read_reg+0x150>)
    ac1a:	4923      	ldr	r1, [pc, #140]	; (aca8 <spi_read_reg+0x12c>)
    ac1c:	4823      	ldr	r0, [pc, #140]	; (acac <spi_read_reg+0x130>)
    ac1e:	4b24      	ldr	r3, [pc, #144]	; (acb0 <spi_read_reg+0x134>)
    ac20:	4798      	blx	r3
    ac22:	482b      	ldr	r0, [pc, #172]	; (acd0 <spi_read_reg+0x154>)
    ac24:	4b2b      	ldr	r3, [pc, #172]	; (acd4 <spi_read_reg+0x158>)
    ac26:	4798      	blx	r3
    ac28:	200d      	movs	r0, #13
    ac2a:	4b23      	ldr	r3, [pc, #140]	; (acb8 <spi_read_reg+0x13c>)
    ac2c:	4798      	blx	r3
		goto _FAIL_;
    ac2e:	e00d      	b.n	ac4c <spi_read_reg+0xd0>
	}

#endif

	*u32data = tmp[0] |
		((uint32)tmp[1] << 8) |
    ac30:	aa05      	add	r2, sp, #20
		goto _FAIL_;
	}

#endif

	*u32data = tmp[0] |
    ac32:	7853      	ldrb	r3, [r2, #1]
    ac34:	0219      	lsls	r1, r3, #8
    ac36:	7893      	ldrb	r3, [r2, #2]
    ac38:	041b      	lsls	r3, r3, #16
    ac3a:	430b      	orrs	r3, r1
    ac3c:	7811      	ldrb	r1, [r2, #0]
    ac3e:	430b      	orrs	r3, r1
    ac40:	78d2      	ldrb	r2, [r2, #3]
    ac42:	0612      	lsls	r2, r2, #24
    ac44:	4313      	orrs	r3, r2
    ac46:	465a      	mov	r2, fp
    ac48:	6013      	str	r3, [r2, #0]
    ac4a:	e01d      	b.n	ac88 <spi_read_reg+0x10c>
		
_FAIL_:
	if(result != N_OK)
	{
		
		nm_bsp_sleep(1);
    ac4c:	2001      	movs	r0, #1
    ac4e:	4e22      	ldr	r6, [pc, #136]	; (acd8 <spi_read_reg+0x15c>)
    ac50:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    ac52:	2300      	movs	r3, #0
    ac54:	9300      	str	r3, [sp, #0]
    ac56:	2200      	movs	r2, #0
    ac58:	2100      	movs	r1, #0
    ac5a:	20cf      	movs	r0, #207	; 0xcf
    ac5c:	4f10      	ldr	r7, [pc, #64]	; (aca0 <spi_read_reg+0x124>)
    ac5e:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    ac60:	20cf      	movs	r0, #207	; 0xcf
    ac62:	4b16      	ldr	r3, [pc, #88]	; (acbc <spi_read_reg+0x140>)
    ac64:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    ac66:	4a1d      	ldr	r2, [pc, #116]	; (acdc <spi_read_reg+0x160>)
    ac68:	490f      	ldr	r1, [pc, #60]	; (aca8 <spi_read_reg+0x12c>)
    ac6a:	4810      	ldr	r0, [pc, #64]	; (acac <spi_read_reg+0x130>)
    ac6c:	4f10      	ldr	r7, [pc, #64]	; (acb0 <spi_read_reg+0x134>)
    ac6e:	47b8      	blx	r7
    ac70:	9a02      	ldr	r2, [sp, #8]
    ac72:	0029      	movs	r1, r5
    ac74:	481a      	ldr	r0, [pc, #104]	; (ace0 <spi_read_reg+0x164>)
    ac76:	47b8      	blx	r7
    ac78:	200d      	movs	r0, #13
    ac7a:	4b0f      	ldr	r3, [pc, #60]	; (acb8 <spi_read_reg+0x13c>)
    ac7c:	4798      	blx	r3
		nm_bsp_sleep(1);
    ac7e:	2001      	movs	r0, #1
    ac80:	47b0      	blx	r6
    ac82:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    ac84:	2d00      	cmp	r5, #0
    ac86:	d196      	bne.n	abb6 <spi_read_reg+0x3a>
	}
		
	return result;
}
    ac88:	0020      	movs	r0, r4
    ac8a:	b007      	add	sp, #28
    ac8c:	bc3c      	pop	{r2, r3, r4, r5}
    ac8e:	4690      	mov	r8, r2
    ac90:	4699      	mov	r9, r3
    ac92:	46a2      	mov	sl, r4
    ac94:	46ab      	mov	fp, r5
    ac96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ac98:	0001356e 	.word	0x0001356e
    ac9c:	0001356f 	.word	0x0001356f
    aca0:	0000a6bd 	.word	0x0000a6bd
    aca4:	00000417 	.word	0x00000417
    aca8:	00013b14 	.word	0x00013b14
    acac:	00012cc0 	.word	0x00012cc0
    acb0:	000116e1 	.word	0x000116e1
    acb4:	00013778 	.word	0x00013778
    acb8:	00011715 	.word	0x00011715
    acbc:	0000a861 	.word	0x0000a861
    acc0:	0000041d 	.word	0x0000041d
    acc4:	000137a4 	.word	0x000137a4
    acc8:	0000a929 	.word	0x0000a929
    accc:	00000424 	.word	0x00000424
    acd0:	000137d8 	.word	0x000137d8
    acd4:	00011801 	.word	0x00011801
    acd8:	00008aed 	.word	0x00008aed
    acdc:	0000043c 	.word	0x0000043c
    ace0:	000137f8 	.word	0x000137f8

0000ace4 <nm_spi_reset>:
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
}

sint8 nm_spi_reset(void)
{
    ace4:	b510      	push	{r4, lr}
    ace6:	b082      	sub	sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    ace8:	2300      	movs	r3, #0
    acea:	9300      	str	r3, [sp, #0]
    acec:	2200      	movs	r2, #0
    acee:	2100      	movs	r1, #0
    acf0:	20cf      	movs	r0, #207	; 0xcf
    acf2:	4c04      	ldr	r4, [pc, #16]	; (ad04 <nm_spi_reset+0x20>)
    acf4:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    acf6:	20cf      	movs	r0, #207	; 0xcf
    acf8:	4b03      	ldr	r3, [pc, #12]	; (ad08 <nm_spi_reset+0x24>)
    acfa:	4798      	blx	r3
	return M2M_SUCCESS;
}
    acfc:	2000      	movs	r0, #0
    acfe:	b002      	add	sp, #8
    ad00:	bd10      	pop	{r4, pc}
    ad02:	46c0      	nop			; (mov r8, r8)
    ad04:	0000a6bd 	.word	0x0000a6bd
    ad08:	0000a861 	.word	0x0000a861

0000ad0c <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
    ad0c:	2200      	movs	r2, #0
    ad0e:	4b02      	ldr	r3, [pc, #8]	; (ad18 <nm_spi_deinit+0xc>)
    ad10:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
}
    ad12:	2000      	movs	r0, #0
    ad14:	4770      	bx	lr
    ad16:	46c0      	nop			; (mov r8, r8)
    ad18:	200000b0 	.word	0x200000b0

0000ad1c <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    ad1c:	b500      	push	{lr}
    ad1e:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    ad20:	a901      	add	r1, sp, #4
    ad22:	4b02      	ldr	r3, [pc, #8]	; (ad2c <nm_spi_read_reg+0x10>)
    ad24:	4798      	blx	r3

	return u32Val;
}
    ad26:	9801      	ldr	r0, [sp, #4]
    ad28:	b003      	add	sp, #12
    ad2a:	bd00      	pop	{pc}
    ad2c:	0000ab7d 	.word	0x0000ab7d

0000ad30 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    ad30:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    ad32:	4b04      	ldr	r3, [pc, #16]	; (ad44 <nm_spi_read_reg_with_ret+0x14>)
    ad34:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    ad36:	2300      	movs	r3, #0
    ad38:	2801      	cmp	r0, #1
    ad3a:	d000      	beq.n	ad3e <nm_spi_read_reg_with_ret+0xe>
	else s8Ret = M2M_ERR_BUS_FAIL;
    ad3c:	3b06      	subs	r3, #6

	return s8Ret;
}
    ad3e:	0018      	movs	r0, r3
    ad40:	bd10      	pop	{r4, pc}
    ad42:	46c0      	nop			; (mov r8, r8)
    ad44:	0000ab7d 	.word	0x0000ab7d

0000ad48 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    ad48:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    ad4a:	4b04      	ldr	r3, [pc, #16]	; (ad5c <nm_spi_write_reg+0x14>)
    ad4c:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    ad4e:	2300      	movs	r3, #0
    ad50:	2801      	cmp	r0, #1
    ad52:	d000      	beq.n	ad56 <nm_spi_write_reg+0xe>
	else s8Ret = M2M_ERR_BUS_FAIL;
    ad54:	3b06      	subs	r3, #6

	return s8Ret;
}
    ad56:	0018      	movs	r0, r3
    ad58:	bd10      	pop	{r4, pc}
    ad5a:	46c0      	nop			; (mov r8, r8)
    ad5c:	0000aa6d 	.word	0x0000aa6d

0000ad60 <nm_spi_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_init(void)
{
    ad60:	b510      	push	{r4, lr}
    ad62:	b082      	sub	sp, #8
	uint32 chipid;
	uint32 reg = 0;
    ad64:	2300      	movs	r3, #0
    ad66:	9300      	str	r3, [sp, #0]
	

	/**
		configure protocol
	**/
	gu8Crc_off = 0;
    ad68:	4a35      	ldr	r2, [pc, #212]	; (ae40 <nm_spi_init+0xe0>)
    ad6a:	7013      	strb	r3, [r2, #0]

	// TODO: We can remove the CRC trials if there is a definite way to reset
	// the SPI to it's initial value.
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    ad6c:	4669      	mov	r1, sp
    ad6e:	4835      	ldr	r0, [pc, #212]	; (ae44 <nm_spi_init+0xe4>)
    ad70:	4b35      	ldr	r3, [pc, #212]	; (ae48 <nm_spi_init+0xe8>)
    ad72:	4798      	blx	r3
    ad74:	2800      	cmp	r0, #0
    ad76:	d11f      	bne.n	adb8 <nm_spi_init+0x58>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
    ad78:	2201      	movs	r2, #1
    ad7a:	4b31      	ldr	r3, [pc, #196]	; (ae40 <nm_spi_init+0xe0>)
    ad7c:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    ad7e:	4a33      	ldr	r2, [pc, #204]	; (ae4c <nm_spi_init+0xec>)
    ad80:	4933      	ldr	r1, [pc, #204]	; (ae50 <nm_spi_init+0xf0>)
    ad82:	4834      	ldr	r0, [pc, #208]	; (ae54 <nm_spi_init+0xf4>)
    ad84:	4b34      	ldr	r3, [pc, #208]	; (ae58 <nm_spi_init+0xf8>)
    ad86:	4798      	blx	r3
    ad88:	4834      	ldr	r0, [pc, #208]	; (ae5c <nm_spi_init+0xfc>)
    ad8a:	4b35      	ldr	r3, [pc, #212]	; (ae60 <nm_spi_init+0x100>)
    ad8c:	4798      	blx	r3
    ad8e:	200d      	movs	r0, #13
    ad90:	4b34      	ldr	r3, [pc, #208]	; (ae64 <nm_spi_init+0x104>)
    ad92:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    ad94:	4669      	mov	r1, sp
    ad96:	482b      	ldr	r0, [pc, #172]	; (ae44 <nm_spi_init+0xe4>)
    ad98:	4b2b      	ldr	r3, [pc, #172]	; (ae48 <nm_spi_init+0xe8>)
    ad9a:	4798      	blx	r3
    ad9c:	1e04      	subs	r4, r0, #0
    ad9e:	d10b      	bne.n	adb8 <nm_spi_init+0x58>
			// Reaad failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    ada0:	4a31      	ldr	r2, [pc, #196]	; (ae68 <nm_spi_init+0x108>)
    ada2:	492b      	ldr	r1, [pc, #172]	; (ae50 <nm_spi_init+0xf0>)
    ada4:	482b      	ldr	r0, [pc, #172]	; (ae54 <nm_spi_init+0xf4>)
    ada6:	4b2c      	ldr	r3, [pc, #176]	; (ae58 <nm_spi_init+0xf8>)
    ada8:	4798      	blx	r3
    adaa:	4830      	ldr	r0, [pc, #192]	; (ae6c <nm_spi_init+0x10c>)
    adac:	4b2c      	ldr	r3, [pc, #176]	; (ae60 <nm_spi_init+0x100>)
    adae:	4798      	blx	r3
    adb0:	200d      	movs	r0, #13
    adb2:	4b2c      	ldr	r3, [pc, #176]	; (ae64 <nm_spi_init+0x104>)
    adb4:	4798      	blx	r3
			return 0;
    adb6:	e03f      	b.n	ae38 <nm_spi_init+0xd8>
		}
	}
	if(gu8Crc_off == 0)
    adb8:	4b21      	ldr	r3, [pc, #132]	; (ae40 <nm_spi_init+0xe0>)
    adba:	781b      	ldrb	r3, [r3, #0]
    adbc:	2b00      	cmp	r3, #0
    adbe:	d119      	bne.n	adf4 <nm_spi_init+0x94>
	{
		reg &= ~0xc;	/* disable crc checking */
		reg &= ~0x70;
		reg |= (0x5 << 4);
    adc0:	337c      	adds	r3, #124	; 0x7c
    adc2:	9900      	ldr	r1, [sp, #0]
    adc4:	4399      	bics	r1, r3
    adc6:	3b2c      	subs	r3, #44	; 0x2c
    adc8:	4319      	orrs	r1, r3
    adca:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    adcc:	481d      	ldr	r0, [pc, #116]	; (ae44 <nm_spi_init+0xe4>)
    adce:	4b28      	ldr	r3, [pc, #160]	; (ae70 <nm_spi_init+0x110>)
    add0:	4798      	blx	r3
    add2:	1e04      	subs	r4, r0, #0
    add4:	d10b      	bne.n	adee <nm_spi_init+0x8e>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    add6:	4a27      	ldr	r2, [pc, #156]	; (ae74 <nm_spi_init+0x114>)
    add8:	491d      	ldr	r1, [pc, #116]	; (ae50 <nm_spi_init+0xf0>)
    adda:	481e      	ldr	r0, [pc, #120]	; (ae54 <nm_spi_init+0xf4>)
    addc:	4b1e      	ldr	r3, [pc, #120]	; (ae58 <nm_spi_init+0xf8>)
    adde:	4798      	blx	r3
    ade0:	4825      	ldr	r0, [pc, #148]	; (ae78 <nm_spi_init+0x118>)
    ade2:	4b1f      	ldr	r3, [pc, #124]	; (ae60 <nm_spi_init+0x100>)
    ade4:	4798      	blx	r3
    ade6:	200d      	movs	r0, #13
    ade8:	4b1e      	ldr	r3, [pc, #120]	; (ae64 <nm_spi_init+0x104>)
    adea:	4798      	blx	r3
			return 0;
    adec:	e024      	b.n	ae38 <nm_spi_init+0xd8>
		}
		gu8Crc_off = 1;
    adee:	2201      	movs	r2, #1
    adf0:	4b13      	ldr	r3, [pc, #76]	; (ae40 <nm_spi_init+0xe0>)
    adf2:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
	if (!spi_read_reg(0x1000, &chipid)) {
    adf4:	a901      	add	r1, sp, #4
    adf6:	2080      	movs	r0, #128	; 0x80
    adf8:	0140      	lsls	r0, r0, #5
    adfa:	4b13      	ldr	r3, [pc, #76]	; (ae48 <nm_spi_init+0xe8>)
    adfc:	4798      	blx	r3
    adfe:	2800      	cmp	r0, #0
    ae00:	d10d      	bne.n	ae1e <nm_spi_init+0xbe>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    ae02:	4a1e      	ldr	r2, [pc, #120]	; (ae7c <nm_spi_init+0x11c>)
    ae04:	4912      	ldr	r1, [pc, #72]	; (ae50 <nm_spi_init+0xf0>)
    ae06:	4813      	ldr	r0, [pc, #76]	; (ae54 <nm_spi_init+0xf4>)
    ae08:	4b13      	ldr	r3, [pc, #76]	; (ae58 <nm_spi_init+0xf8>)
    ae0a:	4798      	blx	r3
    ae0c:	481c      	ldr	r0, [pc, #112]	; (ae80 <nm_spi_init+0x120>)
    ae0e:	4b14      	ldr	r3, [pc, #80]	; (ae60 <nm_spi_init+0x100>)
    ae10:	4798      	blx	r3
    ae12:	200d      	movs	r0, #13
    ae14:	4b13      	ldr	r3, [pc, #76]	; (ae64 <nm_spi_init+0x104>)
    ae16:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    ae18:	2406      	movs	r4, #6
    ae1a:	4264      	negs	r4, r4
    ae1c:	e00c      	b.n	ae38 <nm_spi_init+0xd8>
static void spi_init_pkt_sz(void)
{
	uint32 val32;

	/* Make sure SPI max. packet size fits the defined DATA_PKT_SZ.  */
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    ae1e:	4c09      	ldr	r4, [pc, #36]	; (ae44 <nm_spi_init+0xe4>)
    ae20:	0020      	movs	r0, r4
    ae22:	4b18      	ldr	r3, [pc, #96]	; (ae84 <nm_spi_init+0x124>)
    ae24:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
    ae26:	2370      	movs	r3, #112	; 0x70
    ae28:	0001      	movs	r1, r0
    ae2a:	4399      	bics	r1, r3
	case 2048: val32 |= (3 << 4); break;
	case 4096: val32 |= (4 << 4); break;
	case 8192: val32 |= (5 << 4); break;

	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    ae2c:	3b20      	subs	r3, #32
    ae2e:	4319      	orrs	r1, r3
    ae30:	0020      	movs	r0, r4
    ae32:	4b15      	ldr	r3, [pc, #84]	; (ae88 <nm_spi_init+0x128>)
    ae34:	4798      	blx	r3

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
	spi_init_pkt_sz();


	return M2M_SUCCESS;
    ae36:	2400      	movs	r4, #0
}
    ae38:	0020      	movs	r0, r4
    ae3a:	b002      	add	sp, #8
    ae3c:	bd10      	pop	{r4, pc}
    ae3e:	46c0      	nop			; (mov r8, r8)
    ae40:	200000b0 	.word	0x200000b0
    ae44:	0000e824 	.word	0x0000e824
    ae48:	0000ab7d 	.word	0x0000ab7d
    ae4c:	000004c7 	.word	0x000004c7
    ae50:	000135a8 	.word	0x000135a8
    ae54:	00012cc0 	.word	0x00012cc0
    ae58:	000116e1 	.word	0x000116e1
    ae5c:	00013810 	.word	0x00013810
    ae60:	00011801 	.word	0x00011801
    ae64:	00011715 	.word	0x00011715
    ae68:	000004ca 	.word	0x000004ca
    ae6c:	00013860 	.word	0x00013860
    ae70:	0000aa6d 	.word	0x0000aa6d
    ae74:	000004d4 	.word	0x000004d4
    ae78:	0001388c 	.word	0x0001388c
    ae7c:	000004de 	.word	0x000004de
    ae80:	000138c0 	.word	0x000138c0
    ae84:	0000ad1d 	.word	0x0000ad1d
    ae88:	0000ad49 	.word	0x0000ad49

0000ae8c <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    ae8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ae8e:	465f      	mov	r7, fp
    ae90:	4656      	mov	r6, sl
    ae92:	464d      	mov	r5, r9
    ae94:	4644      	mov	r4, r8
    ae96:	b4f0      	push	{r4, r5, r6, r7}
    ae98:	b087      	sub	sp, #28
    ae9a:	9002      	str	r0, [sp, #8]
    ae9c:	9103      	str	r1, [sp, #12]
    ae9e:	0016      	movs	r6, r2
    aea0:	250a      	movs	r5, #10
	uint8 cmd = CMD_DMA_EXT_READ;
	sint8 result;
	uint8 retry = SPI_RETRY_COUNT;
#if defined USE_OLD_SPI_SW
	uint8 tmp[2];
	uint8 single_byte_workaround = 0;
    aea2:	2300      	movs	r3, #0
    aea4:	469b      	mov	fp, r3
	{
		//Workaround hardware problem with single byte transfers over SPI bus
		size = 2;
		single_byte_workaround = 1;
	}
	result = spi_cmd(cmd, addr, 0, size,0);
    aea6:	2400      	movs	r4, #0
    aea8:	4b3e      	ldr	r3, [pc, #248]	; (afa4 <nm_spi_read_block+0x118>)
    aeaa:	4698      	mov	r8, r3
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
    aeac:	46a9      	mov	r9, r5

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	if (size == 1)
    aeae:	2e01      	cmp	r6, #1
    aeb0:	d102      	bne.n	aeb8 <nm_spi_read_block+0x2c>
	{
		//Workaround hardware problem with single byte transfers over SPI bus
		size = 2;
		single_byte_workaround = 1;
    aeb2:	2301      	movs	r3, #1
    aeb4:	469b      	mov	fp, r3
	**/
#if defined USE_OLD_SPI_SW
	if (size == 1)
	{
		//Workaround hardware problem with single byte transfers over SPI bus
		size = 2;
    aeb6:	3601      	adds	r6, #1
		single_byte_workaround = 1;
	}
	result = spi_cmd(cmd, addr, 0, size,0);
    aeb8:	9400      	str	r4, [sp, #0]
    aeba:	0033      	movs	r3, r6
    aebc:	0022      	movs	r2, r4
    aebe:	9d02      	ldr	r5, [sp, #8]
    aec0:	0029      	movs	r1, r5
    aec2:	20c8      	movs	r0, #200	; 0xc8
    aec4:	47c0      	blx	r8
	if (result != N_OK) {
    aec6:	2801      	cmp	r0, #1
    aec8:	d00b      	beq.n	aee2 <nm_spi_read_block+0x56>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    aeca:	4a37      	ldr	r2, [pc, #220]	; (afa8 <nm_spi_read_block+0x11c>)
    aecc:	4937      	ldr	r1, [pc, #220]	; (afac <nm_spi_read_block+0x120>)
    aece:	4838      	ldr	r0, [pc, #224]	; (afb0 <nm_spi_read_block+0x124>)
    aed0:	4f38      	ldr	r7, [pc, #224]	; (afb4 <nm_spi_read_block+0x128>)
    aed2:	47b8      	blx	r7
    aed4:	0029      	movs	r1, r5
    aed6:	4838      	ldr	r0, [pc, #224]	; (afb8 <nm_spi_read_block+0x12c>)
    aed8:	47b8      	blx	r7
    aeda:	200d      	movs	r0, #13
    aedc:	4b37      	ldr	r3, [pc, #220]	; (afbc <nm_spi_read_block+0x130>)
    aede:	4798      	blx	r3
    aee0:	e032      	b.n	af48 <nm_spi_read_block+0xbc>
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
    aee2:	20c8      	movs	r0, #200	; 0xc8
    aee4:	4b36      	ldr	r3, [pc, #216]	; (afc0 <nm_spi_read_block+0x134>)
    aee6:	4798      	blx	r3
	if (result != N_OK) {
    aee8:	2801      	cmp	r0, #1
    aeea:	d00b      	beq.n	af04 <nm_spi_read_block+0x78>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    aeec:	4a35      	ldr	r2, [pc, #212]	; (afc4 <nm_spi_read_block+0x138>)
    aeee:	492f      	ldr	r1, [pc, #188]	; (afac <nm_spi_read_block+0x120>)
    aef0:	482f      	ldr	r0, [pc, #188]	; (afb0 <nm_spi_read_block+0x124>)
    aef2:	4f30      	ldr	r7, [pc, #192]	; (afb4 <nm_spi_read_block+0x128>)
    aef4:	47b8      	blx	r7
    aef6:	9902      	ldr	r1, [sp, #8]
    aef8:	4833      	ldr	r0, [pc, #204]	; (afc8 <nm_spi_read_block+0x13c>)
    aefa:	47b8      	blx	r7
    aefc:	200d      	movs	r0, #13
    aefe:	4b2f      	ldr	r3, [pc, #188]	; (afbc <nm_spi_read_block+0x130>)
    af00:	4798      	blx	r3
    af02:	e021      	b.n	af48 <nm_spi_read_block+0xbc>
	}

	/**
		Data
	**/
	if (single_byte_workaround)
    af04:	465b      	mov	r3, fp
    af06:	2b00      	cmp	r3, #0
    af08:	d009      	beq.n	af1e <nm_spi_read_block+0x92>
	{
		result = spi_data_read(tmp, size,0);
    af0a:	af05      	add	r7, sp, #20
    af0c:	0022      	movs	r2, r4
    af0e:	0031      	movs	r1, r6
    af10:	0038      	movs	r0, r7
    af12:	4b2e      	ldr	r3, [pc, #184]	; (afcc <nm_spi_read_block+0x140>)
    af14:	4798      	blx	r3
		buf[0] = tmp[0];
    af16:	783b      	ldrb	r3, [r7, #0]
    af18:	9a03      	ldr	r2, [sp, #12]
    af1a:	7013      	strb	r3, [r2, #0]
    af1c:	e004      	b.n	af28 <nm_spi_read_block+0x9c>
	}
	else
		result = spi_data_read(buf, size,0);
    af1e:	0022      	movs	r2, r4
    af20:	0031      	movs	r1, r6
    af22:	9803      	ldr	r0, [sp, #12]
    af24:	4b29      	ldr	r3, [pc, #164]	; (afcc <nm_spi_read_block+0x140>)
    af26:	4798      	blx	r3

	if (result != N_OK) {
    af28:	2801      	cmp	r0, #1
    af2a:	d00b      	beq.n	af44 <nm_spi_read_block+0xb8>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    af2c:	4a28      	ldr	r2, [pc, #160]	; (afd0 <nm_spi_read_block+0x144>)
    af2e:	491f      	ldr	r1, [pc, #124]	; (afac <nm_spi_read_block+0x120>)
    af30:	481f      	ldr	r0, [pc, #124]	; (afb0 <nm_spi_read_block+0x124>)
    af32:	4b20      	ldr	r3, [pc, #128]	; (afb4 <nm_spi_read_block+0x128>)
    af34:	4798      	blx	r3
    af36:	4827      	ldr	r0, [pc, #156]	; (afd4 <nm_spi_read_block+0x148>)
    af38:	4b27      	ldr	r3, [pc, #156]	; (afd8 <nm_spi_read_block+0x14c>)
    af3a:	4798      	blx	r3
    af3c:	200d      	movs	r0, #13
    af3e:	4b1f      	ldr	r3, [pc, #124]	; (afbc <nm_spi_read_block+0x130>)
    af40:	4798      	blx	r3
    af42:	e001      	b.n	af48 <nm_spi_read_block+0xbc>
{
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    af44:	2000      	movs	r0, #0
    af46:	e025      	b.n	af94 <nm_spi_read_block+0x108>
#endif

_FAIL_:
	if(result != N_OK)
	{
		nm_bsp_sleep(1);
    af48:	2001      	movs	r0, #1
    af4a:	4f24      	ldr	r7, [pc, #144]	; (afdc <nm_spi_read_block+0x150>)
    af4c:	47b8      	blx	r7
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    af4e:	9400      	str	r4, [sp, #0]
    af50:	0023      	movs	r3, r4
    af52:	0022      	movs	r2, r4
    af54:	0021      	movs	r1, r4
    af56:	20cf      	movs	r0, #207	; 0xcf
    af58:	4d12      	ldr	r5, [pc, #72]	; (afa4 <nm_spi_read_block+0x118>)
    af5a:	47a8      	blx	r5
		spi_cmd_rsp(CMD_RESET);
    af5c:	20cf      	movs	r0, #207	; 0xcf
    af5e:	4b18      	ldr	r3, [pc, #96]	; (afc0 <nm_spi_read_block+0x134>)
    af60:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    af62:	4a1f      	ldr	r2, [pc, #124]	; (afe0 <nm_spi_read_block+0x154>)
    af64:	4911      	ldr	r1, [pc, #68]	; (afac <nm_spi_read_block+0x120>)
    af66:	4812      	ldr	r0, [pc, #72]	; (afb0 <nm_spi_read_block+0x124>)
    af68:	4b12      	ldr	r3, [pc, #72]	; (afb4 <nm_spi_read_block+0x128>)
    af6a:	469a      	mov	sl, r3
    af6c:	4798      	blx	r3
    af6e:	0033      	movs	r3, r6
    af70:	9a02      	ldr	r2, [sp, #8]
    af72:	4649      	mov	r1, r9
    af74:	481b      	ldr	r0, [pc, #108]	; (afe4 <nm_spi_read_block+0x158>)
    af76:	47d0      	blx	sl
    af78:	200d      	movs	r0, #13
    af7a:	4b10      	ldr	r3, [pc, #64]	; (afbc <nm_spi_read_block+0x130>)
    af7c:	4798      	blx	r3
		nm_bsp_sleep(1);
    af7e:	2001      	movs	r0, #1
    af80:	47b8      	blx	r7
    af82:	2301      	movs	r3, #1
    af84:	425b      	negs	r3, r3
    af86:	469c      	mov	ip, r3
    af88:	44e1      	add	r9, ip
		retry--;
		if(retry) goto _RETRY_;
    af8a:	464b      	mov	r3, r9
    af8c:	2b00      	cmp	r3, #0
    af8e:	d18e      	bne.n	aeae <nm_spi_read_block+0x22>
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
    af90:	2006      	movs	r0, #6
    af92:	4240      	negs	r0, r0

	return s8Ret;
}
    af94:	b007      	add	sp, #28
    af96:	bc3c      	pop	{r2, r3, r4, r5}
    af98:	4690      	mov	r8, r2
    af9a:	4699      	mov	r9, r3
    af9c:	46a2      	mov	sl, r4
    af9e:	46ab      	mov	fp, r5
    afa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    afa2:	46c0      	nop			; (mov r8, r8)
    afa4:	0000a6bd 	.word	0x0000a6bd
    afa8:	0000045d 	.word	0x0000045d
    afac:	00013c34 	.word	0x00013c34
    afb0:	00012cc0 	.word	0x00012cc0
    afb4:	000116e1 	.word	0x000116e1
    afb8:	000138e4 	.word	0x000138e4
    afbc:	00011715 	.word	0x00011715
    afc0:	0000a861 	.word	0x0000a861
    afc4:	00000463 	.word	0x00000463
    afc8:	00013914 	.word	0x00013914
    afcc:	0000a929 	.word	0x0000a929
    afd0:	00000473 	.word	0x00000473
    afd4:	0001394c 	.word	0x0001394c
    afd8:	00011801 	.word	0x00011801
    afdc:	00008aed 	.word	0x00008aed
    afe0:	00000484 	.word	0x00000484
    afe4:	00013974 	.word	0x00013974

0000afe8 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    afe8:	b5f0      	push	{r4, r5, r6, r7, lr}
    afea:	465f      	mov	r7, fp
    afec:	4656      	mov	r6, sl
    afee:	464d      	mov	r5, r9
    aff0:	4644      	mov	r4, r8
    aff2:	b4f0      	push	{r4, r5, r6, r7}
    aff4:	b089      	sub	sp, #36	; 0x24
    aff6:	9004      	str	r0, [sp, #16]
    aff8:	4688      	mov	r8, r1
    affa:	9203      	str	r2, [sp, #12]
    affc:	270a      	movs	r7, #10
#if defined USE_OLD_SPI_SW
	//Workaround hardware problem with single byte transfers over SPI bus
	if (size == 1)
		size = 2;

	result = spi_cmd(cmd, addr, 0, size,0);
    affe:	2600      	movs	r6, #0
    b000:	4b89      	ldr	r3, [pc, #548]	; (b228 <nm_spi_write_block+0x240>)
    b002:	469a      	mov	sl, r3
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
    b004:	46b9      	mov	r9, r7
	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	//Workaround hardware problem with single byte transfers over SPI bus
	if (size == 1)
    b006:	9b03      	ldr	r3, [sp, #12]
    b008:	2b01      	cmp	r3, #1
    b00a:	d101      	bne.n	b010 <nm_spi_write_block+0x28>
		size = 2;
    b00c:	3301      	adds	r3, #1
    b00e:	9303      	str	r3, [sp, #12]

	result = spi_cmd(cmd, addr, 0, size,0);
    b010:	9600      	str	r6, [sp, #0]
    b012:	9b03      	ldr	r3, [sp, #12]
    b014:	0032      	movs	r2, r6
    b016:	9d04      	ldr	r5, [sp, #16]
    b018:	0029      	movs	r1, r5
    b01a:	20c7      	movs	r0, #199	; 0xc7
    b01c:	47d0      	blx	sl
	if (result != N_OK) {
    b01e:	2801      	cmp	r0, #1
    b020:	d00b      	beq.n	b03a <nm_spi_write_block+0x52>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    b022:	4a82      	ldr	r2, [pc, #520]	; (b22c <nm_spi_write_block+0x244>)
    b024:	4982      	ldr	r1, [pc, #520]	; (b230 <nm_spi_write_block+0x248>)
    b026:	4883      	ldr	r0, [pc, #524]	; (b234 <nm_spi_write_block+0x24c>)
    b028:	4c83      	ldr	r4, [pc, #524]	; (b238 <nm_spi_write_block+0x250>)
    b02a:	47a0      	blx	r4
    b02c:	0029      	movs	r1, r5
    b02e:	4883      	ldr	r0, [pc, #524]	; (b23c <nm_spi_write_block+0x254>)
    b030:	47a0      	blx	r4
    b032:	200d      	movs	r0, #13
    b034:	4b82      	ldr	r3, [pc, #520]	; (b240 <nm_spi_write_block+0x258>)
    b036:	4798      	blx	r3
    b038:	e0c9      	b.n	b1ce <nm_spi_write_block+0x1e6>
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
    b03a:	20c7      	movs	r0, #199	; 0xc7
    b03c:	4b81      	ldr	r3, [pc, #516]	; (b244 <nm_spi_write_block+0x25c>)
    b03e:	4798      	blx	r3
	if (result != N_OK) {
    b040:	2801      	cmp	r0, #1
    b042:	d00c      	beq.n	b05e <nm_spi_write_block+0x76>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    b044:	22f4      	movs	r2, #244	; 0xf4
    b046:	0092      	lsls	r2, r2, #2
    b048:	4979      	ldr	r1, [pc, #484]	; (b230 <nm_spi_write_block+0x248>)
    b04a:	487a      	ldr	r0, [pc, #488]	; (b234 <nm_spi_write_block+0x24c>)
    b04c:	4c7a      	ldr	r4, [pc, #488]	; (b238 <nm_spi_write_block+0x250>)
    b04e:	47a0      	blx	r4
    b050:	9904      	ldr	r1, [sp, #16]
    b052:	487d      	ldr	r0, [pc, #500]	; (b248 <nm_spi_write_block+0x260>)
    b054:	47a0      	blx	r4
    b056:	200d      	movs	r0, #13
    b058:	4b79      	ldr	r3, [pc, #484]	; (b240 <nm_spi_write_block+0x258>)
    b05a:	4798      	blx	r3
    b05c:	e0b7      	b.n	b1ce <nm_spi_write_block+0x1e6>
static sint8 spi_data_write(uint8 *b, uint16 sz)
{
	sint16 ix;
	uint16 nbytes;
	sint8 result = 1;
	uint8 cmd, order, crc[2] = {0};
    b05e:	ab07      	add	r3, sp, #28
    b060:	801e      	strh	r6, [r3, #0]
    b062:	9c03      	ldr	r4, [sp, #12]
	//uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    b064:	0037      	movs	r7, r6
    b066:	2380      	movs	r3, #128	; 0x80
    b068:	019b      	lsls	r3, r3, #6
    b06a:	469b      	mov	fp, r3
    b06c:	466a      	mov	r2, sp
    b06e:	82d3      	strh	r3, [r2, #22]
    b070:	1c25      	adds	r5, r4, #0
    b072:	455c      	cmp	r4, fp
    b074:	d901      	bls.n	b07a <nm_spi_write_block+0x92>
    b076:	466b      	mov	r3, sp
    b078:	8add      	ldrh	r5, [r3, #22]
    b07a:	b2ad      	uxth	r5, r5

		/**
			Write command
		**/
		cmd = 0xf0;
		if (ix == 0)  {
    b07c:	2f00      	cmp	r7, #0
    b07e:	d104      	bne.n	b08a <nm_spi_write_block+0xa2>
			if (sz <= DATA_PKT_SZ)
				order = 0x3;
    b080:	2303      	movs	r3, #3
		/**
			Write command
		**/
		cmd = 0xf0;
		if (ix == 0)  {
			if (sz <= DATA_PKT_SZ)
    b082:	455c      	cmp	r4, fp
    b084:	d906      	bls.n	b094 <nm_spi_write_block+0xac>
				order = 0x3;
			else
				order = 0x1;
    b086:	3b02      	subs	r3, #2
    b088:	e004      	b.n	b094 <nm_spi_write_block+0xac>
		} else {
			if (sz <= DATA_PKT_SZ)
				order = 0x3;
			else
				order = 0x2;
    b08a:	0033      	movs	r3, r6
    b08c:	465a      	mov	r2, fp
    b08e:	42a2      	cmp	r2, r4
    b090:	4173      	adcs	r3, r6
    b092:	3302      	adds	r3, #2
		}
		cmd |= order;
    b094:	200b      	movs	r0, #11
    b096:	aa04      	add	r2, sp, #16
    b098:	4694      	mov	ip, r2
    b09a:	4460      	add	r0, ip
    b09c:	2210      	movs	r2, #16
    b09e:	4252      	negs	r2, r2
    b0a0:	4313      	orrs	r3, r2
    b0a2:	7003      	strb	r3, [r0, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    b0a4:	2101      	movs	r1, #1
    b0a6:	4b69      	ldr	r3, [pc, #420]	; (b24c <nm_spi_write_block+0x264>)
    b0a8:	4798      	blx	r3
    b0aa:	2800      	cmp	r0, #0
    b0ac:	d00c      	beq.n	b0c8 <nm_spi_write_block+0xe0>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    b0ae:	22d4      	movs	r2, #212	; 0xd4
    b0b0:	0092      	lsls	r2, r2, #2
    b0b2:	4967      	ldr	r1, [pc, #412]	; (b250 <nm_spi_write_block+0x268>)
    b0b4:	485f      	ldr	r0, [pc, #380]	; (b234 <nm_spi_write_block+0x24c>)
    b0b6:	4b60      	ldr	r3, [pc, #384]	; (b238 <nm_spi_write_block+0x250>)
    b0b8:	4798      	blx	r3
    b0ba:	4866      	ldr	r0, [pc, #408]	; (b254 <nm_spi_write_block+0x26c>)
    b0bc:	4b66      	ldr	r3, [pc, #408]	; (b258 <nm_spi_write_block+0x270>)
    b0be:	4798      	blx	r3
    b0c0:	200d      	movs	r0, #13
    b0c2:	4b5f      	ldr	r3, [pc, #380]	; (b240 <nm_spi_write_block+0x258>)
    b0c4:	4798      	blx	r3
    b0c6:	e059      	b.n	b17c <nm_spi_write_block+0x194>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    b0c8:	4643      	mov	r3, r8
    b0ca:	19d8      	adds	r0, r3, r7
    b0cc:	0029      	movs	r1, r5
    b0ce:	4b5f      	ldr	r3, [pc, #380]	; (b24c <nm_spi_write_block+0x264>)
    b0d0:	4798      	blx	r3
    b0d2:	2800      	cmp	r0, #0
    b0d4:	d00b      	beq.n	b0ee <nm_spi_write_block+0x106>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    b0d6:	4a61      	ldr	r2, [pc, #388]	; (b25c <nm_spi_write_block+0x274>)
    b0d8:	495d      	ldr	r1, [pc, #372]	; (b250 <nm_spi_write_block+0x268>)
    b0da:	4856      	ldr	r0, [pc, #344]	; (b234 <nm_spi_write_block+0x24c>)
    b0dc:	4b56      	ldr	r3, [pc, #344]	; (b238 <nm_spi_write_block+0x250>)
    b0de:	4798      	blx	r3
    b0e0:	485f      	ldr	r0, [pc, #380]	; (b260 <nm_spi_write_block+0x278>)
    b0e2:	4b5d      	ldr	r3, [pc, #372]	; (b258 <nm_spi_write_block+0x270>)
    b0e4:	4798      	blx	r3
    b0e6:	200d      	movs	r0, #13
    b0e8:	4b55      	ldr	r3, [pc, #340]	; (b240 <nm_spi_write_block+0x258>)
    b0ea:	4798      	blx	r3
    b0ec:	e046      	b.n	b17c <nm_spi_write_block+0x194>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
    b0ee:	4b5d      	ldr	r3, [pc, #372]	; (b264 <nm_spi_write_block+0x27c>)
    b0f0:	781b      	ldrb	r3, [r3, #0]
    b0f2:	2b00      	cmp	r3, #0
    b0f4:	d111      	bne.n	b11a <nm_spi_write_block+0x132>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    b0f6:	2102      	movs	r1, #2
    b0f8:	a807      	add	r0, sp, #28
    b0fa:	4b54      	ldr	r3, [pc, #336]	; (b24c <nm_spi_write_block+0x264>)
    b0fc:	4798      	blx	r3
    b0fe:	2800      	cmp	r0, #0
    b100:	d00b      	beq.n	b11a <nm_spi_write_block+0x132>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    b102:	4a59      	ldr	r2, [pc, #356]	; (b268 <nm_spi_write_block+0x280>)
    b104:	4952      	ldr	r1, [pc, #328]	; (b250 <nm_spi_write_block+0x268>)
    b106:	484b      	ldr	r0, [pc, #300]	; (b234 <nm_spi_write_block+0x24c>)
    b108:	4b4b      	ldr	r3, [pc, #300]	; (b238 <nm_spi_write_block+0x250>)
    b10a:	4798      	blx	r3
    b10c:	4857      	ldr	r0, [pc, #348]	; (b26c <nm_spi_write_block+0x284>)
    b10e:	4b52      	ldr	r3, [pc, #328]	; (b258 <nm_spi_write_block+0x270>)
    b110:	4798      	blx	r3
    b112:	200d      	movs	r0, #13
    b114:	4b4a      	ldr	r3, [pc, #296]	; (b240 <nm_spi_write_block+0x258>)
    b116:	4798      	blx	r3
    b118:	e030      	b.n	b17c <nm_spi_write_block+0x194>
				result = N_FAIL;
				break;
			}
		}

		ix += nbytes;
    b11a:	19ef      	adds	r7, r5, r7
    b11c:	b23f      	sxth	r7, r7
		sz -= nbytes;
    b11e:	1b64      	subs	r4, r4, r5
    b120:	b2a4      	uxth	r4, r4
	} while (sz);
    b122:	2c00      	cmp	r4, #0
    b124:	d1a4      	bne.n	b070 <nm_spi_write_block+0x88>
    b126:	e036      	b.n	b196 <nm_spi_write_block+0x1ae>
		len = 2;
	else
		len = 3;

	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    b128:	223c      	movs	r2, #60	; 0x3c
    b12a:	32ff      	adds	r2, #255	; 0xff
    b12c:	4950      	ldr	r1, [pc, #320]	; (b270 <nm_spi_write_block+0x288>)
    b12e:	4841      	ldr	r0, [pc, #260]	; (b234 <nm_spi_write_block+0x24c>)
    b130:	4b41      	ldr	r3, [pc, #260]	; (b238 <nm_spi_write_block+0x250>)
    b132:	4798      	blx	r3
    b134:	484f      	ldr	r0, [pc, #316]	; (b274 <nm_spi_write_block+0x28c>)
    b136:	4b48      	ldr	r3, [pc, #288]	; (b258 <nm_spi_write_block+0x270>)
    b138:	4798      	blx	r3
    b13a:	200d      	movs	r0, #13
    b13c:	4b40      	ldr	r3, [pc, #256]	; (b240 <nm_spi_write_block+0x258>)
    b13e:	4798      	blx	r3
    b140:	e036      	b.n	b1b0 <nm_spi_write_block+0x1c8>
		result = N_FAIL;
		goto _fail_;
	}
		
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    b142:	ab08      	add	r3, sp, #32
    b144:	191b      	adds	r3, r3, r4
    b146:	3b05      	subs	r3, #5
    b148:	781b      	ldrb	r3, [r3, #0]
    b14a:	2b00      	cmp	r3, #0
    b14c:	d106      	bne.n	b15c <nm_spi_write_block+0x174>
    b14e:	ab08      	add	r3, sp, #32
    b150:	469c      	mov	ip, r3
    b152:	4464      	add	r4, ip
    b154:	3c06      	subs	r4, #6
    b156:	7823      	ldrb	r3, [r4, #0]
    b158:	2bc3      	cmp	r3, #195	; 0xc3
    b15a:	d036      	beq.n	b1ca <nm_spi_write_block+0x1e2>
	{
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    b15c:	22a1      	movs	r2, #161	; 0xa1
    b15e:	0052      	lsls	r2, r2, #1
    b160:	4943      	ldr	r1, [pc, #268]	; (b270 <nm_spi_write_block+0x288>)
    b162:	4834      	ldr	r0, [pc, #208]	; (b234 <nm_spi_write_block+0x24c>)
    b164:	4c34      	ldr	r4, [pc, #208]	; (b238 <nm_spi_write_block+0x250>)
    b166:	47a0      	blx	r4
    b168:	a907      	add	r1, sp, #28
    b16a:	788b      	ldrb	r3, [r1, #2]
    b16c:	784a      	ldrb	r2, [r1, #1]
    b16e:	7809      	ldrb	r1, [r1, #0]
    b170:	4841      	ldr	r0, [pc, #260]	; (b278 <nm_spi_write_block+0x290>)
    b172:	47a0      	blx	r4
    b174:	200d      	movs	r0, #13
    b176:	4b32      	ldr	r3, [pc, #200]	; (b240 <nm_spi_write_block+0x258>)
    b178:	4798      	blx	r3
    b17a:	e019      	b.n	b1b0 <nm_spi_write_block+0x1c8>
	/**
		Data
	**/
	result = spi_data_write(buf, size);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    b17c:	22f8      	movs	r2, #248	; 0xf8
    b17e:	0092      	lsls	r2, r2, #2
    b180:	492b      	ldr	r1, [pc, #172]	; (b230 <nm_spi_write_block+0x248>)
    b182:	482c      	ldr	r0, [pc, #176]	; (b234 <nm_spi_write_block+0x24c>)
    b184:	4b2c      	ldr	r3, [pc, #176]	; (b238 <nm_spi_write_block+0x250>)
    b186:	4798      	blx	r3
    b188:	483c      	ldr	r0, [pc, #240]	; (b27c <nm_spi_write_block+0x294>)
    b18a:	4b33      	ldr	r3, [pc, #204]	; (b258 <nm_spi_write_block+0x270>)
    b18c:	4798      	blx	r3
    b18e:	200d      	movs	r0, #13
    b190:	4b2b      	ldr	r3, [pc, #172]	; (b240 <nm_spi_write_block+0x258>)
    b192:	4798      	blx	r3
    b194:	e01b      	b.n	b1ce <nm_spi_write_block+0x1e6>
{
	uint8 len;
	uint8 rsp[3];
	sint8 result = N_OK;

    if (!gu8Crc_off)
    b196:	4b33      	ldr	r3, [pc, #204]	; (b264 <nm_spi_write_block+0x27c>)
    b198:	781c      	ldrb	r4, [r3, #0]
		len = 2;
	else
		len = 3;
    b19a:	4263      	negs	r3, r4
    b19c:	4163      	adcs	r3, r4
    b19e:	2403      	movs	r4, #3
    b1a0:	1ae4      	subs	r4, r4, r3

	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    b1a2:	b2a1      	uxth	r1, r4
    b1a4:	a807      	add	r0, sp, #28
    b1a6:	4b36      	ldr	r3, [pc, #216]	; (b280 <nm_spi_write_block+0x298>)
    b1a8:	4798      	blx	r3
    b1aa:	2800      	cmp	r0, #0
    b1ac:	d0c9      	beq.n	b142 <nm_spi_write_block+0x15a>
    b1ae:	e7bb      	b.n	b128 <nm_spi_write_block+0x140>
	/**
		Data RESP
	**/
	result = spi_data_rsp(cmd);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    b1b0:	22fa      	movs	r2, #250	; 0xfa
    b1b2:	0092      	lsls	r2, r2, #2
    b1b4:	491e      	ldr	r1, [pc, #120]	; (b230 <nm_spi_write_block+0x248>)
    b1b6:	481f      	ldr	r0, [pc, #124]	; (b234 <nm_spi_write_block+0x24c>)
    b1b8:	4b1f      	ldr	r3, [pc, #124]	; (b238 <nm_spi_write_block+0x250>)
    b1ba:	4798      	blx	r3
    b1bc:	482f      	ldr	r0, [pc, #188]	; (b27c <nm_spi_write_block+0x294>)
    b1be:	4b26      	ldr	r3, [pc, #152]	; (b258 <nm_spi_write_block+0x270>)
    b1c0:	4798      	blx	r3
    b1c2:	200d      	movs	r0, #13
    b1c4:	4b1e      	ldr	r3, [pc, #120]	; (b240 <nm_spi_write_block+0x258>)
    b1c6:	4798      	blx	r3
    b1c8:	e001      	b.n	b1ce <nm_spi_write_block+0x1e6>
{
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    b1ca:	2000      	movs	r0, #0
    b1cc:	e025      	b.n	b21a <nm_spi_write_block+0x232>
	}
	
_FAIL_:
	if(result != N_OK)
	{
		nm_bsp_sleep(1);
    b1ce:	2001      	movs	r0, #1
    b1d0:	4c2c      	ldr	r4, [pc, #176]	; (b284 <nm_spi_write_block+0x29c>)
    b1d2:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    b1d4:	9600      	str	r6, [sp, #0]
    b1d6:	0033      	movs	r3, r6
    b1d8:	0032      	movs	r2, r6
    b1da:	0031      	movs	r1, r6
    b1dc:	20cf      	movs	r0, #207	; 0xcf
    b1de:	4d12      	ldr	r5, [pc, #72]	; (b228 <nm_spi_write_block+0x240>)
    b1e0:	47a8      	blx	r5
		spi_cmd_rsp(CMD_RESET);
    b1e2:	20cf      	movs	r0, #207	; 0xcf
    b1e4:	4b17      	ldr	r3, [pc, #92]	; (b244 <nm_spi_write_block+0x25c>)
    b1e6:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    b1e8:	4a27      	ldr	r2, [pc, #156]	; (b288 <nm_spi_write_block+0x2a0>)
    b1ea:	4911      	ldr	r1, [pc, #68]	; (b230 <nm_spi_write_block+0x248>)
    b1ec:	4811      	ldr	r0, [pc, #68]	; (b234 <nm_spi_write_block+0x24c>)
    b1ee:	4d12      	ldr	r5, [pc, #72]	; (b238 <nm_spi_write_block+0x250>)
    b1f0:	47a8      	blx	r5
    b1f2:	9b03      	ldr	r3, [sp, #12]
    b1f4:	9a04      	ldr	r2, [sp, #16]
    b1f6:	4649      	mov	r1, r9
    b1f8:	4824      	ldr	r0, [pc, #144]	; (b28c <nm_spi_write_block+0x2a4>)
    b1fa:	47a8      	blx	r5
    b1fc:	200d      	movs	r0, #13
    b1fe:	4b10      	ldr	r3, [pc, #64]	; (b240 <nm_spi_write_block+0x258>)
    b200:	4798      	blx	r3
		nm_bsp_sleep(1);
    b202:	2001      	movs	r0, #1
    b204:	47a0      	blx	r4
    b206:	2301      	movs	r3, #1
    b208:	425b      	negs	r3, r3
    b20a:	469c      	mov	ip, r3
    b20c:	44e1      	add	r9, ip
		retry--;
		if(retry) goto _RETRY_;
    b20e:	464b      	mov	r3, r9
    b210:	2b00      	cmp	r3, #0
    b212:	d000      	beq.n	b216 <nm_spi_write_block+0x22e>
    b214:	e6f7      	b.n	b006 <nm_spi_write_block+0x1e>
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
    b216:	2006      	movs	r0, #6
    b218:	4240      	negs	r0, r0

	return s8Ret;
}
    b21a:	b009      	add	sp, #36	; 0x24
    b21c:	bc3c      	pop	{r2, r3, r4, r5}
    b21e:	4690      	mov	r8, r2
    b220:	4699      	mov	r9, r3
    b222:	46a2      	mov	sl, r4
    b224:	46ab      	mov	fp, r5
    b226:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b228:	0000a6bd 	.word	0x0000a6bd
    b22c:	000003ca 	.word	0x000003ca
    b230:	000135b4 	.word	0x000135b4
    b234:	00012cc0 	.word	0x00012cc0
    b238:	000116e1 	.word	0x000116e1
    b23c:	00013990 	.word	0x00013990
    b240:	00011715 	.word	0x00011715
    b244:	0000a861 	.word	0x0000a861
    b248:	000139c0 	.word	0x000139c0
    b24c:	0000a69d 	.word	0x0000a69d
    b250:	00013570 	.word	0x00013570
    b254:	000139f8 	.word	0x000139f8
    b258:	00011801 	.word	0x00011801
    b25c:	00000359 	.word	0x00000359
    b260:	00013a30 	.word	0x00013a30
    b264:	200000b0 	.word	0x200000b0
    b268:	00000363 	.word	0x00000363
    b26c:	00013a64 	.word	0x00013a64
    b270:	00013588 	.word	0x00013588
    b274:	00013a9c 	.word	0x00013a9c
    b278:	00013abc 	.word	0x00013abc
    b27c:	00013aec 	.word	0x00013aec
    b280:	0000a841 	.word	0x0000a841
    b284:	00008aed 	.word	0x00008aed
    b288:	000003f2 	.word	0x000003f2
    b28c:	00013974 	.word	0x00013974

0000b290 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    b290:	b5f0      	push	{r4, r5, r6, r7, lr}
    b292:	465f      	mov	r7, fp
    b294:	4656      	mov	r6, sl
    b296:	464d      	mov	r5, r9
    b298:	4644      	mov	r4, r8
    b29a:	b4f0      	push	{r4, r5, r6, r7}
    b29c:	b085      	sub	sp, #20
    b29e:	9001      	str	r0, [sp, #4]
    b2a0:	000e      	movs	r6, r1
    b2a2:	9202      	str	r2, [sp, #8]
    b2a4:	001d      	movs	r5, r3
    b2a6:	ab0e      	add	r3, sp, #56	; 0x38
    b2a8:	881c      	ldrh	r4, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    b2aa:	2c00      	cmp	r4, #0
    b2ac:	d062      	beq.n	b374 <Socket_ReadSocketData+0xe4>
    b2ae:	0103      	lsls	r3, r0, #4
    b2b0:	4934      	ldr	r1, [pc, #208]	; (b384 <Socket_ReadSocketData+0xf4>)
    b2b2:	585b      	ldr	r3, [r3, r1]
    b2b4:	2b00      	cmp	r3, #0
    b2b6:	d05d      	beq.n	b374 <Socket_ReadSocketData+0xe4>
    b2b8:	0103      	lsls	r3, r0, #4
    b2ba:	18cb      	adds	r3, r1, r3
    b2bc:	889b      	ldrh	r3, [r3, #4]
    b2be:	b29b      	uxth	r3, r3
    b2c0:	2b00      	cmp	r3, #0
    b2c2:	d057      	beq.n	b374 <Socket_ReadSocketData+0xe4>
    b2c4:	0103      	lsls	r3, r0, #4
    b2c6:	18cb      	adds	r3, r1, r3
    b2c8:	7a9b      	ldrb	r3, [r3, #10]
    b2ca:	2b01      	cmp	r3, #1
    b2cc:	d152      	bne.n	b374 <Socket_ReadSocketData+0xe4>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    b2ce:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    b2d0:	0107      	lsls	r7, r0, #4
    b2d2:	468b      	mov	fp, r1
    b2d4:	44bb      	add	fp, r7
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
				u32Address += u16Read;

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    b2d6:	465b      	mov	r3, fp
    b2d8:	220a      	movs	r2, #10
    b2da:	4690      	mov	r8, r2
    b2dc:	44d8      	add	r8, fp
    b2de:	46ba      	mov	sl, r7
    b2e0:	9500      	str	r5, [sp, #0]
    b2e2:	9303      	str	r3, [sp, #12]
		pstrRecv->u16RemainingSize = u16ReadCount;
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    b2e4:	465b      	mov	r3, fp
    b2e6:	889b      	ldrh	r3, [r3, #4]
			if(s16Diff > 0)
    b2e8:	1ae3      	subs	r3, r4, r3
    b2ea:	b21b      	sxth	r3, r3
    b2ec:	2b00      	cmp	r3, #0
    b2ee:	dd04      	ble.n	b2fa <Socket_ReadSocketData+0x6a>
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    b2f0:	9b03      	ldr	r3, [sp, #12]
    b2f2:	889d      	ldrh	r5, [r3, #4]
    b2f4:	b2ad      	uxth	r5, r5
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
    b2f6:	2300      	movs	r3, #0
    b2f8:	e001      	b.n	b2fe <Socket_ReadSocketData+0x6e>
    b2fa:	0025      	movs	r5, r4
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
		do
		{
			u8SetRxDone = 1;
    b2fc:	2301      	movs	r3, #1
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
			}
			
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    b2fe:	4a21      	ldr	r2, [pc, #132]	; (b384 <Socket_ReadSocketData+0xf4>)
    b300:	4651      	mov	r1, sl
    b302:	5889      	ldr	r1, [r1, r2]
    b304:	002a      	movs	r2, r5
    b306:	9800      	ldr	r0, [sp, #0]
    b308:	4f1f      	ldr	r7, [pc, #124]	; (b388 <Socket_ReadSocketData+0xf8>)
    b30a:	47b8      	blx	r7
    b30c:	2800      	cmp	r0, #0
    b30e:	d125      	bne.n	b35c <Socket_ReadSocketData+0xcc>
			{
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    b310:	4b1c      	ldr	r3, [pc, #112]	; (b384 <Socket_ReadSocketData+0xf4>)
    b312:	4652      	mov	r2, sl
    b314:	58d3      	ldr	r3, [r2, r3]
    b316:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
    b318:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    b31a:	88f3      	ldrh	r3, [r6, #6]
    b31c:	1b5b      	subs	r3, r3, r5
    b31e:	80f3      	strh	r3, [r6, #6]

				if (gpfAppSocketCb)
    b320:	4b1a      	ldr	r3, [pc, #104]	; (b38c <Socket_ReadSocketData+0xfc>)
    b322:	681b      	ldr	r3, [r3, #0]
    b324:	2b00      	cmp	r3, #0
    b326:	d005      	beq.n	b334 <Socket_ReadSocketData+0xa4>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    b328:	4b18      	ldr	r3, [pc, #96]	; (b38c <Socket_ReadSocketData+0xfc>)
    b32a:	681b      	ldr	r3, [r3, #0]
    b32c:	0032      	movs	r2, r6
    b32e:	9902      	ldr	r1, [sp, #8]
    b330:	9801      	ldr	r0, [sp, #4]
    b332:	4798      	blx	r3

				u16ReadCount -= u16Read;
    b334:	1b64      	subs	r4, r4, r5
    b336:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
    b338:	9b00      	ldr	r3, [sp, #0]
    b33a:	469c      	mov	ip, r3
    b33c:	44ac      	add	ip, r5
    b33e:	4663      	mov	r3, ip
    b340:	9300      	str	r3, [sp, #0]

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    b342:	4643      	mov	r3, r8
    b344:	781b      	ldrb	r3, [r3, #0]
    b346:	2b00      	cmp	r3, #0
    b348:	d112      	bne.n	b370 <Socket_ReadSocketData+0xe0>
    b34a:	2c00      	cmp	r4, #0
    b34c:	d012      	beq.n	b374 <Socket_ReadSocketData+0xe4>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    b34e:	3301      	adds	r3, #1
    b350:	2200      	movs	r2, #0
    b352:	2100      	movs	r1, #0
    b354:	2000      	movs	r0, #0
    b356:	4c0c      	ldr	r4, [pc, #48]	; (b388 <Socket_ReadSocketData+0xf8>)
    b358:	47a0      	blx	r4
    b35a:	e00b      	b.n	b374 <Socket_ReadSocketData+0xe4>
					break;
				}
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    b35c:	480c      	ldr	r0, [pc, #48]	; (b390 <Socket_ReadSocketData+0x100>)
    b35e:	4d0d      	ldr	r5, [pc, #52]	; (b394 <Socket_ReadSocketData+0x104>)
    b360:	47a8      	blx	r5
    b362:	0021      	movs	r1, r4
    b364:	480c      	ldr	r0, [pc, #48]	; (b398 <Socket_ReadSocketData+0x108>)
    b366:	47a8      	blx	r5
    b368:	200d      	movs	r0, #13
    b36a:	4b0c      	ldr	r3, [pc, #48]	; (b39c <Socket_ReadSocketData+0x10c>)
    b36c:	4798      	blx	r3
				break;
    b36e:	e001      	b.n	b374 <Socket_ReadSocketData+0xe4>
			}
		}while(u16ReadCount != 0);
    b370:	2c00      	cmp	r4, #0
    b372:	d1b7      	bne.n	b2e4 <Socket_ReadSocketData+0x54>
	}
}
    b374:	b005      	add	sp, #20
    b376:	bc3c      	pop	{r2, r3, r4, r5}
    b378:	4690      	mov	r8, r2
    b37a:	4699      	mov	r9, r3
    b37c:	46a2      	mov	sl, r4
    b37e:	46ab      	mov	fp, r5
    b380:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b382:	46c0      	nop			; (mov r8, r8)
    b384:	20000370 	.word	0x20000370
    b388:	00009645 	.word	0x00009645
    b38c:	20000420 	.word	0x20000420
    b390:	00012d24 	.word	0x00012d24
    b394:	000116e1 	.word	0x000116e1
    b398:	00013c40 	.word	0x00013c40
    b39c:	00011715 	.word	0x00011715

0000b3a0 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    b3a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    b3a2:	464f      	mov	r7, r9
    b3a4:	4646      	mov	r6, r8
    b3a6:	b4c0      	push	{r6, r7}
    b3a8:	b09b      	sub	sp, #108	; 0x6c
    b3aa:	000d      	movs	r5, r1
    b3ac:	0014      	movs	r4, r2
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
    b3ae:	2841      	cmp	r0, #65	; 0x41
    b3b0:	d001      	beq.n	b3b6 <m2m_ip_cb+0x16>
    b3b2:	2854      	cmp	r0, #84	; 0x54
    b3b4:	d11a      	bne.n	b3ec <m2m_ip_cb+0x4c>
	{
		tstrBindReply		strBindReply;
		tstrSocketBindMsg	strBind;

		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    b3b6:	2300      	movs	r3, #0
    b3b8:	2204      	movs	r2, #4
    b3ba:	a909      	add	r1, sp, #36	; 0x24
    b3bc:	0020      	movs	r0, r4
    b3be:	4caf      	ldr	r4, [pc, #700]	; (b67c <m2m_ip_cb+0x2dc>)
    b3c0:	47a0      	blx	r4
    b3c2:	2800      	cmp	r0, #0
    b3c4:	d000      	beq.n	b3c8 <m2m_ip_cb+0x28>
    b3c6:	e153      	b.n	b670 <m2m_ip_cb+0x2d0>
		{
			strBind.status = strBindReply.s8Status;
    b3c8:	ab09      	add	r3, sp, #36	; 0x24
    b3ca:	785a      	ldrb	r2, [r3, #1]
    b3cc:	ab05      	add	r3, sp, #20
    b3ce:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    b3d0:	4bab      	ldr	r3, [pc, #684]	; (b680 <m2m_ip_cb+0x2e0>)
    b3d2:	681b      	ldr	r3, [r3, #0]
    b3d4:	2b00      	cmp	r3, #0
    b3d6:	d100      	bne.n	b3da <m2m_ip_cb+0x3a>
    b3d8:	e14a      	b.n	b670 <m2m_ip_cb+0x2d0>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    b3da:	4ba9      	ldr	r3, [pc, #676]	; (b680 <m2m_ip_cb+0x2e0>)
    b3dc:	681b      	ldr	r3, [r3, #0]
    b3de:	aa09      	add	r2, sp, #36	; 0x24
    b3e0:	2000      	movs	r0, #0
    b3e2:	5610      	ldrsb	r0, [r2, r0]
    b3e4:	aa05      	add	r2, sp, #20
    b3e6:	2101      	movs	r1, #1
    b3e8:	4798      	blx	r3
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
	{
    b3ea:	e141      	b.n	b670 <m2m_ip_cb+0x2d0>
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    b3ec:	2842      	cmp	r0, #66	; 0x42
    b3ee:	d11a      	bne.n	b426 <m2m_ip_cb+0x86>
	{
		tstrListenReply			strListenReply;
		tstrSocketListenMsg		strListen;
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    b3f0:	2300      	movs	r3, #0
    b3f2:	2204      	movs	r2, #4
    b3f4:	a909      	add	r1, sp, #36	; 0x24
    b3f6:	0020      	movs	r0, r4
    b3f8:	4ca0      	ldr	r4, [pc, #640]	; (b67c <m2m_ip_cb+0x2dc>)
    b3fa:	47a0      	blx	r4
    b3fc:	2800      	cmp	r0, #0
    b3fe:	d000      	beq.n	b402 <m2m_ip_cb+0x62>
    b400:	e136      	b.n	b670 <m2m_ip_cb+0x2d0>
		{
			strListen.status = strListenReply.s8Status;
    b402:	ab09      	add	r3, sp, #36	; 0x24
    b404:	785a      	ldrb	r2, [r3, #1]
    b406:	ab05      	add	r3, sp, #20
    b408:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    b40a:	4b9d      	ldr	r3, [pc, #628]	; (b680 <m2m_ip_cb+0x2e0>)
    b40c:	681b      	ldr	r3, [r3, #0]
    b40e:	2b00      	cmp	r3, #0
    b410:	d100      	bne.n	b414 <m2m_ip_cb+0x74>
    b412:	e12d      	b.n	b670 <m2m_ip_cb+0x2d0>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    b414:	4b9a      	ldr	r3, [pc, #616]	; (b680 <m2m_ip_cb+0x2e0>)
    b416:	681b      	ldr	r3, [r3, #0]
    b418:	aa09      	add	r2, sp, #36	; 0x24
    b41a:	2000      	movs	r0, #0
    b41c:	5610      	ldrsb	r0, [r2, r0]
    b41e:	aa05      	add	r2, sp, #20
    b420:	2102      	movs	r1, #2
    b422:	4798      	blx	r3
    b424:	e124      	b.n	b670 <m2m_ip_cb+0x2d0>
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    b426:	2843      	cmp	r0, #67	; 0x43
    b428:	d149      	bne.n	b4be <m2m_ip_cb+0x11e>
	{
		tstrAcceptReply			strAcceptReply;
		tstrSocketAcceptMsg		strAccept;
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    b42a:	2300      	movs	r3, #0
    b42c:	220c      	movs	r2, #12
    b42e:	a905      	add	r1, sp, #20
    b430:	0020      	movs	r0, r4
    b432:	4c92      	ldr	r4, [pc, #584]	; (b67c <m2m_ip_cb+0x2dc>)
    b434:	47a0      	blx	r4
    b436:	2800      	cmp	r0, #0
    b438:	d000      	beq.n	b43c <m2m_ip_cb+0x9c>
    b43a:	e119      	b.n	b670 <m2m_ip_cb+0x2d0>
		{
			if(strAcceptReply.sConnectedSock >= 0)
    b43c:	ab05      	add	r3, sp, #20
    b43e:	2209      	movs	r2, #9
    b440:	569a      	ldrsb	r2, [r3, r2]
    b442:	2a00      	cmp	r2, #0
    b444:	db24      	blt.n	b490 <m2m_ip_cb+0xf0>
			{
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
    b446:	0018      	movs	r0, r3
    b448:	2108      	movs	r1, #8
    b44a:	5659      	ldrsb	r1, [r3, r1]
    b44c:	4c8d      	ldr	r4, [pc, #564]	; (b684 <m2m_ip_cb+0x2e4>)
    b44e:	0109      	lsls	r1, r1, #4
    b450:	1861      	adds	r1, r4, r1
    b452:	7ac9      	ldrb	r1, [r1, #11]
    b454:	b2c9      	uxtb	r1, r1
    b456:	0113      	lsls	r3, r2, #4
    b458:	18e3      	adds	r3, r4, r3
    b45a:	72d9      	strb	r1, [r3, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
    b45c:	2101      	movs	r1, #1
    b45e:	7299      	strb	r1, [r3, #10]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    b460:	8941      	ldrh	r1, [r0, #10]
    b462:	3908      	subs	r1, #8
    b464:	b289      	uxth	r1, r1
    b466:	8119      	strh	r1, [r3, #8]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
    b468:	4987      	ldr	r1, [pc, #540]	; (b688 <m2m_ip_cb+0x2e8>)
    b46a:	880b      	ldrh	r3, [r1, #0]
    b46c:	3301      	adds	r3, #1
    b46e:	b29b      	uxth	r3, r3
    b470:	800b      	strh	r3, [r1, #0]
				if(gu16SessionID == 0)
    b472:	880b      	ldrh	r3, [r1, #0]
    b474:	b29b      	uxth	r3, r3
    b476:	2b00      	cmp	r3, #0
    b478:	d103      	bne.n	b482 <m2m_ip_cb+0xe2>
					++gu16SessionID;
    b47a:	880b      	ldrh	r3, [r1, #0]
    b47c:	3301      	adds	r3, #1
    b47e:	b29b      	uxth	r3, r3
    b480:	800b      	strh	r3, [r1, #0]

				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    b482:	4b81      	ldr	r3, [pc, #516]	; (b688 <m2m_ip_cb+0x2e8>)
    b484:	8819      	ldrh	r1, [r3, #0]
    b486:	b289      	uxth	r1, r1
    b488:	0113      	lsls	r3, r2, #4
    b48a:	487e      	ldr	r0, [pc, #504]	; (b684 <m2m_ip_cb+0x2e4>)
    b48c:	18c3      	adds	r3, r0, r3
    b48e:	80d9      	strh	r1, [r3, #6]
				M2M_DBG("Socket %d session ID = %d\r\n",strAcceptReply.sConnectedSock , gu16SessionID );		
			}
			strAccept.sock = strAcceptReply.sConnectedSock;
    b490:	ab09      	add	r3, sp, #36	; 0x24
    b492:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    b494:	2202      	movs	r2, #2
    b496:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    b498:	aa05      	add	r2, sp, #20
    b49a:	8851      	ldrh	r1, [r2, #2]
    b49c:	80d9      	strh	r1, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    b49e:	9a06      	ldr	r2, [sp, #24]
    b4a0:	920b      	str	r2, [sp, #44]	; 0x2c
			if(gpfAppSocketCb)
    b4a2:	4b77      	ldr	r3, [pc, #476]	; (b680 <m2m_ip_cb+0x2e0>)
    b4a4:	681b      	ldr	r3, [r3, #0]
    b4a6:	2b00      	cmp	r3, #0
    b4a8:	d100      	bne.n	b4ac <m2m_ip_cb+0x10c>
    b4aa:	e0e1      	b.n	b670 <m2m_ip_cb+0x2d0>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    b4ac:	4b74      	ldr	r3, [pc, #464]	; (b680 <m2m_ip_cb+0x2e0>)
    b4ae:	681b      	ldr	r3, [r3, #0]
    b4b0:	aa05      	add	r2, sp, #20
    b4b2:	2008      	movs	r0, #8
    b4b4:	5610      	ldrsb	r0, [r2, r0]
    b4b6:	aa09      	add	r2, sp, #36	; 0x24
    b4b8:	2104      	movs	r1, #4
    b4ba:	4798      	blx	r3
    b4bc:	e0d8      	b.n	b670 <m2m_ip_cb+0x2d0>
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    b4be:	2844      	cmp	r0, #68	; 0x44
    b4c0:	d001      	beq.n	b4c6 <m2m_ip_cb+0x126>
    b4c2:	284b      	cmp	r0, #75	; 0x4b
    b4c4:	d125      	bne.n	b512 <m2m_ip_cb+0x172>
	{
		tstrConnectReply		strConnectReply;
		tstrSocketConnectMsg	strConnMsg;
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    b4c6:	2300      	movs	r3, #0
    b4c8:	2204      	movs	r2, #4
    b4ca:	a909      	add	r1, sp, #36	; 0x24
    b4cc:	0020      	movs	r0, r4
    b4ce:	4c6b      	ldr	r4, [pc, #428]	; (b67c <m2m_ip_cb+0x2dc>)
    b4d0:	47a0      	blx	r4
    b4d2:	2800      	cmp	r0, #0
    b4d4:	d000      	beq.n	b4d8 <m2m_ip_cb+0x138>
    b4d6:	e0cb      	b.n	b670 <m2m_ip_cb+0x2d0>
		{
			strConnMsg.sock		= strConnectReply.sock;
    b4d8:	ab09      	add	r3, sp, #36	; 0x24
    b4da:	2000      	movs	r0, #0
    b4dc:	5618      	ldrsb	r0, [r3, r0]
    b4de:	aa05      	add	r2, sp, #20
    b4e0:	7010      	strb	r0, [r2, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    b4e2:	785b      	ldrb	r3, [r3, #1]
    b4e4:	b25b      	sxtb	r3, r3
    b4e6:	7053      	strb	r3, [r2, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    b4e8:	2b00      	cmp	r3, #0
    b4ea:	d107      	bne.n	b4fc <m2m_ip_cb+0x15c>
			{
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    b4ec:	ab09      	add	r3, sp, #36	; 0x24
    b4ee:	885a      	ldrh	r2, [r3, #2]
    b4f0:	3a08      	subs	r2, #8
    b4f2:	b292      	uxth	r2, r2
    b4f4:	0103      	lsls	r3, r0, #4
    b4f6:	4963      	ldr	r1, [pc, #396]	; (b684 <m2m_ip_cb+0x2e4>)
    b4f8:	18cb      	adds	r3, r1, r3
    b4fa:	811a      	strh	r2, [r3, #8]
			}
			if(gpfAppSocketCb)
    b4fc:	4b60      	ldr	r3, [pc, #384]	; (b680 <m2m_ip_cb+0x2e0>)
    b4fe:	681b      	ldr	r3, [r3, #0]
    b500:	2b00      	cmp	r3, #0
    b502:	d100      	bne.n	b506 <m2m_ip_cb+0x166>
    b504:	e0b4      	b.n	b670 <m2m_ip_cb+0x2d0>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    b506:	4b5e      	ldr	r3, [pc, #376]	; (b680 <m2m_ip_cb+0x2e0>)
    b508:	681b      	ldr	r3, [r3, #0]
    b50a:	aa05      	add	r2, sp, #20
    b50c:	2105      	movs	r1, #5
    b50e:	4798      	blx	r3
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
	{
    b510:	e0ae      	b.n	b670 <m2m_ip_cb+0x2d0>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    b512:	284a      	cmp	r0, #74	; 0x4a
    b514:	d115      	bne.n	b542 <m2m_ip_cb+0x1a2>
	{
		tstrDnsReply	strDnsReply;
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    b516:	2300      	movs	r3, #0
    b518:	2244      	movs	r2, #68	; 0x44
    b51a:	a909      	add	r1, sp, #36	; 0x24
    b51c:	0020      	movs	r0, r4
    b51e:	4c57      	ldr	r4, [pc, #348]	; (b67c <m2m_ip_cb+0x2dc>)
    b520:	47a0      	blx	r4
    b522:	2800      	cmp	r0, #0
    b524:	d000      	beq.n	b528 <m2m_ip_cb+0x188>
    b526:	e0a3      	b.n	b670 <m2m_ip_cb+0x2d0>
		{
			if(gpfAppResolveCb)
    b528:	4b58      	ldr	r3, [pc, #352]	; (b68c <m2m_ip_cb+0x2ec>)
    b52a:	681b      	ldr	r3, [r3, #0]
    b52c:	2b00      	cmp	r3, #0
    b52e:	d100      	bne.n	b532 <m2m_ip_cb+0x192>
    b530:	e09e      	b.n	b670 <m2m_ip_cb+0x2d0>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    b532:	4b56      	ldr	r3, [pc, #344]	; (b68c <m2m_ip_cb+0x2ec>)
    b534:	681b      	ldr	r3, [r3, #0]
    b536:	9a19      	ldr	r2, [sp, #100]	; 0x64
    b538:	9203      	str	r2, [sp, #12]
    b53a:	0011      	movs	r1, r2
    b53c:	a809      	add	r0, sp, #36	; 0x24
    b53e:	4798      	blx	r3
    b540:	e096      	b.n	b670 <m2m_ip_cb+0x2d0>
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    b542:	2846      	cmp	r0, #70	; 0x46
    b544:	d005      	beq.n	b552 <m2m_ip_cb+0x1b2>
    b546:	2848      	cmp	r0, #72	; 0x48
    b548:	d005      	beq.n	b556 <m2m_ip_cb+0x1b6>
		SOCKET				sock;
		sint16				s16RecvStatus;
		tstrRecvReply		strRecvReply;
		uint16				u16ReadSize;
		tstrSocketRecvMsg	strRecvMsg;
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    b54a:	2606      	movs	r6, #6
		{
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    b54c:	284d      	cmp	r0, #77	; 0x4d
    b54e:	d003      	beq.n	b558 <m2m_ip_cb+0x1b8>
    b550:	e04c      	b.n	b5ec <m2m_ip_cb+0x24c>
		SOCKET				sock;
		sint16				s16RecvStatus;
		tstrRecvReply		strRecvReply;
		uint16				u16ReadSize;
		tstrSocketRecvMsg	strRecvMsg;
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    b552:	2606      	movs	r6, #6
    b554:	e000      	b.n	b558 <m2m_ip_cb+0x1b8>
		uint16				u16DataOffset;

		if(u8OpCode == SOCKET_CMD_RECVFROM)
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    b556:	2609      	movs	r6, #9

		/* Read RECV REPLY data structure.
		*/
		u16ReadSize = sizeof(tstrRecvReply);
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    b558:	2300      	movs	r3, #0
    b55a:	2210      	movs	r2, #16
    b55c:	a905      	add	r1, sp, #20
    b55e:	0020      	movs	r0, r4
    b560:	4f46      	ldr	r7, [pc, #280]	; (b67c <m2m_ip_cb+0x2dc>)
    b562:	47b8      	blx	r7
    b564:	2800      	cmp	r0, #0
    b566:	d000      	beq.n	b56a <m2m_ip_cb+0x1ca>
    b568:	e082      	b.n	b670 <m2m_ip_cb+0x2d0>
		{
			uint16 u16SessionID = 0;

			sock			= strRecvReply.sock;
    b56a:	aa05      	add	r2, sp, #20
    b56c:	200c      	movs	r0, #12
    b56e:	5610      	ldrsb	r0, [r2, r0]
			u16SessionID = strRecvReply.u16SessionID;
    b570:	89d3      	ldrh	r3, [r2, #14]
    b572:	469c      	mov	ip, r3
			M2M_DBG("recv callback session ID = %d\r\n",u16SessionID);
			
			/* Reset the Socket RX Pending Flag.
			*/
			gastrSockets[sock].bIsRecvPending = 0;
    b574:	0103      	lsls	r3, r0, #4
    b576:	4943      	ldr	r1, [pc, #268]	; (b684 <m2m_ip_cb+0x2e4>)
    b578:	18c9      	adds	r1, r1, r3
    b57a:	2300      	movs	r3, #0
    b57c:	730b      	strb	r3, [r1, #12]

			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    b57e:	2708      	movs	r7, #8
    b580:	5fd3      	ldrsh	r3, [r2, r7]
    b582:	4698      	mov	r8, r3
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    b584:	8953      	ldrh	r3, [r2, #10]
    b586:	4699      	mov	r9, r3
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    b588:	af09      	add	r7, sp, #36	; 0x24
    b58a:	8853      	ldrh	r3, [r2, #2]
    b58c:	817b      	strh	r3, [r7, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    b58e:	9b06      	ldr	r3, [sp, #24]
    b590:	930c      	str	r3, [sp, #48]	; 0x30

			if(u16SessionID == gastrSockets[sock].u16SessionID)
    b592:	88ca      	ldrh	r2, [r1, #6]
    b594:	b292      	uxth	r2, r2
    b596:	4594      	cmp	ip, r2
    b598:	d11f      	bne.n	b5da <m2m_ip_cb+0x23a>
			{
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    b59a:	4643      	mov	r3, r8
    b59c:	2b00      	cmp	r3, #0
    b59e:	dd0d      	ble.n	b5bc <m2m_ip_cb+0x21c>
    b5a0:	45a8      	cmp	r8, r5
    b5a2:	da0b      	bge.n	b5bc <m2m_ip_cb+0x21c>
					/* Read the Application data and deliver it to the application callback in
					the given application buffer. If the buffer is smaller than the received data,
					the data is passed to the application in chunks according to its buffer size.
					*/
					u16ReadSize = (uint16)s16RecvStatus;
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    b5a4:	0023      	movs	r3, r4
    b5a6:	444b      	add	r3, r9
    b5a8:	4642      	mov	r2, r8
    b5aa:	4669      	mov	r1, sp
    b5ac:	818a      	strh	r2, [r1, #12]
    b5ae:	898a      	ldrh	r2, [r1, #12]
    b5b0:	9200      	str	r2, [sp, #0]
    b5b2:	0032      	movs	r2, r6
    b5b4:	0039      	movs	r1, r7
    b5b6:	4c36      	ldr	r4, [pc, #216]	; (b690 <m2m_ip_cb+0x2f0>)
    b5b8:	47a0      	blx	r4
    b5ba:	e059      	b.n	b670 <m2m_ip_cb+0x2d0>
				}
				else
				{
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    b5bc:	ab09      	add	r3, sp, #36	; 0x24
    b5be:	4642      	mov	r2, r8
    b5c0:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    b5c2:	2300      	movs	r3, #0
    b5c4:	9309      	str	r3, [sp, #36]	; 0x24
					if(gpfAppSocketCb)
    b5c6:	4b2e      	ldr	r3, [pc, #184]	; (b680 <m2m_ip_cb+0x2e0>)
    b5c8:	681b      	ldr	r3, [r3, #0]
    b5ca:	2b00      	cmp	r3, #0
    b5cc:	d050      	beq.n	b670 <m2m_ip_cb+0x2d0>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    b5ce:	4b2c      	ldr	r3, [pc, #176]	; (b680 <m2m_ip_cb+0x2e0>)
    b5d0:	681b      	ldr	r3, [r3, #0]
    b5d2:	aa09      	add	r2, sp, #36	; 0x24
    b5d4:	0031      	movs	r1, r6
    b5d6:	4798      	blx	r3
    b5d8:	e04a      	b.n	b670 <m2m_ip_cb+0x2d0>
				}
			}
			else
			{
				M2M_DBG("Discard recv callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
				if(u16ReadSize < u16BufferSize)
    b5da:	2d10      	cmp	r5, #16
    b5dc:	d948      	bls.n	b670 <m2m_ip_cb+0x2d0>
				{
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    b5de:	2301      	movs	r3, #1
    b5e0:	2200      	movs	r2, #0
    b5e2:	2100      	movs	r1, #0
    b5e4:	2000      	movs	r0, #0
    b5e6:	4c25      	ldr	r4, [pc, #148]	; (b67c <m2m_ip_cb+0x2dc>)
    b5e8:	47a0      	blx	r4
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    b5ea:	e041      	b.n	b670 <m2m_ip_cb+0x2d0>
						M2M_DBG("hif_receive Fail\n");
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    b5ec:	2845      	cmp	r0, #69	; 0x45
    b5ee:	d005      	beq.n	b5fc <m2m_ip_cb+0x25c>
    b5f0:	2847      	cmp	r0, #71	; 0x47
    b5f2:	d005      	beq.n	b600 <m2m_ip_cb+0x260>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    b5f4:	2507      	movs	r5, #7
						M2M_DBG("hif_receive Fail\n");
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    b5f6:	284c      	cmp	r0, #76	; 0x4c
    b5f8:	d003      	beq.n	b602 <m2m_ip_cb+0x262>
    b5fa:	e022      	b.n	b642 <m2m_ip_cb+0x2a2>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    b5fc:	2507      	movs	r5, #7
    b5fe:	e000      	b.n	b602 <m2m_ip_cb+0x262>

		if(u8OpCode == SOCKET_CMD_SENDTO)
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    b600:	2508      	movs	r5, #8

		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    b602:	2300      	movs	r3, #0
    b604:	2208      	movs	r2, #8
    b606:	a909      	add	r1, sp, #36	; 0x24
    b608:	0020      	movs	r0, r4
    b60a:	4c1c      	ldr	r4, [pc, #112]	; (b67c <m2m_ip_cb+0x2dc>)
    b60c:	47a0      	blx	r4
    b60e:	2800      	cmp	r0, #0
    b610:	d12e      	bne.n	b670 <m2m_ip_cb+0x2d0>
		{
			uint16 u16SessionID = 0;
			
			sock = strReply.sock;
    b612:	ab09      	add	r3, sp, #36	; 0x24
    b614:	2000      	movs	r0, #0
    b616:	5618      	ldrsb	r0, [r3, r0]
			u16SessionID = strReply.u16SessionID;
    b618:	889a      	ldrh	r2, [r3, #4]
			M2M_DBG("send callback session ID = %d\r\n",u16SessionID);
			
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    b61a:	8859      	ldrh	r1, [r3, #2]
    b61c:	ab05      	add	r3, sp, #20
    b61e:	8019      	strh	r1, [r3, #0]

			if(u16SessionID == gastrSockets[sock].u16SessionID)
    b620:	0103      	lsls	r3, r0, #4
    b622:	4918      	ldr	r1, [pc, #96]	; (b684 <m2m_ip_cb+0x2e4>)
    b624:	18cb      	adds	r3, r1, r3
    b626:	88db      	ldrh	r3, [r3, #6]
    b628:	b29b      	uxth	r3, r3
    b62a:	429a      	cmp	r2, r3
    b62c:	d120      	bne.n	b670 <m2m_ip_cb+0x2d0>
			{
				if(gpfAppSocketCb)
    b62e:	4b14      	ldr	r3, [pc, #80]	; (b680 <m2m_ip_cb+0x2e0>)
    b630:	681b      	ldr	r3, [r3, #0]
    b632:	2b00      	cmp	r3, #0
    b634:	d01c      	beq.n	b670 <m2m_ip_cb+0x2d0>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    b636:	4b12      	ldr	r3, [pc, #72]	; (b680 <m2m_ip_cb+0x2e0>)
    b638:	681b      	ldr	r3, [r3, #0]
    b63a:	aa05      	add	r2, sp, #20
    b63c:	0029      	movs	r1, r5
    b63e:	4798      	blx	r3
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
	{
    b640:	e016      	b.n	b670 <m2m_ip_cb+0x2d0>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
    b642:	2852      	cmp	r0, #82	; 0x52
    b644:	d114      	bne.n	b670 <m2m_ip_cb+0x2d0>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    b646:	2301      	movs	r3, #1
    b648:	2214      	movs	r2, #20
    b64a:	a909      	add	r1, sp, #36	; 0x24
    b64c:	0020      	movs	r0, r4
    b64e:	4c0b      	ldr	r4, [pc, #44]	; (b67c <m2m_ip_cb+0x2dc>)
    b650:	47a0      	blx	r4
    b652:	2800      	cmp	r0, #0
    b654:	d10c      	bne.n	b670 <m2m_ip_cb+0x2d0>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    b656:	4b0f      	ldr	r3, [pc, #60]	; (b694 <m2m_ip_cb+0x2f4>)
    b658:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b65a:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    b65c:	681b      	ldr	r3, [r3, #0]
    b65e:	2b00      	cmp	r3, #0
    b660:	d006      	beq.n	b670 <m2m_ip_cb+0x2d0>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    b662:	4b0c      	ldr	r3, [pc, #48]	; (b694 <m2m_ip_cb+0x2f4>)
    b664:	681c      	ldr	r4, [r3, #0]
    b666:	ab09      	add	r3, sp, #36	; 0x24
    b668:	7c1a      	ldrb	r2, [r3, #16]
    b66a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b66c:	9809      	ldr	r0, [sp, #36]	; 0x24
    b66e:	47a0      	blx	r4
			}
		}
	}
}
    b670:	b01b      	add	sp, #108	; 0x6c
    b672:	bc0c      	pop	{r2, r3}
    b674:	4690      	mov	r8, r2
    b676:	4699      	mov	r9, r3
    b678:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b67a:	46c0      	nop			; (mov r8, r8)
    b67c:	00009645 	.word	0x00009645
    b680:	20000420 	.word	0x20000420
    b684:	20000370 	.word	0x20000370
    b688:	200000b4 	.word	0x200000b4
    b68c:	20000428 	.word	0x20000428
    b690:	0000b291 	.word	0x0000b291
    b694:	20000424 	.word	0x20000424

0000b698 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    b698:	b510      	push	{r4, lr}
	if(gbSocketInit == 0)
    b69a:	4b0a      	ldr	r3, [pc, #40]	; (b6c4 <socketInit+0x2c>)
    b69c:	781b      	ldrb	r3, [r3, #0]
    b69e:	2b00      	cmp	r3, #0
    b6a0:	d10e      	bne.n	b6c0 <socketInit+0x28>
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    b6a2:	22b0      	movs	r2, #176	; 0xb0
    b6a4:	2100      	movs	r1, #0
    b6a6:	4808      	ldr	r0, [pc, #32]	; (b6c8 <socketInit+0x30>)
    b6a8:	4b08      	ldr	r3, [pc, #32]	; (b6cc <socketInit+0x34>)
    b6aa:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    b6ac:	4908      	ldr	r1, [pc, #32]	; (b6d0 <socketInit+0x38>)
    b6ae:	2002      	movs	r0, #2
    b6b0:	4b08      	ldr	r3, [pc, #32]	; (b6d4 <socketInit+0x3c>)
    b6b2:	4798      	blx	r3
		gbSocketInit	= 1;
    b6b4:	2201      	movs	r2, #1
    b6b6:	4b03      	ldr	r3, [pc, #12]	; (b6c4 <socketInit+0x2c>)
    b6b8:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
    b6ba:	2200      	movs	r2, #0
    b6bc:	4b06      	ldr	r3, [pc, #24]	; (b6d8 <socketInit+0x40>)
    b6be:	801a      	strh	r2, [r3, #0]
	}
}
    b6c0:	bd10      	pop	{r4, pc}
    b6c2:	46c0      	nop			; (mov r8, r8)
    b6c4:	200000b2 	.word	0x200000b2
    b6c8:	20000370 	.word	0x20000370
    b6cc:	00008efd 	.word	0x00008efd
    b6d0:	0000b3a1 	.word	0x0000b3a1
    b6d4:	00009731 	.word	0x00009731
    b6d8:	200000b4 	.word	0x200000b4

0000b6dc <socketDeinit>:

Date
		27 Feb 2015
*********************************************************************/
void socketDeinit(void)
{	
    b6dc:	b510      	push	{r4, lr}
	m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    b6de:	22b0      	movs	r2, #176	; 0xb0
    b6e0:	2100      	movs	r1, #0
    b6e2:	4807      	ldr	r0, [pc, #28]	; (b700 <socketDeinit+0x24>)
    b6e4:	4b07      	ldr	r3, [pc, #28]	; (b704 <socketDeinit+0x28>)
    b6e6:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_IP, NULL);
    b6e8:	2100      	movs	r1, #0
    b6ea:	2002      	movs	r0, #2
    b6ec:	4b06      	ldr	r3, [pc, #24]	; (b708 <socketDeinit+0x2c>)
    b6ee:	4798      	blx	r3
	gpfAppSocketCb	= NULL;
    b6f0:	2300      	movs	r3, #0
    b6f2:	4a06      	ldr	r2, [pc, #24]	; (b70c <socketDeinit+0x30>)
    b6f4:	6013      	str	r3, [r2, #0]
	gpfAppResolveCb	= NULL;
    b6f6:	4a06      	ldr	r2, [pc, #24]	; (b710 <socketDeinit+0x34>)
    b6f8:	6013      	str	r3, [r2, #0]
	gbSocketInit	= 0;
    b6fa:	4a06      	ldr	r2, [pc, #24]	; (b714 <socketDeinit+0x38>)
    b6fc:	7013      	strb	r3, [r2, #0]
}
    b6fe:	bd10      	pop	{r4, pc}
    b700:	20000370 	.word	0x20000370
    b704:	00008efd 	.word	0x00008efd
    b708:	00009731 	.word	0x00009731
    b70c:	20000420 	.word	0x20000420
    b710:	20000428 	.word	0x20000428
    b714:	200000b2 	.word	0x200000b2

0000b718 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
    b718:	4b02      	ldr	r3, [pc, #8]	; (b724 <registerSocketCallback+0xc>)
    b71a:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    b71c:	4b02      	ldr	r3, [pc, #8]	; (b728 <registerSocketCallback+0x10>)
    b71e:	6019      	str	r1, [r3, #0]
}
    b720:	4770      	bx	lr
    b722:	46c0      	nop			; (mov r8, r8)
    b724:	20000420 	.word	0x20000420
    b728:	20000428 	.word	0x20000428

0000b72c <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    b72c:	b5f0      	push	{r4, r5, r6, r7, lr}
    b72e:	4657      	mov	r7, sl
    b730:	464e      	mov	r6, r9
    b732:	b4c0      	push	{r6, r7}
    b734:	b089      	sub	sp, #36	; 0x24
    b736:	9205      	str	r2, [sp, #20]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    b738:	2802      	cmp	r0, #2
    b73a:	d000      	beq.n	b73e <socket+0x12>
    b73c:	e094      	b.n	b868 <socket+0x13c>
	{
		if(u8Type == SOCK_STREAM)
    b73e:	2901      	cmp	r1, #1
    b740:	d133      	bne.n	b7aa <socket+0x7e>
		{
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
			{
				u8SockID	= u8NextTcpSock;
    b742:	4c4f      	ldr	r4, [pc, #316]	; (b880 <socket+0x154>)
    b744:	7825      	ldrb	r5, [r4, #0]
    b746:	b2ef      	uxtb	r7, r5
				pstrSock	= &gastrSockets[u8NextTcpSock];
    b748:	7823      	ldrb	r3, [r4, #0]
    b74a:	b2de      	uxtb	r6, r3
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    b74c:	7820      	ldrb	r0, [r4, #0]
    b74e:	3001      	adds	r0, #1
    b750:	3106      	adds	r1, #6
    b752:	4b4c      	ldr	r3, [pc, #304]	; (b884 <socket+0x158>)
    b754:	4798      	blx	r3
    b756:	b2c9      	uxtb	r1, r1
    b758:	7021      	strb	r1, [r4, #0]
				if(!pstrSock->bIsUsed)
    b75a:	0133      	lsls	r3, r6, #4
    b75c:	4a4a      	ldr	r2, [pc, #296]	; (b888 <socket+0x15c>)
    b75e:	18d3      	adds	r3, r2, r3
    b760:	7a9b      	ldrb	r3, [r3, #10]
    b762:	2506      	movs	r5, #6
    b764:	2b00      	cmp	r3, #0
    b766:	d102      	bne.n	b76e <socket+0x42>
		if(u8Type == SOCK_STREAM)
		{
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
			{
				u8SockID	= u8NextTcpSock;
				pstrSock	= &gastrSockets[u8NextTcpSock];
    b768:	0134      	lsls	r4, r6, #4
    b76a:	18a4      	adds	r4, r4, r2
    b76c:	e016      	b.n	b79c <socket+0x70>
	{
		if(u8Type == SOCK_STREAM)
		{
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
			{
				u8SockID	= u8NextTcpSock;
    b76e:	4c44      	ldr	r4, [pc, #272]	; (b880 <socket+0x154>)
				pstrSock	= &gastrSockets[u8NextTcpSock];
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    b770:	4b44      	ldr	r3, [pc, #272]	; (b884 <socket+0x158>)
    b772:	469a      	mov	sl, r3
				if(!pstrSock->bIsUsed)
    b774:	4b44      	ldr	r3, [pc, #272]	; (b888 <socket+0x15c>)
    b776:	4699      	mov	r9, r3
	{
		if(u8Type == SOCK_STREAM)
		{
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
			{
				u8SockID	= u8NextTcpSock;
    b778:	7827      	ldrb	r7, [r4, #0]
    b77a:	b2ff      	uxtb	r7, r7
				pstrSock	= &gastrSockets[u8NextTcpSock];
    b77c:	7823      	ldrb	r3, [r4, #0]
    b77e:	b2de      	uxtb	r6, r3
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    b780:	7820      	ldrb	r0, [r4, #0]
    b782:	3001      	adds	r0, #1
    b784:	2107      	movs	r1, #7
    b786:	47d0      	blx	sl
    b788:	b2c9      	uxtb	r1, r1
    b78a:	7021      	strb	r1, [r4, #0]
				if(!pstrSock->bIsUsed)
    b78c:	0133      	lsls	r3, r6, #4
    b78e:	444b      	add	r3, r9
    b790:	7a9b      	ldrb	r3, [r3, #10]
    b792:	2b00      	cmp	r3, #0
    b794:	d104      	bne.n	b7a0 <socket+0x74>
		if(u8Type == SOCK_STREAM)
		{
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
			{
				u8SockID	= u8NextTcpSock;
				pstrSock	= &gastrSockets[u8NextTcpSock];
    b796:	0134      	lsls	r4, r6, #4
    b798:	4b3b      	ldr	r3, [pc, #236]	; (b888 <socket+0x15c>)
    b79a:	18e4      	adds	r4, r4, r3
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
				if(!pstrSock->bIsUsed)
				{
					sock = (SOCKET)u8SockID;
    b79c:	b27d      	sxtb	r5, r7
					break;
    b79e:	e02d      	b.n	b7fc <socket+0xd0>
    b7a0:	3d01      	subs	r5, #1
    b7a2:	b2ed      	uxtb	r5, r5
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
	{
		if(u8Type == SOCK_STREAM)
		{
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    b7a4:	2d00      	cmp	r5, #0
    b7a6:	d1e7      	bne.n	b778 <socket+0x4c>
    b7a8:	e061      	b.n	b86e <socket+0x142>
					sock = (SOCKET)u8SockID;
					break;
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
    b7aa:	2902      	cmp	r1, #2
    b7ac:	d15f      	bne.n	b86e <socket+0x142>
		{
			volatile tstrSocket	*pastrUDPSockets = &gastrSockets[TCP_SOCK_MAX];
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
			{
				u8SockID		= u8NextUdpSock;
    b7ae:	4a37      	ldr	r2, [pc, #220]	; (b88c <socket+0x160>)
    b7b0:	7815      	ldrb	r5, [r2, #0]
    b7b2:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    b7b4:	7814      	ldrb	r4, [r2, #0]
    b7b6:	0124      	lsls	r4, r4, #4
    b7b8:	4b35      	ldr	r3, [pc, #212]	; (b890 <socket+0x164>)
    b7ba:	18e4      	adds	r4, r4, r3
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    b7bc:	7813      	ldrb	r3, [r2, #0]
    b7be:	3301      	adds	r3, #1
    b7c0:	3101      	adds	r1, #1
    b7c2:	400b      	ands	r3, r1
    b7c4:	7013      	strb	r3, [r2, #0]
				if(!pstrSock->bIsUsed)
    b7c6:	7aa3      	ldrb	r3, [r4, #10]
    b7c8:	2b00      	cmp	r3, #0
    b7ca:	d00f      	beq.n	b7ec <socket+0xc0>
    b7cc:	2203      	movs	r2, #3
		else if(u8Type == SOCK_DGRAM)
		{
			volatile tstrSocket	*pastrUDPSockets = &gastrSockets[TCP_SOCK_MAX];
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
			{
				u8SockID		= u8NextUdpSock;
    b7ce:	492f      	ldr	r1, [pc, #188]	; (b88c <socket+0x160>)
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    b7d0:	4f2f      	ldr	r7, [pc, #188]	; (b890 <socket+0x164>)
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    b7d2:	2003      	movs	r0, #3
		else if(u8Type == SOCK_DGRAM)
		{
			volatile tstrSocket	*pastrUDPSockets = &gastrSockets[TCP_SOCK_MAX];
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
			{
				u8SockID		= u8NextUdpSock;
    b7d4:	780d      	ldrb	r5, [r1, #0]
    b7d6:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    b7d8:	780c      	ldrb	r4, [r1, #0]
    b7da:	0124      	lsls	r4, r4, #4
    b7dc:	19e4      	adds	r4, r4, r7
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    b7de:	780b      	ldrb	r3, [r1, #0]
    b7e0:	3301      	adds	r3, #1
    b7e2:	4003      	ands	r3, r0
    b7e4:	700b      	strb	r3, [r1, #0]
				if(!pstrSock->bIsUsed)
    b7e6:	7aa3      	ldrb	r3, [r4, #10]
    b7e8:	2b00      	cmp	r3, #0
    b7ea:	d102      	bne.n	b7f2 <socket+0xc6>
				{
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
    b7ec:	3507      	adds	r5, #7
    b7ee:	b26d      	sxtb	r5, r5
					break;
    b7f0:	e004      	b.n	b7fc <socket+0xd0>
    b7f2:	3a01      	subs	r2, #1
    b7f4:	b2d2      	uxtb	r2, r2
			}
		}
		else if(u8Type == SOCK_DGRAM)
		{
			volatile tstrSocket	*pastrUDPSockets = &gastrSockets[TCP_SOCK_MAX];
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    b7f6:	2a00      	cmp	r2, #0
    b7f8:	d1ec      	bne.n	b7d4 <socket+0xa8>
    b7fa:	e038      	b.n	b86e <socket+0x142>
					break;
				}
			}
		}

		if(sock >= 0)
    b7fc:	2d00      	cmp	r5, #0
    b7fe:	db38      	blt.n	b872 <socket+0x146>
		{
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    b800:	2210      	movs	r2, #16
    b802:	2100      	movs	r1, #0
    b804:	0020      	movs	r0, r4
    b806:	4b23      	ldr	r3, [pc, #140]	; (b894 <socket+0x168>)
    b808:	4798      	blx	r3
			pstrSock->bIsUsed = 1;
    b80a:	2301      	movs	r3, #1
    b80c:	72a3      	strb	r3, [r4, #10]

			/* The session ID is used to distinguish different socket connections
				by comparing the assigned session ID to the one reported by the firmware*/
			++gu16SessionID;
    b80e:	4a22      	ldr	r2, [pc, #136]	; (b898 <socket+0x16c>)
    b810:	8813      	ldrh	r3, [r2, #0]
    b812:	3301      	adds	r3, #1
    b814:	b29b      	uxth	r3, r3
    b816:	8013      	strh	r3, [r2, #0]
			if(gu16SessionID == 0)
    b818:	8813      	ldrh	r3, [r2, #0]
    b81a:	b29b      	uxth	r3, r3
    b81c:	2b00      	cmp	r3, #0
    b81e:	d103      	bne.n	b828 <socket+0xfc>
				++gu16SessionID;
    b820:	8813      	ldrh	r3, [r2, #0]
    b822:	3301      	adds	r3, #1
    b824:	b29b      	uxth	r3, r3
    b826:	8013      	strh	r3, [r2, #0]
				
			pstrSock->u16SessionID = gu16SessionID;
    b828:	4e1b      	ldr	r6, [pc, #108]	; (b898 <socket+0x16c>)
    b82a:	8833      	ldrh	r3, [r6, #0]
    b82c:	b29b      	uxth	r3, r3
    b82e:	80e3      	strh	r3, [r4, #6]
            M2M_INFO("Socket %d session ID = %d\r\n",sock, gu16SessionID );
    b830:	481a      	ldr	r0, [pc, #104]	; (b89c <socket+0x170>)
    b832:	4f1b      	ldr	r7, [pc, #108]	; (b8a0 <socket+0x174>)
    b834:	47b8      	blx	r7
    b836:	8832      	ldrh	r2, [r6, #0]
    b838:	b292      	uxth	r2, r2
    b83a:	0029      	movs	r1, r5
    b83c:	4819      	ldr	r0, [pc, #100]	; (b8a4 <socket+0x178>)
    b83e:	47b8      	blx	r7
    b840:	200d      	movs	r0, #13
    b842:	4b19      	ldr	r3, [pc, #100]	; (b8a8 <socket+0x17c>)
    b844:	4798      	blx	r3

			if(u8Flags & SOCKET_FLAGS_SSL)
    b846:	9b05      	ldr	r3, [sp, #20]
    b848:	07db      	lsls	r3, r3, #31
    b84a:	d512      	bpl.n	b872 <socket+0x146>
			{
				tstrSSLSocketCreateCmd	strSSLCreate;
				strSSLCreate.sslSock = sock;
    b84c:	aa07      	add	r2, sp, #28
    b84e:	7015      	strb	r5, [r2, #0]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    b850:	2321      	movs	r3, #33	; 0x21
    b852:	72e3      	strb	r3, [r4, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    b854:	2300      	movs	r3, #0
    b856:	9302      	str	r3, [sp, #8]
    b858:	9301      	str	r3, [sp, #4]
    b85a:	9300      	str	r3, [sp, #0]
    b85c:	3304      	adds	r3, #4
    b85e:	2150      	movs	r1, #80	; 0x50
    b860:	2002      	movs	r0, #2
    b862:	4c12      	ldr	r4, [pc, #72]	; (b8ac <socket+0x180>)
    b864:	47a0      	blx	r4
    b866:	e004      	b.n	b872 <socket+0x146>
Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
	SOCKET					sock = -1;
    b868:	2501      	movs	r5, #1
    b86a:	426d      	negs	r5, r5
    b86c:	e001      	b.n	b872 <socket+0x146>
    b86e:	2501      	movs	r5, #1
    b870:	426d      	negs	r5, r5
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
			}
		}
	}
	return sock;
}
    b872:	0028      	movs	r0, r5
    b874:	b009      	add	sp, #36	; 0x24
    b876:	bc0c      	pop	{r2, r3}
    b878:	4691      	mov	r9, r2
    b87a:	469a      	mov	sl, r3
    b87c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b87e:	46c0      	nop			; (mov r8, r8)
    b880:	200000b3 	.word	0x200000b3
    b884:	00011479 	.word	0x00011479
    b888:	20000370 	.word	0x20000370
    b88c:	200000b1 	.word	0x200000b1
    b890:	200003e0 	.word	0x200003e0
    b894:	00008efd 	.word	0x00008efd
    b898:	200000b4 	.word	0x200000b4
    b89c:	00012d24 	.word	0x00012d24
    b8a0:	000116e1 	.word	0x000116e1
    b8a4:	00013c54 	.word	0x00013c54
    b8a8:	00011715 	.word	0x00011715
    b8ac:	00009031 	.word	0x00009031

0000b8b0 <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    b8b0:	b570      	push	{r4, r5, r6, lr}
    b8b2:	b088      	sub	sp, #32
    b8b4:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    b8b6:	db2f      	blt.n	b918 <connect+0x68>
    b8b8:	2900      	cmp	r1, #0
    b8ba:	d030      	beq.n	b91e <connect+0x6e>
    b8bc:	0103      	lsls	r3, r0, #4
    b8be:	481d      	ldr	r0, [pc, #116]	; (b934 <connect+0x84>)
    b8c0:	18c3      	adds	r3, r0, r3
    b8c2:	7a9b      	ldrb	r3, [r3, #10]
    b8c4:	2b01      	cmp	r3, #1
    b8c6:	d12d      	bne.n	b924 <connect+0x74>
    b8c8:	2a00      	cmp	r2, #0
    b8ca:	d02e      	beq.n	b92a <connect+0x7a>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    b8cc:	0123      	lsls	r3, r4, #4
    b8ce:	18c3      	adds	r3, r0, r3
    b8d0:	7adb      	ldrb	r3, [r3, #11]
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    b8d2:	2644      	movs	r6, #68	; 0x44
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    b8d4:	07db      	lsls	r3, r3, #31
    b8d6:	d505      	bpl.n	b8e4 <connect+0x34>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    b8d8:	0123      	lsls	r3, r4, #4
    b8da:	18c3      	adds	r3, r0, r3
    b8dc:	7ada      	ldrb	r2, [r3, #11]
    b8de:	ab05      	add	r3, sp, #20
    b8e0:	725a      	strb	r2, [r3, #9]
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    b8e2:	3607      	adds	r6, #7
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
		}
		strConnect.sock = sock;
    b8e4:	ad05      	add	r5, sp, #20
    b8e6:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    b8e8:	2208      	movs	r2, #8
    b8ea:	0028      	movs	r0, r5
    b8ec:	4b12      	ldr	r3, [pc, #72]	; (b938 <connect+0x88>)
    b8ee:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    b8f0:	0124      	lsls	r4, r4, #4
    b8f2:	4b10      	ldr	r3, [pc, #64]	; (b934 <connect+0x84>)
    b8f4:	191c      	adds	r4, r3, r4
    b8f6:	88e3      	ldrh	r3, [r4, #6]
    b8f8:	816b      	strh	r3, [r5, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    b8fa:	2300      	movs	r3, #0
    b8fc:	9302      	str	r3, [sp, #8]
    b8fe:	9301      	str	r3, [sp, #4]
    b900:	9300      	str	r3, [sp, #0]
    b902:	330c      	adds	r3, #12
    b904:	002a      	movs	r2, r5
    b906:	0031      	movs	r1, r6
    b908:	2002      	movs	r0, #2
    b90a:	4c0c      	ldr	r4, [pc, #48]	; (b93c <connect+0x8c>)
    b90c:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    b90e:	2800      	cmp	r0, #0
    b910:	d00d      	beq.n	b92e <connect+0x7e>
		{
			s8Ret = SOCK_ERR_INVALID;
    b912:	2009      	movs	r0, #9
    b914:	4240      	negs	r0, r0
    b916:	e00a      	b.n	b92e <connect+0x7e>
Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    b918:	2006      	movs	r0, #6
    b91a:	4240      	negs	r0, r0
    b91c:	e007      	b.n	b92e <connect+0x7e>
    b91e:	2006      	movs	r0, #6
    b920:	4240      	negs	r0, r0
    b922:	e004      	b.n	b92e <connect+0x7e>
    b924:	2006      	movs	r0, #6
    b926:	4240      	negs	r0, r0
    b928:	e001      	b.n	b92e <connect+0x7e>
    b92a:	2006      	movs	r0, #6
    b92c:	4240      	negs	r0, r0
		{
			s8Ret = SOCK_ERR_INVALID;
		}
	}
	return s8Ret;
}
    b92e:	b008      	add	sp, #32
    b930:	bd70      	pop	{r4, r5, r6, pc}
    b932:	46c0      	nop			; (mov r8, r8)
    b934:	20000370 	.word	0x20000370
    b938:	00008ee9 	.word	0x00008ee9
    b93c:	00009031 	.word	0x00009031

0000b940 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    b940:	b530      	push	{r4, r5, lr}
    b942:	b089      	sub	sp, #36	; 0x24
    b944:	000c      	movs	r4, r1
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    b946:	2800      	cmp	r0, #0
    b948:	db33      	blt.n	b9b2 <send+0x72>
    b94a:	2900      	cmp	r1, #0
    b94c:	d034      	beq.n	b9b8 <send+0x78>
    b94e:	23af      	movs	r3, #175	; 0xaf
    b950:	00db      	lsls	r3, r3, #3
    b952:	429a      	cmp	r2, r3
    b954:	d833      	bhi.n	b9be <send+0x7e>
    b956:	0103      	lsls	r3, r0, #4
    b958:	491d      	ldr	r1, [pc, #116]	; (b9d0 <send+0x90>)
    b95a:	18cb      	adds	r3, r1, r3
    b95c:	7a9b      	ldrb	r3, [r3, #10]
    b95e:	2b01      	cmp	r3, #1
    b960:	d130      	bne.n	b9c4 <send+0x84>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
    b962:	a904      	add	r1, sp, #16
    b964:	7008      	strb	r0, [r1, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    b966:	804a      	strh	r2, [r1, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    b968:	0103      	lsls	r3, r0, #4
    b96a:	4d19      	ldr	r5, [pc, #100]	; (b9d0 <send+0x90>)
    b96c:	18eb      	adds	r3, r5, r3
    b96e:	88db      	ldrh	r3, [r3, #6]
    b970:	818b      	strh	r3, [r1, #12]
		uint16			u16DataOffset;
		tstrSendCmd		strSend;
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    b972:	2550      	movs	r5, #80	; 0x50

		strSend.sock			= sock;
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;

		if(sock >= TCP_SOCK_MAX)
    b974:	2806      	cmp	r0, #6
    b976:	dd00      	ble.n	b97a <send+0x3a>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    b978:	3d0c      	subs	r5, #12
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    b97a:	0103      	lsls	r3, r0, #4
    b97c:	4914      	ldr	r1, [pc, #80]	; (b9d0 <send+0x90>)
    b97e:	18cb      	adds	r3, r1, r3
    b980:	7adb      	ldrb	r3, [r3, #11]
	{
		uint16			u16DataOffset;
		tstrSendCmd		strSend;
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
    b982:	2145      	movs	r1, #69	; 0x45

		if(sock >= TCP_SOCK_MAX)
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    b984:	07db      	lsls	r3, r3, #31
    b986:	d505      	bpl.n	b994 <send+0x54>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    b988:	0100      	lsls	r0, r0, #4
    b98a:	4b11      	ldr	r3, [pc, #68]	; (b9d0 <send+0x90>)
    b98c:	1818      	adds	r0, r3, r0
    b98e:	8905      	ldrh	r5, [r0, #8]
    b990:	b2ad      	uxth	r5, r5
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    b992:	3107      	adds	r1, #7
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    b994:	2380      	movs	r3, #128	; 0x80
    b996:	4319      	orrs	r1, r3
    b998:	9502      	str	r5, [sp, #8]
    b99a:	9201      	str	r2, [sp, #4]
    b99c:	9400      	str	r4, [sp, #0]
    b99e:	3b70      	subs	r3, #112	; 0x70
    b9a0:	aa04      	add	r2, sp, #16
    b9a2:	2002      	movs	r0, #2
    b9a4:	4c0b      	ldr	r4, [pc, #44]	; (b9d4 <send+0x94>)
    b9a6:	47a0      	blx	r4
    b9a8:	2300      	movs	r3, #0
		if(s16Ret != SOCK_ERR_NO_ERROR)
    b9aa:	2800      	cmp	r0, #0
    b9ac:	d00c      	beq.n	b9c8 <send+0x88>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    b9ae:	3b0e      	subs	r3, #14
    b9b0:	e00a      	b.n	b9c8 <send+0x88>
Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    b9b2:	2306      	movs	r3, #6
    b9b4:	425b      	negs	r3, r3
    b9b6:	e007      	b.n	b9c8 <send+0x88>
    b9b8:	2306      	movs	r3, #6
    b9ba:	425b      	negs	r3, r3
    b9bc:	e004      	b.n	b9c8 <send+0x88>
    b9be:	2306      	movs	r3, #6
    b9c0:	425b      	negs	r3, r3
    b9c2:	e001      	b.n	b9c8 <send+0x88>
    b9c4:	2306      	movs	r3, #6
    b9c6:	425b      	negs	r3, r3
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
		}
	}
	return s16Ret;
}
    b9c8:	0018      	movs	r0, r3
    b9ca:	b009      	add	sp, #36	; 0x24
    b9cc:	bd30      	pop	{r4, r5, pc}
    b9ce:	46c0      	nop			; (mov r8, r8)
    b9d0:	20000370 	.word	0x20000370
    b9d4:	00009031 	.word	0x00009031

0000b9d8 <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    b9d8:	b530      	push	{r4, r5, lr}
    b9da:	b087      	sub	sp, #28
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    b9dc:	2800      	cmp	r0, #0
    b9de:	db33      	blt.n	ba48 <recv+0x70>
    b9e0:	2900      	cmp	r1, #0
    b9e2:	d034      	beq.n	ba4e <recv+0x76>
    b9e4:	2a00      	cmp	r2, #0
    b9e6:	d035      	beq.n	ba54 <recv+0x7c>
    b9e8:	0104      	lsls	r4, r0, #4
    b9ea:	4d1e      	ldr	r5, [pc, #120]	; (ba64 <recv+0x8c>)
    b9ec:	192c      	adds	r4, r5, r4
    b9ee:	7aa4      	ldrb	r4, [r4, #10]
    b9f0:	2c01      	cmp	r4, #1
    b9f2:	d132      	bne.n	ba5a <recv+0x82>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    b9f4:	0104      	lsls	r4, r0, #4
    b9f6:	5161      	str	r1, [r4, r5]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    b9f8:	1929      	adds	r1, r5, r4
    b9fa:	808a      	strh	r2, [r1, #4]

		if(!gastrSockets[sock].bIsRecvPending)
    b9fc:	7b09      	ldrb	r1, [r1, #12]
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
	{
		s16Ret = SOCK_ERR_NO_ERROR;
    b9fe:	2200      	movs	r2, #0
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;

		if(!gastrSockets[sock].bIsRecvPending)
    ba00:	2900      	cmp	r1, #0
    ba02:	d12c      	bne.n	ba5e <recv+0x86>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
    ba04:	192a      	adds	r2, r5, r4
    ba06:	2101      	movs	r1, #1
    ba08:	7311      	strb	r1, [r2, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    ba0a:	7ad2      	ldrb	r2, [r2, #11]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;

		if(!gastrSockets[sock].bIsRecvPending)
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;
    ba0c:	3145      	adds	r1, #69	; 0x45

			gastrSockets[sock].bIsRecvPending = 1;
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    ba0e:	07d2      	lsls	r2, r2, #31
    ba10:	d500      	bpl.n	ba14 <recv+0x3c>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    ba12:	3107      	adds	r1, #7
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    ba14:	2b00      	cmp	r3, #0
    ba16:	d102      	bne.n	ba1e <recv+0x46>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    ba18:	3b01      	subs	r3, #1
    ba1a:	9304      	str	r3, [sp, #16]
    ba1c:	e000      	b.n	ba20 <recv+0x48>
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    ba1e:	9304      	str	r3, [sp, #16]
			strRecv.sock = sock;
    ba20:	aa04      	add	r2, sp, #16
    ba22:	7110      	strb	r0, [r2, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    ba24:	0100      	lsls	r0, r0, #4
    ba26:	4b0f      	ldr	r3, [pc, #60]	; (ba64 <recv+0x8c>)
    ba28:	1818      	adds	r0, r3, r0
    ba2a:	88c3      	ldrh	r3, [r0, #6]
    ba2c:	80d3      	strh	r3, [r2, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    ba2e:	2300      	movs	r3, #0
    ba30:	9302      	str	r3, [sp, #8]
    ba32:	9301      	str	r3, [sp, #4]
    ba34:	9300      	str	r3, [sp, #0]
    ba36:	3308      	adds	r3, #8
    ba38:	2002      	movs	r0, #2
    ba3a:	4c0b      	ldr	r4, [pc, #44]	; (ba68 <recv+0x90>)
    ba3c:	47a0      	blx	r4
    ba3e:	2200      	movs	r2, #0
			if(s16Ret != SOCK_ERR_NO_ERROR)
    ba40:	2800      	cmp	r0, #0
    ba42:	d00c      	beq.n	ba5e <recv+0x86>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    ba44:	3a0e      	subs	r2, #14
    ba46:	e00a      	b.n	ba5e <recv+0x86>
Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    ba48:	2206      	movs	r2, #6
    ba4a:	4252      	negs	r2, r2
    ba4c:	e007      	b.n	ba5e <recv+0x86>
    ba4e:	2206      	movs	r2, #6
    ba50:	4252      	negs	r2, r2
    ba52:	e004      	b.n	ba5e <recv+0x86>
    ba54:	2206      	movs	r2, #6
    ba56:	4252      	negs	r2, r2
    ba58:	e001      	b.n	ba5e <recv+0x86>
    ba5a:	2206      	movs	r2, #6
    ba5c:	4252      	negs	r2, r2
				s16Ret = SOCK_ERR_BUFFER_FULL;
			}
		}
	}
	return s16Ret;
}
    ba5e:	0010      	movs	r0, r2
    ba60:	b007      	add	sp, #28
    ba62:	bd30      	pop	{r4, r5, pc}
    ba64:	20000370 	.word	0x20000370
    ba68:	00009031 	.word	0x00009031

0000ba6c <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    ba6c:	b530      	push	{r4, r5, lr}
    ba6e:	b087      	sub	sp, #28
    ba70:	0004      	movs	r4, r0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    M2M_INFO("Sock to delete <%d>\n", sock);
    ba72:	481e      	ldr	r0, [pc, #120]	; (baec <close+0x80>)
    ba74:	4d1e      	ldr	r5, [pc, #120]	; (baf0 <close+0x84>)
    ba76:	47a8      	blx	r5
    ba78:	0021      	movs	r1, r4
    ba7a:	481e      	ldr	r0, [pc, #120]	; (baf4 <close+0x88>)
    ba7c:	47a8      	blx	r5
    ba7e:	200d      	movs	r0, #13
    ba80:	4b1d      	ldr	r3, [pc, #116]	; (baf8 <close+0x8c>)
    ba82:	4798      	blx	r3
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    ba84:	2c00      	cmp	r4, #0
    ba86:	db29      	blt.n	badc <close+0x70>
    ba88:	0123      	lsls	r3, r4, #4
    ba8a:	4a1c      	ldr	r2, [pc, #112]	; (bafc <close+0x90>)
    ba8c:	18d3      	adds	r3, r2, r3
    ba8e:	7a9b      	ldrb	r3, [r3, #10]
    ba90:	2b01      	cmp	r3, #1
    ba92:	d126      	bne.n	bae2 <close+0x76>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    ba94:	a905      	add	r1, sp, #20
    ba96:	700c      	strb	r4, [r1, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    ba98:	0122      	lsls	r2, r4, #4
    ba9a:	4b18      	ldr	r3, [pc, #96]	; (bafc <close+0x90>)
    ba9c:	189b      	adds	r3, r3, r2
    ba9e:	88da      	ldrh	r2, [r3, #6]
    baa0:	804a      	strh	r2, [r1, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    baa2:	2200      	movs	r2, #0
    baa4:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
    baa6:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    baa8:	7adb      	ldrb	r3, [r3, #11]
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    M2M_INFO("Sock to delete <%d>\n", sock);
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    baaa:	2149      	movs	r1, #73	; 0x49
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
		
		gastrSockets[sock].bIsUsed = 0;
		gastrSockets[sock].u16SessionID =0;
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    baac:	07db      	lsls	r3, r3, #31
    baae:	d500      	bpl.n	bab2 <close+0x46>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    bab0:	3105      	adds	r1, #5
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    bab2:	2300      	movs	r3, #0
    bab4:	9302      	str	r3, [sp, #8]
    bab6:	9301      	str	r3, [sp, #4]
    bab8:	9300      	str	r3, [sp, #0]
    baba:	3304      	adds	r3, #4
    babc:	aa05      	add	r2, sp, #20
    babe:	2002      	movs	r0, #2
    bac0:	4d0f      	ldr	r5, [pc, #60]	; (bb00 <close+0x94>)
    bac2:	47a8      	blx	r5
    bac4:	1e05      	subs	r5, r0, #0
		if(s8Ret != SOCK_ERR_NO_ERROR)
    bac6:	d001      	beq.n	bacc <close+0x60>
		{
			s8Ret = SOCK_ERR_INVALID;
    bac8:	2509      	movs	r5, #9
    baca:	426d      	negs	r5, r5
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    bacc:	0124      	lsls	r4, r4, #4
    bace:	480b      	ldr	r0, [pc, #44]	; (bafc <close+0x90>)
    bad0:	1820      	adds	r0, r4, r0
    bad2:	2210      	movs	r2, #16
    bad4:	2100      	movs	r1, #0
    bad6:	4b0b      	ldr	r3, [pc, #44]	; (bb04 <close+0x98>)
    bad8:	4798      	blx	r3
    bada:	e004      	b.n	bae6 <close+0x7a>
Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    badc:	2506      	movs	r5, #6
    bade:	426d      	negs	r5, r5
    bae0:	e001      	b.n	bae6 <close+0x7a>
    bae2:	2506      	movs	r5, #6
    bae4:	426d      	negs	r5, r5
			s8Ret = SOCK_ERR_INVALID;
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
	}
	return s8Ret;
}
    bae6:	0028      	movs	r0, r5
    bae8:	b007      	add	sp, #28
    baea:	bd30      	pop	{r4, r5, pc}
    baec:	00012d24 	.word	0x00012d24
    baf0:	000116e1 	.word	0x000116e1
    baf4:	00013c70 	.word	0x00013c70
    baf8:	00011715 	.word	0x00011715
    bafc:	20000370 	.word	0x20000370
    bb00:	00009031 	.word	0x00009031
    bb04:	00008efd 	.word	0x00008efd

0000bb08 <nmi_inet_addr>:

Date
		4 June 2012
*********************************************************************/
uint32 nmi_inet_addr(char *pcIpAddr)
{
    bb08:	b5f0      	push	{r4, r5, r6, r7, lr}
    bb0a:	b083      	sub	sp, #12
	uint8	tmp;
	uint32	u32IP = 0;
    bb0c:	2300      	movs	r3, #0
    bb0e:	9301      	str	r3, [sp, #4]
    bb10:	2600      	movs	r6, #0
    bb12:	1c45      	adds	r5, r0, #1
    bb14:	1d47      	adds	r7, r0, #5
    bb16:	2200      	movs	r2, #0
		j = 0;
		do
		{
			c = *pcIpAddr;
			++j;
			if(j > 4)
    bb18:	42bd      	cmp	r5, r7
    bb1a:	d01d      	beq.n	bb58 <nmi_inet_addr+0x50>
    bb1c:	0028      	movs	r0, r5
	for(i = 0; i < 4; ++i)
	{
		j = 0;
		do
		{
			c = *pcIpAddr;
    bb1e:	1e6b      	subs	r3, r5, #1
    bb20:	781c      	ldrb	r4, [r3, #0]
			++j;
			if(j > 4)
			{
				return 0;
			}
			if(c == '.' || c == 0)
    bb22:	2c2e      	cmp	r4, #46	; 0x2e
    bb24:	d01c      	beq.n	bb60 <nmi_inet_addr+0x58>
    bb26:	2c00      	cmp	r4, #0
    bb28:	d01d      	beq.n	bb66 <nmi_inet_addr+0x5e>
			{
				au8IP[i] = tmp;
				tmp = 0;
			}
			else if(c >= '0' && c <= '9')
    bb2a:	0023      	movs	r3, r4
    bb2c:	3b30      	subs	r3, #48	; 0x30
    bb2e:	2b09      	cmp	r3, #9
    bb30:	d814      	bhi.n	bb5c <nmi_inet_addr+0x54>
    bb32:	0091      	lsls	r1, r2, #2
    bb34:	1852      	adds	r2, r2, r1
    bb36:	0052      	lsls	r2, r2, #1
    bb38:	0013      	movs	r3, r2
    bb3a:	3b30      	subs	r3, #48	; 0x30
			{
				tmp = (tmp * 10) + (c - '0');
    bb3c:	191b      	adds	r3, r3, r4
    bb3e:	b2da      	uxtb	r2, r3
    bb40:	3501      	adds	r5, #1
    bb42:	e7e9      	b.n	bb18 <nmi_inet_addr+0x10>
    bb44:	3601      	adds	r6, #1
	uint8 	c;
	uint8	i, j;

	tmp = 0;

	for(i = 0; i < 4; ++i)
    bb46:	2e04      	cmp	r6, #4
    bb48:	d1e3      	bne.n	bb12 <nmi_inet_addr+0xa>
				return 0;
			}
			++pcIpAddr;
		} while(c != '.' && c != 0);
	}
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
    bb4a:	2204      	movs	r2, #4
    bb4c:	4669      	mov	r1, sp
    bb4e:	a801      	add	r0, sp, #4
    bb50:	4b07      	ldr	r3, [pc, #28]	; (bb70 <nmi_inet_addr+0x68>)
    bb52:	4798      	blx	r3
	return u32IP;
    bb54:	9801      	ldr	r0, [sp, #4]
    bb56:	e009      	b.n	bb6c <nmi_inet_addr+0x64>
		{
			c = *pcIpAddr;
			++j;
			if(j > 4)
			{
				return 0;
    bb58:	2000      	movs	r0, #0
    bb5a:	e007      	b.n	bb6c <nmi_inet_addr+0x64>
			{
				tmp = (tmp * 10) + (c - '0');
			}
			else
			{
				return 0;
    bb5c:	2000      	movs	r0, #0
    bb5e:	e005      	b.n	bb6c <nmi_inet_addr+0x64>
			{
				return 0;
			}
			if(c == '.' || c == 0)
			{
				au8IP[i] = tmp;
    bb60:	466b      	mov	r3, sp
    bb62:	54f2      	strb	r2, [r6, r3]
    bb64:	e7ee      	b.n	bb44 <nmi_inet_addr+0x3c>
    bb66:	466b      	mov	r3, sp
    bb68:	54f2      	strb	r2, [r6, r3]
    bb6a:	e7eb      	b.n	bb44 <nmi_inet_addr+0x3c>
			++pcIpAddr;
		} while(c != '.' && c != 0);
	}
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
	return u32IP;
}
    bb6c:	b003      	add	sp, #12
    bb6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bb70:	00008ee9 	.word	0x00008ee9

0000bb74 <gethostbyname>:

Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
    bb74:	b510      	push	{r4, lr}
    bb76:	b084      	sub	sp, #16
    bb78:	0004      	movs	r4, r0
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
	uint8	u8HostNameSize = (uint8)m2m_strlen(pcHostName);
    bb7a:	4b0b      	ldr	r3, [pc, #44]	; (bba8 <gethostbyname+0x34>)
    bb7c:	4798      	blx	r3
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
    bb7e:	b2c3      	uxtb	r3, r0
    bb80:	2b40      	cmp	r3, #64	; 0x40
    bb82:	d80c      	bhi.n	bb9e <gethostbyname+0x2a>
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
    bb84:	23ff      	movs	r3, #255	; 0xff
    bb86:	4018      	ands	r0, r3
    bb88:	1c43      	adds	r3, r0, #1
    bb8a:	2200      	movs	r2, #0
    bb8c:	9202      	str	r2, [sp, #8]
    bb8e:	9201      	str	r2, [sp, #4]
    bb90:	9200      	str	r2, [sp, #0]
    bb92:	0022      	movs	r2, r4
    bb94:	214a      	movs	r1, #74	; 0x4a
    bb96:	2002      	movs	r0, #2
    bb98:	4c04      	ldr	r4, [pc, #16]	; (bbac <gethostbyname+0x38>)
    bb9a:	47a0      	blx	r4
    bb9c:	e001      	b.n	bba2 <gethostbyname+0x2e>
Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
    bb9e:	2006      	movs	r0, #6
    bba0:	4240      	negs	r0, r0
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
	}
	return s8Err;
}
    bba2:	b004      	add	sp, #16
    bba4:	bd10      	pop	{r4, pc}
    bba6:	46c0      	nop			; (mov r8, r8)
    bba8:	00008f0d 	.word	0x00008f0d
    bbac:	00009031 	.word	0x00009031

0000bbb0 <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    bbb0:	b570      	push	{r4, r5, r6, lr}
    bbb2:	b082      	sub	sp, #8
    bbb4:	0004      	movs	r4, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    bbb6:	4b29      	ldr	r3, [pc, #164]	; (bc5c <spi_flash_enable+0xac>)
    bbb8:	4798      	blx	r3
    bbba:	0500      	lsls	r0, r0, #20
    bbbc:	0d00      	lsrs	r0, r0, #20
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
	sint8 s8Ret = M2M_SUCCESS;
    bbbe:	2500      	movs	r5, #0
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    bbc0:	4b27      	ldr	r3, [pc, #156]	; (bc60 <spi_flash_enable+0xb0>)
    bbc2:	4298      	cmp	r0, r3
    bbc4:	d947      	bls.n	bc56 <spi_flash_enable+0xa6>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    bbc6:	a901      	add	r1, sp, #4
    bbc8:	4826      	ldr	r0, [pc, #152]	; (bc64 <spi_flash_enable+0xb4>)
    bbca:	4b27      	ldr	r3, [pc, #156]	; (bc68 <spi_flash_enable+0xb8>)
    bbcc:	4798      	blx	r3
    bbce:	1e05      	subs	r5, r0, #0
		if(s8Ret != M2M_SUCCESS) {
    bbd0:	d141      	bne.n	bc56 <spi_flash_enable+0xa6>
			goto ERR1;
		}
		/* GPIO15/16/17/18 */
		u32Val &= ~((0x7777ul) << 12);
		u32Val |= ((0x1111ul) << 12);
    bbd2:	4926      	ldr	r1, [pc, #152]	; (bc6c <spi_flash_enable+0xbc>)
    bbd4:	9b01      	ldr	r3, [sp, #4]
    bbd6:	4019      	ands	r1, r3
    bbd8:	4b25      	ldr	r3, [pc, #148]	; (bc70 <spi_flash_enable+0xc0>)
    bbda:	4319      	orrs	r1, r3
    bbdc:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    bbde:	4821      	ldr	r0, [pc, #132]	; (bc64 <spi_flash_enable+0xb4>)
    bbe0:	4b24      	ldr	r3, [pc, #144]	; (bc74 <spi_flash_enable+0xc4>)
    bbe2:	4798      	blx	r3
		if(enable) {
    bbe4:	2c00      	cmp	r4, #0
    bbe6:	d016      	beq.n	bc16 <spi_flash_enable+0x66>
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;

	cmd[0] = 0xab;

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    bbe8:	2100      	movs	r1, #0
    bbea:	4823      	ldr	r0, [pc, #140]	; (bc78 <spi_flash_enable+0xc8>)
    bbec:	4c21      	ldr	r4, [pc, #132]	; (bc74 <spi_flash_enable+0xc4>)
    bbee:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    bbf0:	21ab      	movs	r1, #171	; 0xab
    bbf2:	4822      	ldr	r0, [pc, #136]	; (bc7c <spi_flash_enable+0xcc>)
    bbf4:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    bbf6:	2101      	movs	r1, #1
    bbf8:	4821      	ldr	r0, [pc, #132]	; (bc80 <spi_flash_enable+0xd0>)
    bbfa:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    bbfc:	2100      	movs	r1, #0
    bbfe:	4821      	ldr	r0, [pc, #132]	; (bc84 <spi_flash_enable+0xd4>)
    bc00:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    bc02:	2181      	movs	r1, #129	; 0x81
    bc04:	4820      	ldr	r0, [pc, #128]	; (bc88 <spi_flash_enable+0xd8>)
    bc06:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    bc08:	4e20      	ldr	r6, [pc, #128]	; (bc8c <spi_flash_enable+0xdc>)
    bc0a:	4c21      	ldr	r4, [pc, #132]	; (bc90 <spi_flash_enable+0xe0>)
    bc0c:	0030      	movs	r0, r6
    bc0e:	47a0      	blx	r4
    bc10:	2801      	cmp	r0, #1
    bc12:	d1fb      	bne.n	bc0c <spi_flash_enable+0x5c>
    bc14:	e015      	b.n	bc42 <spi_flash_enable+0x92>
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;

	cmd[0] = 0xb9;

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    bc16:	2100      	movs	r1, #0
    bc18:	4817      	ldr	r0, [pc, #92]	; (bc78 <spi_flash_enable+0xc8>)
    bc1a:	4c16      	ldr	r4, [pc, #88]	; (bc74 <spi_flash_enable+0xc4>)
    bc1c:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    bc1e:	21b9      	movs	r1, #185	; 0xb9
    bc20:	4816      	ldr	r0, [pc, #88]	; (bc7c <spi_flash_enable+0xcc>)
    bc22:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    bc24:	2101      	movs	r1, #1
    bc26:	4816      	ldr	r0, [pc, #88]	; (bc80 <spi_flash_enable+0xd0>)
    bc28:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    bc2a:	2100      	movs	r1, #0
    bc2c:	4815      	ldr	r0, [pc, #84]	; (bc84 <spi_flash_enable+0xd4>)
    bc2e:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    bc30:	2181      	movs	r1, #129	; 0x81
    bc32:	4815      	ldr	r0, [pc, #84]	; (bc88 <spi_flash_enable+0xd8>)
    bc34:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    bc36:	4e15      	ldr	r6, [pc, #84]	; (bc8c <spi_flash_enable+0xdc>)
    bc38:	4c15      	ldr	r4, [pc, #84]	; (bc90 <spi_flash_enable+0xe0>)
    bc3a:	0030      	movs	r0, r6
    bc3c:	47a0      	blx	r4
    bc3e:	2801      	cmp	r0, #1
    bc40:	d1fb      	bne.n	bc3a <spi_flash_enable+0x8a>
		} else {
			spi_flash_enter_low_power_mode();
		}
		/* Disable pinmux to SPI flash to minimize leakage. */
		u32Val &= ~((0x7777ul) << 12);
		u32Val |= ((0x0010ul) << 12);
    bc42:	490a      	ldr	r1, [pc, #40]	; (bc6c <spi_flash_enable+0xbc>)
    bc44:	9b01      	ldr	r3, [sp, #4]
    bc46:	4019      	ands	r1, r3
    bc48:	2380      	movs	r3, #128	; 0x80
    bc4a:	025b      	lsls	r3, r3, #9
    bc4c:	4319      	orrs	r1, r3
    bc4e:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    bc50:	4804      	ldr	r0, [pc, #16]	; (bc64 <spi_flash_enable+0xb4>)
    bc52:	4b08      	ldr	r3, [pc, #32]	; (bc74 <spi_flash_enable+0xc4>)
    bc54:	4798      	blx	r3
	}
ERR1:
	return s8Ret;
}
    bc56:	0028      	movs	r0, r5
    bc58:	b002      	add	sp, #8
    bc5a:	bd70      	pop	{r4, r5, r6, pc}
    bc5c:	00009f11 	.word	0x00009f11
    bc60:	0000039f 	.word	0x0000039f
    bc64:	00001410 	.word	0x00001410
    bc68:	0000a359 	.word	0x0000a359
    bc6c:	f8888fff 	.word	0xf8888fff
    bc70:	01111000 	.word	0x01111000
    bc74:	0000a365 	.word	0x0000a365
    bc78:	00010208 	.word	0x00010208
    bc7c:	0001020c 	.word	0x0001020c
    bc80:	00010214 	.word	0x00010214
    bc84:	0001021c 	.word	0x0001021c
    bc88:	00010204 	.word	0x00010204
    bc8c:	00010218 	.word	0x00010218
    bc90:	0000a34d 	.word	0x0000a34d

0000bc94 <crc32_recalculate>:
 * first, then this function for the following blocks.
 *
 * \attention This implementation assumes a little-endian architecture.
 */
enum status_code crc32_recalculate(const void *data, size_t length, crc32_t *crc)
{
    bc94:	b5f0      	push	{r4, r5, r6, r7, lr}
    bc96:	4647      	mov	r7, r8
    bc98:	b480      	push	{r7}
	const word_t *word_ptr =
    bc9a:	2303      	movs	r3, #3
    bc9c:	0004      	movs	r4, r0
    bc9e:	439c      	bics	r4, r3
    bca0:	46a4      	mov	ip, r4
			(word_t *)((uintptr_t)data & WORD_ALIGNMENT_MASK);
	size_t temp_length;
	crc32_t temp_crc = COMPLEMENT_CRC(*crc);
    bca2:	6813      	ldr	r3, [r2, #0]
    bca4:	43db      	mvns	r3, r3
	word_t word;

	// Calculate for initial bytes to get word-aligned
	if (length < WORD_SIZE) {
		temp_length = length;
    bca6:	1e0c      	subs	r4, r1, #0
	size_t temp_length;
	crc32_t temp_crc = COMPLEMENT_CRC(*crc);
	word_t word;

	// Calculate for initial bytes to get word-aligned
	if (length < WORD_SIZE) {
    bca8:	2c03      	cmp	r4, #3
    bcaa:	d902      	bls.n	bcb2 <crc32_recalculate+0x1e>
		temp_length = length;
	} else {
		temp_length = ~WORD_ALIGNMENT_MASK & (WORD_SIZE - (uintptr_t)data);
    bcac:	4240      	negs	r0, r0
    bcae:	2403      	movs	r4, #3
    bcb0:	4004      	ands	r4, r0
	}

	if (temp_length) {
    bcb2:	2c00      	cmp	r4, #0
    bcb4:	d018      	beq.n	bce8 <crc32_recalculate+0x54>
		length -= temp_length;
    bcb6:	1b09      	subs	r1, r1, r4

		word = *(word_ptr++);
    bcb8:	4660      	mov	r0, ip
    bcba:	1d06      	adds	r6, r0, #4
    bcbc:	6805      	ldr	r5, [r0, #0]
static inline crc32_t _crc32_recalculate_bytes_helper(word_t data,
		crc32_t crc, uint_fast8_t bytes)
{
	uint_fast8_t bit;

	crc ^= data;
    bcbe:	00e0      	lsls	r0, r4, #3
    bcc0:	4240      	negs	r0, r0
    bcc2:	3020      	adds	r0, #32
    bcc4:	40c5      	lsrs	r5, r0
    bcc6:	406b      	eors	r3, r5

	for (bit = 8 * bytes; bit > 0; bit--) {
    bcc8:	00e0      	lsls	r0, r4, #3
    bcca:	d00c      	beq.n	bce6 <crc32_recalculate+0x52>
		if (crc & 1) {
    bccc:	2401      	movs	r4, #1
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    bcce:	4d25      	ldr	r5, [pc, #148]	; (bd64 <crc32_recalculate+0xd0>)
	uint_fast8_t bit;

	crc ^= data;

	for (bit = 8 * bytes; bit > 0; bit--) {
		if (crc & 1) {
    bcd0:	421c      	tst	r4, r3
    bcd2:	d002      	beq.n	bcda <crc32_recalculate+0x46>
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    bcd4:	085b      	lsrs	r3, r3, #1
    bcd6:	406b      	eors	r3, r5
    bcd8:	e000      	b.n	bcdc <crc32_recalculate+0x48>
		} else {
			crc >>= 1;
    bcda:	085b      	lsrs	r3, r3, #1
{
	uint_fast8_t bit;

	crc ^= data;

	for (bit = 8 * bytes; bit > 0; bit--) {
    bcdc:	3801      	subs	r0, #1
    bcde:	2800      	cmp	r0, #0
    bce0:	d1f6      	bne.n	bcd0 <crc32_recalculate+0x3c>
	}

	if (temp_length) {
		length -= temp_length;

		word = *(word_ptr++);
    bce2:	46b4      	mov	ip, r6
    bce4:	e000      	b.n	bce8 <crc32_recalculate+0x54>
    bce6:	46b4      	mov	ip, r6
		word >>= 8 * (WORD_SIZE - temp_length);
		temp_crc = _crc32_recalculate_bytes_helper(word, temp_crc, temp_length);
	}

	// Calculate for whole words, if any
	temp_length = length & WORD_ALIGNMENT_MASK;
    bce8:	2003      	movs	r0, #3
    bcea:	000c      	movs	r4, r1
    bcec:	4384      	bics	r4, r0

	if (temp_length) {
    bcee:	d019      	beq.n	bd24 <crc32_recalculate+0x90>
		length -= temp_length;
    bcf0:	1b09      	subs	r1, r1, r4
		temp_length /= WORD_SIZE;
    bcf2:	08a0      	lsrs	r0, r4, #2
    bcf4:	4680      	mov	r8, r0
    bcf6:	4667      	mov	r7, ip
    bcf8:	0006      	movs	r6, r0
	uint_fast8_t bit;

	crc ^= data;

	for (bit = 8 * bytes; bit > 0; bit--) {
		if (crc & 1) {
    bcfa:	2401      	movs	r4, #1
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    bcfc:	4d19      	ldr	r5, [pc, #100]	; (bd64 <crc32_recalculate+0xd0>)

	if (temp_length) {
		length -= temp_length;
		temp_length /= WORD_SIZE;

		while (temp_length--) {
    bcfe:	e00c      	b.n	bd1a <crc32_recalculate+0x86>
static inline crc32_t _crc32_recalculate_bytes_helper(word_t data,
		crc32_t crc, uint_fast8_t bytes)
{
	uint_fast8_t bit;

	crc ^= data;
    bd00:	6838      	ldr	r0, [r7, #0]
    bd02:	4043      	eors	r3, r0
    bd04:	2020      	movs	r0, #32

	for (bit = 8 * bytes; bit > 0; bit--) {
		if (crc & 1) {
    bd06:	421c      	tst	r4, r3
    bd08:	d002      	beq.n	bd10 <crc32_recalculate+0x7c>
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    bd0a:	085b      	lsrs	r3, r3, #1
    bd0c:	406b      	eors	r3, r5
    bd0e:	e000      	b.n	bd12 <crc32_recalculate+0x7e>
		} else {
			crc >>= 1;
    bd10:	085b      	lsrs	r3, r3, #1
    bd12:	3801      	subs	r0, #1
{
	uint_fast8_t bit;

	crc ^= data;

	for (bit = 8 * bytes; bit > 0; bit--) {
    bd14:	2800      	cmp	r0, #0
    bd16:	d1f6      	bne.n	bd06 <crc32_recalculate+0x72>
    bd18:	3704      	adds	r7, #4

	if (temp_length) {
		length -= temp_length;
		temp_length /= WORD_SIZE;

		while (temp_length--) {
    bd1a:	3e01      	subs	r6, #1
    bd1c:	d2f0      	bcs.n	bd00 <crc32_recalculate+0x6c>
    bd1e:	4640      	mov	r0, r8
    bd20:	0080      	lsls	r0, r0, #2
    bd22:	4484      	add	ip, r0
			temp_crc = _crc32_recalculate_bytes_helper(word, temp_crc, WORD_SIZE);
		}
	}

	// Calculate for tailing bytes
	if (length) {
    bd24:	2900      	cmp	r1, #0
    bd26:	d016      	beq.n	bd56 <crc32_recalculate+0xc2>
		word = *word_ptr;
    bd28:	4660      	mov	r0, ip
    bd2a:	6805      	ldr	r5, [r0, #0]
static inline crc32_t _crc32_recalculate_bytes_helper(word_t data,
		crc32_t crc, uint_fast8_t bytes)
{
	uint_fast8_t bit;

	crc ^= data;
    bd2c:	00cc      	lsls	r4, r1, #3
    bd2e:	4264      	negs	r4, r4
    bd30:	3420      	adds	r4, #32
    bd32:	2001      	movs	r0, #1
    bd34:	4240      	negs	r0, r0
    bd36:	40e0      	lsrs	r0, r4
    bd38:	4028      	ands	r0, r5
    bd3a:	4043      	eors	r3, r0

	for (bit = 8 * bytes; bit > 0; bit--) {
    bd3c:	00c9      	lsls	r1, r1, #3
    bd3e:	d00a      	beq.n	bd56 <crc32_recalculate+0xc2>
		if (crc & 1) {
    bd40:	2001      	movs	r0, #1
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    bd42:	4c08      	ldr	r4, [pc, #32]	; (bd64 <crc32_recalculate+0xd0>)
	uint_fast8_t bit;

	crc ^= data;

	for (bit = 8 * bytes; bit > 0; bit--) {
		if (crc & 1) {
    bd44:	4218      	tst	r0, r3
    bd46:	d002      	beq.n	bd4e <crc32_recalculate+0xba>
			crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
    bd48:	085b      	lsrs	r3, r3, #1
    bd4a:	4063      	eors	r3, r4
    bd4c:	e000      	b.n	bd50 <crc32_recalculate+0xbc>
		} else {
			crc >>= 1;
    bd4e:	085b      	lsrs	r3, r3, #1
{
	uint_fast8_t bit;

	crc ^= data;

	for (bit = 8 * bytes; bit > 0; bit--) {
    bd50:	3901      	subs	r1, #1
    bd52:	2900      	cmp	r1, #0
    bd54:	d1f6      	bne.n	bd44 <crc32_recalculate+0xb0>
		word = *word_ptr;
		word &= 0xffffffffUL >> (8 * (WORD_SIZE - length));
		temp_crc = _crc32_recalculate_bytes_helper(word, temp_crc, length);
	}

	*crc = COMPLEMENT_CRC(temp_crc);
    bd56:	43db      	mvns	r3, r3
    bd58:	6013      	str	r3, [r2, #0]

	return STATUS_OK;
    bd5a:	2000      	movs	r0, #0
    bd5c:	bc04      	pop	{r2}
    bd5e:	4690      	mov	r8, r2
    bd60:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bd62:	46c0      	nop			; (mov r8, r8)
    bd64:	edb88320 	.word	0xedb88320

0000bd68 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    bd68:	4b0c      	ldr	r3, [pc, #48]	; (bd9c <cpu_irq_enter_critical+0x34>)
    bd6a:	681b      	ldr	r3, [r3, #0]
    bd6c:	2b00      	cmp	r3, #0
    bd6e:	d110      	bne.n	bd92 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    bd70:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    bd74:	2b00      	cmp	r3, #0
    bd76:	d109      	bne.n	bd8c <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    bd78:	b672      	cpsid	i
    bd7a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    bd7e:	2200      	movs	r2, #0
    bd80:	4b07      	ldr	r3, [pc, #28]	; (bda0 <cpu_irq_enter_critical+0x38>)
    bd82:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    bd84:	3201      	adds	r2, #1
    bd86:	4b07      	ldr	r3, [pc, #28]	; (bda4 <cpu_irq_enter_critical+0x3c>)
    bd88:	701a      	strb	r2, [r3, #0]
    bd8a:	e002      	b.n	bd92 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    bd8c:	2200      	movs	r2, #0
    bd8e:	4b05      	ldr	r3, [pc, #20]	; (bda4 <cpu_irq_enter_critical+0x3c>)
    bd90:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    bd92:	4a02      	ldr	r2, [pc, #8]	; (bd9c <cpu_irq_enter_critical+0x34>)
    bd94:	6813      	ldr	r3, [r2, #0]
    bd96:	3301      	adds	r3, #1
    bd98:	6013      	str	r3, [r2, #0]
}
    bd9a:	4770      	bx	lr
    bd9c:	200000b8 	.word	0x200000b8
    bda0:	2000000a 	.word	0x2000000a
    bda4:	200000bc 	.word	0x200000bc

0000bda8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    bda8:	4b08      	ldr	r3, [pc, #32]	; (bdcc <cpu_irq_leave_critical+0x24>)
    bdaa:	681a      	ldr	r2, [r3, #0]
    bdac:	3a01      	subs	r2, #1
    bdae:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    bdb0:	681b      	ldr	r3, [r3, #0]
    bdb2:	2b00      	cmp	r3, #0
    bdb4:	d109      	bne.n	bdca <cpu_irq_leave_critical+0x22>
    bdb6:	4b06      	ldr	r3, [pc, #24]	; (bdd0 <cpu_irq_leave_critical+0x28>)
    bdb8:	781b      	ldrb	r3, [r3, #0]
    bdba:	2b00      	cmp	r3, #0
    bdbc:	d005      	beq.n	bdca <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    bdbe:	2201      	movs	r2, #1
    bdc0:	4b04      	ldr	r3, [pc, #16]	; (bdd4 <cpu_irq_leave_critical+0x2c>)
    bdc2:	701a      	strb	r2, [r3, #0]
    bdc4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    bdc8:	b662      	cpsie	i
	}
}
    bdca:	4770      	bx	lr
    bdcc:	200000b8 	.word	0x200000b8
    bdd0:	200000bc 	.word	0x200000bc
    bdd4:	2000000a 	.word	0x2000000a

0000bdd8 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    bdd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    bdda:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    bddc:	ac01      	add	r4, sp, #4
    bdde:	2501      	movs	r5, #1
    bde0:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    bde2:	2700      	movs	r7, #0
    bde4:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    bde6:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    bde8:	0021      	movs	r1, r4
    bdea:	2017      	movs	r0, #23
    bdec:	4e06      	ldr	r6, [pc, #24]	; (be08 <system_board_init+0x30>)
    bdee:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    bdf0:	2280      	movs	r2, #128	; 0x80
    bdf2:	0412      	lsls	r2, r2, #16
    bdf4:	4b05      	ldr	r3, [pc, #20]	; (be0c <system_board_init+0x34>)
    bdf6:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    bdf8:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    bdfa:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    bdfc:	0021      	movs	r1, r4
    bdfe:	2037      	movs	r0, #55	; 0x37
    be00:	47b0      	blx	r6
}
    be02:	b003      	add	sp, #12
    be04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    be06:	46c0      	nop			; (mov r8, r8)
    be08:	0000c289 	.word	0x0000c289
    be0c:	41004400 	.word	0x41004400

0000be10 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    be10:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    be12:	2a00      	cmp	r2, #0
    be14:	d10d      	bne.n	be32 <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    be16:	008b      	lsls	r3, r1, #2
    be18:	4a07      	ldr	r2, [pc, #28]	; (be38 <extint_register_callback+0x28>)
    be1a:	589b      	ldr	r3, [r3, r2]
    be1c:	2b00      	cmp	r3, #0
    be1e:	d103      	bne.n	be28 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    be20:	0089      	lsls	r1, r1, #2
    be22:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    be24:	2300      	movs	r3, #0
    be26:	e004      	b.n	be32 <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    be28:	4283      	cmp	r3, r0
    be2a:	d001      	beq.n	be30 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    be2c:	231d      	movs	r3, #29
    be2e:	e000      	b.n	be32 <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    be30:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    be32:	0018      	movs	r0, r3
    be34:	4770      	bx	lr
    be36:	46c0      	nop			; (mov r8, r8)
    be38:	20000430 	.word	0x20000430

0000be3c <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    be3c:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    be3e:	2900      	cmp	r1, #0
    be40:	d107      	bne.n	be52 <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    be42:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    be44:	281f      	cmp	r0, #31
    be46:	d800      	bhi.n	be4a <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    be48:	4a03      	ldr	r2, [pc, #12]	; (be58 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    be4a:	2301      	movs	r3, #1
    be4c:	4083      	lsls	r3, r0
    be4e:	60d3      	str	r3, [r2, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    be50:	2300      	movs	r3, #0
}
    be52:	0018      	movs	r0, r3
    be54:	4770      	bx	lr
    be56:	46c0      	nop			; (mov r8, r8)
    be58:	40001800 	.word	0x40001800

0000be5c <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    be5c:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    be5e:	2900      	cmp	r1, #0
    be60:	d107      	bne.n	be72 <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
    be62:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    be64:	281f      	cmp	r0, #31
    be66:	d800      	bhi.n	be6a <extint_chan_disable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    be68:	4a03      	ldr	r2, [pc, #12]	; (be78 <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
    be6a:	2301      	movs	r3, #1
    be6c:	4083      	lsls	r3, r0
    be6e:	6093      	str	r3, [r2, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    be70:	2300      	movs	r3, #0
}
    be72:	0018      	movs	r0, r3
    be74:	4770      	bx	lr
    be76:	46c0      	nop			; (mov r8, r8)
    be78:	40001800 	.word	0x40001800

0000be7c <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    be7c:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    be7e:	2200      	movs	r2, #0
    be80:	4b15      	ldr	r3, [pc, #84]	; (bed8 <EIC_Handler+0x5c>)
    be82:	701a      	strb	r2, [r3, #0]
    be84:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    be86:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    be88:	4e14      	ldr	r6, [pc, #80]	; (bedc <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    be8a:	4c13      	ldr	r4, [pc, #76]	; (bed8 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    be8c:	2b1f      	cmp	r3, #31
    be8e:	d919      	bls.n	bec4 <EIC_Handler+0x48>
    be90:	e00f      	b.n	beb2 <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    be92:	2100      	movs	r1, #0
    be94:	e000      	b.n	be98 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    be96:	4912      	ldr	r1, [pc, #72]	; (bee0 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    be98:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    be9a:	009b      	lsls	r3, r3, #2
    be9c:	599b      	ldr	r3, [r3, r6]
    be9e:	2b00      	cmp	r3, #0
    bea0:	d000      	beq.n	bea4 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    bea2:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    bea4:	7823      	ldrb	r3, [r4, #0]
    bea6:	3301      	adds	r3, #1
    bea8:	b2db      	uxtb	r3, r3
    beaa:	7023      	strb	r3, [r4, #0]
    beac:	2b0f      	cmp	r3, #15
    beae:	d9ed      	bls.n	be8c <EIC_Handler+0x10>
    beb0:	e011      	b.n	bed6 <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    beb2:	0029      	movs	r1, r5
    beb4:	4019      	ands	r1, r3
    beb6:	2201      	movs	r2, #1
    beb8:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    beba:	2100      	movs	r1, #0
    bebc:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    bebe:	4211      	tst	r1, r2
    bec0:	d1e7      	bne.n	be92 <EIC_Handler+0x16>
    bec2:	e7ef      	b.n	bea4 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    bec4:	0029      	movs	r1, r5
    bec6:	4019      	ands	r1, r3
    bec8:	2201      	movs	r2, #1
    beca:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    becc:	4904      	ldr	r1, [pc, #16]	; (bee0 <EIC_Handler+0x64>)
    bece:	6909      	ldr	r1, [r1, #16]
    bed0:	4211      	tst	r1, r2
    bed2:	d1e0      	bne.n	be96 <EIC_Handler+0x1a>
    bed4:	e7e6      	b.n	bea4 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    bed6:	bd70      	pop	{r4, r5, r6, pc}
    bed8:	2000042c 	.word	0x2000042c
    bedc:	20000430 	.word	0x20000430
    bee0:	40001800 	.word	0x40001800

0000bee4 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    bee4:	4a04      	ldr	r2, [pc, #16]	; (bef8 <_extint_enable+0x14>)
    bee6:	7811      	ldrb	r1, [r2, #0]
    bee8:	2302      	movs	r3, #2
    beea:	430b      	orrs	r3, r1
    beec:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    beee:	7853      	ldrb	r3, [r2, #1]
    bef0:	b25b      	sxtb	r3, r3
    bef2:	2b00      	cmp	r3, #0
    bef4:	dbfb      	blt.n	beee <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    bef6:	4770      	bx	lr
    bef8:	40001800 	.word	0x40001800

0000befc <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    befc:	b500      	push	{lr}
    befe:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    bf00:	4a12      	ldr	r2, [pc, #72]	; (bf4c <_system_extint_init+0x50>)
    bf02:	6991      	ldr	r1, [r2, #24]
    bf04:	2340      	movs	r3, #64	; 0x40
    bf06:	430b      	orrs	r3, r1
    bf08:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    bf0a:	a901      	add	r1, sp, #4
    bf0c:	2300      	movs	r3, #0
    bf0e:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    bf10:	2005      	movs	r0, #5
    bf12:	4b0f      	ldr	r3, [pc, #60]	; (bf50 <_system_extint_init+0x54>)
    bf14:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    bf16:	2005      	movs	r0, #5
    bf18:	4b0e      	ldr	r3, [pc, #56]	; (bf54 <_system_extint_init+0x58>)
    bf1a:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    bf1c:	4a0e      	ldr	r2, [pc, #56]	; (bf58 <_system_extint_init+0x5c>)
    bf1e:	7811      	ldrb	r1, [r2, #0]
    bf20:	2301      	movs	r3, #1
    bf22:	430b      	orrs	r3, r1
    bf24:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    bf26:	7853      	ldrb	r3, [r2, #1]
    bf28:	b25b      	sxtb	r3, r3
    bf2a:	2b00      	cmp	r3, #0
    bf2c:	dbfb      	blt.n	bf26 <_system_extint_init+0x2a>
    bf2e:	4b0b      	ldr	r3, [pc, #44]	; (bf5c <_system_extint_init+0x60>)
    bf30:	0019      	movs	r1, r3
    bf32:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    bf34:	2200      	movs	r2, #0
    bf36:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    bf38:	4299      	cmp	r1, r3
    bf3a:	d1fc      	bne.n	bf36 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    bf3c:	2210      	movs	r2, #16
    bf3e:	4b08      	ldr	r3, [pc, #32]	; (bf60 <_system_extint_init+0x64>)
    bf40:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    bf42:	4b08      	ldr	r3, [pc, #32]	; (bf64 <_system_extint_init+0x68>)
    bf44:	4798      	blx	r3
}
    bf46:	b003      	add	sp, #12
    bf48:	bd00      	pop	{pc}
    bf4a:	46c0      	nop			; (mov r8, r8)
    bf4c:	40000400 	.word	0x40000400
    bf50:	0000d92d 	.word	0x0000d92d
    bf54:	0000d8a1 	.word	0x0000d8a1
    bf58:	40001800 	.word	0x40001800
    bf5c:	20000430 	.word	0x20000430
    bf60:	e000e100 	.word	0xe000e100
    bf64:	0000bee5 	.word	0x0000bee5

0000bf68 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    bf68:	2300      	movs	r3, #0
    bf6a:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    bf6c:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    bf6e:	2201      	movs	r2, #1
    bf70:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    bf72:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    bf74:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    bf76:	3302      	adds	r3, #2
    bf78:	72c3      	strb	r3, [r0, #11]
}
    bf7a:	4770      	bx	lr

0000bf7c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    bf7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    bf7e:	b083      	sub	sp, #12
    bf80:	0005      	movs	r5, r0
    bf82:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    bf84:	a901      	add	r1, sp, #4
    bf86:	2300      	movs	r3, #0
    bf88:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    bf8a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    bf8c:	7923      	ldrb	r3, [r4, #4]
    bf8e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    bf90:	7a23      	ldrb	r3, [r4, #8]
    bf92:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    bf94:	7820      	ldrb	r0, [r4, #0]
    bf96:	4b14      	ldr	r3, [pc, #80]	; (bfe8 <extint_chan_set_config+0x6c>)
    bf98:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    bf9a:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    bf9c:	2d1f      	cmp	r5, #31
    bf9e:	d800      	bhi.n	bfa2 <extint_chan_set_config+0x26>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    bfa0:	4812      	ldr	r0, [pc, #72]	; (bfec <extint_chan_set_config+0x70>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    bfa2:	2107      	movs	r1, #7
    bfa4:	4029      	ands	r1, r5
    bfa6:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    bfa8:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    bfaa:	7aa3      	ldrb	r3, [r4, #10]
    bfac:	2b00      	cmp	r3, #0
    bfae:	d001      	beq.n	bfb4 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
    bfb0:	2308      	movs	r3, #8
    bfb2:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    bfb4:	08eb      	lsrs	r3, r5, #3
    bfb6:	009b      	lsls	r3, r3, #2
    bfb8:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    bfba:	699e      	ldr	r6, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    bfbc:	270f      	movs	r7, #15
    bfbe:	408f      	lsls	r7, r1
    bfc0:	43be      	bics	r6, r7
    bfc2:	408a      	lsls	r2, r1
    bfc4:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    bfc6:	619a      	str	r2, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    bfc8:	7a63      	ldrb	r3, [r4, #9]
    bfca:	2b00      	cmp	r3, #0
    bfcc:	d005      	beq.n	bfda <extint_chan_set_config+0x5e>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    bfce:	6942      	ldr	r2, [r0, #20]
    bfd0:	2301      	movs	r3, #1
    bfd2:	40ab      	lsls	r3, r5
    bfd4:	4313      	orrs	r3, r2
    bfd6:	6143      	str	r3, [r0, #20]
    bfd8:	e004      	b.n	bfe4 <extint_chan_set_config+0x68>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    bfda:	6943      	ldr	r3, [r0, #20]
    bfdc:	2201      	movs	r2, #1
    bfde:	40aa      	lsls	r2, r5
    bfe0:	4393      	bics	r3, r2
    bfe2:	6143      	str	r3, [r0, #20]
	}
}
    bfe4:	b003      	add	sp, #12
    bfe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bfe8:	0000da25 	.word	0x0000da25
    bfec:	40001800 	.word	0x40001800

0000bff0 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    bff0:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    bff2:	4a1e      	ldr	r2, [pc, #120]	; (c06c <nvm_set_config+0x7c>)
    bff4:	69d1      	ldr	r1, [r2, #28]
    bff6:	2304      	movs	r3, #4
    bff8:	430b      	orrs	r3, r1
    bffa:	61d3      	str	r3, [r2, #28]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    bffc:	4b1c      	ldr	r3, [pc, #112]	; (c070 <nvm_set_config+0x80>)
    bffe:	2220      	movs	r2, #32
    c000:	32ff      	adds	r2, #255	; 0xff
    c002:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    c004:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    c006:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    c008:	07d2      	lsls	r2, r2, #31
    c00a:	d52c      	bpl.n	c066 <nvm_set_config+0x76>
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    c00c:	7801      	ldrb	r1, [r0, #0]
    c00e:	0209      	lsls	r1, r1, #8
    c010:	22c0      	movs	r2, #192	; 0xc0
    c012:	0092      	lsls	r2, r2, #2
    c014:	4011      	ands	r1, r2
    c016:	7842      	ldrb	r2, [r0, #1]
    c018:	01d2      	lsls	r2, r2, #7
    c01a:	33fa      	adds	r3, #250	; 0xfa
    c01c:	4013      	ands	r3, r2
    c01e:	4319      	orrs	r1, r3
    c020:	7882      	ldrb	r2, [r0, #2]
    c022:	0052      	lsls	r2, r2, #1
    c024:	231e      	movs	r3, #30
    c026:	401a      	ands	r2, r3
    c028:	000b      	movs	r3, r1
    c02a:	4313      	orrs	r3, r2
    c02c:	78c2      	ldrb	r2, [r0, #3]
    c02e:	0492      	lsls	r2, r2, #18
    c030:	2180      	movs	r1, #128	; 0x80
    c032:	02c9      	lsls	r1, r1, #11
    c034:	400a      	ands	r2, r1
    c036:	4313      	orrs	r3, r2
    c038:	7902      	ldrb	r2, [r0, #4]
    c03a:	0412      	lsls	r2, r2, #16
    c03c:	21c0      	movs	r1, #192	; 0xc0
    c03e:	0289      	lsls	r1, r1, #10
    c040:	400a      	ands	r2, r1
    c042:	4313      	orrs	r3, r2
		return STATUS_BUSY;
	}

#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    c044:	4a0a      	ldr	r2, [pc, #40]	; (c070 <nvm_set_config+0x80>)
    c046:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    c048:	6893      	ldr	r3, [r2, #8]
    c04a:	035b      	lsls	r3, r3, #13
    c04c:	0f5b      	lsrs	r3, r3, #29
    c04e:	4909      	ldr	r1, [pc, #36]	; (c074 <nvm_set_config+0x84>)
    c050:	2408      	movs	r4, #8
    c052:	409c      	lsls	r4, r3
    c054:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    c056:	6893      	ldr	r3, [r2, #8]
    c058:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    c05a:	7843      	ldrb	r3, [r0, #1]
    c05c:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    c05e:	8b13      	ldrh	r3, [r2, #24]
    c060:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    c062:	0fdb      	lsrs	r3, r3, #31
    c064:	011b      	lsls	r3, r3, #4
}
    c066:	0018      	movs	r0, r3
    c068:	bd10      	pop	{r4, pc}
    c06a:	46c0      	nop			; (mov r8, r8)
    c06c:	40000400 	.word	0x40000400
    c070:	41004000 	.word	0x41004000
    c074:	200000c0 	.word	0x200000c0

0000c078 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    c078:	b530      	push	{r4, r5, lr}
    c07a:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    c07c:	4a23      	ldr	r2, [pc, #140]	; (c10c <nvm_execute_command+0x94>)
    c07e:	8810      	ldrh	r0, [r2, #0]
    c080:	8853      	ldrh	r3, [r2, #2]
    c082:	4343      	muls	r3, r0
    c084:	428b      	cmp	r3, r1
    c086:	d206      	bcs.n	c096 <nvm_execute_command+0x1e>
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    c088:	2018      	movs	r0, #24
{
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    c08a:	2280      	movs	r2, #128	; 0x80
    c08c:	0192      	lsls	r2, r2, #6
    c08e:	4b20      	ldr	r3, [pc, #128]	; (c110 <nvm_execute_command+0x98>)
    c090:	18cb      	adds	r3, r1, r3
    c092:	4293      	cmp	r3, r2
    c094:	d838      	bhi.n	c108 <nvm_execute_command+0x90>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    c096:	4b1f      	ldr	r3, [pc, #124]	; (c114 <nvm_execute_command+0x9c>)
    c098:	685d      	ldr	r5, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
    c09a:	2280      	movs	r2, #128	; 0x80
    c09c:	02d2      	lsls	r2, r2, #11
    c09e:	432a      	orrs	r2, r5
    c0a0:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    c0a2:	2220      	movs	r2, #32
    c0a4:	32ff      	adds	r2, #255	; 0xff
    c0a6:	831a      	strh	r2, [r3, #24]
    c0a8:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    c0aa:	07db      	lsls	r3, r3, #31
    c0ac:	d403      	bmi.n	c0b6 <nvm_execute_command+0x3e>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    c0ae:	4b19      	ldr	r3, [pc, #100]	; (c114 <nvm_execute_command+0x9c>)
    c0b0:	605d      	str	r5, [r3, #4]
		return STATUS_BUSY;
    c0b2:	2005      	movs	r0, #5
    c0b4:	e028      	b.n	c108 <nvm_execute_command+0x90>
	}

	switch (command) {
    c0b6:	2c45      	cmp	r4, #69	; 0x45
    c0b8:	d815      	bhi.n	c0e6 <nvm_execute_command+0x6e>
    c0ba:	00a3      	lsls	r3, r4, #2
    c0bc:	4a16      	ldr	r2, [pc, #88]	; (c118 <nvm_execute_command+0xa0>)
    c0be:	58d3      	ldr	r3, [r2, r3]
    c0c0:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    c0c2:	4b14      	ldr	r3, [pc, #80]	; (c114 <nvm_execute_command+0x9c>)
    c0c4:	8b1b      	ldrh	r3, [r3, #24]
    c0c6:	05db      	lsls	r3, r3, #23
    c0c8:	d503      	bpl.n	c0d2 <nvm_execute_command+0x5a>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    c0ca:	4b12      	ldr	r3, [pc, #72]	; (c114 <nvm_execute_command+0x9c>)
    c0cc:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    c0ce:	2010      	movs	r0, #16
    c0d0:	e01a      	b.n	c108 <nvm_execute_command+0x90>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    c0d2:	0889      	lsrs	r1, r1, #2
    c0d4:	0049      	lsls	r1, r1, #1
    c0d6:	4b0f      	ldr	r3, [pc, #60]	; (c114 <nvm_execute_command+0x9c>)
    c0d8:	61d9      	str	r1, [r3, #28]
			break;
    c0da:	e008      	b.n	c0ee <nvm_execute_command+0x76>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    c0dc:	0889      	lsrs	r1, r1, #2
    c0de:	0049      	lsls	r1, r1, #1
    c0e0:	4b0c      	ldr	r3, [pc, #48]	; (c114 <nvm_execute_command+0x9c>)
    c0e2:	61d9      	str	r1, [r3, #28]
			break;
    c0e4:	e003      	b.n	c0ee <nvm_execute_command+0x76>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    c0e6:	4b0b      	ldr	r3, [pc, #44]	; (c114 <nvm_execute_command+0x9c>)
    c0e8:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    c0ea:	2017      	movs	r0, #23
    c0ec:	e00c      	b.n	c108 <nvm_execute_command+0x90>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    c0ee:	20a5      	movs	r0, #165	; 0xa5
    c0f0:	0200      	lsls	r0, r0, #8
    c0f2:	4304      	orrs	r4, r0
    c0f4:	4b07      	ldr	r3, [pc, #28]	; (c114 <nvm_execute_command+0x9c>)
    c0f6:	801c      	strh	r4, [r3, #0]
    c0f8:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    c0fa:	2201      	movs	r2, #1
    c0fc:	7d0b      	ldrb	r3, [r1, #20]
    c0fe:	4213      	tst	r3, r2
    c100:	d0fc      	beq.n	c0fc <nvm_execute_command+0x84>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    c102:	4b04      	ldr	r3, [pc, #16]	; (c114 <nvm_execute_command+0x9c>)
    c104:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    c106:	2000      	movs	r0, #0
}
    c108:	bd30      	pop	{r4, r5, pc}
    c10a:	46c0      	nop			; (mov r8, r8)
    c10c:	200000c0 	.word	0x200000c0
    c110:	ff7fc000 	.word	0xff7fc000
    c114:	41004000 	.word	0x41004000
    c118:	00013cd0 	.word	0x00013cd0

0000c11c <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    c11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    c11e:	4b24      	ldr	r3, [pc, #144]	; (c1b0 <nvm_write_buffer+0x94>)
    c120:	881d      	ldrh	r5, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    c122:	885b      	ldrh	r3, [r3, #2]
    c124:	436b      	muls	r3, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    c126:	2418      	movs	r4, #24
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    c128:	4283      	cmp	r3, r0
    c12a:	d33e      	bcc.n	c1aa <nvm_write_buffer+0x8e>
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    c12c:	1e6b      	subs	r3, r5, #1
    c12e:	4218      	tst	r0, r3
    c130:	d13b      	bne.n	c1aa <nvm_write_buffer+0x8e>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    c132:	3c01      	subs	r4, #1
	if (destination_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    c134:	4295      	cmp	r5, r2
    c136:	d338      	bcc.n	c1aa <nvm_write_buffer+0x8e>
    c138:	4b1e      	ldr	r3, [pc, #120]	; (c1b4 <nvm_write_buffer+0x98>)
    c13a:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    c13c:	3c12      	subs	r4, #18

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    c13e:	07db      	lsls	r3, r3, #31
    c140:	d533      	bpl.n	c1aa <nvm_write_buffer+0x8e>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    c142:	4c1d      	ldr	r4, [pc, #116]	; (c1b8 <nvm_write_buffer+0x9c>)
    c144:	4b1b      	ldr	r3, [pc, #108]	; (c1b4 <nvm_write_buffer+0x98>)
    c146:	801c      	strh	r4, [r3, #0]
    c148:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    c14a:	2401      	movs	r4, #1
    c14c:	7d2b      	ldrb	r3, [r5, #20]
    c14e:	4223      	tst	r3, r4
    c150:	d0fc      	beq.n	c14c <nvm_write_buffer+0x30>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    c152:	2420      	movs	r4, #32
    c154:	34ff      	adds	r4, #255	; 0xff
    c156:	4b17      	ldr	r3, [pc, #92]	; (c1b4 <nvm_write_buffer+0x98>)
    c158:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    c15a:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    c15c:	2a00      	cmp	r2, #0
    c15e:	d01f      	beq.n	c1a0 <nvm_write_buffer+0x84>
    c160:	0076      	lsls	r6, r6, #1
    c162:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    c164:	1e57      	subs	r7, r2, #1
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    c166:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    c168:	42bb      	cmp	r3, r7
    c16a:	db01      	blt.n	c170 <nvm_write_buffer+0x54>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    c16c:	b2ac      	uxth	r4, r5
    c16e:	e003      	b.n	c178 <nvm_write_buffer+0x5c>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    c170:	18cc      	adds	r4, r1, r3
    c172:	7864      	ldrb	r4, [r4, #1]
    c174:	0224      	lsls	r4, r4, #8
    c176:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    c178:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    c17a:	3302      	adds	r3, #2
    c17c:	b29b      	uxth	r3, r3
    c17e:	3602      	adds	r6, #2
    c180:	429a      	cmp	r2, r3
    c182:	d8f0      	bhi.n	c166 <nvm_write_buffer+0x4a>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    c184:	4b0a      	ldr	r3, [pc, #40]	; (c1b0 <nvm_write_buffer+0x94>)
    c186:	791b      	ldrb	r3, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    c188:	2400      	movs	r4, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    c18a:	2b00      	cmp	r3, #0
    c18c:	d10d      	bne.n	c1aa <nvm_write_buffer+0x8e>
    c18e:	2a3f      	cmp	r2, #63	; 0x3f
    c190:	d80b      	bhi.n	c1aa <nvm_write_buffer+0x8e>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
	 			(nvm_execute_command(NVM_COMMAND_WRITE_PAGE,destination_address, 0)));
#else
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    c192:	2200      	movs	r2, #0
    c194:	0001      	movs	r1, r0
    c196:	2004      	movs	r0, #4
    c198:	4b08      	ldr	r3, [pc, #32]	; (c1bc <nvm_write_buffer+0xa0>)
    c19a:	4798      	blx	r3
    c19c:	0004      	movs	r4, r0
    c19e:	e004      	b.n	c1aa <nvm_write_buffer+0x8e>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    c1a0:	4b03      	ldr	r3, [pc, #12]	; (c1b0 <nvm_write_buffer+0x94>)
    c1a2:	791b      	ldrb	r3, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    c1a4:	2400      	movs	r4, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    c1a6:	2b00      	cmp	r3, #0
    c1a8:	d0f3      	beq.n	c192 <nvm_write_buffer+0x76>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    c1aa:	0020      	movs	r0, r4
    c1ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c1ae:	46c0      	nop			; (mov r8, r8)
    c1b0:	200000c0 	.word	0x200000c0
    c1b4:	41004000 	.word	0x41004000
    c1b8:	ffffa544 	.word	0xffffa544
    c1bc:	0000c079 	.word	0x0000c079

0000c1c0 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    c1c0:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    c1c2:	4b18      	ldr	r3, [pc, #96]	; (c224 <nvm_read_buffer+0x64>)
    c1c4:	881d      	ldrh	r5, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    c1c6:	885b      	ldrh	r3, [r3, #2]
    c1c8:	436b      	muls	r3, r5
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    c1ca:	2418      	movs	r4, #24
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    c1cc:	4283      	cmp	r3, r0
    c1ce:	d326      	bcc.n	c21e <nvm_read_buffer+0x5e>
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
    c1d0:	1e6b      	subs	r3, r5, #1
    c1d2:	4218      	tst	r0, r3
    c1d4:	d123      	bne.n	c21e <nvm_read_buffer+0x5e>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    c1d6:	3c01      	subs	r4, #1
	if (source_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    c1d8:	4295      	cmp	r5, r2
    c1da:	d320      	bcc.n	c21e <nvm_read_buffer+0x5e>
    c1dc:	4b12      	ldr	r3, [pc, #72]	; (c228 <nvm_read_buffer+0x68>)
    c1de:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    c1e0:	3c12      	subs	r4, #18

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    c1e2:	07db      	lsls	r3, r3, #31
    c1e4:	d51b      	bpl.n	c21e <nvm_read_buffer+0x5e>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    c1e6:	2420      	movs	r4, #32
    c1e8:	34ff      	adds	r4, #255	; 0xff
    c1ea:	4b0f      	ldr	r3, [pc, #60]	; (c228 <nvm_read_buffer+0x68>)
    c1ec:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    c1ee:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    c1f0:	2a00      	cmp	r2, #0
    c1f2:	d013      	beq.n	c21c <nvm_read_buffer+0x5c>
    c1f4:	0040      	lsls	r0, r0, #1
    c1f6:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    c1f8:	1e56      	subs	r6, r2, #1
    c1fa:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    c1fc:	881c      	ldrh	r4, [r3, #0]
    c1fe:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    c200:	042b      	lsls	r3, r5, #16
    c202:	0c1b      	lsrs	r3, r3, #16
    c204:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    c206:	42b3      	cmp	r3, r6
    c208:	da02      	bge.n	c210 <nvm_read_buffer+0x50>
			buffer[i + 1] = (data >> 8);
    c20a:	18cb      	adds	r3, r1, r3
    c20c:	0a24      	lsrs	r4, r4, #8
    c20e:	705c      	strb	r4, [r3, #1]
    c210:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    c212:	b2ab      	uxth	r3, r5
    c214:	429a      	cmp	r2, r3
    c216:	d8f0      	bhi.n	c1fa <nvm_read_buffer+0x3a>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    c218:	2400      	movs	r4, #0
    c21a:	e000      	b.n	c21e <nvm_read_buffer+0x5e>
    c21c:	2400      	movs	r4, #0
}
    c21e:	0020      	movs	r0, r4
    c220:	bd70      	pop	{r4, r5, r6, pc}
    c222:	46c0      	nop			; (mov r8, r8)
    c224:	200000c0 	.word	0x200000c0
    c228:	41004000 	.word	0x41004000

0000c22c <nvm_erase_row>:
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    c22c:	4b13      	ldr	r3, [pc, #76]	; (c27c <nvm_erase_row+0x50>)
    c22e:	881a      	ldrh	r2, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    c230:	885b      	ldrh	r3, [r3, #2]
    c232:	4353      	muls	r3, r2
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    c234:	2118      	movs	r1, #24
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    c236:	4283      	cmp	r3, r0
    c238:	d31d      	bcc.n	c276 <nvm_erase_row+0x4a>
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    c23a:	0092      	lsls	r2, r2, #2
    c23c:	3a01      	subs	r2, #1
    c23e:	4210      	tst	r0, r2
    c240:	d119      	bne.n	c276 <nvm_erase_row+0x4a>
    c242:	4b0f      	ldr	r3, [pc, #60]	; (c280 <nvm_erase_row+0x54>)
    c244:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    c246:	3913      	subs	r1, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    c248:	07db      	lsls	r3, r3, #31
    c24a:	d514      	bpl.n	c276 <nvm_erase_row+0x4a>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    c24c:	4b0c      	ldr	r3, [pc, #48]	; (c280 <nvm_erase_row+0x54>)
    c24e:	2220      	movs	r2, #32
    c250:	32ff      	adds	r2, #255	; 0xff
    c252:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    c254:	0880      	lsrs	r0, r0, #2
    c256:	0040      	lsls	r0, r0, #1
    c258:	61d8      	str	r0, [r3, #28]
#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
								(NVM_COMMAND_RWWEE_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY):
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    c25a:	4a0a      	ldr	r2, [pc, #40]	; (c284 <nvm_erase_row+0x58>)
    c25c:	801a      	strh	r2, [r3, #0]
    c25e:	0019      	movs	r1, r3
#endif

	while (!nvm_is_ready()) {
    c260:	2201      	movs	r2, #1
    c262:	7d0b      	ldrb	r3, [r1, #20]
    c264:	4213      	tst	r3, r2
    c266:	d0fc      	beq.n	c262 <nvm_erase_row+0x36>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    c268:	4b05      	ldr	r3, [pc, #20]	; (c280 <nvm_erase_row+0x54>)
    c26a:	8b19      	ldrh	r1, [r3, #24]
    c26c:	231c      	movs	r3, #28
    c26e:	4019      	ands	r1, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    c270:	1e48      	subs	r0, r1, #1
    c272:	4181      	sbcs	r1, r0
    c274:	0089      	lsls	r1, r1, #2
}
    c276:	0008      	movs	r0, r1
    c278:	4770      	bx	lr
    c27a:	46c0      	nop			; (mov r8, r8)
    c27c:	200000c0 	.word	0x200000c0
    c280:	41004000 	.word	0x41004000
    c284:	ffffa502 	.word	0xffffa502

0000c288 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    c288:	b500      	push	{lr}
    c28a:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    c28c:	ab01      	add	r3, sp, #4
    c28e:	2280      	movs	r2, #128	; 0x80
    c290:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    c292:	780a      	ldrb	r2, [r1, #0]
    c294:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    c296:	784a      	ldrb	r2, [r1, #1]
    c298:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    c29a:	788a      	ldrb	r2, [r1, #2]
    c29c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    c29e:	0019      	movs	r1, r3
    c2a0:	4b01      	ldr	r3, [pc, #4]	; (c2a8 <port_pin_set_config+0x20>)
    c2a2:	4798      	blx	r3
}
    c2a4:	b003      	add	sp, #12
    c2a6:	bd00      	pop	{pc}
    c2a8:	0000da25 	.word	0x0000da25

0000c2ac <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    c2ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    c2ae:	465f      	mov	r7, fp
    c2b0:	4656      	mov	r6, sl
    c2b2:	464d      	mov	r5, r9
    c2b4:	4644      	mov	r4, r8
    c2b6:	b4f0      	push	{r4, r5, r6, r7}
    c2b8:	b087      	sub	sp, #28
    c2ba:	4680      	mov	r8, r0
    c2bc:	9104      	str	r1, [sp, #16]
    c2be:	0016      	movs	r6, r2
    c2c0:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    c2c2:	2200      	movs	r2, #0
    c2c4:	2300      	movs	r3, #0
    c2c6:	2100      	movs	r1, #0
    c2c8:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    c2ca:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    c2cc:	2001      	movs	r0, #1
    c2ce:	0021      	movs	r1, r4
    c2d0:	9600      	str	r6, [sp, #0]
    c2d2:	9701      	str	r7, [sp, #4]
    c2d4:	465c      	mov	r4, fp
    c2d6:	9403      	str	r4, [sp, #12]
    c2d8:	4644      	mov	r4, r8
    c2da:	9405      	str	r4, [sp, #20]
    c2dc:	2420      	movs	r4, #32
    c2de:	4264      	negs	r4, r4
    c2e0:	190c      	adds	r4, r1, r4
    c2e2:	d403      	bmi.n	c2ec <long_division+0x40>
    c2e4:	0005      	movs	r5, r0
    c2e6:	40a5      	lsls	r5, r4
    c2e8:	46a8      	mov	r8, r5
    c2ea:	e004      	b.n	c2f6 <long_division+0x4a>
    c2ec:	2420      	movs	r4, #32
    c2ee:	1a64      	subs	r4, r4, r1
    c2f0:	0005      	movs	r5, r0
    c2f2:	40e5      	lsrs	r5, r4
    c2f4:	46a8      	mov	r8, r5
    c2f6:	0004      	movs	r4, r0
    c2f8:	408c      	lsls	r4, r1
    c2fa:	46a1      	mov	r9, r4

		r = r << 1;
    c2fc:	0014      	movs	r4, r2
    c2fe:	001d      	movs	r5, r3
    c300:	18a4      	adds	r4, r4, r2
    c302:	415d      	adcs	r5, r3
    c304:	0022      	movs	r2, r4
    c306:	002b      	movs	r3, r5

		if (n & bit_shift) {
    c308:	9e05      	ldr	r6, [sp, #20]
    c30a:	464f      	mov	r7, r9
    c30c:	403e      	ands	r6, r7
    c30e:	46b2      	mov	sl, r6
    c310:	9e04      	ldr	r6, [sp, #16]
    c312:	4647      	mov	r7, r8
    c314:	403e      	ands	r6, r7
    c316:	46b4      	mov	ip, r6
    c318:	4656      	mov	r6, sl
    c31a:	4667      	mov	r7, ip
    c31c:	433e      	orrs	r6, r7
    c31e:	d003      	beq.n	c328 <long_division+0x7c>
			r |= 0x01;
    c320:	0006      	movs	r6, r0
    c322:	4326      	orrs	r6, r4
    c324:	0032      	movs	r2, r6
    c326:	002b      	movs	r3, r5
		}

		if (r >= d) {
    c328:	9c00      	ldr	r4, [sp, #0]
    c32a:	9d01      	ldr	r5, [sp, #4]
    c32c:	429d      	cmp	r5, r3
    c32e:	d80e      	bhi.n	c34e <long_division+0xa2>
    c330:	d101      	bne.n	c336 <long_division+0x8a>
    c332:	4294      	cmp	r4, r2
    c334:	d80b      	bhi.n	c34e <long_division+0xa2>
			r = r - d;
    c336:	9c00      	ldr	r4, [sp, #0]
    c338:	9d01      	ldr	r5, [sp, #4]
    c33a:	1b12      	subs	r2, r2, r4
    c33c:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    c33e:	465c      	mov	r4, fp
    c340:	464d      	mov	r5, r9
    c342:	432c      	orrs	r4, r5
    c344:	46a3      	mov	fp, r4
    c346:	9c03      	ldr	r4, [sp, #12]
    c348:	4645      	mov	r5, r8
    c34a:	432c      	orrs	r4, r5
    c34c:	9403      	str	r4, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    c34e:	3901      	subs	r1, #1
    c350:	d2c4      	bcs.n	c2dc <long_division+0x30>
    c352:	9b03      	ldr	r3, [sp, #12]
			q |= bit_shift;
		}
	}

	return q;
}
    c354:	4658      	mov	r0, fp
    c356:	0019      	movs	r1, r3
    c358:	b007      	add	sp, #28
    c35a:	bc3c      	pop	{r2, r3, r4, r5}
    c35c:	4690      	mov	r8, r2
    c35e:	4699      	mov	r9, r3
    c360:	46a2      	mov	sl, r4
    c362:	46ab      	mov	fp, r5
    c364:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c366:	46c0      	nop			; (mov r8, r8)

0000c368 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    c368:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    c36a:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    c36c:	2340      	movs	r3, #64	; 0x40
    c36e:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    c370:	4281      	cmp	r1, r0
    c372:	d201      	bcs.n	c378 <_sercom_get_sync_baud_val+0x10>
    c374:	e00a      	b.n	c38c <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    c376:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    c378:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    c37a:	1c63      	adds	r3, r4, #1
    c37c:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    c37e:	4288      	cmp	r0, r1
    c380:	d9f9      	bls.n	c376 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    c382:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    c384:	2cff      	cmp	r4, #255	; 0xff
    c386:	d801      	bhi.n	c38c <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    c388:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    c38a:	2300      	movs	r3, #0
	}
}
    c38c:	0018      	movs	r0, r3
    c38e:	bd10      	pop	{r4, pc}

0000c390 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    c390:	b5f0      	push	{r4, r5, r6, r7, lr}
    c392:	b083      	sub	sp, #12
    c394:	000f      	movs	r7, r1
    c396:	0016      	movs	r6, r2
    c398:	aa08      	add	r2, sp, #32
    c39a:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    c39c:	0004      	movs	r4, r0
    c39e:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    c3a0:	2240      	movs	r2, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    c3a2:	42bc      	cmp	r4, r7
    c3a4:	d836      	bhi.n	c414 <_sercom_get_async_baud_val+0x84>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    c3a6:	2b00      	cmp	r3, #0
    c3a8:	d112      	bne.n	c3d0 <_sercom_get_async_baud_val+0x40>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
    c3aa:	0002      	movs	r2, r0
    c3ac:	0008      	movs	r0, r1
    c3ae:	2100      	movs	r1, #0
    c3b0:	4c1a      	ldr	r4, [pc, #104]	; (c41c <_sercom_get_async_baud_val+0x8c>)
    c3b2:	47a0      	blx	r4
    c3b4:	0001      	movs	r1, r0
    c3b6:	003a      	movs	r2, r7
    c3b8:	2300      	movs	r3, #0
    c3ba:	2000      	movs	r0, #0
    c3bc:	4c18      	ldr	r4, [pc, #96]	; (c420 <_sercom_get_async_baud_val+0x90>)
    c3be:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
    c3c0:	2200      	movs	r2, #0
    c3c2:	2301      	movs	r3, #1
    c3c4:	1a12      	subs	r2, r2, r0
    c3c6:	418b      	sbcs	r3, r1
    c3c8:	0c12      	lsrs	r2, r2, #16
    c3ca:	041b      	lsls	r3, r3, #16
    c3cc:	431a      	orrs	r2, r3
    c3ce:	e01f      	b.n	c410 <_sercom_get_async_baud_val+0x80>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    c3d0:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    c3d2:	2b01      	cmp	r3, #1
    c3d4:	d11c      	bne.n	c410 <_sercom_get_async_baud_val+0x80>
		temp1 = ((uint64_t)baudrate * sample_num);
    c3d6:	000a      	movs	r2, r1
    c3d8:	2300      	movs	r3, #0
    c3da:	2100      	movs	r1, #0
    c3dc:	4c0f      	ldr	r4, [pc, #60]	; (c41c <_sercom_get_async_baud_val+0x8c>)
    c3de:	47a0      	blx	r4
    c3e0:	0002      	movs	r2, r0
    c3e2:	000b      	movs	r3, r1
    c3e4:	9200      	str	r2, [sp, #0]
    c3e6:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    c3e8:	0038      	movs	r0, r7
    c3ea:	2100      	movs	r1, #0
    c3ec:	4c0c      	ldr	r4, [pc, #48]	; (c420 <_sercom_get_async_baud_val+0x90>)
    c3ee:	47a0      	blx	r4
    c3f0:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    c3f2:	2240      	movs	r2, #64	; 0x40
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		temp1 = ((uint64_t)baudrate * sample_num);
		baud_int = long_division( peripheral_clock, temp1);
		if(baud_int > BAUD_INT_MAX) {
    c3f4:	2380      	movs	r3, #128	; 0x80
    c3f6:	019b      	lsls	r3, r3, #6
    c3f8:	4298      	cmp	r0, r3
    c3fa:	d80b      	bhi.n	c414 <_sercom_get_async_baud_val+0x84>
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    c3fc:	0f79      	lsrs	r1, r7, #29
    c3fe:	00f8      	lsls	r0, r7, #3
    c400:	9a00      	ldr	r2, [sp, #0]
    c402:	9b01      	ldr	r3, [sp, #4]
    c404:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
		baud_calculated = baud_int | (baud_fp << 13);
    c406:	00ea      	lsls	r2, r5, #3
    c408:	1a82      	subs	r2, r0, r2
    c40a:	b2d2      	uxtb	r2, r2
    c40c:	0352      	lsls	r2, r2, #13
    c40e:	432a      	orrs	r2, r5
	}

	*baudval = baud_calculated;
    c410:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    c412:	2200      	movs	r2, #0
}
    c414:	0010      	movs	r0, r2
    c416:	b003      	add	sp, #12
    c418:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c41a:	46c0      	nop			; (mov r8, r8)
    c41c:	00011485 	.word	0x00011485
    c420:	0000c2ad 	.word	0x0000c2ad

0000c424 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    c424:	b510      	push	{r4, lr}
    c426:	b082      	sub	sp, #8
    c428:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    c42a:	4b0e      	ldr	r3, [pc, #56]	; (c464 <sercom_set_gclk_generator+0x40>)
    c42c:	781b      	ldrb	r3, [r3, #0]
    c42e:	2b00      	cmp	r3, #0
    c430:	d001      	beq.n	c436 <sercom_set_gclk_generator+0x12>
    c432:	2900      	cmp	r1, #0
    c434:	d00d      	beq.n	c452 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    c436:	a901      	add	r1, sp, #4
    c438:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    c43a:	2013      	movs	r0, #19
    c43c:	4b0a      	ldr	r3, [pc, #40]	; (c468 <sercom_set_gclk_generator+0x44>)
    c43e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    c440:	2013      	movs	r0, #19
    c442:	4b0a      	ldr	r3, [pc, #40]	; (c46c <sercom_set_gclk_generator+0x48>)
    c444:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    c446:	4b07      	ldr	r3, [pc, #28]	; (c464 <sercom_set_gclk_generator+0x40>)
    c448:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    c44a:	2201      	movs	r2, #1
    c44c:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    c44e:	2000      	movs	r0, #0
    c450:	e006      	b.n	c460 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    c452:	4b04      	ldr	r3, [pc, #16]	; (c464 <sercom_set_gclk_generator+0x40>)
    c454:	785b      	ldrb	r3, [r3, #1]
    c456:	4283      	cmp	r3, r0
    c458:	d001      	beq.n	c45e <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    c45a:	201d      	movs	r0, #29
    c45c:	e000      	b.n	c460 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    c45e:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    c460:	b002      	add	sp, #8
    c462:	bd10      	pop	{r4, pc}
    c464:	200000c8 	.word	0x200000c8
    c468:	0000d92d 	.word	0x0000d92d
    c46c:	0000d8a1 	.word	0x0000d8a1

0000c470 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    c470:	4b44      	ldr	r3, [pc, #272]	; (c584 <_sercom_get_default_pad+0x114>)
    c472:	4298      	cmp	r0, r3
    c474:	d033      	beq.n	c4de <_sercom_get_default_pad+0x6e>
    c476:	d806      	bhi.n	c486 <_sercom_get_default_pad+0x16>
    c478:	4b43      	ldr	r3, [pc, #268]	; (c588 <_sercom_get_default_pad+0x118>)
    c47a:	4298      	cmp	r0, r3
    c47c:	d00d      	beq.n	c49a <_sercom_get_default_pad+0x2a>
    c47e:	4b43      	ldr	r3, [pc, #268]	; (c58c <_sercom_get_default_pad+0x11c>)
    c480:	4298      	cmp	r0, r3
    c482:	d01b      	beq.n	c4bc <_sercom_get_default_pad+0x4c>
    c484:	e06f      	b.n	c566 <_sercom_get_default_pad+0xf6>
    c486:	4b42      	ldr	r3, [pc, #264]	; (c590 <_sercom_get_default_pad+0x120>)
    c488:	4298      	cmp	r0, r3
    c48a:	d04a      	beq.n	c522 <_sercom_get_default_pad+0xb2>
    c48c:	4b41      	ldr	r3, [pc, #260]	; (c594 <_sercom_get_default_pad+0x124>)
    c48e:	4298      	cmp	r0, r3
    c490:	d058      	beq.n	c544 <_sercom_get_default_pad+0xd4>
    c492:	4b41      	ldr	r3, [pc, #260]	; (c598 <_sercom_get_default_pad+0x128>)
    c494:	4298      	cmp	r0, r3
    c496:	d166      	bne.n	c566 <_sercom_get_default_pad+0xf6>
    c498:	e032      	b.n	c500 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    c49a:	2901      	cmp	r1, #1
    c49c:	d006      	beq.n	c4ac <_sercom_get_default_pad+0x3c>
    c49e:	2900      	cmp	r1, #0
    c4a0:	d063      	beq.n	c56a <_sercom_get_default_pad+0xfa>
    c4a2:	2902      	cmp	r1, #2
    c4a4:	d006      	beq.n	c4b4 <_sercom_get_default_pad+0x44>
    c4a6:	2903      	cmp	r1, #3
    c4a8:	d006      	beq.n	c4b8 <_sercom_get_default_pad+0x48>
    c4aa:	e001      	b.n	c4b0 <_sercom_get_default_pad+0x40>
    c4ac:	483b      	ldr	r0, [pc, #236]	; (c59c <_sercom_get_default_pad+0x12c>)
    c4ae:	e067      	b.n	c580 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    c4b0:	2000      	movs	r0, #0
    c4b2:	e065      	b.n	c580 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    c4b4:	483a      	ldr	r0, [pc, #232]	; (c5a0 <_sercom_get_default_pad+0x130>)
    c4b6:	e063      	b.n	c580 <_sercom_get_default_pad+0x110>
    c4b8:	483a      	ldr	r0, [pc, #232]	; (c5a4 <_sercom_get_default_pad+0x134>)
    c4ba:	e061      	b.n	c580 <_sercom_get_default_pad+0x110>
    c4bc:	2901      	cmp	r1, #1
    c4be:	d006      	beq.n	c4ce <_sercom_get_default_pad+0x5e>
    c4c0:	2900      	cmp	r1, #0
    c4c2:	d054      	beq.n	c56e <_sercom_get_default_pad+0xfe>
    c4c4:	2902      	cmp	r1, #2
    c4c6:	d006      	beq.n	c4d6 <_sercom_get_default_pad+0x66>
    c4c8:	2903      	cmp	r1, #3
    c4ca:	d006      	beq.n	c4da <_sercom_get_default_pad+0x6a>
    c4cc:	e001      	b.n	c4d2 <_sercom_get_default_pad+0x62>
    c4ce:	4836      	ldr	r0, [pc, #216]	; (c5a8 <_sercom_get_default_pad+0x138>)
    c4d0:	e056      	b.n	c580 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    c4d2:	2000      	movs	r0, #0
    c4d4:	e054      	b.n	c580 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    c4d6:	4835      	ldr	r0, [pc, #212]	; (c5ac <_sercom_get_default_pad+0x13c>)
    c4d8:	e052      	b.n	c580 <_sercom_get_default_pad+0x110>
    c4da:	4835      	ldr	r0, [pc, #212]	; (c5b0 <_sercom_get_default_pad+0x140>)
    c4dc:	e050      	b.n	c580 <_sercom_get_default_pad+0x110>
    c4de:	2901      	cmp	r1, #1
    c4e0:	d006      	beq.n	c4f0 <_sercom_get_default_pad+0x80>
    c4e2:	2900      	cmp	r1, #0
    c4e4:	d045      	beq.n	c572 <_sercom_get_default_pad+0x102>
    c4e6:	2902      	cmp	r1, #2
    c4e8:	d006      	beq.n	c4f8 <_sercom_get_default_pad+0x88>
    c4ea:	2903      	cmp	r1, #3
    c4ec:	d006      	beq.n	c4fc <_sercom_get_default_pad+0x8c>
    c4ee:	e001      	b.n	c4f4 <_sercom_get_default_pad+0x84>
    c4f0:	4830      	ldr	r0, [pc, #192]	; (c5b4 <_sercom_get_default_pad+0x144>)
    c4f2:	e045      	b.n	c580 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    c4f4:	2000      	movs	r0, #0
    c4f6:	e043      	b.n	c580 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    c4f8:	482f      	ldr	r0, [pc, #188]	; (c5b8 <_sercom_get_default_pad+0x148>)
    c4fa:	e041      	b.n	c580 <_sercom_get_default_pad+0x110>
    c4fc:	482f      	ldr	r0, [pc, #188]	; (c5bc <_sercom_get_default_pad+0x14c>)
    c4fe:	e03f      	b.n	c580 <_sercom_get_default_pad+0x110>
    c500:	2901      	cmp	r1, #1
    c502:	d006      	beq.n	c512 <_sercom_get_default_pad+0xa2>
    c504:	2900      	cmp	r1, #0
    c506:	d036      	beq.n	c576 <_sercom_get_default_pad+0x106>
    c508:	2902      	cmp	r1, #2
    c50a:	d006      	beq.n	c51a <_sercom_get_default_pad+0xaa>
    c50c:	2903      	cmp	r1, #3
    c50e:	d006      	beq.n	c51e <_sercom_get_default_pad+0xae>
    c510:	e001      	b.n	c516 <_sercom_get_default_pad+0xa6>
    c512:	482b      	ldr	r0, [pc, #172]	; (c5c0 <_sercom_get_default_pad+0x150>)
    c514:	e034      	b.n	c580 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    c516:	2000      	movs	r0, #0
    c518:	e032      	b.n	c580 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    c51a:	482a      	ldr	r0, [pc, #168]	; (c5c4 <_sercom_get_default_pad+0x154>)
    c51c:	e030      	b.n	c580 <_sercom_get_default_pad+0x110>
    c51e:	482a      	ldr	r0, [pc, #168]	; (c5c8 <_sercom_get_default_pad+0x158>)
    c520:	e02e      	b.n	c580 <_sercom_get_default_pad+0x110>
    c522:	2901      	cmp	r1, #1
    c524:	d006      	beq.n	c534 <_sercom_get_default_pad+0xc4>
    c526:	2900      	cmp	r1, #0
    c528:	d027      	beq.n	c57a <_sercom_get_default_pad+0x10a>
    c52a:	2902      	cmp	r1, #2
    c52c:	d006      	beq.n	c53c <_sercom_get_default_pad+0xcc>
    c52e:	2903      	cmp	r1, #3
    c530:	d006      	beq.n	c540 <_sercom_get_default_pad+0xd0>
    c532:	e001      	b.n	c538 <_sercom_get_default_pad+0xc8>
    c534:	4825      	ldr	r0, [pc, #148]	; (c5cc <_sercom_get_default_pad+0x15c>)
    c536:	e023      	b.n	c580 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    c538:	2000      	movs	r0, #0
    c53a:	e021      	b.n	c580 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    c53c:	4824      	ldr	r0, [pc, #144]	; (c5d0 <_sercom_get_default_pad+0x160>)
    c53e:	e01f      	b.n	c580 <_sercom_get_default_pad+0x110>
    c540:	4824      	ldr	r0, [pc, #144]	; (c5d4 <_sercom_get_default_pad+0x164>)
    c542:	e01d      	b.n	c580 <_sercom_get_default_pad+0x110>
    c544:	2901      	cmp	r1, #1
    c546:	d006      	beq.n	c556 <_sercom_get_default_pad+0xe6>
    c548:	2900      	cmp	r1, #0
    c54a:	d018      	beq.n	c57e <_sercom_get_default_pad+0x10e>
    c54c:	2902      	cmp	r1, #2
    c54e:	d006      	beq.n	c55e <_sercom_get_default_pad+0xee>
    c550:	2903      	cmp	r1, #3
    c552:	d006      	beq.n	c562 <_sercom_get_default_pad+0xf2>
    c554:	e001      	b.n	c55a <_sercom_get_default_pad+0xea>
    c556:	4820      	ldr	r0, [pc, #128]	; (c5d8 <_sercom_get_default_pad+0x168>)
    c558:	e012      	b.n	c580 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    c55a:	2000      	movs	r0, #0
    c55c:	e010      	b.n	c580 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    c55e:	481f      	ldr	r0, [pc, #124]	; (c5dc <_sercom_get_default_pad+0x16c>)
    c560:	e00e      	b.n	c580 <_sercom_get_default_pad+0x110>
    c562:	481f      	ldr	r0, [pc, #124]	; (c5e0 <_sercom_get_default_pad+0x170>)
    c564:	e00c      	b.n	c580 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    c566:	2000      	movs	r0, #0
    c568:	e00a      	b.n	c580 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    c56a:	481e      	ldr	r0, [pc, #120]	; (c5e4 <_sercom_get_default_pad+0x174>)
    c56c:	e008      	b.n	c580 <_sercom_get_default_pad+0x110>
    c56e:	2003      	movs	r0, #3
    c570:	e006      	b.n	c580 <_sercom_get_default_pad+0x110>
    c572:	481d      	ldr	r0, [pc, #116]	; (c5e8 <_sercom_get_default_pad+0x178>)
    c574:	e004      	b.n	c580 <_sercom_get_default_pad+0x110>
    c576:	481d      	ldr	r0, [pc, #116]	; (c5ec <_sercom_get_default_pad+0x17c>)
    c578:	e002      	b.n	c580 <_sercom_get_default_pad+0x110>
    c57a:	481d      	ldr	r0, [pc, #116]	; (c5f0 <_sercom_get_default_pad+0x180>)
    c57c:	e000      	b.n	c580 <_sercom_get_default_pad+0x110>
    c57e:	481d      	ldr	r0, [pc, #116]	; (c5f4 <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
    c580:	4770      	bx	lr
    c582:	46c0      	nop			; (mov r8, r8)
    c584:	42001000 	.word	0x42001000
    c588:	42000800 	.word	0x42000800
    c58c:	42000c00 	.word	0x42000c00
    c590:	42001800 	.word	0x42001800
    c594:	42001c00 	.word	0x42001c00
    c598:	42001400 	.word	0x42001400
    c59c:	00050003 	.word	0x00050003
    c5a0:	00060003 	.word	0x00060003
    c5a4:	00070003 	.word	0x00070003
    c5a8:	00010003 	.word	0x00010003
    c5ac:	001e0003 	.word	0x001e0003
    c5b0:	001f0003 	.word	0x001f0003
    c5b4:	00090003 	.word	0x00090003
    c5b8:	000a0003 	.word	0x000a0003
    c5bc:	000b0003 	.word	0x000b0003
    c5c0:	00110003 	.word	0x00110003
    c5c4:	00120003 	.word	0x00120003
    c5c8:	00130003 	.word	0x00130003
    c5cc:	000d0003 	.word	0x000d0003
    c5d0:	000e0003 	.word	0x000e0003
    c5d4:	000f0003 	.word	0x000f0003
    c5d8:	00170003 	.word	0x00170003
    c5dc:	00180003 	.word	0x00180003
    c5e0:	00190003 	.word	0x00190003
    c5e4:	00040003 	.word	0x00040003
    c5e8:	00080003 	.word	0x00080003
    c5ec:	00100003 	.word	0x00100003
    c5f0:	000c0003 	.word	0x000c0003
    c5f4:	00160003 	.word	0x00160003

0000c5f8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    c5f8:	b530      	push	{r4, r5, lr}
    c5fa:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    c5fc:	4b0c      	ldr	r3, [pc, #48]	; (c630 <_sercom_get_sercom_inst_index+0x38>)
    c5fe:	466a      	mov	r2, sp
    c600:	cb32      	ldmia	r3!, {r1, r4, r5}
    c602:	c232      	stmia	r2!, {r1, r4, r5}
    c604:	cb32      	ldmia	r3!, {r1, r4, r5}
    c606:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    c608:	9b00      	ldr	r3, [sp, #0]
    c60a:	4283      	cmp	r3, r0
    c60c:	d006      	beq.n	c61c <_sercom_get_sercom_inst_index+0x24>
    c60e:	2301      	movs	r3, #1
    c610:	009a      	lsls	r2, r3, #2
    c612:	4669      	mov	r1, sp
    c614:	5852      	ldr	r2, [r2, r1]
    c616:	4282      	cmp	r2, r0
    c618:	d103      	bne.n	c622 <_sercom_get_sercom_inst_index+0x2a>
    c61a:	e000      	b.n	c61e <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    c61c:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    c61e:	b2d8      	uxtb	r0, r3
    c620:	e003      	b.n	c62a <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    c622:	3301      	adds	r3, #1
    c624:	2b06      	cmp	r3, #6
    c626:	d1f3      	bne.n	c610 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    c628:	2000      	movs	r0, #0
}
    c62a:	b007      	add	sp, #28
    c62c:	bd30      	pop	{r4, r5, pc}
    c62e:	46c0      	nop			; (mov r8, r8)
    c630:	00013de8 	.word	0x00013de8

0000c634 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    c634:	4770      	bx	lr
    c636:	46c0      	nop			; (mov r8, r8)

0000c638 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    c638:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    c63a:	4b0a      	ldr	r3, [pc, #40]	; (c664 <_sercom_set_handler+0x2c>)
    c63c:	781b      	ldrb	r3, [r3, #0]
    c63e:	2b00      	cmp	r3, #0
    c640:	d10c      	bne.n	c65c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    c642:	4f09      	ldr	r7, [pc, #36]	; (c668 <_sercom_set_handler+0x30>)
    c644:	4e09      	ldr	r6, [pc, #36]	; (c66c <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    c646:	4d0a      	ldr	r5, [pc, #40]	; (c670 <_sercom_set_handler+0x38>)
    c648:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    c64a:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    c64c:	195a      	adds	r2, r3, r5
    c64e:	6014      	str	r4, [r2, #0]
    c650:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    c652:	2b18      	cmp	r3, #24
    c654:	d1f9      	bne.n	c64a <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    c656:	2201      	movs	r2, #1
    c658:	4b02      	ldr	r3, [pc, #8]	; (c664 <_sercom_set_handler+0x2c>)
    c65a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    c65c:	0080      	lsls	r0, r0, #2
    c65e:	4b02      	ldr	r3, [pc, #8]	; (c668 <_sercom_set_handler+0x30>)
    c660:	50c1      	str	r1, [r0, r3]
}
    c662:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c664:	200000ca 	.word	0x200000ca
    c668:	200000cc 	.word	0x200000cc
    c66c:	0000c635 	.word	0x0000c635
    c670:	20000470 	.word	0x20000470

0000c674 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    c674:	b510      	push	{r4, lr}
    c676:	b082      	sub	sp, #8
    c678:	0004      	movs	r4, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    c67a:	2206      	movs	r2, #6
    c67c:	4905      	ldr	r1, [pc, #20]	; (c694 <_sercom_get_interrupt_vector+0x20>)
    c67e:	4668      	mov	r0, sp
    c680:	4b05      	ldr	r3, [pc, #20]	; (c698 <_sercom_get_interrupt_vector+0x24>)
    c682:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    c684:	0020      	movs	r0, r4
    c686:	4b05      	ldr	r3, [pc, #20]	; (c69c <_sercom_get_interrupt_vector+0x28>)
    c688:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    c68a:	466b      	mov	r3, sp
    c68c:	5618      	ldrsb	r0, [r3, r0]
}
    c68e:	b002      	add	sp, #8
    c690:	bd10      	pop	{r4, pc}
    c692:	46c0      	nop			; (mov r8, r8)
    c694:	00013e00 	.word	0x00013e00
    c698:	0001155d 	.word	0x0001155d
    c69c:	0000c5f9 	.word	0x0000c5f9

0000c6a0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    c6a0:	b510      	push	{r4, lr}
    c6a2:	4b02      	ldr	r3, [pc, #8]	; (c6ac <SERCOM0_Handler+0xc>)
    c6a4:	681b      	ldr	r3, [r3, #0]
    c6a6:	2000      	movs	r0, #0
    c6a8:	4798      	blx	r3
    c6aa:	bd10      	pop	{r4, pc}
    c6ac:	200000cc 	.word	0x200000cc

0000c6b0 <SERCOM1_Handler>:
    c6b0:	b510      	push	{r4, lr}
    c6b2:	4b02      	ldr	r3, [pc, #8]	; (c6bc <SERCOM1_Handler+0xc>)
    c6b4:	685b      	ldr	r3, [r3, #4]
    c6b6:	2001      	movs	r0, #1
    c6b8:	4798      	blx	r3
    c6ba:	bd10      	pop	{r4, pc}
    c6bc:	200000cc 	.word	0x200000cc

0000c6c0 <SERCOM2_Handler>:
    c6c0:	b510      	push	{r4, lr}
    c6c2:	4b02      	ldr	r3, [pc, #8]	; (c6cc <SERCOM2_Handler+0xc>)
    c6c4:	689b      	ldr	r3, [r3, #8]
    c6c6:	2002      	movs	r0, #2
    c6c8:	4798      	blx	r3
    c6ca:	bd10      	pop	{r4, pc}
    c6cc:	200000cc 	.word	0x200000cc

0000c6d0 <SERCOM3_Handler>:
    c6d0:	b510      	push	{r4, lr}
    c6d2:	4b02      	ldr	r3, [pc, #8]	; (c6dc <SERCOM3_Handler+0xc>)
    c6d4:	68db      	ldr	r3, [r3, #12]
    c6d6:	2003      	movs	r0, #3
    c6d8:	4798      	blx	r3
    c6da:	bd10      	pop	{r4, pc}
    c6dc:	200000cc 	.word	0x200000cc

0000c6e0 <SERCOM4_Handler>:
    c6e0:	b510      	push	{r4, lr}
    c6e2:	4b02      	ldr	r3, [pc, #8]	; (c6ec <SERCOM4_Handler+0xc>)
    c6e4:	691b      	ldr	r3, [r3, #16]
    c6e6:	2004      	movs	r0, #4
    c6e8:	4798      	blx	r3
    c6ea:	bd10      	pop	{r4, pc}
    c6ec:	200000cc 	.word	0x200000cc

0000c6f0 <SERCOM5_Handler>:
    c6f0:	b510      	push	{r4, lr}
    c6f2:	4b02      	ldr	r3, [pc, #8]	; (c6fc <SERCOM5_Handler+0xc>)
    c6f4:	695b      	ldr	r3, [r3, #20]
    c6f6:	2005      	movs	r0, #5
    c6f8:	4798      	blx	r3
    c6fa:	bd10      	pop	{r4, pc}
    c6fc:	200000cc 	.word	0x200000cc

0000c700 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    c700:	b5f0      	push	{r4, r5, r6, r7, lr}
    c702:	b08b      	sub	sp, #44	; 0x2c
    c704:	0005      	movs	r5, r0
    c706:	000c      	movs	r4, r1
    c708:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    c70a:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    c70c:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    c70e:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    c710:	079b      	lsls	r3, r3, #30
    c712:	d500      	bpl.n	c716 <spi_init+0x16>
    c714:	e0be      	b.n	c894 <spi_init+0x194>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    c716:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    c718:	3817      	subs	r0, #23
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    c71a:	07db      	lsls	r3, r3, #31
    c71c:	d500      	bpl.n	c720 <spi_init+0x20>
    c71e:	e0b9      	b.n	c894 <spi_init+0x194>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    c720:	0008      	movs	r0, r1
    c722:	4b5d      	ldr	r3, [pc, #372]	; (c898 <spi_init+0x198>)
    c724:	4798      	blx	r3
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    c726:	495d      	ldr	r1, [pc, #372]	; (c89c <spi_init+0x19c>)
    c728:	6a0a      	ldr	r2, [r1, #32]
    c72a:	1c87      	adds	r7, r0, #2
    c72c:	2301      	movs	r3, #1
    c72e:	40bb      	lsls	r3, r7
    c730:	4313      	orrs	r3, r2
    c732:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    c734:	a909      	add	r1, sp, #36	; 0x24
    c736:	2724      	movs	r7, #36	; 0x24
    c738:	5df3      	ldrb	r3, [r6, r7]
    c73a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    c73c:	3014      	adds	r0, #20
    c73e:	b2c3      	uxtb	r3, r0
    c740:	9301      	str	r3, [sp, #4]
    c742:	0018      	movs	r0, r3
    c744:	4b56      	ldr	r3, [pc, #344]	; (c8a0 <spi_init+0x1a0>)
    c746:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    c748:	9801      	ldr	r0, [sp, #4]
    c74a:	4b56      	ldr	r3, [pc, #344]	; (c8a4 <spi_init+0x1a4>)
    c74c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    c74e:	5df0      	ldrb	r0, [r6, r7]
    c750:	2100      	movs	r1, #0
    c752:	4b55      	ldr	r3, [pc, #340]	; (c8a8 <spi_init+0x1a8>)
    c754:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    c756:	7833      	ldrb	r3, [r6, #0]
    c758:	2b01      	cmp	r3, #1
    c75a:	d103      	bne.n	c764 <spi_init+0x64>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    c75c:	6822      	ldr	r2, [r4, #0]
    c75e:	330b      	adds	r3, #11
    c760:	4313      	orrs	r3, r2
    c762:	6023      	str	r3, [r4, #0]
    c764:	002b      	movs	r3, r5
    c766:	330c      	adds	r3, #12
    c768:	0029      	movs	r1, r5
    c76a:	3128      	adds	r1, #40	; 0x28
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    c76c:	2200      	movs	r2, #0
    c76e:	c304      	stmia	r3!, {r2}
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    c770:	4299      	cmp	r1, r3
    c772:	d1fc      	bne.n	c76e <spi_init+0x6e>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    c774:	2300      	movs	r3, #0
    c776:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    c778:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    c77a:	2400      	movs	r4, #0
    c77c:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    c77e:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    c780:	3336      	adds	r3, #54	; 0x36
    c782:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    c784:	3301      	adds	r3, #1
    c786:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    c788:	3301      	adds	r3, #1
    c78a:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    c78c:	3b35      	subs	r3, #53	; 0x35
    c78e:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    c790:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    c792:	6828      	ldr	r0, [r5, #0]
    c794:	4b40      	ldr	r3, [pc, #256]	; (c898 <spi_init+0x198>)
    c796:	4798      	blx	r3
    c798:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    c79a:	4944      	ldr	r1, [pc, #272]	; (c8ac <spi_init+0x1ac>)
    c79c:	4b44      	ldr	r3, [pc, #272]	; (c8b0 <spi_init+0x1b0>)
    c79e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    c7a0:	00b8      	lsls	r0, r7, #2
    c7a2:	4b44      	ldr	r3, [pc, #272]	; (c8b4 <spi_init+0x1b4>)
    c7a4:	50c5      	str	r5, [r0, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    c7a6:	682f      	ldr	r7, [r5, #0]
    c7a8:	ab04      	add	r3, sp, #16
    c7aa:	2280      	movs	r2, #128	; 0x80
    c7ac:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    c7ae:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    c7b0:	3a7f      	subs	r2, #127	; 0x7f
    c7b2:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    c7b4:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    c7b6:	7833      	ldrb	r3, [r6, #0]
    c7b8:	2b00      	cmp	r3, #0
    c7ba:	d102      	bne.n	c7c2 <spi_init+0xc2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    c7bc:	2200      	movs	r2, #0
    c7be:	ab04      	add	r3, sp, #16
    c7c0:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    c7c2:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    c7c4:	9305      	str	r3, [sp, #20]
    c7c6:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    c7c8:	9306      	str	r3, [sp, #24]
    c7ca:	6b33      	ldr	r3, [r6, #48]	; 0x30
    c7cc:	9307      	str	r3, [sp, #28]
    c7ce:	6b73      	ldr	r3, [r6, #52]	; 0x34
    c7d0:	9308      	str	r3, [sp, #32]
    c7d2:	2400      	movs	r4, #0
    c7d4:	b2e1      	uxtb	r1, r4
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    c7d6:	00a3      	lsls	r3, r4, #2
    c7d8:	aa05      	add	r2, sp, #20
    c7da:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    c7dc:	2800      	cmp	r0, #0
    c7de:	d102      	bne.n	c7e6 <spi_init+0xe6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    c7e0:	0038      	movs	r0, r7
    c7e2:	4b35      	ldr	r3, [pc, #212]	; (c8b8 <spi_init+0x1b8>)
    c7e4:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    c7e6:	1c43      	adds	r3, r0, #1
    c7e8:	d006      	beq.n	c7f8 <spi_init+0xf8>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    c7ea:	ab02      	add	r3, sp, #8
    c7ec:	7218      	strb	r0, [r3, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    c7ee:	0c00      	lsrs	r0, r0, #16
    c7f0:	b2c0      	uxtb	r0, r0
    c7f2:	a904      	add	r1, sp, #16
    c7f4:	4b31      	ldr	r3, [pc, #196]	; (c8bc <spi_init+0x1bc>)
    c7f6:	4798      	blx	r3
    c7f8:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    c7fa:	2c04      	cmp	r4, #4
    c7fc:	d1ea      	bne.n	c7d4 <spi_init+0xd4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    c7fe:	7833      	ldrb	r3, [r6, #0]
    c800:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    c802:	7c33      	ldrb	r3, [r6, #16]
    c804:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    c806:	7cb3      	ldrb	r3, [r6, #18]
    c808:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    c80a:	7d33      	ldrb	r3, [r6, #20]
    c80c:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    c80e:	2200      	movs	r2, #0
    c810:	ab02      	add	r3, sp, #8
    c812:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    c814:	7833      	ldrb	r3, [r6, #0]
    c816:	2b01      	cmp	r3, #1
    c818:	d114      	bne.n	c844 <spi_init+0x144>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    c81a:	6828      	ldr	r0, [r5, #0]
    c81c:	4b1e      	ldr	r3, [pc, #120]	; (c898 <spi_init+0x198>)
    c81e:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    c820:	3014      	adds	r0, #20
    c822:	b2c0      	uxtb	r0, r0
    c824:	4b26      	ldr	r3, [pc, #152]	; (c8c0 <spi_init+0x1c0>)
    c826:	4798      	blx	r3
    c828:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    c82a:	ab02      	add	r3, sp, #8
    c82c:	1d9a      	adds	r2, r3, #6
    c82e:	69b0      	ldr	r0, [r6, #24]
    c830:	4b24      	ldr	r3, [pc, #144]	; (c8c4 <spi_init+0x1c4>)
    c832:	4798      	blx	r3
    c834:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    c836:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    c838:	2b00      	cmp	r3, #0
    c83a:	d12b      	bne.n	c894 <spi_init+0x194>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    c83c:	ab02      	add	r3, sp, #8
    c83e:	3306      	adds	r3, #6
    c840:	781b      	ldrb	r3, [r3, #0]
    c842:	733b      	strb	r3, [r7, #12]
# endif
	/* Set data order */
	ctrla |= config->data_order;

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    c844:	6873      	ldr	r3, [r6, #4]
    c846:	68b2      	ldr	r2, [r6, #8]
    c848:	4313      	orrs	r3, r2

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    c84a:	68f2      	ldr	r2, [r6, #12]
    c84c:	4313      	orrs	r3, r2

	/* Set SPI character size */
	ctrlb |= config->character_size;
    c84e:	7c32      	ldrb	r2, [r6, #16]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    c850:	7c71      	ldrb	r1, [r6, #17]
    c852:	2900      	cmp	r1, #0
    c854:	d103      	bne.n	c85e <spi_init+0x15e>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    c856:	491c      	ldr	r1, [pc, #112]	; (c8c8 <spi_init+0x1c8>)
    c858:	7889      	ldrb	r1, [r1, #2]
    c85a:	0789      	lsls	r1, r1, #30
    c85c:	d501      	bpl.n	c862 <spi_init+0x162>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    c85e:	2180      	movs	r1, #128	; 0x80
    c860:	430b      	orrs	r3, r1
	}

	if (config->receiver_enable) {
    c862:	7cb1      	ldrb	r1, [r6, #18]
    c864:	2900      	cmp	r1, #0
    c866:	d002      	beq.n	c86e <spi_init+0x16e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    c868:	2180      	movs	r1, #128	; 0x80
    c86a:	0289      	lsls	r1, r1, #10
    c86c:	430a      	orrs	r2, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    c86e:	7cf1      	ldrb	r1, [r6, #19]
    c870:	2900      	cmp	r1, #0
    c872:	d002      	beq.n	c87a <spi_init+0x17a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    c874:	2180      	movs	r1, #128	; 0x80
    c876:	0089      	lsls	r1, r1, #2
    c878:	430a      	orrs	r2, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    c87a:	7d31      	ldrb	r1, [r6, #20]
    c87c:	2900      	cmp	r1, #0
    c87e:	d002      	beq.n	c886 <spi_init+0x186>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    c880:	2180      	movs	r1, #128	; 0x80
    c882:	0189      	lsls	r1, r1, #6
    c884:	430a      	orrs	r2, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    c886:	6839      	ldr	r1, [r7, #0]
    c888:	430b      	orrs	r3, r1
    c88a:	603b      	str	r3, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    c88c:	687b      	ldr	r3, [r7, #4]
    c88e:	4313      	orrs	r3, r2
    c890:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    c892:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    c894:	b00b      	add	sp, #44	; 0x2c
    c896:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c898:	0000c5f9 	.word	0x0000c5f9
    c89c:	40000400 	.word	0x40000400
    c8a0:	0000d92d 	.word	0x0000d92d
    c8a4:	0000d8a1 	.word	0x0000d8a1
    c8a8:	0000c425 	.word	0x0000c425
    c8ac:	0000cb39 	.word	0x0000cb39
    c8b0:	0000c639 	.word	0x0000c639
    c8b4:	20000470 	.word	0x20000470
    c8b8:	0000c471 	.word	0x0000c471
    c8bc:	0000da25 	.word	0x0000da25
    c8c0:	0000d949 	.word	0x0000d949
    c8c4:	0000c369 	.word	0x0000c369
    c8c8:	41002000 	.word	0x41002000

0000c8cc <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    c8cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    c8ce:	4657      	mov	r7, sl
    c8d0:	4646      	mov	r6, r8
    c8d2:	b4c0      	push	{r6, r7}
    c8d4:	0007      	movs	r7, r0
    c8d6:	4688      	mov	r8, r1
    c8d8:	001d      	movs	r5, r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    c8da:	2038      	movs	r0, #56	; 0x38
    c8dc:	5c3c      	ldrb	r4, [r7, r0]
    c8de:	b2e0      	uxtb	r0, r4
    c8e0:	2805      	cmp	r0, #5
    c8e2:	d047      	beq.n	c974 <spi_read_buffer_wait+0xa8>
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    c8e4:	2017      	movs	r0, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    c8e6:	2a00      	cmp	r2, #0
    c8e8:	d044      	beq.n	c974 <spi_read_buffer_wait+0xa8>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    c8ea:	79fc      	ldrb	r4, [r7, #7]
		return STATUS_ERR_DENIED;
    c8ec:	3005      	adds	r0, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    c8ee:	2c00      	cmp	r4, #0
    c8f0:	d040      	beq.n	c974 <spi_read_buffer_wait+0xa8>
    c8f2:	2300      	movs	r3, #0

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    c8f4:	381b      	subs	r0, #27
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    c8f6:	05ec      	lsls	r4, r5, #23
    c8f8:	0de1      	lsrs	r1, r4, #23
    c8fa:	468c      	mov	ip, r1
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    c8fc:	2604      	movs	r6, #4
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    c8fe:	797c      	ldrb	r4, [r7, #5]
    c900:	2c01      	cmp	r4, #1
    c902:	d108      	bne.n	c916 <spi_read_buffer_wait+0x4a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    c904:	683d      	ldr	r5, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c906:	7e2c      	ldrb	r4, [r5, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    c908:	4204      	tst	r4, r0
    c90a:	d0fc      	beq.n	c906 <spi_read_buffer_wait+0x3a>
    c90c:	7e2c      	ldrb	r4, [r5, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    c90e:	4204      	tst	r4, r0
    c910:	d001      	beq.n	c916 <spi_read_buffer_wait+0x4a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    c912:	4661      	mov	r1, ip
    c914:	62a9      	str	r1, [r5, #40]	; 0x28
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    c916:	683d      	ldr	r5, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c918:	7e2c      	ldrb	r4, [r5, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    c91a:	4234      	tst	r4, r6
    c91c:	d0fc      	beq.n	c918 <spi_read_buffer_wait+0x4c>
    c91e:	7e2c      	ldrb	r4, [r5, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    c920:	4234      	tst	r4, r6
    c922:	d024      	beq.n	c96e <spi_read_buffer_wait+0xa2>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    c924:	8b69      	ldrh	r1, [r5, #26]
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    c926:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    c928:	4231      	tst	r1, r6
    c92a:	d001      	beq.n	c930 <spi_read_buffer_wait+0x64>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    c92c:	836e      	strh	r6, [r5, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    c92e:	341e      	adds	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    c930:	79b9      	ldrb	r1, [r7, #6]
    c932:	2901      	cmp	r1, #1
    c934:	d103      	bne.n	c93e <spi_read_buffer_wait+0x72>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    c936:	6aad      	ldr	r5, [r5, #40]	; 0x28
    c938:	05ed      	lsls	r5, r5, #23
    c93a:	0ded      	lsrs	r5, r5, #23
    c93c:	e001      	b.n	c942 <spi_read_buffer_wait+0x76>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    c93e:	6aad      	ldr	r5, [r5, #40]	; 0x28
    c940:	b2ed      	uxtb	r5, r5
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    c942:	2c00      	cmp	r4, #0
    c944:	d115      	bne.n	c972 <spi_read_buffer_wait+0xa6>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    c946:	1c5c      	adds	r4, r3, #1
    c948:	b2a4      	uxth	r4, r4
    c94a:	4641      	mov	r1, r8
    c94c:	54cd      	strb	r5, [r1, r3]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    c94e:	79b9      	ldrb	r1, [r7, #6]
    c950:	2901      	cmp	r1, #1
    c952:	d105      	bne.n	c960 <spi_read_buffer_wait+0x94>
			rx_data[rx_pos++] = (received_data >> 8);
    c954:	3302      	adds	r3, #2
    c956:	b29b      	uxth	r3, r3
    c958:	0a2d      	lsrs	r5, r5, #8
    c95a:	4641      	mov	r1, r8
    c95c:	550d      	strb	r5, [r1, r4]
    c95e:	e000      	b.n	c962 <spi_read_buffer_wait+0x96>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    c960:	0023      	movs	r3, r4
    c962:	3a01      	subs	r2, #1
    c964:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    c966:	2a00      	cmp	r2, #0
    c968:	d1c9      	bne.n	c8fe <spi_read_buffer_wait+0x32>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    c96a:	2000      	movs	r0, #0
    c96c:	e002      	b.n	c974 <spi_read_buffer_wait+0xa8>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    c96e:	2010      	movs	r0, #16
    c970:	e000      	b.n	c974 <spi_read_buffer_wait+0xa8>
    c972:	0020      	movs	r0, r4
}
    c974:	bc0c      	pop	{r2, r3}
    c976:	4690      	mov	r8, r2
    c978:	469a      	mov	sl, r3
    c97a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000c97c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    c97c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    c97e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    c980:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    c982:	2c01      	cmp	r4, #1
    c984:	d16e      	bne.n	ca64 <spi_select_slave+0xe8>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    c986:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    c988:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    c98a:	2c00      	cmp	r4, #0
    c98c:	d16a      	bne.n	ca64 <spi_select_slave+0xe8>
#  endif
	{
		if (select) {
    c98e:	2a00      	cmp	r2, #0
    c990:	d058      	beq.n	ca44 <spi_select_slave+0xc8>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    c992:	784b      	ldrb	r3, [r1, #1]
    c994:	2b00      	cmp	r3, #0
    c996:	d044      	beq.n	ca22 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c998:	6803      	ldr	r3, [r0, #0]
    c99a:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    c99c:	07db      	lsls	r3, r3, #31
    c99e:	d410      	bmi.n	c9c2 <spi_select_slave+0x46>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    c9a0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    c9a2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    c9a4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    c9a6:	2900      	cmp	r1, #0
    c9a8:	d104      	bne.n	c9b4 <spi_select_slave+0x38>
		return &(ports[port_index]->Group[group_index]);
    c9aa:	095a      	lsrs	r2, r3, #5
    c9ac:	01d2      	lsls	r2, r2, #7
    c9ae:	492e      	ldr	r1, [pc, #184]	; (ca68 <spi_select_slave+0xec>)
    c9b0:	468c      	mov	ip, r1
    c9b2:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    c9b4:	211f      	movs	r1, #31
    c9b6:	400b      	ands	r3, r1
    c9b8:	391e      	subs	r1, #30
    c9ba:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    c9bc:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    c9be:	2305      	movs	r3, #5
    c9c0:	e050      	b.n	ca64 <spi_select_slave+0xe8>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    c9c2:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    c9c4:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    c9c6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    c9c8:	2c00      	cmp	r4, #0
    c9ca:	d104      	bne.n	c9d6 <spi_select_slave+0x5a>
		return &(ports[port_index]->Group[group_index]);
    c9cc:	095a      	lsrs	r2, r3, #5
    c9ce:	01d2      	lsls	r2, r2, #7
    c9d0:	4c25      	ldr	r4, [pc, #148]	; (ca68 <spi_select_slave+0xec>)
    c9d2:	46a4      	mov	ip, r4
    c9d4:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    c9d6:	241f      	movs	r4, #31
    c9d8:	4023      	ands	r3, r4
    c9da:	3c1e      	subs	r4, #30
    c9dc:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    c9de:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    c9e0:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    c9e2:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    c9e4:	07d2      	lsls	r2, r2, #31
    c9e6:	d501      	bpl.n	c9ec <spi_select_slave+0x70>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    c9e8:	788a      	ldrb	r2, [r1, #2]
    c9ea:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    c9ec:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    c9ee:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    c9f0:	2a00      	cmp	r2, #0
    c9f2:	d137      	bne.n	ca64 <spi_select_slave+0xe8>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    c9f4:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    c9f6:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    c9f8:	7e13      	ldrb	r3, [r2, #24]
    c9fa:	420b      	tst	r3, r1
    c9fc:	d0fc      	beq.n	c9f8 <spi_select_slave+0x7c>
    c9fe:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    ca00:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    ca02:	0749      	lsls	r1, r1, #29
    ca04:	d52e      	bpl.n	ca64 <spi_select_slave+0xe8>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    ca06:	8b53      	ldrh	r3, [r2, #26]
    ca08:	075b      	lsls	r3, r3, #29
    ca0a:	d501      	bpl.n	ca10 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    ca0c:	2304      	movs	r3, #4
    ca0e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    ca10:	7983      	ldrb	r3, [r0, #6]
    ca12:	2b01      	cmp	r3, #1
    ca14:	d102      	bne.n	ca1c <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    ca16:	6a93      	ldr	r3, [r2, #40]	; 0x28
    ca18:	2300      	movs	r3, #0
    ca1a:	e023      	b.n	ca64 <spi_select_slave+0xe8>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    ca1c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    ca1e:	2300      	movs	r3, #0
    ca20:	e020      	b.n	ca64 <spi_select_slave+0xe8>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    ca22:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    ca24:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    ca26:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    ca28:	2900      	cmp	r1, #0
    ca2a:	d104      	bne.n	ca36 <spi_select_slave+0xba>
		return &(ports[port_index]->Group[group_index]);
    ca2c:	095a      	lsrs	r2, r3, #5
    ca2e:	01d2      	lsls	r2, r2, #7
    ca30:	490d      	ldr	r1, [pc, #52]	; (ca68 <spi_select_slave+0xec>)
    ca32:	468c      	mov	ip, r1
    ca34:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    ca36:	211f      	movs	r1, #31
    ca38:	400b      	ands	r3, r1
    ca3a:	391e      	subs	r1, #30
    ca3c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    ca3e:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    ca40:	2300      	movs	r3, #0
    ca42:	e00f      	b.n	ca64 <spi_select_slave+0xe8>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    ca44:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    ca46:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    ca48:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    ca4a:	2900      	cmp	r1, #0
    ca4c:	d104      	bne.n	ca58 <spi_select_slave+0xdc>
		return &(ports[port_index]->Group[group_index]);
    ca4e:	095a      	lsrs	r2, r3, #5
    ca50:	01d2      	lsls	r2, r2, #7
    ca52:	4905      	ldr	r1, [pc, #20]	; (ca68 <spi_select_slave+0xec>)
    ca54:	468c      	mov	ip, r1
    ca56:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    ca58:	211f      	movs	r1, #31
    ca5a:	400b      	ands	r3, r1
    ca5c:	391e      	subs	r1, #30
    ca5e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    ca60:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    ca62:	2300      	movs	r3, #0
}
    ca64:	0018      	movs	r0, r3
    ca66:	bd10      	pop	{r4, pc}
    ca68:	41004400 	.word	0x41004400

0000ca6c <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    ca6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ca6e:	465f      	mov	r7, fp
    ca70:	4656      	mov	r6, sl
    ca72:	464d      	mov	r5, r9
    ca74:	4644      	mov	r4, r8
    ca76:	b4f0      	push	{r4, r5, r6, r7}
    ca78:	b083      	sub	sp, #12
    ca7a:	0007      	movs	r7, r0
    ca7c:	468a      	mov	sl, r1
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    ca7e:	2338      	movs	r3, #56	; 0x38
    ca80:	5cc0      	ldrb	r0, [r0, r3]
    ca82:	b2c0      	uxtb	r0, r0
    ca84:	2805      	cmp	r0, #5
    ca86:	d04e      	beq.n	cb26 <spi_write_buffer_wait+0xba>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    ca88:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    ca8a:	2a00      	cmp	r2, #0
    ca8c:	d04b      	beq.n	cb26 <spi_write_buffer_wait+0xba>
    ca8e:	e042      	b.n	cb16 <spi_write_buffer_wait+0xaa>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    ca90:	683a      	ldr	r2, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    ca92:	7e13      	ldrb	r3, [r2, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    ca94:	4223      	tst	r3, r4
    ca96:	d0fc      	beq.n	ca92 <spi_write_buffer_wait+0x26>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    ca98:	1c43      	adds	r3, r0, #1
    ca9a:	b29b      	uxth	r3, r3
    ca9c:	4698      	mov	r8, r3
    ca9e:	4653      	mov	r3, sl
    caa0:	5c1b      	ldrb	r3, [r3, r0]
    caa2:	469b      	mov	fp, r3

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    caa4:	79b9      	ldrb	r1, [r7, #6]
    caa6:	2901      	cmp	r1, #1
    caa8:	d004      	beq.n	cab4 <spi_write_buffer_wait+0x48>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    caaa:	4669      	mov	r1, sp
    caac:	80cb      	strh	r3, [r1, #6]
    caae:	88cb      	ldrh	r3, [r1, #6]
    cab0:	4640      	mov	r0, r8
    cab2:	e007      	b.n	cac4 <spi_write_buffer_wait+0x58>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    cab4:	3002      	adds	r0, #2
    cab6:	b280      	uxth	r0, r0
    cab8:	4641      	mov	r1, r8
    caba:	4653      	mov	r3, sl
    cabc:	5c59      	ldrb	r1, [r3, r1]
    cabe:	0209      	lsls	r1, r1, #8
    cac0:	465b      	mov	r3, fp
    cac2:	430b      	orrs	r3, r1
    cac4:	7e11      	ldrb	r1, [r2, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    cac6:	4221      	tst	r1, r4
    cac8:	d002      	beq.n	cad0 <spi_write_buffer_wait+0x64>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    caca:	05db      	lsls	r3, r3, #23
    cacc:	0ddb      	lsrs	r3, r3, #23
    cace:	6293      	str	r3, [r2, #40]	; 0x28
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    cad0:	79fb      	ldrb	r3, [r7, #7]
    cad2:	2b00      	cmp	r3, #0
    cad4:	d010      	beq.n	caf8 <spi_write_buffer_wait+0x8c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    cad6:	683a      	ldr	r2, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    cad8:	7e13      	ldrb	r3, [r2, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    cada:	422b      	tst	r3, r5
    cadc:	d0fc      	beq.n	cad8 <spi_write_buffer_wait+0x6c>
    cade:	7e13      	ldrb	r3, [r2, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    cae0:	422b      	tst	r3, r5
    cae2:	d009      	beq.n	caf8 <spi_write_buffer_wait+0x8c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    cae4:	8b53      	ldrh	r3, [r2, #26]
    cae6:	422b      	tst	r3, r5
    cae8:	d000      	beq.n	caec <spi_write_buffer_wait+0x80>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    caea:	8355      	strh	r5, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    caec:	79bb      	ldrb	r3, [r7, #6]
    caee:	2b01      	cmp	r3, #1
    caf0:	d101      	bne.n	caf6 <spi_write_buffer_wait+0x8a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    caf2:	6a93      	ldr	r3, [r2, #40]	; 0x28
    caf4:	e000      	b.n	caf8 <spi_write_buffer_wait+0x8c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    caf6:	6a93      	ldr	r3, [r2, #40]	; 0x28

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    caf8:	3e01      	subs	r6, #1
    cafa:	b2b6      	uxth	r6, r6
    cafc:	4566      	cmp	r6, ip
    cafe:	d1c7      	bne.n	ca90 <spi_write_buffer_wait+0x24>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    cb00:	797b      	ldrb	r3, [r7, #5]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    cb02:	2000      	movs	r0, #0
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    cb04:	2b01      	cmp	r3, #1
    cb06:	d10e      	bne.n	cb26 <spi_write_buffer_wait+0xba>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    cb08:	6839      	ldr	r1, [r7, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    cb0a:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    cb0c:	7e0b      	ldrb	r3, [r1, #24]
    cb0e:	4213      	tst	r3, r2
    cb10:	d0fc      	beq.n	cb0c <spi_write_buffer_wait+0xa0>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    cb12:	2000      	movs	r0, #0
    cb14:	e007      	b.n	cb26 <spi_write_buffer_wait+0xba>

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    cb16:	3a01      	subs	r2, #1
    cb18:	b296      	uxth	r6, r2
    cb1a:	2000      	movs	r0, #0
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    cb1c:	2401      	movs	r4, #1
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    cb1e:	2504      	movs	r5, #4

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    cb20:	4b04      	ldr	r3, [pc, #16]	; (cb34 <spi_write_buffer_wait+0xc8>)
    cb22:	469c      	mov	ip, r3
    cb24:	e7b4      	b.n	ca90 <spi_write_buffer_wait+0x24>
			}
		}
	}
#  endif
	return STATUS_OK;
}
    cb26:	b003      	add	sp, #12
    cb28:	bc3c      	pop	{r2, r3, r4, r5}
    cb2a:	4690      	mov	r8, r2
    cb2c:	4699      	mov	r9, r3
    cb2e:	46a2      	mov	sl, r4
    cb30:	46ab      	mov	fp, r5
    cb32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cb34:	0000ffff 	.word	0x0000ffff

0000cb38 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    cb38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    cb3a:	0080      	lsls	r0, r0, #2
    cb3c:	4b67      	ldr	r3, [pc, #412]	; (ccdc <_spi_interrupt_handler+0x1a4>)
    cb3e:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    cb40:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    cb42:	2337      	movs	r3, #55	; 0x37

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    cb44:	5ce3      	ldrb	r3, [r4, r3]
    cb46:	2236      	movs	r2, #54	; 0x36
    cb48:	5ca7      	ldrb	r7, [r4, r2]
    cb4a:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    cb4c:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    cb4e:	7db5      	ldrb	r5, [r6, #22]
    cb50:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    cb52:	07eb      	lsls	r3, r5, #31
    cb54:	d53d      	bpl.n	cbd2 <_spi_interrupt_handler+0x9a>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    cb56:	7963      	ldrb	r3, [r4, #5]
    cb58:	2b01      	cmp	r3, #1
    cb5a:	d13a      	bne.n	cbd2 <_spi_interrupt_handler+0x9a>
			(module->dir == SPI_DIRECTION_READ)) {
    cb5c:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    cb5e:	2b00      	cmp	r3, #0
    cb60:	d10f      	bne.n	cb82 <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    cb62:	4b5f      	ldr	r3, [pc, #380]	; (cce0 <_spi_interrupt_handler+0x1a8>)
    cb64:	881b      	ldrh	r3, [r3, #0]
    cb66:	62b3      	str	r3, [r6, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    cb68:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    cb6a:	3b01      	subs	r3, #1
    cb6c:	b29b      	uxth	r3, r3
    cb6e:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    cb70:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    cb72:	b29b      	uxth	r3, r3
    cb74:	2b00      	cmp	r3, #0
    cb76:	d101      	bne.n	cb7c <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    cb78:	3301      	adds	r3, #1
    cb7a:	7533      	strb	r3, [r6, #20]
			}
		}
#  endif

		if (0
    cb7c:	7963      	ldrb	r3, [r4, #5]
    cb7e:	2b01      	cmp	r3, #1
    cb80:	d127      	bne.n	cbd2 <_spi_interrupt_handler+0x9a>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    cb82:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    cb84:	2b00      	cmp	r3, #0
    cb86:	d024      	beq.n	cbd2 <_spi_interrupt_handler+0x9a>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    cb88:	6820      	ldr	r0, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    cb8a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    cb8c:	780b      	ldrb	r3, [r1, #0]
    cb8e:	b2da      	uxtb	r2, r3
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    cb90:	1c4b      	adds	r3, r1, #1
    cb92:	62e3      	str	r3, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    cb94:	79a3      	ldrb	r3, [r4, #6]
    cb96:	2b01      	cmp	r3, #1
    cb98:	d001      	beq.n	cb9e <_spi_interrupt_handler+0x66>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    cb9a:	b293      	uxth	r3, r2
    cb9c:	e004      	b.n	cba8 <_spi_interrupt_handler+0x70>
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    cb9e:	784b      	ldrb	r3, [r1, #1]
    cba0:	021b      	lsls	r3, r3, #8
    cba2:	4313      	orrs	r3, r2
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    cba4:	3102      	adds	r1, #2
    cba6:	62e1      	str	r1, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    cba8:	05db      	lsls	r3, r3, #23
    cbaa:	0ddb      	lsrs	r3, r3, #23
    cbac:	6283      	str	r3, [r0, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    cbae:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    cbb0:	3b01      	subs	r3, #1
    cbb2:	b29b      	uxth	r3, r3
    cbb4:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    cbb6:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    cbb8:	b29b      	uxth	r3, r3
    cbba:	2b00      	cmp	r3, #0
    cbbc:	d109      	bne.n	cbd2 <_spi_interrupt_handler+0x9a>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    cbbe:	3301      	adds	r3, #1
    cbc0:	7533      	strb	r3, [r6, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    cbc2:	7a63      	ldrb	r3, [r4, #9]
    cbc4:	2b01      	cmp	r3, #1
    cbc6:	d104      	bne.n	cbd2 <_spi_interrupt_handler+0x9a>
    cbc8:	79e3      	ldrb	r3, [r4, #7]
    cbca:	2b00      	cmp	r3, #0
    cbcc:	d101      	bne.n	cbd2 <_spi_interrupt_handler+0x9a>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    cbce:	3302      	adds	r3, #2
    cbd0:	75b3      	strb	r3, [r6, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    cbd2:	076b      	lsls	r3, r5, #29
    cbd4:	d55f      	bpl.n	cc96 <_spi_interrupt_handler+0x15e>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    cbd6:	8b73      	ldrh	r3, [r6, #26]
    cbd8:	075b      	lsls	r3, r3, #29
    cbda:	d512      	bpl.n	cc02 <_spi_interrupt_handler+0xca>
			if (module->dir != SPI_DIRECTION_WRITE) {
    cbdc:	7a63      	ldrb	r3, [r4, #9]
    cbde:	2b01      	cmp	r3, #1
    cbe0:	d00b      	beq.n	cbfa <_spi_interrupt_handler+0xc2>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    cbe2:	221e      	movs	r2, #30
    cbe4:	2338      	movs	r3, #56	; 0x38
    cbe6:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    cbe8:	3b35      	subs	r3, #53	; 0x35
    cbea:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    cbec:	3302      	adds	r3, #2
    cbee:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    cbf0:	073b      	lsls	r3, r7, #28
    cbf2:	d502      	bpl.n	cbfa <_spi_interrupt_handler+0xc2>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    cbf4:	0020      	movs	r0, r4
    cbf6:	69a3      	ldr	r3, [r4, #24]
    cbf8:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    cbfa:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    cbfc:	2304      	movs	r3, #4
    cbfe:	8373      	strh	r3, [r6, #26]
    cc00:	e049      	b.n	cc96 <_spi_interrupt_handler+0x15e>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    cc02:	7a63      	ldrb	r3, [r4, #9]
    cc04:	2b01      	cmp	r3, #1
    cc06:	d116      	bne.n	cc36 <_spi_interrupt_handler+0xfe>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    cc08:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    cc0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    cc0c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    cc0e:	3b01      	subs	r3, #1
    cc10:	b29b      	uxth	r3, r3
    cc12:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    cc14:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    cc16:	b29b      	uxth	r3, r3
    cc18:	2b00      	cmp	r3, #0
    cc1a:	d13c      	bne.n	cc96 <_spi_interrupt_handler+0x15e>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    cc1c:	3304      	adds	r3, #4
    cc1e:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
    cc20:	2200      	movs	r2, #0
    cc22:	3334      	adds	r3, #52	; 0x34
    cc24:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    cc26:	3b35      	subs	r3, #53	; 0x35
    cc28:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    cc2a:	07fb      	lsls	r3, r7, #31
    cc2c:	d533      	bpl.n	cc96 <_spi_interrupt_handler+0x15e>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    cc2e:	0020      	movs	r0, r4
    cc30:	68e3      	ldr	r3, [r4, #12]
    cc32:	4798      	blx	r3
    cc34:	e02f      	b.n	cc96 <_spi_interrupt_handler+0x15e>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    cc36:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    cc38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    cc3a:	05db      	lsls	r3, r3, #23
    cc3c:	0ddb      	lsrs	r3, r3, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    cc3e:	b2da      	uxtb	r2, r3
    cc40:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    cc42:	700a      	strb	r2, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    cc44:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    cc46:	1c51      	adds	r1, r2, #1
    cc48:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    cc4a:	79a1      	ldrb	r1, [r4, #6]
    cc4c:	2901      	cmp	r1, #1
    cc4e:	d104      	bne.n	cc5a <_spi_interrupt_handler+0x122>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    cc50:	0a1b      	lsrs	r3, r3, #8
    cc52:	7053      	strb	r3, [r2, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    cc54:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    cc56:	3301      	adds	r3, #1
    cc58:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    cc5a:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    cc5c:	3b01      	subs	r3, #1
    cc5e:	b29b      	uxth	r3, r3
    cc60:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    cc62:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    cc64:	b29b      	uxth	r3, r3
    cc66:	2b00      	cmp	r3, #0
    cc68:	d115      	bne.n	cc96 <_spi_interrupt_handler+0x15e>
					module->status = STATUS_OK;
    cc6a:	2200      	movs	r2, #0
    cc6c:	3338      	adds	r3, #56	; 0x38
    cc6e:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    cc70:	3b34      	subs	r3, #52	; 0x34
    cc72:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    cc74:	7a63      	ldrb	r3, [r4, #9]
    cc76:	2b02      	cmp	r3, #2
    cc78:	d105      	bne.n	cc86 <_spi_interrupt_handler+0x14e>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    cc7a:	077b      	lsls	r3, r7, #29
    cc7c:	d50b      	bpl.n	cc96 <_spi_interrupt_handler+0x15e>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    cc7e:	0020      	movs	r0, r4
    cc80:	6963      	ldr	r3, [r4, #20]
    cc82:	4798      	blx	r3
    cc84:	e007      	b.n	cc96 <_spi_interrupt_handler+0x15e>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    cc86:	7a63      	ldrb	r3, [r4, #9]
    cc88:	2b00      	cmp	r3, #0
    cc8a:	d104      	bne.n	cc96 <_spi_interrupt_handler+0x15e>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    cc8c:	07bb      	lsls	r3, r7, #30
    cc8e:	d502      	bpl.n	cc96 <_spi_interrupt_handler+0x15e>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    cc90:	0020      	movs	r0, r4
    cc92:	6923      	ldr	r3, [r4, #16]
    cc94:	4798      	blx	r3
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    cc96:	07ab      	lsls	r3, r5, #30
    cc98:	d514      	bpl.n	ccc4 <_spi_interrupt_handler+0x18c>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    cc9a:	7963      	ldrb	r3, [r4, #5]
    cc9c:	2b01      	cmp	r3, #1
    cc9e:	d111      	bne.n	ccc4 <_spi_interrupt_handler+0x18c>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    cca0:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    cca2:	2b01      	cmp	r3, #1
    cca4:	d10e      	bne.n	ccc4 <_spi_interrupt_handler+0x18c>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    cca6:	79e3      	ldrb	r3, [r4, #7]
    cca8:	2b00      	cmp	r3, #0
    ccaa:	d10b      	bne.n	ccc4 <_spi_interrupt_handler+0x18c>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    ccac:	3302      	adds	r3, #2
    ccae:	7533      	strb	r3, [r6, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    ccb0:	3301      	adds	r3, #1
    ccb2:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    ccb4:	2200      	movs	r2, #0
    ccb6:	3335      	adds	r3, #53	; 0x35
    ccb8:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    ccba:	07fb      	lsls	r3, r7, #31
    ccbc:	d502      	bpl.n	ccc4 <_spi_interrupt_handler+0x18c>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    ccbe:	0020      	movs	r0, r4
    ccc0:	68e3      	ldr	r3, [r4, #12]
    ccc2:	4798      	blx	r3
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    ccc4:	09ed      	lsrs	r5, r5, #7
    ccc6:	d007      	beq.n	ccd8 <_spi_interrupt_handler+0x1a0>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    ccc8:	2380      	movs	r3, #128	; 0x80
    ccca:	7533      	strb	r3, [r6, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    cccc:	7633      	strb	r3, [r6, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    ccce:	067b      	lsls	r3, r7, #25
    ccd0:	d502      	bpl.n	ccd8 <_spi_interrupt_handler+0x1a0>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    ccd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    ccd4:	0020      	movs	r0, r4
    ccd6:	4798      	blx	r3
		}
	}
#  endif
}
    ccd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ccda:	46c0      	nop			; (mov r8, r8)
    ccdc:	20000470 	.word	0x20000470
    cce0:	20000488 	.word	0x20000488

0000cce4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    cce4:	b5f0      	push	{r4, r5, r6, r7, lr}
    cce6:	465f      	mov	r7, fp
    cce8:	4656      	mov	r6, sl
    ccea:	464d      	mov	r5, r9
    ccec:	4644      	mov	r4, r8
    ccee:	b4f0      	push	{r4, r5, r6, r7}
    ccf0:	b091      	sub	sp, #68	; 0x44
    ccf2:	0005      	movs	r5, r0
    ccf4:	000c      	movs	r4, r1
    ccf6:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    ccf8:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    ccfa:	0008      	movs	r0, r1
    ccfc:	4bbb      	ldr	r3, [pc, #748]	; (cfec <usart_init+0x308>)
    ccfe:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    cd00:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    cd02:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    cd04:	07d2      	lsls	r2, r2, #31
    cd06:	d500      	bpl.n	cd0a <usart_init+0x26>
    cd08:	e167      	b.n	cfda <usart_init+0x2f6>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    cd0a:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    cd0c:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    cd0e:	0792      	lsls	r2, r2, #30
    cd10:	d500      	bpl.n	cd14 <usart_init+0x30>
    cd12:	e162      	b.n	cfda <usart_init+0x2f6>
    cd14:	49b6      	ldr	r1, [pc, #728]	; (cff0 <usart_init+0x30c>)
    cd16:	6a0a      	ldr	r2, [r1, #32]
    cd18:	1c87      	adds	r7, r0, #2
    cd1a:	3b1b      	subs	r3, #27
    cd1c:	40bb      	lsls	r3, r7
    cd1e:	4313      	orrs	r3, r2
    cd20:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    cd22:	a90f      	add	r1, sp, #60	; 0x3c
    cd24:	272d      	movs	r7, #45	; 0x2d
    cd26:	5df3      	ldrb	r3, [r6, r7]
    cd28:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    cd2a:	3014      	adds	r0, #20
    cd2c:	b2c3      	uxtb	r3, r0
    cd2e:	9302      	str	r3, [sp, #8]
    cd30:	0018      	movs	r0, r3
    cd32:	4bb0      	ldr	r3, [pc, #704]	; (cff4 <usart_init+0x310>)
    cd34:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    cd36:	9802      	ldr	r0, [sp, #8]
    cd38:	4baf      	ldr	r3, [pc, #700]	; (cff8 <usart_init+0x314>)
    cd3a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    cd3c:	5df0      	ldrb	r0, [r6, r7]
    cd3e:	2100      	movs	r1, #0
    cd40:	4bae      	ldr	r3, [pc, #696]	; (cffc <usart_init+0x318>)
    cd42:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    cd44:	7af3      	ldrb	r3, [r6, #11]
    cd46:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    cd48:	2324      	movs	r3, #36	; 0x24
    cd4a:	5cf3      	ldrb	r3, [r6, r3]
    cd4c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    cd4e:	2325      	movs	r3, #37	; 0x25
    cd50:	5cf3      	ldrb	r3, [r6, r3]
    cd52:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    cd54:	7ef3      	ldrb	r3, [r6, #27]
    cd56:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    cd58:	7f33      	ldrb	r3, [r6, #28]
    cd5a:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    cd5c:	682b      	ldr	r3, [r5, #0]
    cd5e:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    cd60:	0018      	movs	r0, r3
    cd62:	4ba2      	ldr	r3, [pc, #648]	; (cfec <usart_init+0x308>)
    cd64:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    cd66:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    cd68:	2200      	movs	r2, #0
    cd6a:	230e      	movs	r3, #14
    cd6c:	a906      	add	r1, sp, #24
    cd6e:	468c      	mov	ip, r1
    cd70:	4463      	add	r3, ip
    cd72:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    cd74:	8a32      	ldrh	r2, [r6, #16]
    cd76:	9202      	str	r2, [sp, #8]
    cd78:	2380      	movs	r3, #128	; 0x80
    cd7a:	01db      	lsls	r3, r3, #7
    cd7c:	429a      	cmp	r2, r3
    cd7e:	d01a      	beq.n	cdb6 <usart_init+0xd2>
    cd80:	d804      	bhi.n	cd8c <usart_init+0xa8>
    cd82:	2380      	movs	r3, #128	; 0x80
    cd84:	019b      	lsls	r3, r3, #6
    cd86:	429a      	cmp	r2, r3
    cd88:	d00b      	beq.n	cda2 <usart_init+0xbe>
    cd8a:	e107      	b.n	cf9c <usart_init+0x2b8>
    cd8c:	23c0      	movs	r3, #192	; 0xc0
    cd8e:	01db      	lsls	r3, r3, #7
    cd90:	9a02      	ldr	r2, [sp, #8]
    cd92:	429a      	cmp	r2, r3
    cd94:	d00a      	beq.n	cdac <usart_init+0xc8>
    cd96:	2380      	movs	r3, #128	; 0x80
    cd98:	021b      	lsls	r3, r3, #8
    cd9a:	429a      	cmp	r2, r3
    cd9c:	d100      	bne.n	cda0 <usart_init+0xbc>
    cd9e:	e102      	b.n	cfa6 <usart_init+0x2c2>
    cda0:	e0fc      	b.n	cf9c <usart_init+0x2b8>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    cda2:	2310      	movs	r3, #16
    cda4:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    cda6:	3b0f      	subs	r3, #15
    cda8:	9307      	str	r3, [sp, #28]
    cdaa:	e100      	b.n	cfae <usart_init+0x2ca>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    cdac:	2308      	movs	r3, #8
    cdae:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    cdb0:	3b07      	subs	r3, #7
    cdb2:	9307      	str	r3, [sp, #28]
    cdb4:	e0fb      	b.n	cfae <usart_init+0x2ca>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    cdb6:	6833      	ldr	r3, [r6, #0]
    cdb8:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    cdba:	68f3      	ldr	r3, [r6, #12]
    cdbc:	9303      	str	r3, [sp, #12]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    cdbe:	6973      	ldr	r3, [r6, #20]
    cdc0:	4698      	mov	r8, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    cdc2:	7e33      	ldrb	r3, [r6, #24]
    cdc4:	469b      	mov	fp, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    cdc6:	2326      	movs	r3, #38	; 0x26
    cdc8:	5cf3      	ldrb	r3, [r6, r3]
    cdca:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    cdcc:	6873      	ldr	r3, [r6, #4]
    cdce:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    cdd0:	2b00      	cmp	r3, #0
    cdd2:	d015      	beq.n	ce00 <usart_init+0x11c>
    cdd4:	2380      	movs	r3, #128	; 0x80
    cdd6:	055b      	lsls	r3, r3, #21
    cdd8:	459a      	cmp	sl, r3
    cdda:	d136      	bne.n	ce4a <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    cddc:	2327      	movs	r3, #39	; 0x27
    cdde:	5cf3      	ldrb	r3, [r6, r3]
    cde0:	2b00      	cmp	r3, #0
    cde2:	d136      	bne.n	ce52 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    cde4:	6a33      	ldr	r3, [r6, #32]
    cde6:	001f      	movs	r7, r3
    cde8:	b2c0      	uxtb	r0, r0
    cdea:	4b85      	ldr	r3, [pc, #532]	; (d000 <usart_init+0x31c>)
    cdec:	4798      	blx	r3
    cdee:	0001      	movs	r1, r0
    cdf0:	220e      	movs	r2, #14
    cdf2:	ab06      	add	r3, sp, #24
    cdf4:	469c      	mov	ip, r3
    cdf6:	4462      	add	r2, ip
    cdf8:	0038      	movs	r0, r7
    cdfa:	4b82      	ldr	r3, [pc, #520]	; (d004 <usart_init+0x320>)
    cdfc:	4798      	blx	r3
    cdfe:	e025      	b.n	ce4c <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    ce00:	2308      	movs	r3, #8
    ce02:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    ce04:	2300      	movs	r3, #0
    ce06:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    ce08:	2327      	movs	r3, #39	; 0x27
    ce0a:	5cf3      	ldrb	r3, [r6, r3]
    ce0c:	2b00      	cmp	r3, #0
    ce0e:	d00b      	beq.n	ce28 <usart_init+0x144>
				status_code =
    ce10:	9b06      	ldr	r3, [sp, #24]
    ce12:	9300      	str	r3, [sp, #0]
    ce14:	9b07      	ldr	r3, [sp, #28]
    ce16:	220e      	movs	r2, #14
    ce18:	a906      	add	r1, sp, #24
    ce1a:	468c      	mov	ip, r1
    ce1c:	4462      	add	r2, ip
    ce1e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    ce20:	6a30      	ldr	r0, [r6, #32]
    ce22:	4f79      	ldr	r7, [pc, #484]	; (d008 <usart_init+0x324>)
    ce24:	47b8      	blx	r7
    ce26:	e011      	b.n	ce4c <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    ce28:	6a33      	ldr	r3, [r6, #32]
    ce2a:	001f      	movs	r7, r3
    ce2c:	b2c0      	uxtb	r0, r0
    ce2e:	4b74      	ldr	r3, [pc, #464]	; (d000 <usart_init+0x31c>)
    ce30:	4798      	blx	r3
    ce32:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    ce34:	9b06      	ldr	r3, [sp, #24]
    ce36:	9300      	str	r3, [sp, #0]
    ce38:	9b07      	ldr	r3, [sp, #28]
    ce3a:	220e      	movs	r2, #14
    ce3c:	a806      	add	r0, sp, #24
    ce3e:	4684      	mov	ip, r0
    ce40:	4462      	add	r2, ip
    ce42:	0038      	movs	r0, r7
    ce44:	4f70      	ldr	r7, [pc, #448]	; (d008 <usart_init+0x324>)
    ce46:	47b8      	blx	r7
    ce48:	e000      	b.n	ce4c <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    ce4a:	2000      	movs	r0, #0
    ce4c:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    ce4e:	d000      	beq.n	ce52 <usart_init+0x16e>
    ce50:	e0c3      	b.n	cfda <usart_init+0x2f6>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    ce52:	7e73      	ldrb	r3, [r6, #25]
    ce54:	2b00      	cmp	r3, #0
    ce56:	d002      	beq.n	ce5e <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    ce58:	7eb3      	ldrb	r3, [r6, #26]
    ce5a:	464a      	mov	r2, r9
    ce5c:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    ce5e:	682a      	ldr	r2, [r5, #0]
    ce60:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    ce62:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    ce64:	2b00      	cmp	r3, #0
    ce66:	d1fc      	bne.n	ce62 <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    ce68:	330e      	adds	r3, #14
    ce6a:	aa06      	add	r2, sp, #24
    ce6c:	4694      	mov	ip, r2
    ce6e:	4463      	add	r3, ip
    ce70:	881b      	ldrh	r3, [r3, #0]
    ce72:	464a      	mov	r2, r9
    ce74:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    ce76:	9b04      	ldr	r3, [sp, #16]
    ce78:	9a03      	ldr	r2, [sp, #12]
    ce7a:	4313      	orrs	r3, r2
    ce7c:	4642      	mov	r2, r8
    ce7e:	4313      	orrs	r3, r2
    ce80:	4652      	mov	r2, sl
    ce82:	4313      	orrs	r3, r2
    ce84:	433b      	orrs	r3, r7
    ce86:	465a      	mov	r2, fp
    ce88:	0212      	lsls	r2, r2, #8
    ce8a:	4313      	orrs	r3, r2
    ce8c:	9a05      	ldr	r2, [sp, #20]
    ce8e:	0757      	lsls	r7, r2, #29
    ce90:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    ce92:	2327      	movs	r3, #39	; 0x27
    ce94:	5cf3      	ldrb	r3, [r6, r3]
    ce96:	2b00      	cmp	r3, #0
    ce98:	d101      	bne.n	ce9e <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    ce9a:	3304      	adds	r3, #4
    ce9c:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    ce9e:	7e71      	ldrb	r1, [r6, #25]
    cea0:	0289      	lsls	r1, r1, #10
    cea2:	7f33      	ldrb	r3, [r6, #28]
    cea4:	025b      	lsls	r3, r3, #9
    cea6:	4319      	orrs	r1, r3
    cea8:	7f73      	ldrb	r3, [r6, #29]
    ceaa:	021b      	lsls	r3, r3, #8
    ceac:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    ceae:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    ceb0:	5cf3      	ldrb	r3, [r6, r3]
    ceb2:	045b      	lsls	r3, r3, #17
    ceb4:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    ceb6:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    ceb8:	5cf0      	ldrb	r0, [r6, r3]
    ceba:	0400      	lsls	r0, r0, #16
    cebc:	000a      	movs	r2, r1
    cebe:	4302      	orrs	r2, r0
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->stopbits;
	ctrlb |= (uint32_t)config->character_size;
    cec0:	7ab1      	ldrb	r1, [r6, #10]
    cec2:	7af3      	ldrb	r3, [r6, #11]
    cec4:	4319      	orrs	r1, r3
    cec6:	4311      	orrs	r1, r2
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    cec8:	8933      	ldrh	r3, [r6, #8]
    ceca:	2bff      	cmp	r3, #255	; 0xff
    cecc:	d004      	beq.n	ced8 <usart_init+0x1f4>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    cece:	2280      	movs	r2, #128	; 0x80
    ced0:	0452      	lsls	r2, r2, #17
    ced2:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    ced4:	4319      	orrs	r1, r3
    ced6:	e005      	b.n	cee4 <usart_init+0x200>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    ced8:	7ef3      	ldrb	r3, [r6, #27]
    ceda:	2b00      	cmp	r3, #0
    cedc:	d002      	beq.n	cee4 <usart_init+0x200>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    cede:	2380      	movs	r3, #128	; 0x80
    cee0:	04db      	lsls	r3, r3, #19
    cee2:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    cee4:	232c      	movs	r3, #44	; 0x2c
    cee6:	5cf3      	ldrb	r3, [r6, r3]
    cee8:	2b00      	cmp	r3, #0
    ceea:	d103      	bne.n	cef4 <usart_init+0x210>
    ceec:	4b47      	ldr	r3, [pc, #284]	; (d00c <usart_init+0x328>)
    ceee:	789b      	ldrb	r3, [r3, #2]
    cef0:	079b      	lsls	r3, r3, #30
    cef2:	d501      	bpl.n	cef8 <usart_init+0x214>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    cef4:	2380      	movs	r3, #128	; 0x80
    cef6:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    cef8:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    cefa:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    cefc:	2b00      	cmp	r3, #0
    cefe:	d1fc      	bne.n	cefa <usart_init+0x216>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    cf00:	464b      	mov	r3, r9
    cf02:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    cf04:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    cf06:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    cf08:	2b00      	cmp	r3, #0
    cf0a:	d1fc      	bne.n	cf06 <usart_init+0x222>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    cf0c:	464b      	mov	r3, r9
    cf0e:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    cf10:	ab0e      	add	r3, sp, #56	; 0x38
    cf12:	2280      	movs	r2, #128	; 0x80
    cf14:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    cf16:	2200      	movs	r2, #0
    cf18:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    cf1a:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    cf1c:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    cf1e:	6b33      	ldr	r3, [r6, #48]	; 0x30
    cf20:	930a      	str	r3, [sp, #40]	; 0x28
    cf22:	6b73      	ldr	r3, [r6, #52]	; 0x34
    cf24:	930b      	str	r3, [sp, #44]	; 0x2c
    cf26:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    cf28:	930c      	str	r3, [sp, #48]	; 0x30
    cf2a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    cf2c:	9302      	str	r3, [sp, #8]
    cf2e:	930d      	str	r3, [sp, #52]	; 0x34
    cf30:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    cf32:	ae0e      	add	r6, sp, #56	; 0x38
    cf34:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    cf36:	00bb      	lsls	r3, r7, #2
    cf38:	aa0a      	add	r2, sp, #40	; 0x28
    cf3a:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    cf3c:	2800      	cmp	r0, #0
    cf3e:	d102      	bne.n	cf46 <usart_init+0x262>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    cf40:	0020      	movs	r0, r4
    cf42:	4b33      	ldr	r3, [pc, #204]	; (d010 <usart_init+0x32c>)
    cf44:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    cf46:	1c43      	adds	r3, r0, #1
    cf48:	d005      	beq.n	cf56 <usart_init+0x272>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    cf4a:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    cf4c:	0c00      	lsrs	r0, r0, #16
    cf4e:	b2c0      	uxtb	r0, r0
    cf50:	0031      	movs	r1, r6
    cf52:	4b30      	ldr	r3, [pc, #192]	; (d014 <usart_init+0x330>)
    cf54:	4798      	blx	r3
    cf56:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    cf58:	2f04      	cmp	r7, #4
    cf5a:	d1eb      	bne.n	cf34 <usart_init+0x250>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    cf5c:	2300      	movs	r3, #0
    cf5e:	60eb      	str	r3, [r5, #12]
    cf60:	612b      	str	r3, [r5, #16]
    cf62:	616b      	str	r3, [r5, #20]
    cf64:	61ab      	str	r3, [r5, #24]
    cf66:	61eb      	str	r3, [r5, #28]
    cf68:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    cf6a:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    cf6c:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    cf6e:	2200      	movs	r2, #0
    cf70:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    cf72:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    cf74:	3330      	adds	r3, #48	; 0x30
    cf76:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    cf78:	3301      	adds	r3, #1
    cf7a:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    cf7c:	3301      	adds	r3, #1
    cf7e:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    cf80:	3301      	adds	r3, #1
    cf82:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    cf84:	6828      	ldr	r0, [r5, #0]
    cf86:	4b19      	ldr	r3, [pc, #100]	; (cfec <usart_init+0x308>)
    cf88:	4798      	blx	r3
    cf8a:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    cf8c:	4922      	ldr	r1, [pc, #136]	; (d018 <usart_init+0x334>)
    cf8e:	4b23      	ldr	r3, [pc, #140]	; (d01c <usart_init+0x338>)
    cf90:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    cf92:	00a4      	lsls	r4, r4, #2
    cf94:	4b22      	ldr	r3, [pc, #136]	; (d020 <usart_init+0x33c>)
    cf96:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    cf98:	2300      	movs	r3, #0
    cf9a:	e01e      	b.n	cfda <usart_init+0x2f6>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    cf9c:	2310      	movs	r3, #16
    cf9e:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    cfa0:	2300      	movs	r3, #0
    cfa2:	9307      	str	r3, [sp, #28]
    cfa4:	e003      	b.n	cfae <usart_init+0x2ca>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    cfa6:	2303      	movs	r3, #3
    cfa8:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    cfaa:	2300      	movs	r3, #0
    cfac:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    cfae:	6833      	ldr	r3, [r6, #0]
    cfb0:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    cfb2:	68f3      	ldr	r3, [r6, #12]
    cfb4:	9303      	str	r3, [sp, #12]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    cfb6:	6973      	ldr	r3, [r6, #20]
    cfb8:	4698      	mov	r8, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    cfba:	7e33      	ldrb	r3, [r6, #24]
    cfbc:	469b      	mov	fp, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    cfbe:	2326      	movs	r3, #38	; 0x26
    cfc0:	5cf3      	ldrb	r3, [r6, r3]
    cfc2:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    cfc4:	6873      	ldr	r3, [r6, #4]
    cfc6:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    cfc8:	2b00      	cmp	r3, #0
    cfca:	d100      	bne.n	cfce <usart_init+0x2ea>
    cfcc:	e71c      	b.n	ce08 <usart_init+0x124>
    cfce:	2380      	movs	r3, #128	; 0x80
    cfd0:	055b      	lsls	r3, r3, #21
    cfd2:	459a      	cmp	sl, r3
    cfd4:	d100      	bne.n	cfd8 <usart_init+0x2f4>
    cfd6:	e701      	b.n	cddc <usart_init+0xf8>
    cfd8:	e73b      	b.n	ce52 <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    cfda:	0018      	movs	r0, r3
    cfdc:	b011      	add	sp, #68	; 0x44
    cfde:	bc3c      	pop	{r2, r3, r4, r5}
    cfe0:	4690      	mov	r8, r2
    cfe2:	4699      	mov	r9, r3
    cfe4:	46a2      	mov	sl, r4
    cfe6:	46ab      	mov	fp, r5
    cfe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cfea:	46c0      	nop			; (mov r8, r8)
    cfec:	0000c5f9 	.word	0x0000c5f9
    cff0:	40000400 	.word	0x40000400
    cff4:	0000d92d 	.word	0x0000d92d
    cff8:	0000d8a1 	.word	0x0000d8a1
    cffc:	0000c425 	.word	0x0000c425
    d000:	0000d949 	.word	0x0000d949
    d004:	0000c369 	.word	0x0000c369
    d008:	0000c391 	.word	0x0000c391
    d00c:	41002000 	.word	0x41002000
    d010:	0000c471 	.word	0x0000c471
    d014:	0000da25 	.word	0x0000da25
    d018:	0000d139 	.word	0x0000d139
    d01c:	0000c639 	.word	0x0000c639
    d020:	20000470 	.word	0x20000470

0000d024 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    d024:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    d026:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    d028:	2a00      	cmp	r2, #0
    d02a:	d00e      	beq.n	d04a <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    d02c:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    d02e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    d030:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    d032:	2a00      	cmp	r2, #0
    d034:	d109      	bne.n	d04a <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    d036:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    d038:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    d03a:	2a00      	cmp	r2, #0
    d03c:	d1fc      	bne.n	d038 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    d03e:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    d040:	2102      	movs	r1, #2
    d042:	7e1a      	ldrb	r2, [r3, #24]
    d044:	420a      	tst	r2, r1
    d046:	d0fc      	beq.n	d042 <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    d048:	2300      	movs	r3, #0
}
    d04a:	0018      	movs	r0, r3
    d04c:	4770      	bx	lr
    d04e:	46c0      	nop			; (mov r8, r8)

0000d050 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    d050:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    d052:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    d054:	2a00      	cmp	r2, #0
    d056:	d030      	beq.n	d0ba <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    d058:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    d05a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    d05c:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    d05e:	2a00      	cmp	r2, #0
    d060:	d12b      	bne.n	d0ba <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    d062:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    d064:	7e10      	ldrb	r0, [r2, #24]
    d066:	0740      	lsls	r0, r0, #29
    d068:	d527      	bpl.n	d0ba <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    d06a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    d06c:	2b00      	cmp	r3, #0
    d06e:	d1fc      	bne.n	d06a <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    d070:	8b53      	ldrh	r3, [r2, #26]
    d072:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    d074:	0698      	lsls	r0, r3, #26
    d076:	d01d      	beq.n	d0b4 <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    d078:	0798      	lsls	r0, r3, #30
    d07a:	d503      	bpl.n	d084 <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    d07c:	2302      	movs	r3, #2
    d07e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    d080:	3318      	adds	r3, #24
    d082:	e01a      	b.n	d0ba <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    d084:	0758      	lsls	r0, r3, #29
    d086:	d503      	bpl.n	d090 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    d088:	2304      	movs	r3, #4
    d08a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    d08c:	331a      	adds	r3, #26
    d08e:	e014      	b.n	d0ba <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    d090:	07d8      	lsls	r0, r3, #31
    d092:	d503      	bpl.n	d09c <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    d094:	2301      	movs	r3, #1
    d096:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    d098:	3312      	adds	r3, #18
    d09a:	e00e      	b.n	d0ba <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    d09c:	06d8      	lsls	r0, r3, #27
    d09e:	d503      	bpl.n	d0a8 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    d0a0:	2310      	movs	r3, #16
    d0a2:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    d0a4:	3332      	adds	r3, #50	; 0x32
    d0a6:	e008      	b.n	d0ba <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    d0a8:	069b      	lsls	r3, r3, #26
    d0aa:	d503      	bpl.n	d0b4 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    d0ac:	2320      	movs	r3, #32
    d0ae:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    d0b0:	3321      	adds	r3, #33	; 0x21
    d0b2:	e002      	b.n	d0ba <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    d0b4:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    d0b6:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    d0b8:	2300      	movs	r3, #0
}
    d0ba:	0018      	movs	r0, r3
    d0bc:	4770      	bx	lr
    d0be:	46c0      	nop			; (mov r8, r8)

0000d0c0 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    d0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d0c2:	0004      	movs	r4, r0
    d0c4:	000d      	movs	r5, r1
    d0c6:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    d0c8:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    d0ca:	4b0f      	ldr	r3, [pc, #60]	; (d108 <_usart_read_buffer+0x48>)
    d0cc:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    d0ce:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    d0d0:	b29b      	uxth	r3, r3
    d0d2:	2b00      	cmp	r3, #0
    d0d4:	d003      	beq.n	d0de <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    d0d6:	4b0d      	ldr	r3, [pc, #52]	; (d10c <_usart_read_buffer+0x4c>)
    d0d8:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    d0da:	2005      	movs	r0, #5
    d0dc:	e013      	b.n	d106 <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    d0de:	85a6      	strh	r6, [r4, #44]	; 0x2c
    d0e0:	4b0a      	ldr	r3, [pc, #40]	; (d10c <_usart_read_buffer+0x4c>)
    d0e2:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    d0e4:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    d0e6:	2205      	movs	r2, #5
    d0e8:	2332      	movs	r3, #50	; 0x32
    d0ea:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    d0ec:	3b2e      	subs	r3, #46	; 0x2e
    d0ee:	75bb      	strb	r3, [r7, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    d0f0:	7a23      	ldrb	r3, [r4, #8]
    d0f2:	2b00      	cmp	r3, #0
    d0f4:	d001      	beq.n	d0fa <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    d0f6:	2320      	movs	r3, #32
    d0f8:	75bb      	strb	r3, [r7, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    d0fa:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    d0fc:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    d0fe:	2b00      	cmp	r3, #0
    d100:	d001      	beq.n	d106 <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    d102:	2308      	movs	r3, #8
    d104:	75bb      	strb	r3, [r7, #22]
	}
#endif

	return STATUS_OK;
}
    d106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d108:	0000bd69 	.word	0x0000bd69
    d10c:	0000bda9 	.word	0x0000bda9

0000d110 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    d110:	1c93      	adds	r3, r2, #2
    d112:	009b      	lsls	r3, r3, #2
    d114:	18c3      	adds	r3, r0, r3
    d116:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    d118:	2130      	movs	r1, #48	; 0x30
    d11a:	2301      	movs	r3, #1
    d11c:	4093      	lsls	r3, r2
    d11e:	5c42      	ldrb	r2, [r0, r1]
    d120:	4313      	orrs	r3, r2
    d122:	5443      	strb	r3, [r0, r1]
}
    d124:	4770      	bx	lr
    d126:	46c0      	nop			; (mov r8, r8)

0000d128 <usart_read_job>:
 * \retval  STATUS_BUSY  If operation was not completed
 */
enum status_code usart_read_job(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    d128:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	/* Call internal read buffer function with length 1 */
	return _usart_read_buffer(module, (uint8_t *)rx_data, 1);
    d12a:	2201      	movs	r2, #1
    d12c:	4b01      	ldr	r3, [pc, #4]	; (d134 <usart_read_job+0xc>)
    d12e:	4798      	blx	r3
}
    d130:	bd10      	pop	{r4, pc}
    d132:	46c0      	nop			; (mov r8, r8)
    d134:	0000d0c1 	.word	0x0000d0c1

0000d138 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    d138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    d13a:	0080      	lsls	r0, r0, #2
    d13c:	4b60      	ldr	r3, [pc, #384]	; (d2c0 <_usart_interrupt_handler+0x188>)
    d13e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    d140:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    d142:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    d144:	2b00      	cmp	r3, #0
    d146:	d1fc      	bne.n	d142 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    d148:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    d14a:	7da6      	ldrb	r6, [r4, #22]
    d14c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    d14e:	2330      	movs	r3, #48	; 0x30
    d150:	5ceb      	ldrb	r3, [r5, r3]
    d152:	2231      	movs	r2, #49	; 0x31
    d154:	5caf      	ldrb	r7, [r5, r2]
    d156:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    d158:	07f3      	lsls	r3, r6, #31
    d15a:	d522      	bpl.n	d1a2 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    d15c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    d15e:	b29b      	uxth	r3, r3
    d160:	2b00      	cmp	r3, #0
    d162:	d01c      	beq.n	d19e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    d164:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    d166:	7813      	ldrb	r3, [r2, #0]
    d168:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    d16a:	1c51      	adds	r1, r2, #1
    d16c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    d16e:	7969      	ldrb	r1, [r5, #5]
    d170:	2901      	cmp	r1, #1
    d172:	d001      	beq.n	d178 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    d174:	b29b      	uxth	r3, r3
    d176:	e004      	b.n	d182 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    d178:	7851      	ldrb	r1, [r2, #1]
    d17a:	0209      	lsls	r1, r1, #8
    d17c:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    d17e:	3202      	adds	r2, #2
    d180:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    d182:	05db      	lsls	r3, r3, #23
    d184:	0ddb      	lsrs	r3, r3, #23
    d186:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    d188:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    d18a:	3b01      	subs	r3, #1
    d18c:	b29b      	uxth	r3, r3
    d18e:	85eb      	strh	r3, [r5, #46]	; 0x2e
    d190:	2b00      	cmp	r3, #0
    d192:	d106      	bne.n	d1a2 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    d194:	3301      	adds	r3, #1
    d196:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    d198:	3301      	adds	r3, #1
    d19a:	75a3      	strb	r3, [r4, #22]
    d19c:	e001      	b.n	d1a2 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    d19e:	2301      	movs	r3, #1
    d1a0:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    d1a2:	07b3      	lsls	r3, r6, #30
    d1a4:	d509      	bpl.n	d1ba <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    d1a6:	2302      	movs	r3, #2
    d1a8:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    d1aa:	2200      	movs	r2, #0
    d1ac:	3331      	adds	r3, #49	; 0x31
    d1ae:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    d1b0:	07fb      	lsls	r3, r7, #31
    d1b2:	d502      	bpl.n	d1ba <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    d1b4:	0028      	movs	r0, r5
    d1b6:	68eb      	ldr	r3, [r5, #12]
    d1b8:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    d1ba:	0773      	lsls	r3, r6, #29
    d1bc:	d560      	bpl.n	d280 <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
    d1be:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    d1c0:	b29b      	uxth	r3, r3
    d1c2:	2b00      	cmp	r3, #0
    d1c4:	d05a      	beq.n	d27c <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    d1c6:	8b63      	ldrh	r3, [r4, #26]
    d1c8:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    d1ca:	071a      	lsls	r2, r3, #28
    d1cc:	d402      	bmi.n	d1d4 <_usart_interrupt_handler+0x9c>
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    d1ce:	223f      	movs	r2, #63	; 0x3f
    d1d0:	4013      	ands	r3, r2
    d1d2:	e001      	b.n	d1d8 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    d1d4:	2237      	movs	r2, #55	; 0x37
    d1d6:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    d1d8:	2b00      	cmp	r3, #0
    d1da:	d02d      	beq.n	d238 <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    d1dc:	079a      	lsls	r2, r3, #30
    d1de:	d505      	bpl.n	d1ec <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    d1e0:	221a      	movs	r2, #26
    d1e2:	2332      	movs	r3, #50	; 0x32
    d1e4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    d1e6:	3b30      	subs	r3, #48	; 0x30
    d1e8:	8363      	strh	r3, [r4, #26]
    d1ea:	e01f      	b.n	d22c <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    d1ec:	075a      	lsls	r2, r3, #29
    d1ee:	d505      	bpl.n	d1fc <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    d1f0:	221e      	movs	r2, #30
    d1f2:	2332      	movs	r3, #50	; 0x32
    d1f4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    d1f6:	3b2e      	subs	r3, #46	; 0x2e
    d1f8:	8363      	strh	r3, [r4, #26]
    d1fa:	e017      	b.n	d22c <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    d1fc:	07da      	lsls	r2, r3, #31
    d1fe:	d505      	bpl.n	d20c <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    d200:	2213      	movs	r2, #19
    d202:	2332      	movs	r3, #50	; 0x32
    d204:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    d206:	3b31      	subs	r3, #49	; 0x31
    d208:	8363      	strh	r3, [r4, #26]
    d20a:	e00f      	b.n	d22c <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    d20c:	06da      	lsls	r2, r3, #27
    d20e:	d505      	bpl.n	d21c <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    d210:	2242      	movs	r2, #66	; 0x42
    d212:	2332      	movs	r3, #50	; 0x32
    d214:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    d216:	3b22      	subs	r3, #34	; 0x22
    d218:	8363      	strh	r3, [r4, #26]
    d21a:	e007      	b.n	d22c <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    d21c:	2220      	movs	r2, #32
    d21e:	421a      	tst	r2, r3
    d220:	d004      	beq.n	d22c <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    d222:	3221      	adds	r2, #33	; 0x21
    d224:	2332      	movs	r3, #50	; 0x32
    d226:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    d228:	3b12      	subs	r3, #18
    d22a:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    d22c:	077b      	lsls	r3, r7, #29
    d22e:	d527      	bpl.n	d280 <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    d230:	0028      	movs	r0, r5
    d232:	696b      	ldr	r3, [r5, #20]
    d234:	4798      	blx	r3
    d236:	e023      	b.n	d280 <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    d238:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    d23a:	05db      	lsls	r3, r3, #23
    d23c:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    d23e:	b2da      	uxtb	r2, r3
    d240:	6a69      	ldr	r1, [r5, #36]	; 0x24
    d242:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    d244:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    d246:	1c51      	adds	r1, r2, #1
    d248:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    d24a:	7969      	ldrb	r1, [r5, #5]
    d24c:	2901      	cmp	r1, #1
    d24e:	d104      	bne.n	d25a <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    d250:	0a1b      	lsrs	r3, r3, #8
    d252:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    d254:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    d256:	3301      	adds	r3, #1
    d258:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    d25a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    d25c:	3b01      	subs	r3, #1
    d25e:	b29b      	uxth	r3, r3
    d260:	85ab      	strh	r3, [r5, #44]	; 0x2c
    d262:	2b00      	cmp	r3, #0
    d264:	d10c      	bne.n	d280 <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    d266:	3304      	adds	r3, #4
    d268:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    d26a:	2200      	movs	r2, #0
    d26c:	332e      	adds	r3, #46	; 0x2e
    d26e:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    d270:	07bb      	lsls	r3, r7, #30
    d272:	d505      	bpl.n	d280 <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    d274:	0028      	movs	r0, r5
    d276:	692b      	ldr	r3, [r5, #16]
    d278:	4798      	blx	r3
    d27a:	e001      	b.n	d280 <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    d27c:	2304      	movs	r3, #4
    d27e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    d280:	06f3      	lsls	r3, r6, #27
    d282:	d507      	bpl.n	d294 <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    d284:	2310      	movs	r3, #16
    d286:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    d288:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    d28a:	06fb      	lsls	r3, r7, #27
    d28c:	d502      	bpl.n	d294 <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    d28e:	0028      	movs	r0, r5
    d290:	69eb      	ldr	r3, [r5, #28]
    d292:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    d294:	06b3      	lsls	r3, r6, #26
    d296:	d507      	bpl.n	d2a8 <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    d298:	2320      	movs	r3, #32
    d29a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    d29c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    d29e:	073b      	lsls	r3, r7, #28
    d2a0:	d502      	bpl.n	d2a8 <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    d2a2:	0028      	movs	r0, r5
    d2a4:	69ab      	ldr	r3, [r5, #24]
    d2a6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    d2a8:	0733      	lsls	r3, r6, #28
    d2aa:	d507      	bpl.n	d2bc <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    d2ac:	2308      	movs	r3, #8
    d2ae:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    d2b0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    d2b2:	06bb      	lsls	r3, r7, #26
    d2b4:	d502      	bpl.n	d2bc <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    d2b6:	6a2b      	ldr	r3, [r5, #32]
    d2b8:	0028      	movs	r0, r5
    d2ba:	4798      	blx	r3
		}
	}
#endif
}
    d2bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d2be:	46c0      	nop			; (mov r8, r8)
    d2c0:	20000470 	.word	0x20000470

0000d2c4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    d2c4:	b510      	push	{r4, lr}
	switch (clock_source) {
    d2c6:	2808      	cmp	r0, #8
    d2c8:	d803      	bhi.n	d2d2 <system_clock_source_get_hz+0xe>
    d2ca:	0080      	lsls	r0, r0, #2
    d2cc:	4b1b      	ldr	r3, [pc, #108]	; (d33c <system_clock_source_get_hz+0x78>)
    d2ce:	581b      	ldr	r3, [r3, r0]
    d2d0:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    d2d2:	2000      	movs	r0, #0
    d2d4:	e030      	b.n	d338 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    d2d6:	4b1a      	ldr	r3, [pc, #104]	; (d340 <system_clock_source_get_hz+0x7c>)
    d2d8:	6918      	ldr	r0, [r3, #16]
    d2da:	e02d      	b.n	d338 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    d2dc:	4b19      	ldr	r3, [pc, #100]	; (d344 <system_clock_source_get_hz+0x80>)
    d2de:	6a1b      	ldr	r3, [r3, #32]
    d2e0:	059b      	lsls	r3, r3, #22
    d2e2:	0f9b      	lsrs	r3, r3, #30
    d2e4:	4818      	ldr	r0, [pc, #96]	; (d348 <system_clock_source_get_hz+0x84>)
    d2e6:	40d8      	lsrs	r0, r3
    d2e8:	e026      	b.n	d338 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    d2ea:	4b15      	ldr	r3, [pc, #84]	; (d340 <system_clock_source_get_hz+0x7c>)
    d2ec:	6958      	ldr	r0, [r3, #20]
    d2ee:	e023      	b.n	d338 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    d2f0:	4b13      	ldr	r3, [pc, #76]	; (d340 <system_clock_source_get_hz+0x7c>)
    d2f2:	681b      	ldr	r3, [r3, #0]
    d2f4:	2002      	movs	r0, #2
    d2f6:	4018      	ands	r0, r3
    d2f8:	d01e      	beq.n	d338 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    d2fa:	4912      	ldr	r1, [pc, #72]	; (d344 <system_clock_source_get_hz+0x80>)
    d2fc:	2210      	movs	r2, #16
    d2fe:	68cb      	ldr	r3, [r1, #12]
    d300:	421a      	tst	r2, r3
    d302:	d0fc      	beq.n	d2fe <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    d304:	4b0e      	ldr	r3, [pc, #56]	; (d340 <system_clock_source_get_hz+0x7c>)
    d306:	681b      	ldr	r3, [r3, #0]
    d308:	075b      	lsls	r3, r3, #29
    d30a:	d514      	bpl.n	d336 <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    d30c:	2000      	movs	r0, #0
    d30e:	4b0f      	ldr	r3, [pc, #60]	; (d34c <system_clock_source_get_hz+0x88>)
    d310:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    d312:	4b0b      	ldr	r3, [pc, #44]	; (d340 <system_clock_source_get_hz+0x7c>)
    d314:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    d316:	041b      	lsls	r3, r3, #16
    d318:	0c1b      	lsrs	r3, r3, #16
    d31a:	4358      	muls	r0, r3
    d31c:	e00c      	b.n	d338 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    d31e:	2350      	movs	r3, #80	; 0x50
    d320:	4a08      	ldr	r2, [pc, #32]	; (d344 <system_clock_source_get_hz+0x80>)
    d322:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    d324:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    d326:	075b      	lsls	r3, r3, #29
    d328:	d506      	bpl.n	d338 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    d32a:	4b05      	ldr	r3, [pc, #20]	; (d340 <system_clock_source_get_hz+0x7c>)
    d32c:	68d8      	ldr	r0, [r3, #12]
    d32e:	e003      	b.n	d338 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    d330:	2080      	movs	r0, #128	; 0x80
    d332:	0200      	lsls	r0, r0, #8
    d334:	e000      	b.n	d338 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    d336:	4806      	ldr	r0, [pc, #24]	; (d350 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    d338:	bd10      	pop	{r4, pc}
    d33a:	46c0      	nop			; (mov r8, r8)
    d33c:	00013e08 	.word	0x00013e08
    d340:	200000e4 	.word	0x200000e4
    d344:	40000800 	.word	0x40000800
    d348:	007a1200 	.word	0x007a1200
    d34c:	0000d949 	.word	0x0000d949
    d350:	02dc6c00 	.word	0x02dc6c00

0000d354 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    d354:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    d356:	4c0c      	ldr	r4, [pc, #48]	; (d388 <system_clock_source_osc8m_set_config+0x34>)
    d358:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    d35a:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    d35c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    d35e:	7842      	ldrb	r2, [r0, #1]
    d360:	2001      	movs	r0, #1
    d362:	4002      	ands	r2, r0
    d364:	0192      	lsls	r2, r2, #6
    d366:	2640      	movs	r6, #64	; 0x40
    d368:	43b3      	bics	r3, r6
    d36a:	4313      	orrs	r3, r2
    d36c:	0002      	movs	r2, r0
    d36e:	402a      	ands	r2, r5
    d370:	01d2      	lsls	r2, r2, #7
    d372:	307f      	adds	r0, #127	; 0x7f
    d374:	4383      	bics	r3, r0
    d376:	4313      	orrs	r3, r2
    d378:	2203      	movs	r2, #3
    d37a:	400a      	ands	r2, r1
    d37c:	0212      	lsls	r2, r2, #8
    d37e:	4903      	ldr	r1, [pc, #12]	; (d38c <system_clock_source_osc8m_set_config+0x38>)
    d380:	400b      	ands	r3, r1
    d382:	4313      	orrs	r3, r2
    d384:	6223      	str	r3, [r4, #32]
}
    d386:	bd70      	pop	{r4, r5, r6, pc}
    d388:	40000800 	.word	0x40000800
    d38c:	fffffcff 	.word	0xfffffcff

0000d390 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    d390:	b5f0      	push	{r4, r5, r6, r7, lr}
    d392:	465f      	mov	r7, fp
    d394:	4656      	mov	r6, sl
    d396:	464d      	mov	r5, r9
    d398:	4644      	mov	r4, r8
    d39a:	b4f0      	push	{r4, r5, r6, r7}
    d39c:	b083      	sub	sp, #12
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    d39e:	4e2e      	ldr	r6, [pc, #184]	; (d458 <system_clock_source_xosc32k_set_config+0xc8>)
    d3a0:	8ab3      	ldrh	r3, [r6, #20]
    d3a2:	469c      	mov	ip, r3

	temp.bit.STARTUP = config->startup_time;
    d3a4:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    d3a6:	7803      	ldrb	r3, [r0, #0]
    d3a8:	425a      	negs	r2, r3
    d3aa:	415a      	adcs	r2, r3
    d3ac:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    d3ae:	7883      	ldrb	r3, [r0, #2]
    d3b0:	469b      	mov	fp, r3
	temp.bit.EN1K = config->enable_1khz_output;
    d3b2:	78c3      	ldrb	r3, [r0, #3]
	temp.bit.EN32K = config->enable_32khz_output;
    d3b4:	7902      	ldrb	r2, [r0, #4]
    d3b6:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    d3b8:	7b47      	ldrb	r7, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    d3ba:	7b02      	ldrb	r2, [r0, #12]
    d3bc:	9201      	str	r2, [sp, #4]
	temp.bit.WRTLOCK  = config->write_once;
    d3be:	7b84      	ldrb	r4, [r0, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    d3c0:	6882      	ldr	r2, [r0, #8]
    d3c2:	4826      	ldr	r0, [pc, #152]	; (d45c <system_clock_source_xosc32k_set_config+0xcc>)
    d3c4:	6142      	str	r2, [r0, #20]

	SYSCTRL->XOSC32K = temp;
    d3c6:	2001      	movs	r0, #1
    d3c8:	464a      	mov	r2, r9
    d3ca:	0092      	lsls	r2, r2, #2
    d3cc:	4691      	mov	r9, r2
    d3ce:	2204      	movs	r2, #4
    d3d0:	4692      	mov	sl, r2
    d3d2:	4662      	mov	r2, ip
    d3d4:	4651      	mov	r1, sl
    d3d6:	438a      	bics	r2, r1
    d3d8:	4694      	mov	ip, r2
    d3da:	464a      	mov	r2, r9
    d3dc:	4661      	mov	r1, ip
    d3de:	430a      	orrs	r2, r1
    d3e0:	4694      	mov	ip, r2
    d3e2:	4642      	mov	r2, r8
    d3e4:	4002      	ands	r2, r0
    d3e6:	00d2      	lsls	r2, r2, #3
    d3e8:	4690      	mov	r8, r2
    d3ea:	2208      	movs	r2, #8
    d3ec:	4691      	mov	r9, r2
    d3ee:	4662      	mov	r2, ip
    d3f0:	4649      	mov	r1, r9
    d3f2:	438a      	bics	r2, r1
    d3f4:	4694      	mov	ip, r2
    d3f6:	4642      	mov	r2, r8
    d3f8:	4661      	mov	r1, ip
    d3fa:	430a      	orrs	r2, r1
    d3fc:	4694      	mov	ip, r2
    d3fe:	4003      	ands	r3, r0
    d400:	011b      	lsls	r3, r3, #4
    d402:	2210      	movs	r2, #16
    d404:	4690      	mov	r8, r2
    d406:	4662      	mov	r2, ip
    d408:	4641      	mov	r1, r8
    d40a:	438a      	bics	r2, r1
    d40c:	4313      	orrs	r3, r2
    d40e:	4659      	mov	r1, fp
    d410:	4001      	ands	r1, r0
    d412:	0149      	lsls	r1, r1, #5
    d414:	2220      	movs	r2, #32
    d416:	4393      	bics	r3, r2
    d418:	430b      	orrs	r3, r1
    d41a:	9a01      	ldr	r2, [sp, #4]
    d41c:	4002      	ands	r2, r0
    d41e:	0192      	lsls	r2, r2, #6
    d420:	2140      	movs	r1, #64	; 0x40
    d422:	438b      	bics	r3, r1
    d424:	4313      	orrs	r3, r2
    d426:	4007      	ands	r7, r0
    d428:	01ff      	lsls	r7, r7, #7
    d42a:	2280      	movs	r2, #128	; 0x80
    d42c:	4393      	bics	r3, r2
    d42e:	433b      	orrs	r3, r7
    d430:	3a79      	subs	r2, #121	; 0x79
    d432:	4015      	ands	r5, r2
    d434:	022d      	lsls	r5, r5, #8
    d436:	4f0a      	ldr	r7, [pc, #40]	; (d460 <system_clock_source_xosc32k_set_config+0xd0>)
    d438:	403b      	ands	r3, r7
    d43a:	432b      	orrs	r3, r5
    d43c:	4004      	ands	r4, r0
    d43e:	0320      	lsls	r0, r4, #12
    d440:	4c08      	ldr	r4, [pc, #32]	; (d464 <system_clock_source_xosc32k_set_config+0xd4>)
    d442:	401c      	ands	r4, r3
    d444:	4304      	orrs	r4, r0
    d446:	82b4      	strh	r4, [r6, #20]
}
    d448:	b003      	add	sp, #12
    d44a:	bc3c      	pop	{r2, r3, r4, r5}
    d44c:	4690      	mov	r8, r2
    d44e:	4699      	mov	r9, r3
    d450:	46a2      	mov	sl, r4
    d452:	46ab      	mov	fp, r5
    d454:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d456:	46c0      	nop			; (mov r8, r8)
    d458:	40000800 	.word	0x40000800
    d45c:	200000e4 	.word	0x200000e4
    d460:	fffff8ff 	.word	0xfffff8ff
    d464:	ffffefff 	.word	0xffffefff

0000d468 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    d468:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    d46a:	7a03      	ldrb	r3, [r0, #8]
    d46c:	069b      	lsls	r3, r3, #26
    d46e:	0c1a      	lsrs	r2, r3, #16
    d470:	8943      	ldrh	r3, [r0, #10]
    d472:	059b      	lsls	r3, r3, #22
    d474:	0d9b      	lsrs	r3, r3, #22
    d476:	4313      	orrs	r3, r2
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    d478:	4c19      	ldr	r4, [pc, #100]	; (d4e0 <system_clock_source_dfll_set_config+0x78>)
    d47a:	6063      	str	r3, [r4, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    d47c:	7981      	ldrb	r1, [r0, #6]
    d47e:	79c3      	ldrb	r3, [r0, #7]
    d480:	4319      	orrs	r1, r3
    d482:	8843      	ldrh	r3, [r0, #2]
    d484:	8882      	ldrh	r2, [r0, #4]
    d486:	4313      	orrs	r3, r2
    d488:	430b      	orrs	r3, r1
    d48a:	7842      	ldrb	r2, [r0, #1]
    d48c:	01d2      	lsls	r2, r2, #7
    d48e:	4313      	orrs	r3, r2
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    d490:	6023      	str	r3, [r4, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    d492:	7803      	ldrb	r3, [r0, #0]
    d494:	2b04      	cmp	r3, #4
    d496:	d10f      	bne.n	d4b8 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    d498:	7b03      	ldrb	r3, [r0, #12]
    d49a:	069b      	lsls	r3, r3, #26
    d49c:	8a02      	ldrh	r2, [r0, #16]
    d49e:	4313      	orrs	r3, r2
    d4a0:	0019      	movs	r1, r3
    d4a2:	89c3      	ldrh	r3, [r0, #14]
    d4a4:	041b      	lsls	r3, r3, #16
    d4a6:	4a0f      	ldr	r2, [pc, #60]	; (d4e4 <system_clock_source_dfll_set_config+0x7c>)
    d4a8:	4013      	ands	r3, r2
    d4aa:	430b      	orrs	r3, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    d4ac:	60a3      	str	r3, [r4, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    d4ae:	6821      	ldr	r1, [r4, #0]
    d4b0:	2304      	movs	r3, #4
    d4b2:	430b      	orrs	r3, r1
    d4b4:	6023      	str	r3, [r4, #0]
    d4b6:	e011      	b.n	d4dc <system_clock_source_dfll_set_config+0x74>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    d4b8:	2b20      	cmp	r3, #32
    d4ba:	d10f      	bne.n	d4dc <system_clock_source_dfll_set_config+0x74>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    d4bc:	7b03      	ldrb	r3, [r0, #12]
    d4be:	069b      	lsls	r3, r3, #26
    d4c0:	8a02      	ldrh	r2, [r0, #16]
    d4c2:	4313      	orrs	r3, r2
    d4c4:	0019      	movs	r1, r3
    d4c6:	89c3      	ldrh	r3, [r0, #14]
    d4c8:	041b      	lsls	r3, r3, #16
    d4ca:	4a06      	ldr	r2, [pc, #24]	; (d4e4 <system_clock_source_dfll_set_config+0x7c>)
    d4cc:	4013      	ands	r3, r2
    d4ce:	430b      	orrs	r3, r1
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    d4d0:	4a03      	ldr	r2, [pc, #12]	; (d4e0 <system_clock_source_dfll_set_config+0x78>)
    d4d2:	6093      	str	r3, [r2, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    d4d4:	6813      	ldr	r3, [r2, #0]
    d4d6:	4904      	ldr	r1, [pc, #16]	; (d4e8 <system_clock_source_dfll_set_config+0x80>)
    d4d8:	430b      	orrs	r3, r1
    d4da:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    d4dc:	bd10      	pop	{r4, pc}
    d4de:	46c0      	nop			; (mov r8, r8)
    d4e0:	200000e4 	.word	0x200000e4
    d4e4:	03ff0000 	.word	0x03ff0000
    d4e8:	00000424 	.word	0x00000424

0000d4ec <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    d4ec:	2808      	cmp	r0, #8
    d4ee:	d803      	bhi.n	d4f8 <system_clock_source_enable+0xc>
    d4f0:	0080      	lsls	r0, r0, #2
    d4f2:	4b25      	ldr	r3, [pc, #148]	; (d588 <system_clock_source_enable+0x9c>)
    d4f4:	581b      	ldr	r3, [r3, r0]
    d4f6:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    d4f8:	2017      	movs	r0, #23
    d4fa:	e044      	b.n	d586 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    d4fc:	4a23      	ldr	r2, [pc, #140]	; (d58c <system_clock_source_enable+0xa0>)
    d4fe:	6a11      	ldr	r1, [r2, #32]
    d500:	2302      	movs	r3, #2
    d502:	430b      	orrs	r3, r1
    d504:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    d506:	2000      	movs	r0, #0
    d508:	e03d      	b.n	d586 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    d50a:	4a20      	ldr	r2, [pc, #128]	; (d58c <system_clock_source_enable+0xa0>)
    d50c:	6991      	ldr	r1, [r2, #24]
    d50e:	2302      	movs	r3, #2
    d510:	430b      	orrs	r3, r1
    d512:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    d514:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    d516:	e036      	b.n	d586 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    d518:	4a1c      	ldr	r2, [pc, #112]	; (d58c <system_clock_source_enable+0xa0>)
    d51a:	8a11      	ldrh	r1, [r2, #16]
    d51c:	2302      	movs	r3, #2
    d51e:	430b      	orrs	r3, r1
    d520:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    d522:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    d524:	e02f      	b.n	d586 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    d526:	4a19      	ldr	r2, [pc, #100]	; (d58c <system_clock_source_enable+0xa0>)
    d528:	8a91      	ldrh	r1, [r2, #20]
    d52a:	2302      	movs	r3, #2
    d52c:	430b      	orrs	r3, r1
    d52e:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    d530:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    d532:	e028      	b.n	d586 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    d534:	4916      	ldr	r1, [pc, #88]	; (d590 <system_clock_source_enable+0xa4>)
    d536:	680b      	ldr	r3, [r1, #0]
    d538:	2202      	movs	r2, #2
    d53a:	4313      	orrs	r3, r2
    d53c:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    d53e:	4b13      	ldr	r3, [pc, #76]	; (d58c <system_clock_source_enable+0xa0>)
    d540:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    d542:	0019      	movs	r1, r3
    d544:	320e      	adds	r2, #14
    d546:	68cb      	ldr	r3, [r1, #12]
    d548:	421a      	tst	r2, r3
    d54a:	d0fc      	beq.n	d546 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    d54c:	4a10      	ldr	r2, [pc, #64]	; (d590 <system_clock_source_enable+0xa4>)
    d54e:	6891      	ldr	r1, [r2, #8]
    d550:	4b0e      	ldr	r3, [pc, #56]	; (d58c <system_clock_source_enable+0xa0>)
    d552:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    d554:	6852      	ldr	r2, [r2, #4]
    d556:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    d558:	2200      	movs	r2, #0
    d55a:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    d55c:	0019      	movs	r1, r3
    d55e:	3210      	adds	r2, #16
    d560:	68cb      	ldr	r3, [r1, #12]
    d562:	421a      	tst	r2, r3
    d564:	d0fc      	beq.n	d560 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    d566:	4b0a      	ldr	r3, [pc, #40]	; (d590 <system_clock_source_enable+0xa4>)
    d568:	681b      	ldr	r3, [r3, #0]
    d56a:	b29b      	uxth	r3, r3
    d56c:	4a07      	ldr	r2, [pc, #28]	; (d58c <system_clock_source_enable+0xa0>)
    d56e:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    d570:	2000      	movs	r0, #0
    d572:	e008      	b.n	d586 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    d574:	4905      	ldr	r1, [pc, #20]	; (d58c <system_clock_source_enable+0xa0>)
    d576:	2244      	movs	r2, #68	; 0x44
    d578:	5c88      	ldrb	r0, [r1, r2]
    d57a:	2302      	movs	r3, #2
    d57c:	4303      	orrs	r3, r0
    d57e:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    d580:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    d582:	e000      	b.n	d586 <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    d584:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    d586:	4770      	bx	lr
    d588:	00013e2c 	.word	0x00013e2c
    d58c:	40000800 	.word	0x40000800
    d590:	200000e4 	.word	0x200000e4

0000d594 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    d594:	b5f0      	push	{r4, r5, r6, r7, lr}
    d596:	b08f      	sub	sp, #60	; 0x3c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    d598:	22c2      	movs	r2, #194	; 0xc2
    d59a:	00d2      	lsls	r2, r2, #3
    d59c:	4b47      	ldr	r3, [pc, #284]	; (d6bc <system_clock_init+0x128>)
    d59e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    d5a0:	4947      	ldr	r1, [pc, #284]	; (d6c0 <system_clock_init+0x12c>)
    d5a2:	684b      	ldr	r3, [r1, #4]
    d5a4:	221e      	movs	r2, #30
    d5a6:	4393      	bics	r3, r2
    d5a8:	3a1a      	subs	r2, #26
    d5aa:	4313      	orrs	r3, r2
    d5ac:	604b      	str	r3, [r1, #4]
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    d5ae:	3a02      	subs	r2, #2
    d5b0:	ab01      	add	r3, sp, #4
    d5b2:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    d5b4:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    d5b6:	4d43      	ldr	r5, [pc, #268]	; (d6c4 <system_clock_init+0x130>)
    d5b8:	b2e0      	uxtb	r0, r4
    d5ba:	a901      	add	r1, sp, #4
    d5bc:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    d5be:	3401      	adds	r4, #1
    d5c0:	2c25      	cmp	r4, #37	; 0x25
    d5c2:	d1f9      	bne.n	d5b8 <system_clock_init+0x24>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    d5c4:	a80a      	add	r0, sp, #40	; 0x28
    d5c6:	2300      	movs	r3, #0
    d5c8:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
    d5ca:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    d5cc:	2280      	movs	r2, #128	; 0x80
    d5ce:	0212      	lsls	r2, r2, #8
    d5d0:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    d5d2:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    d5d4:	2201      	movs	r2, #1
    d5d6:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    d5d8:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
    d5da:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    d5dc:	3202      	adds	r2, #2
    d5de:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    d5e0:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    d5e2:	4b39      	ldr	r3, [pc, #228]	; (d6c8 <system_clock_init+0x134>)
    d5e4:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    d5e6:	2005      	movs	r0, #5
    d5e8:	4b38      	ldr	r3, [pc, #224]	; (d6cc <system_clock_init+0x138>)
    d5ea:	4798      	blx	r3

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    d5ec:	4933      	ldr	r1, [pc, #204]	; (d6bc <system_clock_init+0x128>)
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    d5ee:	2202      	movs	r2, #2

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    d5f0:	68cb      	ldr	r3, [r1, #12]
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    d5f2:	421a      	tst	r2, r3
    d5f4:	d0fc      	beq.n	d5f0 <system_clock_init+0x5c>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    d5f6:	4a31      	ldr	r2, [pc, #196]	; (d6bc <system_clock_init+0x128>)
    d5f8:	8a91      	ldrh	r1, [r2, #20]
    d5fa:	2380      	movs	r3, #128	; 0x80
    d5fc:	430b      	orrs	r3, r1
    d5fe:	8293      	strh	r3, [r2, #20]
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    d600:	ab05      	add	r3, sp, #20
    d602:	2100      	movs	r1, #0
    d604:	2200      	movs	r2, #0
    d606:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    d608:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    d60a:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    d60c:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    d60e:	313f      	adds	r1, #63	; 0x3f
    d610:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    d612:	393b      	subs	r1, #59	; 0x3b
    d614:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    d616:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    d618:	4b2d      	ldr	r3, [pc, #180]	; (d6d0 <system_clock_init+0x13c>)
    d61a:	681b      	ldr	r3, [r3, #0]
    d61c:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    d61e:	2b3f      	cmp	r3, #63	; 0x3f
    d620:	d100      	bne.n	d624 <system_clock_init+0x90>
		coarse = 0x1f;
    d622:	3b20      	subs	r3, #32
	}
	dfll_conf.coarse_value = coarse;
    d624:	a805      	add	r0, sp, #20
    d626:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    d628:	4b2a      	ldr	r3, [pc, #168]	; (d6d4 <system_clock_init+0x140>)
    d62a:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    d62c:	2307      	movs	r3, #7
    d62e:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    d630:	3338      	adds	r3, #56	; 0x38
    d632:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    d634:	4b28      	ldr	r3, [pc, #160]	; (d6d8 <system_clock_init+0x144>)
    d636:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    d638:	a804      	add	r0, sp, #16
    d63a:	2500      	movs	r5, #0
    d63c:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    d63e:	2601      	movs	r6, #1
    d640:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    d642:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    d644:	4b25      	ldr	r3, [pc, #148]	; (d6dc <system_clock_init+0x148>)
    d646:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    d648:	2006      	movs	r0, #6
    d64a:	4f20      	ldr	r7, [pc, #128]	; (d6cc <system_clock_init+0x138>)
    d64c:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    d64e:	4b24      	ldr	r3, [pc, #144]	; (d6e0 <system_clock_init+0x14c>)
    d650:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    d652:	ac01      	add	r4, sp, #4
    d654:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    d656:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    d658:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    d65a:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    d65c:	2305      	movs	r3, #5
    d65e:	7023      	strb	r3, [r4, #0]
    d660:	0021      	movs	r1, r4
    d662:	2001      	movs	r0, #1
    d664:	4b1f      	ldr	r3, [pc, #124]	; (d6e4 <system_clock_init+0x150>)
    d666:	4798      	blx	r3
    d668:	2001      	movs	r0, #1
    d66a:	4b1f      	ldr	r3, [pc, #124]	; (d6e8 <system_clock_init+0x154>)
    d66c:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    d66e:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    d670:	0021      	movs	r1, r4
    d672:	2000      	movs	r0, #0
    d674:	4b13      	ldr	r3, [pc, #76]	; (d6c4 <system_clock_init+0x130>)
    d676:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    d678:	2000      	movs	r0, #0
    d67a:	4b1c      	ldr	r3, [pc, #112]	; (d6ec <system_clock_init+0x158>)
    d67c:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    d67e:	2007      	movs	r0, #7
    d680:	47b8      	blx	r7

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    d682:	490e      	ldr	r1, [pc, #56]	; (d6bc <system_clock_init+0x128>)


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    d684:	22d0      	movs	r2, #208	; 0xd0

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    d686:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    d688:	4013      	ands	r3, r2
    d68a:	2bd0      	cmp	r3, #208	; 0xd0
    d68c:	d1fb      	bne.n	d686 <system_clock_init+0xf2>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    d68e:	4a18      	ldr	r2, [pc, #96]	; (d6f0 <system_clock_init+0x15c>)
    d690:	2300      	movs	r3, #0
    d692:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    d694:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    d696:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    d698:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    d69a:	a901      	add	r1, sp, #4
    d69c:	2201      	movs	r2, #1
    d69e:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    d6a0:	704b      	strb	r3, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    d6a2:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    d6a4:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    d6a6:	3307      	adds	r3, #7
    d6a8:	700b      	strb	r3, [r1, #0]
    d6aa:	2000      	movs	r0, #0
    d6ac:	4b0d      	ldr	r3, [pc, #52]	; (d6e4 <system_clock_init+0x150>)
    d6ae:	4798      	blx	r3
    d6b0:	2000      	movs	r0, #0
    d6b2:	4b0d      	ldr	r3, [pc, #52]	; (d6e8 <system_clock_init+0x154>)
    d6b4:	4798      	blx	r3
#endif
}
    d6b6:	b00f      	add	sp, #60	; 0x3c
    d6b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d6ba:	46c0      	nop			; (mov r8, r8)
    d6bc:	40000800 	.word	0x40000800
    d6c0:	41004000 	.word	0x41004000
    d6c4:	0000d92d 	.word	0x0000d92d
    d6c8:	0000d391 	.word	0x0000d391
    d6cc:	0000d4ed 	.word	0x0000d4ed
    d6d0:	00806024 	.word	0x00806024
    d6d4:	000005b9 	.word	0x000005b9
    d6d8:	0000d469 	.word	0x0000d469
    d6dc:	0000d355 	.word	0x0000d355
    d6e0:	0000d6f5 	.word	0x0000d6f5
    d6e4:	0000d719 	.word	0x0000d719
    d6e8:	0000d7d1 	.word	0x0000d7d1
    d6ec:	0000d8a1 	.word	0x0000d8a1
    d6f0:	40000400 	.word	0x40000400

0000d6f4 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    d6f4:	4a06      	ldr	r2, [pc, #24]	; (d710 <system_gclk_init+0x1c>)
    d6f6:	6991      	ldr	r1, [r2, #24]
    d6f8:	2308      	movs	r3, #8
    d6fa:	430b      	orrs	r3, r1
    d6fc:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    d6fe:	2201      	movs	r2, #1
    d700:	4b04      	ldr	r3, [pc, #16]	; (d714 <system_gclk_init+0x20>)
    d702:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    d704:	0019      	movs	r1, r3
    d706:	780b      	ldrb	r3, [r1, #0]
    d708:	4213      	tst	r3, r2
    d70a:	d1fc      	bne.n	d706 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    d70c:	4770      	bx	lr
    d70e:	46c0      	nop			; (mov r8, r8)
    d710:	40000400 	.word	0x40000400
    d714:	40000c00 	.word	0x40000c00

0000d718 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    d718:	b570      	push	{r4, r5, r6, lr}
    d71a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    d71c:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    d71e:	780c      	ldrb	r4, [r1, #0]
    d720:	0224      	lsls	r4, r4, #8
    d722:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    d724:	784b      	ldrb	r3, [r1, #1]
    d726:	2b00      	cmp	r3, #0
    d728:	d002      	beq.n	d730 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    d72a:	2380      	movs	r3, #128	; 0x80
    d72c:	02db      	lsls	r3, r3, #11
    d72e:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    d730:	7a4b      	ldrb	r3, [r1, #9]
    d732:	2b00      	cmp	r3, #0
    d734:	d002      	beq.n	d73c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    d736:	2380      	movs	r3, #128	; 0x80
    d738:	031b      	lsls	r3, r3, #12
    d73a:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    d73c:	6848      	ldr	r0, [r1, #4]
    d73e:	2801      	cmp	r0, #1
    d740:	d918      	bls.n	d774 <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    d742:	1e43      	subs	r3, r0, #1
    d744:	4218      	tst	r0, r3
    d746:	d110      	bne.n	d76a <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    d748:	2802      	cmp	r0, #2
    d74a:	d906      	bls.n	d75a <system_gclk_gen_set_config+0x42>
    d74c:	2302      	movs	r3, #2
    d74e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    d750:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    d752:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    d754:	4298      	cmp	r0, r3
    d756:	d8fb      	bhi.n	d750 <system_gclk_gen_set_config+0x38>
    d758:	e000      	b.n	d75c <system_gclk_gen_set_config+0x44>
    d75a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    d75c:	0212      	lsls	r2, r2, #8
    d75e:	4332      	orrs	r2, r6
    d760:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    d762:	2380      	movs	r3, #128	; 0x80
    d764:	035b      	lsls	r3, r3, #13
    d766:	431c      	orrs	r4, r3
    d768:	e004      	b.n	d774 <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    d76a:	0205      	lsls	r5, r0, #8
    d76c:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    d76e:	2380      	movs	r3, #128	; 0x80
    d770:	029b      	lsls	r3, r3, #10
    d772:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    d774:	7a0b      	ldrb	r3, [r1, #8]
    d776:	2b00      	cmp	r3, #0
    d778:	d002      	beq.n	d780 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    d77a:	2380      	movs	r3, #128	; 0x80
    d77c:	039b      	lsls	r3, r3, #14
    d77e:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    d780:	4a0f      	ldr	r2, [pc, #60]	; (d7c0 <system_gclk_gen_set_config+0xa8>)
    d782:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    d784:	b25b      	sxtb	r3, r3
    d786:	2b00      	cmp	r3, #0
    d788:	dbfb      	blt.n	d782 <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    d78a:	4b0e      	ldr	r3, [pc, #56]	; (d7c4 <system_gclk_gen_set_config+0xac>)
    d78c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    d78e:	4b0e      	ldr	r3, [pc, #56]	; (d7c8 <system_gclk_gen_set_config+0xb0>)
    d790:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    d792:	4a0b      	ldr	r2, [pc, #44]	; (d7c0 <system_gclk_gen_set_config+0xa8>)
    d794:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    d796:	b25b      	sxtb	r3, r3
    d798:	2b00      	cmp	r3, #0
    d79a:	dbfb      	blt.n	d794 <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    d79c:	4b08      	ldr	r3, [pc, #32]	; (d7c0 <system_gclk_gen_set_config+0xa8>)
    d79e:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    d7a0:	001a      	movs	r2, r3
    d7a2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    d7a4:	b25b      	sxtb	r3, r3
    d7a6:	2b00      	cmp	r3, #0
    d7a8:	dbfb      	blt.n	d7a2 <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    d7aa:	4a05      	ldr	r2, [pc, #20]	; (d7c0 <system_gclk_gen_set_config+0xa8>)
    d7ac:	6851      	ldr	r1, [r2, #4]
    d7ae:	2380      	movs	r3, #128	; 0x80
    d7b0:	025b      	lsls	r3, r3, #9
    d7b2:	400b      	ands	r3, r1
    d7b4:	431c      	orrs	r4, r3
    d7b6:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    d7b8:	4b04      	ldr	r3, [pc, #16]	; (d7cc <system_gclk_gen_set_config+0xb4>)
    d7ba:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    d7bc:	bd70      	pop	{r4, r5, r6, pc}
    d7be:	46c0      	nop			; (mov r8, r8)
    d7c0:	40000c00 	.word	0x40000c00
    d7c4:	0000bd69 	.word	0x0000bd69
    d7c8:	40000c08 	.word	0x40000c08
    d7cc:	0000bda9 	.word	0x0000bda9

0000d7d0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    d7d0:	b510      	push	{r4, lr}
    d7d2:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    d7d4:	4a0b      	ldr	r2, [pc, #44]	; (d804 <system_gclk_gen_enable+0x34>)
    d7d6:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    d7d8:	b25b      	sxtb	r3, r3
    d7da:	2b00      	cmp	r3, #0
    d7dc:	dbfb      	blt.n	d7d6 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    d7de:	4b0a      	ldr	r3, [pc, #40]	; (d808 <system_gclk_gen_enable+0x38>)
    d7e0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    d7e2:	4b0a      	ldr	r3, [pc, #40]	; (d80c <system_gclk_gen_enable+0x3c>)
    d7e4:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    d7e6:	4a07      	ldr	r2, [pc, #28]	; (d804 <system_gclk_gen_enable+0x34>)
    d7e8:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    d7ea:	b25b      	sxtb	r3, r3
    d7ec:	2b00      	cmp	r3, #0
    d7ee:	dbfb      	blt.n	d7e8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    d7f0:	4a04      	ldr	r2, [pc, #16]	; (d804 <system_gclk_gen_enable+0x34>)
    d7f2:	6853      	ldr	r3, [r2, #4]
    d7f4:	2180      	movs	r1, #128	; 0x80
    d7f6:	0249      	lsls	r1, r1, #9
    d7f8:	430b      	orrs	r3, r1
    d7fa:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    d7fc:	4b04      	ldr	r3, [pc, #16]	; (d810 <system_gclk_gen_enable+0x40>)
    d7fe:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    d800:	bd10      	pop	{r4, pc}
    d802:	46c0      	nop			; (mov r8, r8)
    d804:	40000c00 	.word	0x40000c00
    d808:	0000bd69 	.word	0x0000bd69
    d80c:	40000c04 	.word	0x40000c04
    d810:	0000bda9 	.word	0x0000bda9

0000d814 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    d814:	b570      	push	{r4, r5, r6, lr}
    d816:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    d818:	4a1a      	ldr	r2, [pc, #104]	; (d884 <system_gclk_gen_get_hz+0x70>)
    d81a:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    d81c:	b25b      	sxtb	r3, r3
    d81e:	2b00      	cmp	r3, #0
    d820:	dbfb      	blt.n	d81a <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    d822:	4b19      	ldr	r3, [pc, #100]	; (d888 <system_gclk_gen_get_hz+0x74>)
    d824:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    d826:	4b19      	ldr	r3, [pc, #100]	; (d88c <system_gclk_gen_get_hz+0x78>)
    d828:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    d82a:	4a16      	ldr	r2, [pc, #88]	; (d884 <system_gclk_gen_get_hz+0x70>)
    d82c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    d82e:	b25b      	sxtb	r3, r3
    d830:	2b00      	cmp	r3, #0
    d832:	dbfb      	blt.n	d82c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    d834:	4e13      	ldr	r6, [pc, #76]	; (d884 <system_gclk_gen_get_hz+0x70>)
    d836:	6870      	ldr	r0, [r6, #4]
    d838:	04c0      	lsls	r0, r0, #19
    d83a:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    d83c:	4b14      	ldr	r3, [pc, #80]	; (d890 <system_gclk_gen_get_hz+0x7c>)
    d83e:	4798      	blx	r3
    d840:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    d842:	4b12      	ldr	r3, [pc, #72]	; (d88c <system_gclk_gen_get_hz+0x78>)
    d844:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    d846:	6876      	ldr	r6, [r6, #4]
    d848:	02f6      	lsls	r6, r6, #11
    d84a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    d84c:	4b11      	ldr	r3, [pc, #68]	; (d894 <system_gclk_gen_get_hz+0x80>)
    d84e:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    d850:	4a0c      	ldr	r2, [pc, #48]	; (d884 <system_gclk_gen_get_hz+0x70>)
    d852:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    d854:	b25b      	sxtb	r3, r3
    d856:	2b00      	cmp	r3, #0
    d858:	dbfb      	blt.n	d852 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    d85a:	4b0a      	ldr	r3, [pc, #40]	; (d884 <system_gclk_gen_get_hz+0x70>)
    d85c:	689c      	ldr	r4, [r3, #8]
    d85e:	0224      	lsls	r4, r4, #8
    d860:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    d862:	4b0d      	ldr	r3, [pc, #52]	; (d898 <system_gclk_gen_get_hz+0x84>)
    d864:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    d866:	2e00      	cmp	r6, #0
    d868:	d107      	bne.n	d87a <system_gclk_gen_get_hz+0x66>
    d86a:	2c01      	cmp	r4, #1
    d86c:	d907      	bls.n	d87e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    d86e:	0021      	movs	r1, r4
    d870:	0028      	movs	r0, r5
    d872:	4b0a      	ldr	r3, [pc, #40]	; (d89c <system_gclk_gen_get_hz+0x88>)
    d874:	4798      	blx	r3
    d876:	0005      	movs	r5, r0
    d878:	e001      	b.n	d87e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    d87a:	3401      	adds	r4, #1
    d87c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    d87e:	0028      	movs	r0, r5
    d880:	bd70      	pop	{r4, r5, r6, pc}
    d882:	46c0      	nop			; (mov r8, r8)
    d884:	40000c00 	.word	0x40000c00
    d888:	0000bd69 	.word	0x0000bd69
    d88c:	40000c04 	.word	0x40000c04
    d890:	0000d2c5 	.word	0x0000d2c5
    d894:	40000c08 	.word	0x40000c08
    d898:	0000bda9 	.word	0x0000bda9
    d89c:	00011199 	.word	0x00011199

0000d8a0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    d8a0:	b510      	push	{r4, lr}
    d8a2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    d8a4:	4b06      	ldr	r3, [pc, #24]	; (d8c0 <system_gclk_chan_enable+0x20>)
    d8a6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    d8a8:	4b06      	ldr	r3, [pc, #24]	; (d8c4 <system_gclk_chan_enable+0x24>)
    d8aa:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    d8ac:	4a06      	ldr	r2, [pc, #24]	; (d8c8 <system_gclk_chan_enable+0x28>)
    d8ae:	8851      	ldrh	r1, [r2, #2]
    d8b0:	2380      	movs	r3, #128	; 0x80
    d8b2:	01db      	lsls	r3, r3, #7
    d8b4:	430b      	orrs	r3, r1
    d8b6:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    d8b8:	4b04      	ldr	r3, [pc, #16]	; (d8cc <system_gclk_chan_enable+0x2c>)
    d8ba:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    d8bc:	bd10      	pop	{r4, pc}
    d8be:	46c0      	nop			; (mov r8, r8)
    d8c0:	0000bd69 	.word	0x0000bd69
    d8c4:	40000c02 	.word	0x40000c02
    d8c8:	40000c00 	.word	0x40000c00
    d8cc:	0000bda9 	.word	0x0000bda9

0000d8d0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    d8d0:	b510      	push	{r4, lr}
    d8d2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    d8d4:	4b0f      	ldr	r3, [pc, #60]	; (d914 <system_gclk_chan_disable+0x44>)
    d8d6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    d8d8:	4b0f      	ldr	r3, [pc, #60]	; (d918 <system_gclk_chan_disable+0x48>)
    d8da:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    d8dc:	4b0f      	ldr	r3, [pc, #60]	; (d91c <system_gclk_chan_disable+0x4c>)
    d8de:	885a      	ldrh	r2, [r3, #2]
    d8e0:	0512      	lsls	r2, r2, #20
    d8e2:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    d8e4:	8859      	ldrh	r1, [r3, #2]
    d8e6:	4a0e      	ldr	r2, [pc, #56]	; (d920 <system_gclk_chan_disable+0x50>)
    d8e8:	400a      	ands	r2, r1
    d8ea:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    d8ec:	8859      	ldrh	r1, [r3, #2]
    d8ee:	4a0d      	ldr	r2, [pc, #52]	; (d924 <system_gclk_chan_disable+0x54>)
    d8f0:	400a      	ands	r2, r1
    d8f2:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    d8f4:	0019      	movs	r1, r3
    d8f6:	2280      	movs	r2, #128	; 0x80
    d8f8:	01d2      	lsls	r2, r2, #7
    d8fa:	884b      	ldrh	r3, [r1, #2]
    d8fc:	4213      	tst	r3, r2
    d8fe:	d1fc      	bne.n	d8fa <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    d900:	4906      	ldr	r1, [pc, #24]	; (d91c <system_gclk_chan_disable+0x4c>)
    d902:	884c      	ldrh	r4, [r1, #2]
    d904:	0202      	lsls	r2, r0, #8
    d906:	4b06      	ldr	r3, [pc, #24]	; (d920 <system_gclk_chan_disable+0x50>)
    d908:	4023      	ands	r3, r4
    d90a:	4313      	orrs	r3, r2
    d90c:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    d90e:	4b06      	ldr	r3, [pc, #24]	; (d928 <system_gclk_chan_disable+0x58>)
    d910:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    d912:	bd10      	pop	{r4, pc}
    d914:	0000bd69 	.word	0x0000bd69
    d918:	40000c02 	.word	0x40000c02
    d91c:	40000c00 	.word	0x40000c00
    d920:	fffff0ff 	.word	0xfffff0ff
    d924:	ffffbfff 	.word	0xffffbfff
    d928:	0000bda9 	.word	0x0000bda9

0000d92c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    d92c:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    d92e:	780c      	ldrb	r4, [r1, #0]
    d930:	0224      	lsls	r4, r4, #8
    d932:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    d934:	4b02      	ldr	r3, [pc, #8]	; (d940 <system_gclk_chan_set_config+0x14>)
    d936:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    d938:	b2a4      	uxth	r4, r4
    d93a:	4b02      	ldr	r3, [pc, #8]	; (d944 <system_gclk_chan_set_config+0x18>)
    d93c:	805c      	strh	r4, [r3, #2]
}
    d93e:	bd10      	pop	{r4, pc}
    d940:	0000d8d1 	.word	0x0000d8d1
    d944:	40000c00 	.word	0x40000c00

0000d948 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    d948:	b510      	push	{r4, lr}
    d94a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    d94c:	4b06      	ldr	r3, [pc, #24]	; (d968 <system_gclk_chan_get_hz+0x20>)
    d94e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    d950:	4b06      	ldr	r3, [pc, #24]	; (d96c <system_gclk_chan_get_hz+0x24>)
    d952:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    d954:	4b06      	ldr	r3, [pc, #24]	; (d970 <system_gclk_chan_get_hz+0x28>)
    d956:	885c      	ldrh	r4, [r3, #2]
    d958:	0524      	lsls	r4, r4, #20
    d95a:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    d95c:	4b05      	ldr	r3, [pc, #20]	; (d974 <system_gclk_chan_get_hz+0x2c>)
    d95e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    d960:	0020      	movs	r0, r4
    d962:	4b05      	ldr	r3, [pc, #20]	; (d978 <system_gclk_chan_get_hz+0x30>)
    d964:	4798      	blx	r3
}
    d966:	bd10      	pop	{r4, pc}
    d968:	0000bd69 	.word	0x0000bd69
    d96c:	40000c02 	.word	0x40000c02
    d970:	40000c00 	.word	0x40000c00
    d974:	0000bda9 	.word	0x0000bda9
    d978:	0000d815 	.word	0x0000d815

0000d97c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    d97c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    d97e:	78d3      	ldrb	r3, [r2, #3]
    d980:	2b00      	cmp	r3, #0
    d982:	d11e      	bne.n	d9c2 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    d984:	7813      	ldrb	r3, [r2, #0]
    d986:	2b80      	cmp	r3, #128	; 0x80
    d988:	d004      	beq.n	d994 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    d98a:	061b      	lsls	r3, r3, #24
    d98c:	2480      	movs	r4, #128	; 0x80
    d98e:	0264      	lsls	r4, r4, #9
    d990:	4323      	orrs	r3, r4
    d992:	e000      	b.n	d996 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    d994:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    d996:	7854      	ldrb	r4, [r2, #1]
    d998:	2502      	movs	r5, #2
    d99a:	43ac      	bics	r4, r5
    d99c:	d10a      	bne.n	d9b4 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    d99e:	7894      	ldrb	r4, [r2, #2]
    d9a0:	2c00      	cmp	r4, #0
    d9a2:	d103      	bne.n	d9ac <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    d9a4:	2480      	movs	r4, #128	; 0x80
    d9a6:	02a4      	lsls	r4, r4, #10
    d9a8:	4323      	orrs	r3, r4
    d9aa:	e002      	b.n	d9b2 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    d9ac:	24c0      	movs	r4, #192	; 0xc0
    d9ae:	02e4      	lsls	r4, r4, #11
    d9b0:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    d9b2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    d9b4:	7854      	ldrb	r4, [r2, #1]
    d9b6:	3c01      	subs	r4, #1
    d9b8:	2c01      	cmp	r4, #1
    d9ba:	d812      	bhi.n	d9e2 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    d9bc:	4c18      	ldr	r4, [pc, #96]	; (da20 <_system_pinmux_config+0xa4>)
    d9be:	4023      	ands	r3, r4
    d9c0:	e00f      	b.n	d9e2 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    d9c2:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    d9c4:	040b      	lsls	r3, r1, #16
    d9c6:	0c1b      	lsrs	r3, r3, #16
    d9c8:	24a0      	movs	r4, #160	; 0xa0
    d9ca:	05e4      	lsls	r4, r4, #23
    d9cc:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    d9ce:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    d9d0:	0c0b      	lsrs	r3, r1, #16
    d9d2:	24d0      	movs	r4, #208	; 0xd0
    d9d4:	0624      	lsls	r4, r4, #24
    d9d6:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    d9d8:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    d9da:	78d3      	ldrb	r3, [r2, #3]
    d9dc:	2b00      	cmp	r3, #0
    d9de:	d018      	beq.n	da12 <_system_pinmux_config+0x96>
    d9e0:	e01c      	b.n	da1c <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    d9e2:	040c      	lsls	r4, r1, #16
    d9e4:	0c24      	lsrs	r4, r4, #16
    d9e6:	25a0      	movs	r5, #160	; 0xa0
    d9e8:	05ed      	lsls	r5, r5, #23
    d9ea:	432c      	orrs	r4, r5
    d9ec:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    d9ee:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    d9f0:	0c0c      	lsrs	r4, r1, #16
    d9f2:	25d0      	movs	r5, #208	; 0xd0
    d9f4:	062d      	lsls	r5, r5, #24
    d9f6:	432c      	orrs	r4, r5
    d9f8:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    d9fa:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    d9fc:	78d4      	ldrb	r4, [r2, #3]
    d9fe:	2c00      	cmp	r4, #0
    da00:	d10c      	bne.n	da1c <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    da02:	035b      	lsls	r3, r3, #13
    da04:	d505      	bpl.n	da12 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    da06:	7893      	ldrb	r3, [r2, #2]
    da08:	2b01      	cmp	r3, #1
    da0a:	d101      	bne.n	da10 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    da0c:	6181      	str	r1, [r0, #24]
    da0e:	e000      	b.n	da12 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    da10:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    da12:	7853      	ldrb	r3, [r2, #1]
    da14:	3b01      	subs	r3, #1
    da16:	2b01      	cmp	r3, #1
    da18:	d800      	bhi.n	da1c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    da1a:	6081      	str	r1, [r0, #8]
		}
	}
}
    da1c:	bd30      	pop	{r4, r5, pc}
    da1e:	46c0      	nop			; (mov r8, r8)
    da20:	fffbffff 	.word	0xfffbffff

0000da24 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    da24:	b510      	push	{r4, lr}
    da26:	0003      	movs	r3, r0
    da28:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    da2a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    da2c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    da2e:	2900      	cmp	r1, #0
    da30:	d104      	bne.n	da3c <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    da32:	0958      	lsrs	r0, r3, #5
    da34:	01c0      	lsls	r0, r0, #7
    da36:	4905      	ldr	r1, [pc, #20]	; (da4c <system_pinmux_pin_set_config+0x28>)
    da38:	468c      	mov	ip, r1
    da3a:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    da3c:	211f      	movs	r1, #31
    da3e:	400b      	ands	r3, r1
    da40:	391e      	subs	r1, #30
    da42:	4099      	lsls	r1, r3
    da44:	4b02      	ldr	r3, [pc, #8]	; (da50 <system_pinmux_pin_set_config+0x2c>)
    da46:	4798      	blx	r3
}
    da48:	bd10      	pop	{r4, pc}
    da4a:	46c0      	nop			; (mov r8, r8)
    da4c:	41004400 	.word	0x41004400
    da50:	0000d97d 	.word	0x0000d97d

0000da54 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    da54:	4770      	bx	lr
    da56:	46c0      	nop			; (mov r8, r8)

0000da58 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    da58:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    da5a:	4b05      	ldr	r3, [pc, #20]	; (da70 <system_init+0x18>)
    da5c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    da5e:	4b05      	ldr	r3, [pc, #20]	; (da74 <system_init+0x1c>)
    da60:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    da62:	4b05      	ldr	r3, [pc, #20]	; (da78 <system_init+0x20>)
    da64:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    da66:	4b05      	ldr	r3, [pc, #20]	; (da7c <system_init+0x24>)
    da68:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    da6a:	4b05      	ldr	r3, [pc, #20]	; (da80 <system_init+0x28>)
    da6c:	4798      	blx	r3
}
    da6e:	bd10      	pop	{r4, pc}
    da70:	0000d595 	.word	0x0000d595
    da74:	0000bdd9 	.word	0x0000bdd9
    da78:	0000da55 	.word	0x0000da55
    da7c:	0000befd 	.word	0x0000befd
    da80:	0000da55 	.word	0x0000da55

0000da84 <_tcc_get_inst_index>:
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if (hw == tcc_modules[i]) {
    da84:	4b08      	ldr	r3, [pc, #32]	; (daa8 <_tcc_get_inst_index+0x24>)
    da86:	4298      	cmp	r0, r3
    da88:	d00a      	beq.n	daa0 <_tcc_get_inst_index+0x1c>
    da8a:	4b08      	ldr	r3, [pc, #32]	; (daac <_tcc_get_inst_index+0x28>)
    da8c:	4298      	cmp	r0, r3
    da8e:	d005      	beq.n	da9c <_tcc_get_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    da90:	2300      	movs	r3, #0
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if (hw == tcc_modules[i]) {
    da92:	4a07      	ldr	r2, [pc, #28]	; (dab0 <_tcc_get_inst_index+0x2c>)
    da94:	4290      	cmp	r0, r2
    da96:	d105      	bne.n	daa4 <_tcc_get_inst_index+0x20>
 */
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    da98:	3302      	adds	r3, #2
    da9a:	e002      	b.n	daa2 <_tcc_get_inst_index+0x1e>
    da9c:	2301      	movs	r3, #1
    da9e:	e000      	b.n	daa2 <_tcc_get_inst_index+0x1e>
    daa0:	2300      	movs	r3, #0
		if (hw == tcc_modules[i]) {
			return i;
    daa2:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    daa4:	0018      	movs	r0, r3
    daa6:	4770      	bx	lr
    daa8:	42002000 	.word	0x42002000
    daac:	42002400 	.word	0x42002400
    dab0:	42002800 	.word	0x42002800

0000dab4 <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
    dab4:	b510      	push	{r4, lr}
    dab6:	0004      	movs	r4, r0
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    dab8:	0008      	movs	r0, r1
    daba:	4b4f      	ldr	r3, [pc, #316]	; (dbf8 <tcc_get_config_defaults+0x144>)
    dabc:	4798      	blx	r3

	/* Base counter defaults */
	config->counter.count                  = 0;
    dabe:	2300      	movs	r3, #0
    dac0:	6023      	str	r3, [r4, #0]

	config->counter.period                 = _tcc_maxs[module_index];
    dac2:	0080      	lsls	r0, r0, #2
    dac4:	4a4d      	ldr	r2, [pc, #308]	; (dbfc <tcc_get_config_defaults+0x148>)
    dac6:	5882      	ldr	r2, [r0, r2]
    dac8:	6062      	str	r2, [r4, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
    daca:	72a3      	strb	r3, [r4, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    dacc:	72e3      	strb	r3, [r4, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    dace:	7323      	strb	r3, [r4, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    dad0:	7263      	strb	r3, [r4, #9]
	config->counter.oneshot                = false;
    dad2:	7223      	strb	r3, [r4, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    dad4:	61e3      	str	r3, [r4, #28]
    dad6:	6223      	str	r3, [r4, #32]
    dad8:	6263      	str	r3, [r4, #36]	; 0x24
    dada:	62a3      	str	r3, [r4, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    dadc:	7523      	strb	r3, [r4, #20]
    dade:	7563      	strb	r3, [r4, #21]
    dae0:	75a3      	strb	r3, [r4, #22]
    dae2:	75e3      	strb	r3, [r4, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    dae4:	7623      	strb	r3, [r4, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    dae6:	7663      	strb	r3, [r4, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    dae8:	7423      	strb	r3, [r4, #16]
    daea:	7463      	strb	r3, [r4, #17]
    daec:	74a3      	strb	r3, [r4, #18]
    daee:	74e3      	strb	r3, [r4, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    daf0:	222c      	movs	r2, #44	; 0x2c
    daf2:	54a3      	strb	r3, [r4, r2]
    daf4:	3201      	adds	r2, #1
    daf6:	54a3      	strb	r3, [r4, r2]
    daf8:	3201      	adds	r2, #1
    dafa:	54a3      	strb	r3, [r4, r2]
    dafc:	3201      	adds	r2, #1
    dafe:	54a3      	strb	r3, [r4, r2]
    db00:	3201      	adds	r2, #1
    db02:	54a3      	strb	r3, [r4, r2]
    db04:	3201      	adds	r2, #1
    db06:	54a3      	strb	r3, [r4, r2]
    db08:	3201      	adds	r2, #1
    db0a:	54a3      	strb	r3, [r4, r2]
    db0c:	3201      	adds	r2, #1
    db0e:	54a3      	strb	r3, [r4, r2]
    db10:	3201      	adds	r2, #1
    db12:	54a3      	strb	r3, [r4, r2]
    db14:	3201      	adds	r2, #1
    db16:	54a3      	strb	r3, [r4, r2]
    db18:	3201      	adds	r2, #1
    db1a:	54a3      	strb	r3, [r4, r2]
    db1c:	3201      	adds	r2, #1
    db1e:	54a3      	strb	r3, [r4, r2]
    db20:	3201      	adds	r2, #1
    db22:	54a3      	strb	r3, [r4, r2]
    db24:	3201      	adds	r2, #1
    db26:	54a3      	strb	r3, [r4, r2]
    db28:	3201      	adds	r2, #1
    db2a:	54a3      	strb	r3, [r4, r2]
    db2c:	3201      	adds	r2, #1
    db2e:	54a3      	strb	r3, [r4, r2]
    db30:	3201      	adds	r2, #1
    db32:	54a3      	strb	r3, [r4, r2]
    db34:	3201      	adds	r2, #1
    db36:	54a3      	strb	r3, [r4, r2]
    db38:	3201      	adds	r2, #1
    db3a:	54a3      	strb	r3, [r4, r2]
    db3c:	3201      	adds	r2, #1
    db3e:	54a3      	strb	r3, [r4, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    db40:	3201      	adds	r2, #1
    db42:	54a3      	strb	r3, [r4, r2]
    db44:	3201      	adds	r2, #1
    db46:	54a3      	strb	r3, [r4, r2]
    db48:	3201      	adds	r2, #1
    db4a:	54a3      	strb	r3, [r4, r2]
    db4c:	3201      	adds	r2, #1
    db4e:	54a3      	strb	r3, [r4, r2]
    db50:	3201      	adds	r2, #1
    db52:	54a3      	strb	r3, [r4, r2]
    db54:	3201      	adds	r2, #1
    db56:	54a3      	strb	r3, [r4, r2]
    db58:	3201      	adds	r2, #1
    db5a:	54a3      	strb	r3, [r4, r2]
    db5c:	3201      	adds	r2, #1
    db5e:	54a3      	strb	r3, [r4, r2]
    db60:	3201      	adds	r2, #1
    db62:	54a3      	strb	r3, [r4, r2]
    db64:	3201      	adds	r2, #1
    db66:	54a3      	strb	r3, [r4, r2]
    db68:	3201      	adds	r2, #1
    db6a:	54a3      	strb	r3, [r4, r2]
    db6c:	3201      	adds	r2, #1
    db6e:	54a3      	strb	r3, [r4, r2]
    db70:	3201      	adds	r2, #1
    db72:	54a3      	strb	r3, [r4, r2]
    db74:	3201      	adds	r2, #1
    db76:	54a3      	strb	r3, [r4, r2]
    db78:	3201      	adds	r2, #1
    db7a:	54a3      	strb	r3, [r4, r2]
    db7c:	3201      	adds	r2, #1
    db7e:	54a3      	strb	r3, [r4, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    db80:	3201      	adds	r2, #1
    db82:	54a3      	strb	r3, [r4, r2]
    db84:	3201      	adds	r2, #1
    db86:	54a3      	strb	r3, [r4, r2]
    db88:	3201      	adds	r2, #1
    db8a:	54a3      	strb	r3, [r4, r2]
    db8c:	3201      	adds	r2, #1
    db8e:	54a3      	strb	r3, [r4, r2]
    db90:	3201      	adds	r2, #1
    db92:	54a3      	strb	r3, [r4, r2]
    db94:	3201      	adds	r2, #1
    db96:	54a3      	strb	r3, [r4, r2]
    db98:	3201      	adds	r2, #1
    db9a:	54a3      	strb	r3, [r4, r2]
    db9c:	3201      	adds	r2, #1
    db9e:	54a3      	strb	r3, [r4, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    dba0:	3241      	adds	r2, #65	; 0x41
    dba2:	54a3      	strb	r3, [r4, r2]
    dba4:	65a3      	str	r3, [r4, #88]	; 0x58
    dba6:	67a3      	str	r3, [r4, #120]	; 0x78
    dba8:	3201      	adds	r2, #1
    dbaa:	54a3      	strb	r3, [r4, r2]
    dbac:	65e3      	str	r3, [r4, #92]	; 0x5c
    dbae:	67e3      	str	r3, [r4, #124]	; 0x7c
    dbb0:	3201      	adds	r2, #1
    dbb2:	54a3      	strb	r3, [r4, r2]
    dbb4:	6623      	str	r3, [r4, #96]	; 0x60
    dbb6:	3a1a      	subs	r2, #26
    dbb8:	50a3      	str	r3, [r4, r2]
    dbba:	321b      	adds	r2, #27
    dbbc:	54a3      	strb	r3, [r4, r2]
    dbbe:	6663      	str	r3, [r4, #100]	; 0x64
    dbc0:	3a17      	subs	r2, #23
    dbc2:	50a3      	str	r3, [r4, r2]
    dbc4:	3218      	adds	r2, #24
    dbc6:	54a3      	strb	r3, [r4, r2]
    dbc8:	66a3      	str	r3, [r4, #104]	; 0x68
    dbca:	3a14      	subs	r2, #20
    dbcc:	50a3      	str	r3, [r4, r2]
    dbce:	3215      	adds	r2, #21
    dbd0:	54a3      	strb	r3, [r4, r2]
    dbd2:	66e3      	str	r3, [r4, #108]	; 0x6c
    dbd4:	3a11      	subs	r2, #17
    dbd6:	50a3      	str	r3, [r4, r2]
    dbd8:	3212      	adds	r2, #18
    dbda:	54a3      	strb	r3, [r4, r2]
    dbdc:	6723      	str	r3, [r4, #112]	; 0x70
    dbde:	3a0e      	subs	r2, #14
    dbe0:	50a3      	str	r3, [r4, r2]
    dbe2:	320f      	adds	r2, #15
    dbe4:	54a3      	strb	r3, [r4, r2]
    dbe6:	6763      	str	r3, [r4, #116]	; 0x74
    dbe8:	3a0b      	subs	r2, #11
    dbea:	50a3      	str	r3, [r4, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
    dbec:	2101      	movs	r1, #1
    dbee:	320c      	adds	r2, #12
    dbf0:	54a1      	strb	r1, [r4, r2]
	config->run_in_standby            = false;
    dbf2:	3201      	adds	r2, #1
    dbf4:	54a3      	strb	r3, [r4, r2]
}
    dbf6:	bd10      	pop	{r4, pc}
    dbf8:	0000da85 	.word	0x0000da85
    dbfc:	00013e60 	.word	0x00013e60

0000dc00 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
    dc00:	b5f0      	push	{r4, r5, r6, r7, lr}
    dc02:	465f      	mov	r7, fp
    dc04:	4656      	mov	r6, sl
    dc06:	464d      	mov	r5, r9
    dc08:	4644      	mov	r4, r8
    dc0a:	b4f0      	push	{r4, r5, r6, r7}
    dc0c:	b08f      	sub	sp, #60	; 0x3c
    dc0e:	9001      	str	r0, [sp, #4]
    dc10:	000c      	movs	r4, r1
    dc12:	0016      	movs	r6, r2
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    dc14:	0008      	movs	r0, r1
    dc16:	4b83      	ldr	r3, [pc, #524]	; (de24 <tcc_init+0x224>)
    dc18:	4798      	blx	r3
    dc1a:	0003      	movs	r3, r0

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    dc1c:	0001      	movs	r1, r0
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    dc1e:	4882      	ldr	r0, [pc, #520]	; (de28 <tcc_init+0x228>)
    dc20:	6a07      	ldr	r7, [r0, #32]
    dc22:	009d      	lsls	r5, r3, #2
    dc24:	4a81      	ldr	r2, [pc, #516]	; (de2c <tcc_init+0x22c>)
    dc26:	58aa      	ldr	r2, [r5, r2]
    dc28:	433a      	orrs	r2, r7
    dc2a:	6202      	str	r2, [r0, #32]
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    dc2c:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
    dc2e:	201c      	movs	r0, #28
	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    dc30:	0792      	lsls	r2, r2, #30
    dc32:	d500      	bpl.n	dc36 <tcc_init+0x36>
    dc34:	e1c5      	b.n	dfc2 <tcc_init+0x3c2>
		return STATUS_ERR_DENIED;
	}
	/* Check if it's resetting */
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    dc36:	6822      	ldr	r2, [r4, #0]
    dc38:	381b      	subs	r0, #27
    dc3a:	4002      	ands	r2, r0
		return STATUS_ERR_DENIED;
    dc3c:	301b      	adds	r0, #27
	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}
	/* Check if it's resetting */
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    dc3e:	2a00      	cmp	r2, #0
    dc40:	d000      	beq.n	dc44 <tcc_init+0x44>
    dc42:	e1be      	b.n	dfc2 <tcc_init+0x3c2>
	}

	enum status_code status;

	/* Check COUNT, PER, CCx */
	uint32_t count_max  = _tcc_maxs[module_index];
    dc44:	4f7a      	ldr	r7, [pc, #488]	; (de30 <tcc_init+0x230>)
    dc46:	59ef      	ldr	r7, [r5, r7]

	/* Check all counter values */
	if ((config->counter.count > count_max)
		|| (config->counter.period > count_max)
		) {
		return STATUS_ERR_INVALID_ARG;
    dc48:	2017      	movs	r0, #23

	/* Check COUNT, PER, CCx */
	uint32_t count_max  = _tcc_maxs[module_index];

	/* Check all counter values */
	if ((config->counter.count > count_max)
    dc4a:	6835      	ldr	r5, [r6, #0]
    dc4c:	42af      	cmp	r7, r5
    dc4e:	d200      	bcs.n	dc52 <tcc_init+0x52>
    dc50:	e1b7      	b.n	dfc2 <tcc_init+0x3c2>
		|| (config->counter.period > count_max)
    dc52:	6875      	ldr	r5, [r6, #4]
    dc54:	42af      	cmp	r7, r5
    dc56:	d200      	bcs.n	dc5a <tcc_init+0x5a>
    dc58:	e1b3      	b.n	dfc2 <tcc_init+0x3c2>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check all channel values */
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
		if ((config->compare.match[i] > count_max)
    dc5a:	69f0      	ldr	r0, [r6, #28]
    dc5c:	4287      	cmp	r7, r0
    dc5e:	d200      	bcs.n	dc62 <tcc_init+0x62>
    dc60:	e19a      	b.n	df98 <tcc_init+0x398>
    dc62:	6a30      	ldr	r0, [r6, #32]
    dc64:	4287      	cmp	r7, r0
    dc66:	d200      	bcs.n	dc6a <tcc_init+0x6a>
    dc68:	e198      	b.n	df9c <tcc_init+0x39c>
    dc6a:	6a70      	ldr	r0, [r6, #36]	; 0x24
    dc6c:	4287      	cmp	r7, r0
    dc6e:	d200      	bcs.n	dc72 <tcc_init+0x72>
    dc70:	e196      	b.n	dfa0 <tcc_init+0x3a0>
    dc72:	6ab0      	ldr	r0, [r6, #40]	; 0x28
    dc74:	4287      	cmp	r7, r0
    dc76:	d200      	bcs.n	dc7a <tcc_init+0x7a>
    dc78:	e194      	b.n	dfa4 <tcc_init+0x3a4>
    dc7a:	2098      	movs	r0, #152	; 0x98
    dc7c:	4684      	mov	ip, r0
    dc7e:	44b4      	add	ip, r6
    dc80:	4660      	mov	r0, ip
    dc82:	9006      	str	r0, [sp, #24]
    dc84:	2700      	movs	r7, #0
		}
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
		if (!config->pins.enable_wave_out_pin[i]) {
    dc86:	7805      	ldrb	r5, [r0, #0]
    dc88:	2d00      	cmp	r5, #0
    dc8a:	d004      	beq.n	dc96 <tcc_init+0x96>
			continue;
		}
		/* Output line is not supported */
		if (i >= _tcc_ow_nums[module_index]) {
    dc8c:	4d69      	ldr	r5, [pc, #420]	; (de34 <tcc_init+0x234>)
    dc8e:	5c6d      	ldrb	r5, [r5, r1]
    dc90:	42bd      	cmp	r5, r7
    dc92:	dc00      	bgt.n	dc96 <tcc_init+0x96>
    dc94:	e188      	b.n	dfa8 <tcc_init+0x3a8>
			return STATUS_ERR_INVALID_ARG;
		}
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    dc96:	3701      	adds	r7, #1
    dc98:	3001      	adds	r0, #1
    dc9a:	2f08      	cmp	r7, #8
    dc9c:	d1f3      	bne.n	dc86 <tcc_init+0x86>
    dc9e:	2000      	movs	r0, #0
    dca0:	9002      	str	r0, [sp, #8]

			if (i > _tcc_cc_nums[module_index]) {
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    dca2:	2580      	movs	r5, #128	; 0x80
    dca4:	046d      	lsls	r5, r5, #17
    dca6:	46ac      	mov	ip, r5
{
	uint32_t ctrla = 0;

	int i;
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
		if (config->capture.channel_function[i] ==
    dca8:	1835      	adds	r5, r6, r0
    dcaa:	7c2d      	ldrb	r5, [r5, #16]
    dcac:	2d01      	cmp	r5, #1
    dcae:	d109      	bne.n	dcc4 <tcc_init+0xc4>
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
    dcb0:	4d61      	ldr	r5, [pc, #388]	; (de38 <tcc_init+0x238>)
    dcb2:	5c6d      	ldrb	r5, [r5, r1]
    dcb4:	4285      	cmp	r5, r0
    dcb6:	da00      	bge.n	dcba <tcc_init+0xba>
    dcb8:	e178      	b.n	dfac <tcc_init+0x3ac>
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    dcba:	4665      	mov	r5, ip
    dcbc:	4085      	lsls	r5, r0
    dcbe:	9f02      	ldr	r7, [sp, #8]
    dcc0:	432f      	orrs	r7, r5
    dcc2:	9702      	str	r7, [sp, #8]
		uint32_t *value_buffer)
{
	uint32_t ctrla = 0;

	int i;
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    dcc4:	3001      	adds	r0, #1
    dcc6:	2804      	cmp	r0, #4
    dcc8:	d1ee      	bne.n	dca8 <tcc_init+0xa8>
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
		}
	}

	if (config->run_in_standby) {
    dcca:	21a1      	movs	r1, #161	; 0xa1
    dccc:	5c71      	ldrb	r1, [r6, r1]
    dcce:	2900      	cmp	r1, #0
    dcd0:	d004      	beq.n	dcdc <tcc_init+0xdc>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    dcd2:	2180      	movs	r1, #128	; 0x80
    dcd4:	0109      	lsls	r1, r1, #4
    dcd6:	9802      	ldr	r0, [sp, #8]
    dcd8:	4308      	orrs	r0, r1
    dcda:	9002      	str	r0, [sp, #8]
		const struct tcc_config *const config,
		uint8_t *value_buffer)
{
	uint8_t ctrlb = 0;

	if (config->counter.oneshot) {
    dcdc:	7a31      	ldrb	r1, [r6, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    dcde:	1e48      	subs	r0, r1, #1
    dce0:	4181      	sbcs	r1, r0
    dce2:	0089      	lsls	r1, r1, #2
    dce4:	9105      	str	r1, [sp, #20]
	}
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    dce6:	7a71      	ldrb	r1, [r6, #9]
    dce8:	2901      	cmp	r1, #1
    dcea:	d102      	bne.n	dcf2 <tcc_init+0xf2>
		ctrlb |= TCC_CTRLBSET_DIR;
    dcec:	9805      	ldr	r0, [sp, #20]
    dcee:	4308      	orrs	r0, r1
    dcf0:	9005      	str	r0, [sp, #20]
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
    dcf2:	4951      	ldr	r1, [pc, #324]	; (de38 <tcc_init+0x238>)
    dcf4:	5cc9      	ldrb	r1, [r1, r3]
    dcf6:	0008      	movs	r0, r1
    dcf8:	9104      	str	r1, [sp, #16]
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
		cfg = (struct tcc_recoverable_fault_config *)
				&config->wave_ext.recoverable_fault[i];
		if (cfg->capture_channel >= cc_num) {
    dcfa:	2135      	movs	r1, #53	; 0x35
    dcfc:	5c77      	ldrb	r7, [r6, r1]
    dcfe:	4287      	cmp	r7, r0
    dd00:	d300      	bcc.n	dd04 <tcc_init+0x104>
    dd02:	e15d      	b.n	dfc0 <tcc_init+0x3c0>
			return STATUS_ERR_INVALID_ARG;
		}
		if (cfg->filter_value > 0xF) {
    dd04:	212c      	movs	r1, #44	; 0x2c
    dd06:	5c71      	ldrb	r1, [r6, r1]
    dd08:	290f      	cmp	r1, #15
    dd0a:	d900      	bls.n	dd0e <tcc_init+0x10e>
    dd0c:	e158      	b.n	dfc0 <tcc_init+0x3c0>
	}

	if (config->run_in_standby) {
		ctrla |= TCC_CTRLA_RUNSTDBY;
	}
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    dd0e:	7b30      	ldrb	r0, [r6, #12]
    dd10:	9008      	str	r0, [sp, #32]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    dd12:	7af0      	ldrb	r0, [r6, #11]
    dd14:	9009      	str	r0, [sp, #36]	; 0x24
    dd16:	0030      	movs	r0, r6
    dd18:	302d      	adds	r0, #45	; 0x2d
    dd1a:	2500      	movs	r5, #0
    dd1c:	4690      	mov	r8, r2
    dd1e:	46a1      	mov	r9, r4
    dd20:	002c      	movs	r4, r5
    dd22:	46b3      	mov	fp, r6
    dd24:	0006      	movs	r6, r0
    dd26:	9307      	str	r3, [sp, #28]
    dd28:	e00a      	b.n	dd40 <tcc_init+0x140>
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
		cfg = (struct tcc_recoverable_fault_config *)
				&config->wave_ext.recoverable_fault[i];
		if (cfg->capture_channel >= cc_num) {
    dd2a:	7c9f      	ldrb	r7, [r3, #18]
    dd2c:	9a04      	ldr	r2, [sp, #16]
    dd2e:	42ba      	cmp	r2, r7
    dd30:	d800      	bhi.n	dd34 <tcc_init+0x134>
    dd32:	e145      	b.n	dfc0 <tcc_init+0x3c0>
			return STATUS_ERR_INVALID_ARG;
		}
		if (cfg->filter_value > 0xF) {
    dd34:	7a59      	ldrb	r1, [r3, #9]
    dd36:	360a      	adds	r6, #10
    dd38:	3404      	adds	r4, #4
    dd3a:	290f      	cmp	r1, #15
    dd3c:	d900      	bls.n	dd40 <tcc_init+0x140>
    dd3e:	e13f      	b.n	dfc0 <tcc_init+0x3c0>
			return STATUS_ERR_INVALID_ARG;
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    dd40:	0609      	lsls	r1, r1, #24
    dd42:	23f0      	movs	r3, #240	; 0xf0
    dd44:	051b      	lsls	r3, r3, #20
    dd46:	4019      	ands	r1, r3
    dd48:	0033      	movs	r3, r6
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    dd4a:	7835      	ldrb	r5, [r6, #0]
    dd4c:	042d      	lsls	r5, r5, #16
    dd4e:	22ff      	movs	r2, #255	; 0xff
    dd50:	0412      	lsls	r2, r2, #16
    dd52:	4015      	ands	r5, r2
    dd54:	46aa      	mov	sl, r5
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    dd56:	7872      	ldrb	r2, [r6, #1]
    dd58:	2080      	movs	r0, #128	; 0x80
    dd5a:	9003      	str	r0, [sp, #12]
    dd5c:	2a00      	cmp	r2, #0
    dd5e:	d101      	bne.n	dd64 <tcc_init+0x164>
    dd60:	4642      	mov	r2, r8
    dd62:	9203      	str	r2, [sp, #12]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    dd64:	789a      	ldrb	r2, [r3, #2]
    dd66:	2008      	movs	r0, #8
    dd68:	2a00      	cmp	r2, #0
    dd6a:	d100      	bne.n	dd6e <tcc_init+0x16e>
    dd6c:	4640      	mov	r0, r8
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    dd6e:	78da      	ldrb	r2, [r3, #3]
    dd70:	4694      	mov	ip, r2
    dd72:	2210      	movs	r2, #16
    dd74:	4665      	mov	r5, ip
    dd76:	2d00      	cmp	r5, #0
    dd78:	d100      	bne.n	dd7c <tcc_init+0x17c>
    dd7a:	4642      	mov	r2, r8
				| TCC_FCTRLA_SRC(cfg->source)
				| TCC_FCTRLA_BLANK(cfg->blanking)
				| TCC_FCTRLA_HALT(cfg->halt_action)
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
		value_buffer[i] = fault;
    dd7c:	02bf      	lsls	r7, r7, #10
    dd7e:	25c0      	movs	r5, #192	; 0xc0
    dd80:	012d      	lsls	r5, r5, #4
    dd82:	402f      	ands	r7, r5
    dd84:	4339      	orrs	r1, r7
    dd86:	791f      	ldrb	r7, [r3, #4]
    dd88:	2503      	movs	r5, #3
    dd8a:	402f      	ands	r7, r5
    dd8c:	4339      	orrs	r1, r7
    dd8e:	4655      	mov	r5, sl
    dd90:	430d      	orrs	r5, r1
    dd92:	795f      	ldrb	r7, [r3, #5]
    dd94:	017f      	lsls	r7, r7, #5
    dd96:	2160      	movs	r1, #96	; 0x60
    dd98:	400f      	ands	r7, r1
    dd9a:	433d      	orrs	r5, r7
    dd9c:	7999      	ldrb	r1, [r3, #6]
    dd9e:	0209      	lsls	r1, r1, #8
    dda0:	27c0      	movs	r7, #192	; 0xc0
    dda2:	00bf      	lsls	r7, r7, #2
    dda4:	4039      	ands	r1, r7
    dda6:	430d      	orrs	r5, r1
    dda8:	79d9      	ldrb	r1, [r3, #7]
    ddaa:	0309      	lsls	r1, r1, #12
    ddac:	27e0      	movs	r7, #224	; 0xe0
    ddae:	01ff      	lsls	r7, r7, #7
    ddb0:	4039      	ands	r1, r7
    ddb2:	430d      	orrs	r5, r1
    ddb4:	9903      	ldr	r1, [sp, #12]
    ddb6:	430d      	orrs	r5, r1
    ddb8:	4328      	orrs	r0, r5
    ddba:	4302      	orrs	r2, r0
    ddbc:	a90c      	add	r1, sp, #48	; 0x30
    ddbe:	5062      	str	r2, [r4, r1]
{
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    ddc0:	2c04      	cmp	r4, #4
    ddc2:	d1b2      	bne.n	dd2a <tcc_init+0x12a>
    ddc4:	464c      	mov	r4, r9
    ddc6:	465e      	mov	r6, fp
    ddc8:	9b07      	ldr	r3, [sp, #28]
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
	uint32_t i;
	uint8_t ow_num = _tcc_ow_nums[module_index];
    ddca:	4a1a      	ldr	r2, [pc, #104]	; (de34 <tcc_init+0x234>)
    ddcc:	5cd2      	ldrb	r2, [r2, r3]
    ddce:	4691      	mov	r9, r2
    ddd0:	4659      	mov	r1, fp
    ddd2:	3150      	adds	r1, #80	; 0x50
    ddd4:	4658      	mov	r0, fp
    ddd6:	3041      	adds	r0, #65	; 0x41
	uint32_t drvctrl;

	drvctrl = 0;
    ddd8:	2700      	movs	r7, #0

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    ddda:	2200      	movs	r2, #0
			}
			if (config->wave_ext.non_recoverable_fault[i].output ==
				TCC_FAULT_STATE_OUTPUT_1) {
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
			} else {
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    dddc:	2501      	movs	r5, #1
    ddde:	46aa      	mov	sl, r5
			if (i >= ow_num) {
				return STATUS_ERR_INVALID_ARG;
			}
			if (config->wave_ext.non_recoverable_fault[i].output ==
				TCC_FAULT_STATE_OUTPUT_1) {
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    dde0:	2502      	movs	r5, #2
    dde2:	35ff      	adds	r5, #255	; 0xff
    dde4:	46ab      	mov	fp, r5
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
		if (config->wave_ext.invert[i]) {
			if (i >= ow_num) {
				return STATUS_ERR_INVALID_ARG;
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    dde6:	2580      	movs	r5, #128	; 0x80
    dde8:	026d      	lsls	r5, r5, #9
    ddea:	46a8      	mov	r8, r5
    ddec:	46a4      	mov	ip, r4
    ddee:	001c      	movs	r4, r3
    ddf0:	464b      	mov	r3, r9
	uint32_t drvctrl;

	drvctrl = 0;

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
		if (config->wave_ext.invert[i]) {
    ddf2:	780d      	ldrb	r5, [r1, #0]
    ddf4:	2d00      	cmp	r5, #0
    ddf6:	d009      	beq.n	de0c <tcc_init+0x20c>
			if (i >= ow_num) {
    ddf8:	4293      	cmp	r3, r2
    ddfa:	d800      	bhi.n	ddfe <tcc_init+0x1fe>
    ddfc:	e0d8      	b.n	dfb0 <tcc_init+0x3b0>
				return STATUS_ERR_INVALID_ARG;
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    ddfe:	4645      	mov	r5, r8
    de00:	4095      	lsls	r5, r2
    de02:	432f      	orrs	r7, r5
		}
		if (config->wave_ext.non_recoverable_fault[i].output !=
    de04:	7805      	ldrb	r5, [r0, #0]
    de06:	2d00      	cmp	r5, #0
    de08:	d106      	bne.n	de18 <tcc_init+0x218>
    de0a:	e01a      	b.n	de42 <tcc_init+0x242>
    de0c:	7805      	ldrb	r5, [r0, #0]
    de0e:	2d00      	cmp	r5, #0
    de10:	d017      	beq.n	de42 <tcc_init+0x242>
			TCC_FAULT_STATE_OUTPUT_OFF) {
			if (i >= ow_num) {
    de12:	4293      	cmp	r3, r2
    de14:	d800      	bhi.n	de18 <tcc_init+0x218>
    de16:	e0cd      	b.n	dfb4 <tcc_init+0x3b4>
				return STATUS_ERR_INVALID_ARG;
			}
			if (config->wave_ext.non_recoverable_fault[i].output ==
    de18:	2d02      	cmp	r5, #2
    de1a:	d10f      	bne.n	de3c <tcc_init+0x23c>
				TCC_FAULT_STATE_OUTPUT_1) {
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    de1c:	465d      	mov	r5, fp
    de1e:	4095      	lsls	r5, r2
    de20:	432f      	orrs	r7, r5
    de22:	e00e      	b.n	de42 <tcc_init+0x242>
    de24:	0000da85 	.word	0x0000da85
    de28:	40000400 	.word	0x40000400
    de2c:	00013e54 	.word	0x00013e54
    de30:	00013e60 	.word	0x00013e60
    de34:	00013e70 	.word	0x00013e70
    de38:	00013e6c 	.word	0x00013e6c
			} else {
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    de3c:	4655      	mov	r5, sl
    de3e:	4095      	lsls	r5, r2
    de40:	432f      	orrs	r7, r5
	uint8_t ow_num = _tcc_ow_nums[module_index];
	uint32_t drvctrl;

	drvctrl = 0;

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    de42:	3201      	adds	r2, #1
    de44:	3101      	adds	r1, #1
    de46:	3002      	adds	r0, #2
    de48:	2a08      	cmp	r2, #8
    de4a:	d1d2      	bne.n	ddf2 <tcc_init+0x1f2>
    de4c:	4699      	mov	r9, r3
    de4e:	0023      	movs	r3, r4
    de50:	4664      	mov	r4, ip
	uint8_t cc_num = _tcc_cc_nums[module_index];
	struct tcc_match_wave_config const *wav_cfg = &config->compare;

	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    de52:	7e72      	ldrb	r2, [r6, #25]
    de54:	0112      	lsls	r2, r2, #4
    de56:	2130      	movs	r1, #48	; 0x30
    de58:	400a      	ands	r2, r1
    de5a:	7e31      	ldrb	r1, [r6, #24]
    de5c:	2007      	movs	r0, #7
    de5e:	4001      	ands	r1, r0
    de60:	430a      	orrs	r2, r1
    de62:	4692      	mov	sl, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    de64:	2200      	movs	r2, #0
		if (wav_cfg->wave_polarity[n]) {
			if (n >= cc_num) {
				return STATUS_ERR_INVALID_ARG;
			}
			wave |= (TCC_WAVE_POL0 << n);
    de66:	2080      	movs	r0, #128	; 0x80
    de68:	0240      	lsls	r0, r0, #9
    de6a:	4655      	mov	r5, sl

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
		if (wav_cfg->wave_polarity[n]) {
    de6c:	18b1      	adds	r1, r6, r2
    de6e:	7d09      	ldrb	r1, [r1, #20]
    de70:	2900      	cmp	r1, #0
    de72:	d006      	beq.n	de82 <tcc_init+0x282>
			if (n >= cc_num) {
    de74:	9904      	ldr	r1, [sp, #16]
    de76:	4291      	cmp	r1, r2
    de78:	dc00      	bgt.n	de7c <tcc_init+0x27c>
    de7a:	e09d      	b.n	dfb8 <tcc_init+0x3b8>
				return STATUS_ERR_INVALID_ARG;
			}
			wave |= (TCC_WAVE_POL0 << n);
    de7c:	0001      	movs	r1, r0
    de7e:	4091      	lsls	r1, r2
    de80:	430d      	orrs	r5, r1
	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    de82:	3201      	adds	r2, #1
    de84:	2a04      	cmp	r2, #4
    de86:	d1f1      	bne.n	de6c <tcc_init+0x26c>
    de88:	46aa      	mov	sl, r5
    de8a:	9801      	ldr	r0, [sp, #4]
    de8c:	0002      	movs	r2, r0
    de8e:	3204      	adds	r2, #4
    de90:	3034      	adds	r0, #52	; 0x34

	/* Initialize module */
#if TCC_ASYNC
	/* Initialize parameters */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		module_inst->callback[i] = NULL;
    de92:	2100      	movs	r1, #0
    de94:	c202      	stmia	r2!, {r1}
	}

	/* Initialize module */
#if TCC_ASYNC
	/* Initialize parameters */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    de96:	4282      	cmp	r2, r0
    de98:	d1fc      	bne.n	de94 <tcc_init+0x294>
		module_inst->callback[i] = NULL;
	}
	module_inst->register_callback_mask = 0;
    de9a:	2200      	movs	r2, #0
    de9c:	9801      	ldr	r0, [sp, #4]
    de9e:	6342      	str	r2, [r0, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    dea0:	6382      	str	r2, [r0, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    dea2:	0099      	lsls	r1, r3, #2
    dea4:	4a4a      	ldr	r2, [pc, #296]	; (dfd0 <tcc_init+0x3d0>)
    dea6:	5088      	str	r0, [r1, r2]
#endif

	module_inst->hw = hw;
    dea8:	6004      	str	r4, [r0, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    deaa:	22a0      	movs	r2, #160	; 0xa0
    deac:	5cb1      	ldrb	r1, [r6, r2]
    deae:	3a64      	subs	r2, #100	; 0x64
    deb0:	5481      	strb	r1, [r0, r2]

	/* Setup clock for module */
	struct system_gclk_chan_config gclk_chan_config;
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->counter.clock_source;
    deb2:	a90b      	add	r1, sp, #44	; 0x2c
    deb4:	7ab2      	ldrb	r2, [r6, #10]
    deb6:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    deb8:	4a46      	ldr	r2, [pc, #280]	; (dfd4 <tcc_init+0x3d4>)
    deba:	5cd5      	ldrb	r5, [r2, r3]
    debc:	0028      	movs	r0, r5
    debe:	4b46      	ldr	r3, [pc, #280]	; (dfd8 <tcc_init+0x3d8>)
    dec0:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    dec2:	0028      	movs	r0, r5
    dec4:	4b45      	ldr	r3, [pc, #276]	; (dfdc <tcc_init+0x3dc>)
    dec6:	4798      	blx	r3

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    dec8:	464b      	mov	r3, r9
    deca:	2b00      	cmp	r3, #0
    decc:	dd22      	ble.n	df14 <tcc_init+0x314>
    dece:	0035      	movs	r5, r6
    ded0:	3558      	adds	r5, #88	; 0x58
    ded2:	3398      	adds	r3, #152	; 0x98
    ded4:	4698      	mov	r8, r3
    ded6:	44b0      	add	r8, r6
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    ded8:	2301      	movs	r3, #1
    deda:	4699      	mov	r9, r3
		}

		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
		system_pinmux_pin_set_config(
    dedc:	46b3      	mov	fp, r6
    dede:	4646      	mov	r6, r8
    dee0:	46a0      	mov	r8, r4
    dee2:	9c06      	ldr	r4, [sp, #24]
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
		if (!config->pins.enable_wave_out_pin[i]) {
    dee4:	7823      	ldrb	r3, [r4, #0]
    dee6:	2b00      	cmp	r3, #0
    dee8:	d00e      	beq.n	df08 <tcc_init+0x308>
    deea:	ab0a      	add	r3, sp, #40	; 0x28
    deec:	464a      	mov	r2, r9
    deee:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    def0:	2300      	movs	r3, #0
    def2:	aa0a      	add	r2, sp, #40	; 0x28
    def4:	70d3      	strb	r3, [r2, #3]
			continue;
		}

		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    def6:	6a2b      	ldr	r3, [r5, #32]
    def8:	7013      	strb	r3, [r2, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    defa:	0013      	movs	r3, r2
    defc:	464a      	mov	r2, r9
    defe:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
    df00:	7828      	ldrb	r0, [r5, #0]
    df02:	0019      	movs	r1, r3
    df04:	4b36      	ldr	r3, [pc, #216]	; (dfe0 <tcc_init+0x3e0>)
    df06:	4798      	blx	r3
    df08:	3401      	adds	r4, #1
    df0a:	3504      	adds	r5, #4
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    df0c:	42b4      	cmp	r4, r6
    df0e:	d1e9      	bne.n	dee4 <tcc_init+0x2e4>
    df10:	4644      	mov	r4, r8
    df12:	465e      	mov	r6, fp

	if (config->run_in_standby) {
		ctrla |= TCC_CTRLA_RUNSTDBY;
	}
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    df14:	9b08      	ldr	r3, [sp, #32]
    df16:	031a      	lsls	r2, r3, #12
    df18:	9b09      	ldr	r3, [sp, #36]	; 0x24
    df1a:	021b      	lsls	r3, r3, #8
    df1c:	4313      	orrs	r3, r2
    df1e:	9a02      	ldr	r2, [sp, #8]
    df20:	4313      	orrs	r3, r2
				config->pins.wave_out_pin[i], &pin_config);
	}

	/* Write to registers */

	hw->CTRLA.reg = ctrla;
    df22:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    df24:	2204      	movs	r2, #4
    df26:	68a3      	ldr	r3, [r4, #8]
    df28:	421a      	tst	r2, r3
    df2a:	d1fc      	bne.n	df26 <tcc_init+0x326>
		/* Wait for sync */
	}

	hw->CTRLBCLR.reg = 0xFF;
    df2c:	23ff      	movs	r3, #255	; 0xff
    df2e:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    df30:	2204      	movs	r2, #4
    df32:	68a3      	ldr	r3, [r4, #8]
    df34:	421a      	tst	r2, r3
    df36:	d1fc      	bne.n	df32 <tcc_init+0x332>
		/* Wait for sync */
	}
	hw->CTRLBSET.reg = ctrlb;
    df38:	466b      	mov	r3, sp
    df3a:	7d1b      	ldrb	r3, [r3, #20]
    df3c:	7163      	strb	r3, [r4, #5]

	hw->FCTRLA.reg = faults[0];
    df3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    df40:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
    df42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    df44:	6123      	str	r3, [r4, #16]

	hw->DRVCTRL.reg = drvctrl;
    df46:	61a7      	str	r7, [r4, #24]

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    df48:	4a26      	ldr	r2, [pc, #152]	; (dfe4 <tcc_init+0x3e4>)
    df4a:	68a3      	ldr	r3, [r4, #8]
    df4c:	4213      	tst	r3, r2
    df4e:	d1fc      	bne.n	df4a <tcc_init+0x34a>
		/* Wait for sync */
	}
#endif
	hw->WAVE.reg = waves[0];
    df50:	4653      	mov	r3, sl
    df52:	63e3      	str	r3, [r4, #60]	; 0x3c

	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    df54:	2210      	movs	r2, #16
    df56:	68a3      	ldr	r3, [r4, #8]
    df58:	421a      	tst	r2, r3
    df5a:	d1fc      	bne.n	df56 <tcc_init+0x356>
		/* Wait for sync */
	}
	hw->COUNT.reg = config->counter.count;
    df5c:	6833      	ldr	r3, [r6, #0]
    df5e:	6363      	str	r3, [r4, #52]	; 0x34

#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    df60:	4a21      	ldr	r2, [pc, #132]	; (dfe8 <tcc_init+0x3e8>)
    df62:	68a3      	ldr	r3, [r4, #8]
    df64:	4213      	tst	r3, r2
    df66:	d1fc      	bne.n	df62 <tcc_init+0x362>
		/* Wait for sync */
	}
#endif
	hw->PER.reg = (config->counter.period);
    df68:	6873      	ldr	r3, [r6, #4]
    df6a:	6423      	str	r3, [r4, #64]	; 0x40

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    df6c:	9804      	ldr	r0, [sp, #16]
    df6e:	2800      	cmp	r0, #0
    df70:	dd24      	ble.n	dfbc <tcc_init+0x3bc>
    df72:	361c      	adds	r6, #28
    df74:	2100      	movs	r1, #0
#if (!SAML21) && (!SAMC20) && (!SAMC21) && (!SAML22) && (!SAMR30)
		while (hw->SYNCBUSY.reg & (
    df76:	4d1d      	ldr	r5, [pc, #116]	; (dfec <tcc_init+0x3ec>)
    df78:	002a      	movs	r2, r5
    df7a:	408a      	lsls	r2, r1
    df7c:	68a3      	ldr	r3, [r4, #8]
    df7e:	421a      	tst	r2, r3
    df80:	d1fc      	bne.n	df7c <tcc_init+0x37c>
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
			/* Wait for sync */
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
    df82:	ce04      	ldmia	r6!, {r2}
    df84:	000b      	movs	r3, r1
    df86:	3310      	adds	r3, #16
    df88:	009b      	lsls	r3, r3, #2
    df8a:	18e3      	adds	r3, r4, r3
    df8c:	605a      	str	r2, [r3, #4]
		/* Wait for sync */
	}
#endif
	hw->PER.reg = (config->counter.period);

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    df8e:	3101      	adds	r1, #1
    df90:	4288      	cmp	r0, r1
    df92:	dcf1      	bgt.n	df78 <tcc_init+0x378>
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
    df94:	2000      	movs	r0, #0
    df96:	e014      	b.n	dfc2 <tcc_init+0x3c2>

	/* Check all channel values */
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
		if ((config->compare.match[i] > count_max)
			) {
			return STATUS_ERR_INVALID_ARG;
    df98:	2017      	movs	r0, #23
    df9a:	e012      	b.n	dfc2 <tcc_init+0x3c2>
    df9c:	2017      	movs	r0, #23
    df9e:	e010      	b.n	dfc2 <tcc_init+0x3c2>
    dfa0:	2017      	movs	r0, #23
    dfa2:	e00e      	b.n	dfc2 <tcc_init+0x3c2>
    dfa4:	2017      	movs	r0, #23
    dfa6:	e00c      	b.n	dfc2 <tcc_init+0x3c2>
		if (!config->pins.enable_wave_out_pin[i]) {
			continue;
		}
		/* Output line is not supported */
		if (i >= _tcc_ow_nums[module_index]) {
			return STATUS_ERR_INVALID_ARG;
    dfa8:	2017      	movs	r0, #23
    dfaa:	e00a      	b.n	dfc2 <tcc_init+0x3c2>
		if (config->capture.channel_function[i] ==
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
    dfac:	2017      	movs	r0, #23
    dfae:	e008      	b.n	dfc2 <tcc_init+0x3c2>

	drvctrl = 0;

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
		if (config->wave_ext.invert[i]) {
			if (i >= ow_num) {
    dfb0:	2017      	movs	r0, #23
    dfb2:	e006      	b.n	dfc2 <tcc_init+0x3c2>
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
		}
		if (config->wave_ext.non_recoverable_fault[i].output !=
			TCC_FAULT_STATE_OUTPUT_OFF) {
			if (i >= ow_num) {
    dfb4:	2017      	movs	r0, #23
    dfb6:	e004      	b.n	dfc2 <tcc_init+0x3c2>
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
		if (wav_cfg->wave_polarity[n]) {
			if (n >= cc_num) {
				return STATUS_ERR_INVALID_ARG;
    dfb8:	2017      	movs	r0, #23
    dfba:	e002      	b.n	dfc2 <tcc_init+0x3c2>
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
    dfbc:	2000      	movs	r0, #0
    dfbe:	e000      	b.n	dfc2 <tcc_init+0x3c2>
		if (config->capture.channel_function[i] ==
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
    dfc0:	2017      	movs	r0, #23
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
}
    dfc2:	b00f      	add	sp, #60	; 0x3c
    dfc4:	bc3c      	pop	{r2, r3, r4, r5}
    dfc6:	4690      	mov	r8, r2
    dfc8:	4699      	mov	r9, r3
    dfca:	46a2      	mov	sl, r4
    dfcc:	46ab      	mov	fp, r5
    dfce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dfd0:	2000048c 	.word	0x2000048c
    dfd4:	00013e50 	.word	0x00013e50
    dfd8:	0000d92d 	.word	0x0000d92d
    dfdc:	0000d8a1 	.word	0x0000d8a1
    dfe0:	0000da25 	.word	0x0000da25
    dfe4:	00020040 	.word	0x00020040
    dfe8:	00040080 	.word	0x00040080
    dfec:	00080100 	.word	0x00080100

0000dff0 <tcc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    dff0:	0092      	lsls	r2, r2, #2
    dff2:	1883      	adds	r3, r0, r2
    dff4:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->register_callback_mask |= _tcc_intflag[callback_type];
    dff6:	4b03      	ldr	r3, [pc, #12]	; (e004 <tcc_register_callback+0x14>)
    dff8:	58d3      	ldr	r3, [r2, r3]
    dffa:	6b42      	ldr	r2, [r0, #52]	; 0x34
    dffc:	4313      	orrs	r3, r2
    dffe:	6343      	str	r3, [r0, #52]	; 0x34

	return STATUS_OK;
}
    e000:	2000      	movs	r0, #0
    e002:	4770      	bx	lr
    e004:	00013e74 	.word	0x00013e74

0000e008 <tcc_enable_callback>:
 * \param[in]     callback_type Callback type given by an enum
 */
void tcc_enable_callback(
		struct tcc_module *const module,
		const enum tcc_callback callback_type)
{
    e008:	b570      	push	{r4, r5, r6, lr}
    e00a:	0004      	movs	r4, r0
    e00c:	000d      	movs	r5, r1
	Assert(module);
	Assert(module->hw);

	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));
    e00e:	6800      	ldr	r0, [r0, #0]
    e010:	4b09      	ldr	r3, [pc, #36]	; (e038 <tcc_enable_callback+0x30>)
    e012:	4798      	blx	r3
{
	static uint8_t tcc_interrupt_vectors[TCC_INST_NUM] = {
		MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_VECT_NUM, 0)
	};

	return (enum system_interrupt_vector)tcc_interrupt_vectors[inst_num];
    e014:	4b09      	ldr	r3, [pc, #36]	; (e03c <tcc_enable_callback+0x34>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    e016:	5c1b      	ldrb	r3, [r3, r0]
    e018:	221f      	movs	r2, #31
    e01a:	401a      	ands	r2, r3
    e01c:	2301      	movs	r3, #1
    e01e:	4093      	lsls	r3, r2
    e020:	4a07      	ldr	r2, [pc, #28]	; (e040 <tcc_enable_callback+0x38>)
    e022:	6013      	str	r3, [r2, #0]
	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));

	/* Enable channel or other callbacks */
	module->enable_callback_mask |= _tcc_intflag[callback_type];
    e024:	00ad      	lsls	r5, r5, #2
    e026:	4b07      	ldr	r3, [pc, #28]	; (e044 <tcc_enable_callback+0x3c>)
    e028:	58ea      	ldr	r2, [r5, r3]
    e02a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    e02c:	4313      	orrs	r3, r2
    e02e:	63a3      	str	r3, [r4, #56]	; 0x38
	module->hw->INTENSET.reg = _tcc_intflag[callback_type];
    e030:	6823      	ldr	r3, [r4, #0]
    e032:	629a      	str	r2, [r3, #40]	; 0x28
}
    e034:	bd70      	pop	{r4, r5, r6, pc}
    e036:	46c0      	nop			; (mov r8, r8)
    e038:	0000da85 	.word	0x0000da85
    e03c:	00013ea4 	.word	0x00013ea4
    e040:	e000e100 	.word	0xe000e100
    e044:	00013e74 	.word	0x00013e74

0000e048 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    e048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e04a:	464f      	mov	r7, r9
    e04c:	4646      	mov	r6, r8
    e04e:	b4c0      	push	{r6, r7}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    e050:	0080      	lsls	r0, r0, #2
    e052:	4b11      	ldr	r3, [pc, #68]	; (e098 <_tcc_interrupt_handler+0x50>)
    e054:	58c3      	ldr	r3, [r0, r3]
    e056:	4699      	mov	r9, r3
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    e058:	681b      	ldr	r3, [r3, #0]
    e05a:	6adf      	ldr	r7, [r3, #44]	; 0x2c
    e05c:	464b      	mov	r3, r9
    e05e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    e060:	401f      	ands	r7, r3
    e062:	464b      	mov	r3, r9
    e064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    e066:	401f      	ands	r7, r3
    e068:	4d0c      	ldr	r5, [pc, #48]	; (e09c <_tcc_interrupt_handler+0x54>)
    e06a:	464b      	mov	r3, r9
    e06c:	1d1c      	adds	r4, r3, #4
    e06e:	2334      	movs	r3, #52	; 0x34
    e070:	444b      	add	r3, r9
    e072:	4698      	mov	r8, r3
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    e074:	682e      	ldr	r6, [r5, #0]
    e076:	423e      	tst	r6, r7
    e078:	d005      	beq.n	e086 <_tcc_interrupt_handler+0x3e>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    e07a:	4648      	mov	r0, r9
    e07c:	6823      	ldr	r3, [r4, #0]
    e07e:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    e080:	464b      	mov	r3, r9
    e082:	681b      	ldr	r3, [r3, #0]
    e084:	62de      	str	r6, [r3, #44]	; 0x2c
    e086:	3504      	adds	r5, #4
    e088:	3404      	adds	r4, #4
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    e08a:	4544      	cmp	r4, r8
    e08c:	d1f2      	bne.n	e074 <_tcc_interrupt_handler+0x2c>
			(module->callback[i])(module);
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
		}
	}
}
    e08e:	bc0c      	pop	{r2, r3}
    e090:	4690      	mov	r8, r2
    e092:	4699      	mov	r9, r3
    e094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e096:	46c0      	nop			; (mov r8, r8)
    e098:	2000048c 	.word	0x2000048c
    e09c:	00013e74 	.word	0x00013e74

0000e0a0 <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    e0a0:	b510      	push	{r4, lr}
    e0a2:	2000      	movs	r0, #0
    e0a4:	4b01      	ldr	r3, [pc, #4]	; (e0ac <TCC0_Handler+0xc>)
    e0a6:	4798      	blx	r3
    e0a8:	bd10      	pop	{r4, pc}
    e0aa:	46c0      	nop			; (mov r8, r8)
    e0ac:	0000e049 	.word	0x0000e049

0000e0b0 <TCC1_Handler>:
    e0b0:	b510      	push	{r4, lr}
    e0b2:	2001      	movs	r0, #1
    e0b4:	4b01      	ldr	r3, [pc, #4]	; (e0bc <TCC1_Handler+0xc>)
    e0b6:	4798      	blx	r3
    e0b8:	bd10      	pop	{r4, pc}
    e0ba:	46c0      	nop			; (mov r8, r8)
    e0bc:	0000e049 	.word	0x0000e049

0000e0c0 <TCC2_Handler>:
    e0c0:	b510      	push	{r4, lr}
    e0c2:	2002      	movs	r0, #2
    e0c4:	4b01      	ldr	r3, [pc, #4]	; (e0cc <TCC2_Handler+0xc>)
    e0c6:	4798      	blx	r3
    e0c8:	bd10      	pop	{r4, pc}
    e0ca:	46c0      	nop			; (mov r8, r8)
    e0cc:	0000e049 	.word	0x0000e049

0000e0d0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    e0d0:	e7fe      	b.n	e0d0 <Dummy_Handler>
    e0d2:	46c0      	nop			; (mov r8, r8)

0000e0d4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    e0d4:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    e0d6:	4b2e      	ldr	r3, [pc, #184]	; (e190 <Reset_Handler+0xbc>)
    e0d8:	4a2e      	ldr	r2, [pc, #184]	; (e194 <Reset_Handler+0xc0>)
    e0da:	429a      	cmp	r2, r3
    e0dc:	d003      	beq.n	e0e6 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    e0de:	4b2e      	ldr	r3, [pc, #184]	; (e198 <Reset_Handler+0xc4>)
    e0e0:	4a2b      	ldr	r2, [pc, #172]	; (e190 <Reset_Handler+0xbc>)
    e0e2:	429a      	cmp	r2, r3
    e0e4:	d304      	bcc.n	e0f0 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    e0e6:	4b2d      	ldr	r3, [pc, #180]	; (e19c <Reset_Handler+0xc8>)
    e0e8:	4a2d      	ldr	r2, [pc, #180]	; (e1a0 <Reset_Handler+0xcc>)
    e0ea:	429a      	cmp	r2, r3
    e0ec:	d310      	bcc.n	e110 <Reset_Handler+0x3c>
    e0ee:	e01e      	b.n	e12e <Reset_Handler+0x5a>
    e0f0:	4a2c      	ldr	r2, [pc, #176]	; (e1a4 <Reset_Handler+0xd0>)
    e0f2:	4b29      	ldr	r3, [pc, #164]	; (e198 <Reset_Handler+0xc4>)
    e0f4:	3303      	adds	r3, #3
    e0f6:	1a9b      	subs	r3, r3, r2
    e0f8:	089b      	lsrs	r3, r3, #2
    e0fa:	3301      	adds	r3, #1
    e0fc:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    e0fe:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    e100:	4823      	ldr	r0, [pc, #140]	; (e190 <Reset_Handler+0xbc>)
    e102:	4924      	ldr	r1, [pc, #144]	; (e194 <Reset_Handler+0xc0>)
    e104:	588c      	ldr	r4, [r1, r2]
    e106:	5084      	str	r4, [r0, r2]
    e108:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    e10a:	429a      	cmp	r2, r3
    e10c:	d1fa      	bne.n	e104 <Reset_Handler+0x30>
    e10e:	e7ea      	b.n	e0e6 <Reset_Handler+0x12>
    e110:	4a25      	ldr	r2, [pc, #148]	; (e1a8 <Reset_Handler+0xd4>)
    e112:	4b22      	ldr	r3, [pc, #136]	; (e19c <Reset_Handler+0xc8>)
    e114:	3303      	adds	r3, #3
    e116:	1a9b      	subs	r3, r3, r2
    e118:	089b      	lsrs	r3, r3, #2
    e11a:	3301      	adds	r3, #1
    e11c:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    e11e:	2200      	movs	r2, #0
                *pDest++ = 0;
    e120:	481f      	ldr	r0, [pc, #124]	; (e1a0 <Reset_Handler+0xcc>)
    e122:	2100      	movs	r1, #0
    e124:	1814      	adds	r4, r2, r0
    e126:	6021      	str	r1, [r4, #0]
    e128:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    e12a:	429a      	cmp	r2, r3
    e12c:	d1fa      	bne.n	e124 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    e12e:	4a1f      	ldr	r2, [pc, #124]	; (e1ac <Reset_Handler+0xd8>)
    e130:	21ff      	movs	r1, #255	; 0xff
    e132:	4b1f      	ldr	r3, [pc, #124]	; (e1b0 <Reset_Handler+0xdc>)
    e134:	438b      	bics	r3, r1
    e136:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    e138:	39fd      	subs	r1, #253	; 0xfd
    e13a:	2390      	movs	r3, #144	; 0x90
    e13c:	005b      	lsls	r3, r3, #1
    e13e:	4a1d      	ldr	r2, [pc, #116]	; (e1b4 <Reset_Handler+0xe0>)
    e140:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    e142:	481d      	ldr	r0, [pc, #116]	; (e1b8 <Reset_Handler+0xe4>)
    e144:	78c3      	ldrb	r3, [r0, #3]
    e146:	2403      	movs	r4, #3
    e148:	43a3      	bics	r3, r4
    e14a:	2202      	movs	r2, #2
    e14c:	4313      	orrs	r3, r2
    e14e:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    e150:	78c3      	ldrb	r3, [r0, #3]
    e152:	260c      	movs	r6, #12
    e154:	43b3      	bics	r3, r6
    e156:	2108      	movs	r1, #8
    e158:	430b      	orrs	r3, r1
    e15a:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    e15c:	4b17      	ldr	r3, [pc, #92]	; (e1bc <Reset_Handler+0xe8>)
    e15e:	7b98      	ldrb	r0, [r3, #14]
    e160:	2530      	movs	r5, #48	; 0x30
    e162:	43a8      	bics	r0, r5
    e164:	0005      	movs	r5, r0
    e166:	2020      	movs	r0, #32
    e168:	4328      	orrs	r0, r5
    e16a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    e16c:	7b98      	ldrb	r0, [r3, #14]
    e16e:	43b0      	bics	r0, r6
    e170:	4301      	orrs	r1, r0
    e172:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    e174:	7b99      	ldrb	r1, [r3, #14]
    e176:	43a1      	bics	r1, r4
    e178:	430a      	orrs	r2, r1
    e17a:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    e17c:	4a10      	ldr	r2, [pc, #64]	; (e1c0 <Reset_Handler+0xec>)
    e17e:	6851      	ldr	r1, [r2, #4]
    e180:	2380      	movs	r3, #128	; 0x80
    e182:	430b      	orrs	r3, r1
    e184:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    e186:	4b0f      	ldr	r3, [pc, #60]	; (e1c4 <Reset_Handler+0xf0>)
    e188:	4798      	blx	r3

        /* Branch to main function */
        main();
    e18a:	4b0f      	ldr	r3, [pc, #60]	; (e1c8 <Reset_Handler+0xf4>)
    e18c:	4798      	blx	r3
    e18e:	e7fe      	b.n	e18e <Reset_Handler+0xba>
    e190:	20000000 	.word	0x20000000
    e194:	00014a28 	.word	0x00014a28
    e198:	20000084 	.word	0x20000084
    e19c:	20000e3c 	.word	0x20000e3c
    e1a0:	20000084 	.word	0x20000084
    e1a4:	20000004 	.word	0x20000004
    e1a8:	20000088 	.word	0x20000088
    e1ac:	e000ed00 	.word	0xe000ed00
    e1b0:	00008000 	.word	0x00008000
    e1b4:	41007000 	.word	0x41007000
    e1b8:	41005000 	.word	0x41005000
    e1bc:	41004800 	.word	0x41004800
    e1c0:	41004000 	.word	0x41004000
    e1c4:	000114e9 	.word	0x000114e9
    e1c8:	0000fbf5 	.word	0x0000fbf5

0000e1cc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    e1cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    e1ce:	4647      	mov	r7, r8
    e1d0:	b480      	push	{r7}
    e1d2:	000c      	movs	r4, r1
    e1d4:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    e1d6:	2800      	cmp	r0, #0
    e1d8:	d10d      	bne.n	e1f6 <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
    e1da:	2a00      	cmp	r2, #0
    e1dc:	dd0e      	ble.n	e1fc <_read+0x30>
    e1de:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    e1e0:	4e08      	ldr	r6, [pc, #32]	; (e204 <_read+0x38>)
    e1e2:	4d09      	ldr	r5, [pc, #36]	; (e208 <_read+0x3c>)
    e1e4:	6830      	ldr	r0, [r6, #0]
    e1e6:	0021      	movs	r1, r4
    e1e8:	682b      	ldr	r3, [r5, #0]
    e1ea:	4798      	blx	r3
		ptr++;
    e1ec:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    e1ee:	42a7      	cmp	r7, r4
    e1f0:	d1f8      	bne.n	e1e4 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    e1f2:	4640      	mov	r0, r8
    e1f4:	e003      	b.n	e1fe <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    e1f6:	2001      	movs	r0, #1
    e1f8:	4240      	negs	r0, r0
    e1fa:	e000      	b.n	e1fe <_read+0x32>
	}

	for (; len > 0; --len) {
    e1fc:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
    e1fe:	bc04      	pop	{r2}
    e200:	4690      	mov	r8, r2
    e202:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e204:	200004a0 	.word	0x200004a0
    e208:	20000498 	.word	0x20000498

0000e20c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    e20c:	b5f0      	push	{r4, r5, r6, r7, lr}
    e20e:	4647      	mov	r7, r8
    e210:	b480      	push	{r7}
    e212:	000e      	movs	r6, r1
    e214:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    e216:	3801      	subs	r0, #1
    e218:	2802      	cmp	r0, #2
    e21a:	d811      	bhi.n	e240 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
    e21c:	2a00      	cmp	r2, #0
    e21e:	d012      	beq.n	e246 <_write+0x3a>
    e220:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    e222:	4b0c      	ldr	r3, [pc, #48]	; (e254 <_write+0x48>)
    e224:	4698      	mov	r8, r3
    e226:	4f0c      	ldr	r7, [pc, #48]	; (e258 <_write+0x4c>)
    e228:	4643      	mov	r3, r8
    e22a:	6818      	ldr	r0, [r3, #0]
    e22c:	5d31      	ldrb	r1, [r6, r4]
    e22e:	683b      	ldr	r3, [r7, #0]
    e230:	4798      	blx	r3
    e232:	2800      	cmp	r0, #0
    e234:	db09      	blt.n	e24a <_write+0x3e>
			return -1;
		}
		++nChars;
    e236:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    e238:	42a5      	cmp	r5, r4
    e23a:	d1f5      	bne.n	e228 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
    e23c:	0020      	movs	r0, r4
    e23e:	e006      	b.n	e24e <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    e240:	2001      	movs	r0, #1
    e242:	4240      	negs	r0, r0
    e244:	e003      	b.n	e24e <_write+0x42>
	}

	for (; len != 0; --len) {
    e246:	2000      	movs	r0, #0
    e248:	e001      	b.n	e24e <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    e24a:	2001      	movs	r0, #1
    e24c:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
    e24e:	bc04      	pop	{r2}
    e250:	4690      	mov	r8, r2
    e252:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e254:	200004a0 	.word	0x200004a0
    e258:	2000049c 	.word	0x2000049c

0000e25c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    e25c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    e25e:	4a06      	ldr	r2, [pc, #24]	; (e278 <_sbrk+0x1c>)
    e260:	6812      	ldr	r2, [r2, #0]
    e262:	2a00      	cmp	r2, #0
    e264:	d102      	bne.n	e26c <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    e266:	4905      	ldr	r1, [pc, #20]	; (e27c <_sbrk+0x20>)
    e268:	4a03      	ldr	r2, [pc, #12]	; (e278 <_sbrk+0x1c>)
    e26a:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    e26c:	4a02      	ldr	r2, [pc, #8]	; (e278 <_sbrk+0x1c>)
    e26e:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    e270:	18c3      	adds	r3, r0, r3
    e272:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    e274:	4770      	bx	lr
    e276:	46c0      	nop			; (mov r8, r8)
    e278:	200000fc 	.word	0x200000fc
    e27c:	20002e40 	.word	0x20002e40

0000e280 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    e280:	2001      	movs	r0, #1
    e282:	4240      	negs	r0, r0
    e284:	4770      	bx	lr
    e286:	46c0      	nop			; (mov r8, r8)

0000e288 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    e288:	2380      	movs	r3, #128	; 0x80
    e28a:	019b      	lsls	r3, r3, #6
    e28c:	604b      	str	r3, [r1, #4]

	return 0;
}
    e28e:	2000      	movs	r0, #0
    e290:	4770      	bx	lr
    e292:	46c0      	nop			; (mov r8, r8)

0000e294 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    e294:	2001      	movs	r0, #1
    e296:	4770      	bx	lr

0000e298 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    e298:	2000      	movs	r0, #0
    e29a:	4770      	bx	lr

0000e29c <_http_client_send_wait>:
		module->cb(module, HTTP_CLIENT_CALLBACK_DISCONNECTED, &data);
	}
}

int _http_client_send_wait(void *_module, char *buffer, size_t buffer_len)
{
    e29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e29e:	0004      	movs	r4, r0
	int result;
	struct http_client_module *const module = (struct http_client_module *const)_module;
	
	module->sending = 1;
    e2a0:	2041      	movs	r0, #65	; 0x41
    e2a2:	5c25      	ldrb	r5, [r4, r0]
    e2a4:	2301      	movs	r3, #1
    e2a6:	432b      	orrs	r3, r5
    e2a8:	5423      	strb	r3, [r4, r0]

	if ((result = send(module->sock, (void*)buffer, buffer_len, 0)) < 0) {
    e2aa:	b292      	uxth	r2, r2
    e2ac:	2000      	movs	r0, #0
    e2ae:	5620      	ldrsb	r0, [r4, r0]
    e2b0:	2300      	movs	r3, #0
    e2b2:	4d13      	ldr	r5, [pc, #76]	; (e300 <_http_client_send_wait+0x64>)
    e2b4:	47a8      	blx	r5
    e2b6:	2800      	cmp	r0, #0
    e2b8:	db08      	blt.n	e2cc <_http_client_send_wait+0x30>
		module->sending = 0;
		return result;
	}
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    e2ba:	2341      	movs	r3, #65	; 0x41
    e2bc:	5ce3      	ldrb	r3, [r4, r3]
    e2be:	07db      	lsls	r3, r3, #31
    e2c0:	d519      	bpl.n	e2f6 <_http_client_send_wait+0x5a>
    e2c2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
		m2m_wifi_handle_events(NULL);
		sw_timer_task(module->config.timer_inst);
	}

	return 0;
    e2c4:	2000      	movs	r0, #0

	if ((result = send(module->sock, (void*)buffer, buffer_len, 0)) < 0) {
		module->sending = 0;
		return result;
	}
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    e2c6:	2b02      	cmp	r3, #2
    e2c8:	d918      	bls.n	e2fc <_http_client_send_wait+0x60>
    e2ca:	e005      	b.n	e2d8 <_http_client_send_wait+0x3c>
	struct http_client_module *const module = (struct http_client_module *const)_module;
	
	module->sending = 1;

	if ((result = send(module->sock, (void*)buffer, buffer_len, 0)) < 0) {
		module->sending = 0;
    e2cc:	2241      	movs	r2, #65	; 0x41
    e2ce:	5ca3      	ldrb	r3, [r4, r2]
    e2d0:	2101      	movs	r1, #1
    e2d2:	438b      	bics	r3, r1
    e2d4:	54a3      	strb	r3, [r4, r2]
		return result;
    e2d6:	e011      	b.n	e2fc <_http_client_send_wait+0x60>
	}
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
		m2m_wifi_handle_events(NULL);
    e2d8:	4f0a      	ldr	r7, [pc, #40]	; (e304 <_http_client_send_wait+0x68>)
		sw_timer_task(module->config.timer_inst);
    e2da:	4e0b      	ldr	r6, [pc, #44]	; (e308 <_http_client_send_wait+0x6c>)

	if ((result = send(module->sock, (void*)buffer, buffer_len, 0)) < 0) {
		module->sending = 0;
		return result;
	}
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    e2dc:	2541      	movs	r5, #65	; 0x41
		m2m_wifi_handle_events(NULL);
    e2de:	2000      	movs	r0, #0
    e2e0:	47b8      	blx	r7
		sw_timer_task(module->config.timer_inst);
    e2e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
    e2e4:	47b0      	blx	r6

	if ((result = send(module->sock, (void*)buffer, buffer_len, 0)) < 0) {
		module->sending = 0;
		return result;
	}
	while (module->sending == 1 && module->req.state > STATE_SOCK_CONNECTED){
    e2e6:	5d63      	ldrb	r3, [r4, r5]
    e2e8:	07db      	lsls	r3, r3, #31
    e2ea:	d506      	bpl.n	e2fa <_http_client_send_wait+0x5e>
    e2ec:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    e2ee:	2b02      	cmp	r3, #2
    e2f0:	d8f5      	bhi.n	e2de <_http_client_send_wait+0x42>
		m2m_wifi_handle_events(NULL);
		sw_timer_task(module->config.timer_inst);
	}

	return 0;
    e2f2:	2000      	movs	r0, #0
    e2f4:	e002      	b.n	e2fc <_http_client_send_wait+0x60>
    e2f6:	2000      	movs	r0, #0
    e2f8:	e000      	b.n	e2fc <_http_client_send_wait+0x60>
    e2fa:	2000      	movs	r0, #0
}
    e2fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e2fe:	46c0      	nop			; (mov r8, r8)
    e300:	0000b941 	.word	0x0000b941
    e304:	00009bd1 	.word	0x00009bd1
    e308:	0000f47d 	.word	0x0000f47d

0000e30c <http_client_get_config_defaults>:
 */
static struct http_client_module *module_ref_inst[TCP_SOCK_MAX] = {NULL,};

void http_client_get_config_defaults(struct http_client_config *const config)
{
	config->port = 80;
    e30c:	2350      	movs	r3, #80	; 0x50
    e30e:	8003      	strh	r3, [r0, #0]
	config->tls = 0;
    e310:	2300      	movs	r3, #0
    e312:	7083      	strb	r3, [r0, #2]
	config->timeout = 20000;
    e314:	4a05      	ldr	r2, [pc, #20]	; (e32c <http_client_get_config_defaults+0x20>)
    e316:	8102      	strh	r2, [r0, #8]
	config->timer_inst = NULL;
    e318:	6043      	str	r3, [r0, #4]
	config->recv_buffer = NULL;
    e31a:	60c3      	str	r3, [r0, #12]
	config->recv_buffer_size = 256;
    e31c:	3301      	adds	r3, #1
    e31e:	33ff      	adds	r3, #255	; 0xff
    e320:	6103      	str	r3, [r0, #16]
	config->send_buffer_size = MIN_SEND_BUFFER_SIZE;
    e322:	3bae      	subs	r3, #174	; 0xae
    e324:	6143      	str	r3, [r0, #20]
	config->user_agent = DEFAULT_USER_AGENT;
    e326:	4b02      	ldr	r3, [pc, #8]	; (e330 <http_client_get_config_defaults+0x24>)
    e328:	6183      	str	r3, [r0, #24]
}
    e32a:	4770      	bx	lr
    e32c:	00004e20 	.word	0x00004e20
    e330:	00013f68 	.word	0x00013f68

0000e334 <http_client_init>:

int http_client_init(struct http_client_module *const module, struct http_client_config *config)
{
    e334:	b570      	push	{r4, r5, r6, lr}
    e336:	0004      	movs	r4, r0
    e338:	000d      	movs	r5, r1
	/* Checks the parameters. */
	if (module == NULL || config == NULL) {
    e33a:	2800      	cmp	r0, #0
    e33c:	d034      	beq.n	e3a8 <http_client_init+0x74>
    e33e:	2900      	cmp	r1, #0
    e340:	d035      	beq.n	e3ae <http_client_init+0x7a>
		return -EINVAL;
	}

	if (config->recv_buffer_size == 0) {
    e342:	690b      	ldr	r3, [r1, #16]
    e344:	2b00      	cmp	r3, #0
    e346:	d035      	beq.n	e3b4 <http_client_init+0x80>
		return -EINVAL;
	}

	if (config->timer_inst == NULL) {
    e348:	684b      	ldr	r3, [r1, #4]
    e34a:	2b00      	cmp	r3, #0
    e34c:	d035      	beq.n	e3ba <http_client_init+0x86>
		return -EINVAL;
	}

	if (config->send_buffer_size < MIN_SEND_BUFFER_SIZE) {
    e34e:	694b      	ldr	r3, [r1, #20]
    e350:	2b51      	cmp	r3, #81	; 0x51
    e352:	d935      	bls.n	e3c0 <http_client_init+0x8c>
		return -EINVAL;
	}

	memset(module, 0, sizeof(struct http_client_module));
    e354:	22e8      	movs	r2, #232	; 0xe8
    e356:	2100      	movs	r1, #0
    e358:	4b1e      	ldr	r3, [pc, #120]	; (e3d4 <http_client_init+0xa0>)
    e35a:	4798      	blx	r3
	memcpy(&module->config, config, sizeof(struct http_client_config));
    e35c:	0020      	movs	r0, r4
    e35e:	3050      	adds	r0, #80	; 0x50
    e360:	221c      	movs	r2, #28
    e362:	0029      	movs	r1, r5
    e364:	4b1c      	ldr	r3, [pc, #112]	; (e3d8 <http_client_init+0xa4>)
    e366:	4798      	blx	r3

	/* Allocate the buffer in the heap. */
	if (module->config.recv_buffer == NULL) {
    e368:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    e36a:	2b00      	cmp	r3, #0
    e36c:	d10a      	bne.n	e384 <http_client_init+0x50>
		module->config.recv_buffer = malloc(config->recv_buffer_size);
    e36e:	6928      	ldr	r0, [r5, #16]
    e370:	4b1a      	ldr	r3, [pc, #104]	; (e3dc <http_client_init+0xa8>)
    e372:	4798      	blx	r3
    e374:	65e0      	str	r0, [r4, #92]	; 0x5c
		if (module->config.recv_buffer == NULL) {
    e376:	2800      	cmp	r0, #0
    e378:	d025      	beq.n	e3c6 <http_client_init+0x92>
			return -ENOMEM;
		}
		module->alloc_buffer = 1;
    e37a:	2241      	movs	r2, #65	; 0x41
    e37c:	5ca1      	ldrb	r1, [r4, r2]
    e37e:	2304      	movs	r3, #4
    e380:	430b      	orrs	r3, r1
    e382:	54a3      	strb	r3, [r4, r2]
	}

	if (config->timeout > 0) {
    e384:	892b      	ldrh	r3, [r5, #8]
    e386:	2b00      	cmp	r3, #0
    e388:	d008      	beq.n	e39c <http_client_init+0x68>
		/* Enable the timer. */
		module->timer_id = sw_timer_register_callback(config->timer_inst, http_client_timer_callback, (void *)module, 0);
    e38a:	6868      	ldr	r0, [r5, #4]
    e38c:	2300      	movs	r3, #0
    e38e:	0022      	movs	r2, r4
    e390:	4913      	ldr	r1, [pc, #76]	; (e3e0 <http_client_init+0xac>)
    e392:	4d14      	ldr	r5, [pc, #80]	; (e3e4 <http_client_init+0xb0>)
    e394:	47a8      	blx	r5
    e396:	64a0      	str	r0, [r4, #72]	; 0x48

		if (module->timer_id < 0) {
    e398:	2800      	cmp	r0, #0
    e39a:	db17      	blt.n	e3cc <http_client_init+0x98>
			return -ENOSPC;
		}
	}

	module->req.state = STATE_INIT;
    e39c:	2300      	movs	r3, #0
    e39e:	66e3      	str	r3, [r4, #108]	; 0x6c
	module->resp.state = STATE_PARSE_HEADER;
    e3a0:	22d8      	movs	r2, #216	; 0xd8
    e3a2:	50a3      	str	r3, [r4, r2]

	return 0;
    e3a4:	2000      	movs	r0, #0
    e3a6:	e013      	b.n	e3d0 <http_client_init+0x9c>

int http_client_init(struct http_client_module *const module, struct http_client_config *config)
{
	/* Checks the parameters. */
	if (module == NULL || config == NULL) {
		return -EINVAL;
    e3a8:	2016      	movs	r0, #22
    e3aa:	4240      	negs	r0, r0
    e3ac:	e010      	b.n	e3d0 <http_client_init+0x9c>
    e3ae:	2016      	movs	r0, #22
    e3b0:	4240      	negs	r0, r0
    e3b2:	e00d      	b.n	e3d0 <http_client_init+0x9c>
	}

	if (config->recv_buffer_size == 0) {
		return -EINVAL;
    e3b4:	2016      	movs	r0, #22
    e3b6:	4240      	negs	r0, r0
    e3b8:	e00a      	b.n	e3d0 <http_client_init+0x9c>
	}

	if (config->timer_inst == NULL) {
		return -EINVAL;
    e3ba:	2016      	movs	r0, #22
    e3bc:	4240      	negs	r0, r0
    e3be:	e007      	b.n	e3d0 <http_client_init+0x9c>
	}

	if (config->send_buffer_size < MIN_SEND_BUFFER_SIZE) {
		return -EINVAL;
    e3c0:	2016      	movs	r0, #22
    e3c2:	4240      	negs	r0, r0
    e3c4:	e004      	b.n	e3d0 <http_client_init+0x9c>

	/* Allocate the buffer in the heap. */
	if (module->config.recv_buffer == NULL) {
		module->config.recv_buffer = malloc(config->recv_buffer_size);
		if (module->config.recv_buffer == NULL) {
			return -ENOMEM;
    e3c6:	200c      	movs	r0, #12
    e3c8:	4240      	negs	r0, r0
    e3ca:	e001      	b.n	e3d0 <http_client_init+0x9c>
	if (config->timeout > 0) {
		/* Enable the timer. */
		module->timer_id = sw_timer_register_callback(config->timer_inst, http_client_timer_callback, (void *)module, 0);

		if (module->timer_id < 0) {
			return -ENOSPC;
    e3cc:	201c      	movs	r0, #28
    e3ce:	4240      	negs	r0, r0

	module->req.state = STATE_INIT;
	module->resp.state = STATE_PARSE_HEADER;

	return 0;
}
    e3d0:	bd70      	pop	{r4, r5, r6, pc}
    e3d2:	46c0      	nop			; (mov r8, r8)
    e3d4:	00011599 	.word	0x00011599
    e3d8:	0001155d 	.word	0x0001155d
    e3dc:	00011535 	.word	0x00011535
    e3e0:	0000e4f9 	.word	0x0000e4f9
    e3e4:	0000f3f9 	.word	0x0000f3f9

0000e3e8 <http_client_register_callback>:
}

int http_client_register_callback(struct http_client_module *const module, http_client_callback_t callback)
{
	/* Checks the parameters. */
	if (module == NULL) {
    e3e8:	2800      	cmp	r0, #0
    e3ea:	d002      	beq.n	e3f2 <http_client_register_callback+0xa>
		return -EINVAL;
	}

	module->cb = callback;
    e3ec:	64c1      	str	r1, [r0, #76]	; 0x4c

	return 0;
    e3ee:	2000      	movs	r0, #0
    e3f0:	e001      	b.n	e3f6 <http_client_register_callback+0xe>

int http_client_register_callback(struct http_client_module *const module, http_client_callback_t callback)
{
	/* Checks the parameters. */
	if (module == NULL) {
		return -EINVAL;
    e3f2:	2016      	movs	r0, #22
    e3f4:	4240      	negs	r0, r0
	}

	module->cb = callback;

	return 0;
}
    e3f6:	4770      	bx	lr

0000e3f8 <_http_client_clear_conn>:

	return 0;
}

void _http_client_clear_conn(struct http_client_module *const module, int reason)
{
    e3f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    e3fa:	b085      	sub	sp, #20
    e3fc:	0004      	movs	r4, r0
    e3fe:	000e      	movs	r6, r1
	union http_client_data data;

	if (module->req.entity.close) {
    e400:	23c0      	movs	r3, #192	; 0xc0
    e402:	58c3      	ldr	r3, [r0, r3]
    e404:	2b00      	cmp	r3, #0
    e406:	d002      	beq.n	e40e <_http_client_clear_conn+0x16>
		module->req.entity.close(module->req.entity.priv_data);
    e408:	22c4      	movs	r2, #196	; 0xc4
    e40a:	5880      	ldr	r0, [r0, r2]
    e40c:	4798      	blx	r3
	}

	memset(&module->req.entity, 0, sizeof(struct http_entity));
    e40e:	0020      	movs	r0, r4
    e410:	30b0      	adds	r0, #176	; 0xb0
    e412:	2218      	movs	r2, #24
    e414:	2100      	movs	r1, #0
    e416:	4b17      	ldr	r3, [pc, #92]	; (e474 <_http_client_clear_conn+0x7c>)
    e418:	4798      	blx	r3

	if (module->req.state >= STATE_TRY_SOCK_CONNECT) {
    e41a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    e41c:	2b00      	cmp	r3, #0
    e41e:	d003      	beq.n	e428 <_http_client_clear_conn+0x30>
		close(module->sock);
    e420:	2000      	movs	r0, #0
    e422:	5620      	ldrsb	r0, [r4, r0]
    e424:	4b14      	ldr	r3, [pc, #80]	; (e478 <_http_client_clear_conn+0x80>)
    e426:	4798      	blx	r3
	}

	module_ref_inst[module->sock] = NULL;
    e428:	2300      	movs	r3, #0
    e42a:	56e3      	ldrsb	r3, [r4, r3]
    e42c:	009b      	lsls	r3, r3, #2
    e42e:	2500      	movs	r5, #0
    e430:	4a12      	ldr	r2, [pc, #72]	; (e47c <_http_client_clear_conn+0x84>)
    e432:	509d      	str	r5, [r3, r2]
	memset(&module->req, 0, sizeof(struct http_client_req));
    e434:	0020      	movs	r0, r4
    e436:	306c      	adds	r0, #108	; 0x6c
    e438:	226c      	movs	r2, #108	; 0x6c
    e43a:	2100      	movs	r1, #0
    e43c:	4f0d      	ldr	r7, [pc, #52]	; (e474 <_http_client_clear_conn+0x7c>)
    e43e:	47b8      	blx	r7
	memset(&module->resp, 0, sizeof(struct http_client_resp));
    e440:	0020      	movs	r0, r4
    e442:	30d8      	adds	r0, #216	; 0xd8
    e444:	2210      	movs	r2, #16
    e446:	2100      	movs	r1, #0
    e448:	47b8      	blx	r7
	module->req.state = STATE_INIT;
    e44a:	66e5      	str	r5, [r4, #108]	; 0x6c
	module->resp.state = STATE_PARSE_HEADER;
    e44c:	23d8      	movs	r3, #216	; 0xd8
    e44e:	50e5      	str	r5, [r4, r3]

	module->sending = 0;
    e450:	2241      	movs	r2, #65	; 0x41
    e452:	5ca3      	ldrb	r3, [r4, r2]
	module->permanent = 0;
    e454:	2101      	movs	r1, #1
    e456:	438b      	bics	r3, r1
    e458:	3101      	adds	r1, #1
    e45a:	438b      	bics	r3, r1
    e45c:	54a3      	strb	r3, [r4, r2]
	data.disconnected.reason = reason;
    e45e:	9601      	str	r6, [sp, #4]
	if (module->cb) {
    e460:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    e462:	2b00      	cmp	r3, #0
    e464:	d003      	beq.n	e46e <_http_client_clear_conn+0x76>
		module->cb(module, HTTP_CLIENT_CALLBACK_DISCONNECTED, &data);
    e466:	aa01      	add	r2, sp, #4
    e468:	3102      	adds	r1, #2
    e46a:	0020      	movs	r0, r4
    e46c:	4798      	blx	r3
	}
}
    e46e:	b005      	add	sp, #20
    e470:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e472:	46c0      	nop			; (mov r8, r8)
    e474:	00011599 	.word	0x00011599
    e478:	0000ba6d 	.word	0x0000ba6d
    e47c:	20000100 	.word	0x20000100

0000e480 <http_client_socket_resolve_handler>:
	}

}

void http_client_socket_resolve_handler(uint8_t *doamin_name, uint32_t server_ip)
{
    e480:	b5f0      	push	{r4, r5, r6, r7, lr}
    e482:	b087      	sub	sp, #28
    e484:	9000      	str	r0, [sp, #0]
    e486:	9101      	str	r1, [sp, #4]
    e488:	4c17      	ldr	r4, [pc, #92]	; (e4e8 <http_client_socket_resolve_handler+0x68>)
    e48a:	0026      	movs	r6, r4
    e48c:	361c      	adds	r6, #28
	struct sockaddr_in addr_in;

	for (i = 0; i < TCP_SOCK_MAX; i++) {
		if (module_ref_inst[i] != NULL) {
			module = module_ref_inst[i];
			if (!strcmp((const char*)doamin_name, module->host) && module->req.state == STATE_TRY_SOCK_CONNECT) {
    e48e:	4f17      	ldr	r7, [pc, #92]	; (e4ec <http_client_socket_resolve_handler+0x6c>)
	int i;
	struct http_client_module *module;
	struct sockaddr_in addr_in;

	for (i = 0; i < TCP_SOCK_MAX; i++) {
		if (module_ref_inst[i] != NULL) {
    e490:	6825      	ldr	r5, [r4, #0]
    e492:	2d00      	cmp	r5, #0
    e494:	d023      	beq.n	e4de <http_client_socket_resolve_handler+0x5e>
			module = module_ref_inst[i];
			if (!strcmp((const char*)doamin_name, module->host) && module->req.state == STATE_TRY_SOCK_CONNECT) {
    e496:	1c69      	adds	r1, r5, #1
    e498:	9800      	ldr	r0, [sp, #0]
    e49a:	47b8      	blx	r7
    e49c:	2800      	cmp	r0, #0
    e49e:	d11e      	bne.n	e4de <http_client_socket_resolve_handler+0x5e>
    e4a0:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
    e4a2:	2b01      	cmp	r3, #1
    e4a4:	d11b      	bne.n	e4de <http_client_socket_resolve_handler+0x5e>
				if (server_ip == 0) { /* Host was not found or was not reachable. */ 
    e4a6:	9b01      	ldr	r3, [sp, #4]
    e4a8:	2b00      	cmp	r3, #0
    e4aa:	d105      	bne.n	e4b8 <http_client_socket_resolve_handler+0x38>
					_http_client_clear_conn(module, -EHOSTUNREACH);
    e4ac:	2176      	movs	r1, #118	; 0x76
    e4ae:	4249      	negs	r1, r1
    e4b0:	0028      	movs	r0, r5
    e4b2:	4b0f      	ldr	r3, [pc, #60]	; (e4f0 <http_client_socket_resolve_handler+0x70>)
    e4b4:	4798      	blx	r3
					return;
    e4b6:	e015      	b.n	e4e4 <http_client_socket_resolve_handler+0x64>
				}
				addr_in.sin_family = AF_INET;
    e4b8:	2302      	movs	r3, #2
    e4ba:	aa02      	add	r2, sp, #8
    e4bc:	8013      	strh	r3, [r2, #0]
				addr_in.sin_port = _htons(module->config.port);
    e4be:	334e      	adds	r3, #78	; 0x4e
    e4c0:	5aeb      	ldrh	r3, [r5, r3]
    e4c2:	021a      	lsls	r2, r3, #8
    e4c4:	0a1b      	lsrs	r3, r3, #8
    e4c6:	4313      	orrs	r3, r2
    e4c8:	aa02      	add	r2, sp, #8
    e4ca:	8053      	strh	r3, [r2, #2]
				addr_in.sin_addr.s_addr = server_ip;
    e4cc:	9b01      	ldr	r3, [sp, #4]
    e4ce:	9303      	str	r3, [sp, #12]
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
    e4d0:	2000      	movs	r0, #0
    e4d2:	5628      	ldrsb	r0, [r5, r0]
    e4d4:	2210      	movs	r2, #16
    e4d6:	a902      	add	r1, sp, #8
    e4d8:	4b06      	ldr	r3, [pc, #24]	; (e4f4 <http_client_socket_resolve_handler+0x74>)
    e4da:	4798      	blx	r3
				return;
    e4dc:	e002      	b.n	e4e4 <http_client_socket_resolve_handler+0x64>
    e4de:	3404      	adds	r4, #4
{
	int i;
	struct http_client_module *module;
	struct sockaddr_in addr_in;

	for (i = 0; i < TCP_SOCK_MAX; i++) {
    e4e0:	42b4      	cmp	r4, r6
    e4e2:	d1d5      	bne.n	e490 <http_client_socket_resolve_handler+0x10>
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
				return;
			}
		}
	}
}
    e4e4:	b007      	add	sp, #28
    e4e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e4e8:	20000100 	.word	0x20000100
    e4ec:	000119f1 	.word	0x000119f1
    e4f0:	0000e3f9 	.word	0x0000e3f9
    e4f4:	0000b8b1 	.word	0x0000b8b1

0000e4f8 <http_client_timer_callback>:

void http_client_timer_callback(struct sw_timer_module *const module, int timer_id, void *context, int period)
{
    e4f8:	b510      	push	{r4, lr}
	struct http_client_module *module_inst = (struct http_client_module *)context;

	/* Checks invalid arguments. */
	if (module_inst == NULL) {
    e4fa:	2a00      	cmp	r2, #0
    e4fc:	d004      	beq.n	e508 <http_client_timer_callback+0x10>
		return;
	}

	_http_client_clear_conn(module_inst, -ETIME);
    e4fe:	213e      	movs	r1, #62	; 0x3e
    e500:	4249      	negs	r1, r1
    e502:	0010      	movs	r0, r2
    e504:	4b01      	ldr	r3, [pc, #4]	; (e50c <http_client_timer_callback+0x14>)
    e506:	4798      	blx	r3
}
    e508:	bd10      	pop	{r4, pc}
    e50a:	46c0      	nop			; (mov r8, r8)
    e50c:	0000e3f9 	.word	0x0000e3f9

0000e510 <_http_client_request>:

	return 0;
}

void _http_client_request(struct http_client_module *const module)
{
    e510:	b5f0      	push	{r4, r5, r6, r7, lr}
    e512:	465f      	mov	r7, fp
    e514:	4656      	mov	r6, sl
    e516:	b4c0      	push	{r6, r7}
    e518:	b095      	sub	sp, #84	; 0x54
    e51a:	af02      	add	r7, sp, #8
    e51c:	0004      	movs	r4, r0
    e51e:	46eb      	mov	fp, sp
	struct stream_writer writer;
	int size;
	int result;
	char length[11];
	char *ptr;
	const char CH_LUT[] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'a', 'b', 'c', 'd', 'e', 'f'};
    e520:	2210      	movs	r2, #16
    e522:	49dd      	ldr	r1, [pc, #884]	; (e898 <_http_client_request+0x388>)
    e524:	2310      	movs	r3, #16
    e526:	2008      	movs	r0, #8
    e528:	1838      	adds	r0, r7, r0
    e52a:	18c0      	adds	r0, r0, r3
    e52c:	4bdb      	ldr	r3, [pc, #876]	; (e89c <_http_client_request+0x38c>)
    e52e:	4798      	blx	r3
	struct http_entity * entity;
	union http_client_data data;
#define HTTP_CHUNKED_MAX_LENGTH 3 /*TCP MTU is 1400(0x578) */
	char buffer[module->config.send_buffer_size];
    e530:	6e62      	ldr	r2, [r4, #100]	; 0x64
    e532:	1dd3      	adds	r3, r2, #7
    e534:	08db      	lsrs	r3, r3, #3
    e536:	00db      	lsls	r3, r3, #3
    e538:	4669      	mov	r1, sp
    e53a:	1acb      	subs	r3, r1, r3
    e53c:	469d      	mov	sp, r3
    e53e:	ae02      	add	r6, sp, #8

	if (module == NULL) {
    e540:	2c00      	cmp	r4, #0
    e542:	d100      	bne.n	e546 <_http_client_request+0x36>
    e544:	e235      	b.n	e9b2 <_http_client_request+0x4a2>
		return;
	}

	if (module->sending != 0) {
    e546:	2341      	movs	r3, #65	; 0x41
    e548:	5ce3      	ldrb	r3, [r4, r3]
    e54a:	07db      	lsls	r3, r3, #31
    e54c:	d500      	bpl.n	e550 <_http_client_request+0x40>
    e54e:	e230      	b.n	e9b2 <_http_client_request+0x4a2>
		return;
	}

	entity = &module->req.entity;

	switch (module->req.state) {
    e550:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    e552:	2b03      	cmp	r3, #3
    e554:	d003      	beq.n	e55e <_http_client_request+0x4e>
    e556:	2b04      	cmp	r3, #4
    e558:	d100      	bne.n	e55c <_http_client_request+0x4c>
    e55a:	e11a      	b.n	e792 <_http_client_request+0x282>
    e55c:	e227      	b.n	e9ae <_http_client_request+0x49e>
	case STATE_REQ_SEND_HEADER:
		/* Initializing variables. */
		module->req.content_length = 0;
    e55e:	2300      	movs	r3, #0
    e560:	21cc      	movs	r1, #204	; 0xcc
    e562:	5063      	str	r3, [r4, r1]
		module->req.sent_length = 0;
    e564:	3104      	adds	r1, #4
    e566:	5063      	str	r3, [r4, r1]

		stream_writer_init(&writer, buffer, module->config.send_buffer_size, _http_client_send_wait, (void *)module);
    e568:	9400      	str	r4, [sp, #0]
    e56a:	4bcd      	ldr	r3, [pc, #820]	; (e8a0 <_http_client_request+0x390>)
    e56c:	0031      	movs	r1, r6
    e56e:	202c      	movs	r0, #44	; 0x2c
    e570:	2508      	movs	r5, #8
    e572:	46ac      	mov	ip, r5
    e574:	44bc      	add	ip, r7
    e576:	4460      	add	r0, ip
    e578:	4dca      	ldr	r5, [pc, #808]	; (e8a4 <_http_client_request+0x394>)
    e57a:	47a8      	blx	r5
		/* Write Method. */
		if (module->req.method == HTTP_METHOD_GET) {
    e57c:	23c8      	movs	r3, #200	; 0xc8
    e57e:	5ce3      	ldrb	r3, [r4, r3]
    e580:	2b01      	cmp	r3, #1
    e582:	d108      	bne.n	e596 <_http_client_request+0x86>
			stream_writer_send_buffer(&writer, "GET ", 4);
    e584:	2204      	movs	r2, #4
    e586:	49c8      	ldr	r1, [pc, #800]	; (e8a8 <_http_client_request+0x398>)
    e588:	332b      	adds	r3, #43	; 0x2b
    e58a:	2008      	movs	r0, #8
    e58c:	1838      	adds	r0, r7, r0
    e58e:	18c0      	adds	r0, r0, r3
    e590:	4bc6      	ldr	r3, [pc, #792]	; (e8ac <_http_client_request+0x39c>)
    e592:	4798      	blx	r3
    e594:	e035      	b.n	e602 <_http_client_request+0xf2>
		} else if (module->req.method == HTTP_METHOD_POST) {
    e596:	2b02      	cmp	r3, #2
    e598:	d108      	bne.n	e5ac <_http_client_request+0x9c>
			stream_writer_send_buffer(&writer, "POST ", 5);
    e59a:	2205      	movs	r2, #5
    e59c:	49c4      	ldr	r1, [pc, #784]	; (e8b0 <_http_client_request+0x3a0>)
    e59e:	332a      	adds	r3, #42	; 0x2a
    e5a0:	2008      	movs	r0, #8
    e5a2:	1838      	adds	r0, r7, r0
    e5a4:	18c0      	adds	r0, r0, r3
    e5a6:	4bc1      	ldr	r3, [pc, #772]	; (e8ac <_http_client_request+0x39c>)
    e5a8:	4798      	blx	r3
    e5aa:	e02a      	b.n	e602 <_http_client_request+0xf2>
		} else if (module->req.method == HTTP_METHOD_DELETE) {
    e5ac:	2b03      	cmp	r3, #3
    e5ae:	d108      	bne.n	e5c2 <_http_client_request+0xb2>
			stream_writer_send_buffer(&writer, "DELETE ", 7);
    e5b0:	2207      	movs	r2, #7
    e5b2:	49c0      	ldr	r1, [pc, #768]	; (e8b4 <_http_client_request+0x3a4>)
    e5b4:	3329      	adds	r3, #41	; 0x29
    e5b6:	2008      	movs	r0, #8
    e5b8:	1838      	adds	r0, r7, r0
    e5ba:	18c0      	adds	r0, r0, r3
    e5bc:	4bbb      	ldr	r3, [pc, #748]	; (e8ac <_http_client_request+0x39c>)
    e5be:	4798      	blx	r3
    e5c0:	e01f      	b.n	e602 <_http_client_request+0xf2>
		} else if (module->req.method == HTTP_METHOD_PUT) {
    e5c2:	2b04      	cmp	r3, #4
    e5c4:	d108      	bne.n	e5d8 <_http_client_request+0xc8>
			stream_writer_send_buffer(&writer, "PUT ", 4);
    e5c6:	2204      	movs	r2, #4
    e5c8:	49bb      	ldr	r1, [pc, #748]	; (e8b8 <_http_client_request+0x3a8>)
    e5ca:	3328      	adds	r3, #40	; 0x28
    e5cc:	2008      	movs	r0, #8
    e5ce:	1838      	adds	r0, r7, r0
    e5d0:	18c0      	adds	r0, r0, r3
    e5d2:	4bb6      	ldr	r3, [pc, #728]	; (e8ac <_http_client_request+0x39c>)
    e5d4:	4798      	blx	r3
    e5d6:	e014      	b.n	e602 <_http_client_request+0xf2>
		} else if (module->req.method == HTTP_METHOD_OPTIONS) {
    e5d8:	2b05      	cmp	r3, #5
    e5da:	d108      	bne.n	e5ee <_http_client_request+0xde>
			stream_writer_send_buffer(&writer, "OPTIONS ", 8);
    e5dc:	2208      	movs	r2, #8
    e5de:	49b7      	ldr	r1, [pc, #732]	; (e8bc <_http_client_request+0x3ac>)
    e5e0:	3327      	adds	r3, #39	; 0x27
    e5e2:	2008      	movs	r0, #8
    e5e4:	1838      	adds	r0, r7, r0
    e5e6:	18c0      	adds	r0, r0, r3
    e5e8:	4bb0      	ldr	r3, [pc, #704]	; (e8ac <_http_client_request+0x39c>)
    e5ea:	4798      	blx	r3
    e5ec:	e009      	b.n	e602 <_http_client_request+0xf2>
		} else if (module->req.method == HTTP_METHOD_HEAD) {
    e5ee:	2b06      	cmp	r3, #6
    e5f0:	d107      	bne.n	e602 <_http_client_request+0xf2>
			stream_writer_send_buffer(&writer, "HEAD ", 5);
    e5f2:	2205      	movs	r2, #5
    e5f4:	49b2      	ldr	r1, [pc, #712]	; (e8c0 <_http_client_request+0x3b0>)
    e5f6:	3326      	adds	r3, #38	; 0x26
    e5f8:	2008      	movs	r0, #8
    e5fa:	1838      	adds	r0, r7, r0
    e5fc:	18c0      	adds	r0, r0, r3
    e5fe:	4bab      	ldr	r3, [pc, #684]	; (e8ac <_http_client_request+0x39c>)
    e600:	4798      	blx	r3
		}

		/* Write URI. */
		stream_writer_send_buffer(&writer, module->req.uri, strlen(module->req.uri));
    e602:	0025      	movs	r5, r4
    e604:	3570      	adds	r5, #112	; 0x70
    e606:	0028      	movs	r0, r5
    e608:	4bae      	ldr	r3, [pc, #696]	; (e8c4 <_http_client_request+0x3b4>)
    e60a:	469a      	mov	sl, r3
    e60c:	4798      	blx	r3
    e60e:	0002      	movs	r2, r0
    e610:	0029      	movs	r1, r5
    e612:	232c      	movs	r3, #44	; 0x2c
    e614:	2008      	movs	r0, #8
    e616:	1838      	adds	r0, r7, r0
    e618:	18c0      	adds	r0, r0, r3
    e61a:	4da4      	ldr	r5, [pc, #656]	; (e8ac <_http_client_request+0x39c>)
    e61c:	47a8      	blx	r5

		stream_writer_send_buffer(&writer, " "HTTP_PROTO_NAME"\r\n", strlen(" "HTTP_PROTO_NAME"\r\n"));
    e61e:	220b      	movs	r2, #11
    e620:	49a9      	ldr	r1, [pc, #676]	; (e8c8 <_http_client_request+0x3b8>)
    e622:	232c      	movs	r3, #44	; 0x2c
    e624:	2008      	movs	r0, #8
    e626:	1838      	adds	r0, r7, r0
    e628:	18c0      	adds	r0, r0, r3
    e62a:	47a8      	blx	r5

		/* Write HTTP headers. */
		/* Default value. */
		stream_writer_send_buffer(&writer, "User-Agent: ", strlen("User-agent: "));
    e62c:	220c      	movs	r2, #12
    e62e:	49a7      	ldr	r1, [pc, #668]	; (e8cc <_http_client_request+0x3bc>)
    e630:	232c      	movs	r3, #44	; 0x2c
    e632:	2008      	movs	r0, #8
    e634:	1838      	adds	r0, r7, r0
    e636:	18c0      	adds	r0, r0, r3
    e638:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, (char *)module->config.user_agent, strlen(module->config.user_agent));
    e63a:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    e63c:	607b      	str	r3, [r7, #4]
    e63e:	0018      	movs	r0, r3
    e640:	47d0      	blx	sl
    e642:	0002      	movs	r2, r0
    e644:	6879      	ldr	r1, [r7, #4]
    e646:	232c      	movs	r3, #44	; 0x2c
    e648:	2008      	movs	r0, #8
    e64a:	1838      	adds	r0, r7, r0
    e64c:	18c0      	adds	r0, r0, r3
    e64e:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    e650:	2202      	movs	r2, #2
    e652:	499f      	ldr	r1, [pc, #636]	; (e8d0 <_http_client_request+0x3c0>)
    e654:	232c      	movs	r3, #44	; 0x2c
    e656:	2008      	movs	r0, #8
    e658:	1838      	adds	r0, r7, r0
    e65a:	18c0      	adds	r0, r0, r3
    e65c:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, "Host: ", strlen("Host: "));
    e65e:	2206      	movs	r2, #6
    e660:	499c      	ldr	r1, [pc, #624]	; (e8d4 <_http_client_request+0x3c4>)
    e662:	232c      	movs	r3, #44	; 0x2c
    e664:	2008      	movs	r0, #8
    e666:	1838      	adds	r0, r7, r0
    e668:	18c0      	adds	r0, r0, r3
    e66a:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, module->host, strlen(module->host));
    e66c:	1c63      	adds	r3, r4, #1
    e66e:	607b      	str	r3, [r7, #4]
    e670:	0018      	movs	r0, r3
    e672:	47d0      	blx	sl
    e674:	0002      	movs	r2, r0
    e676:	6879      	ldr	r1, [r7, #4]
    e678:	232c      	movs	r3, #44	; 0x2c
    e67a:	2008      	movs	r0, #8
    e67c:	1838      	adds	r0, r7, r0
    e67e:	18c0      	adds	r0, r0, r3
    e680:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    e682:	2202      	movs	r2, #2
    e684:	4992      	ldr	r1, [pc, #584]	; (e8d0 <_http_client_request+0x3c0>)
    e686:	232c      	movs	r3, #44	; 0x2c
    e688:	2008      	movs	r0, #8
    e68a:	1838      	adds	r0, r7, r0
    e68c:	18c0      	adds	r0, r0, r3
    e68e:	47a8      	blx	r5
		/* It supported persistent connection. */
		stream_writer_send_buffer(&writer, "Connection: Keep-Alive\r\n", strlen("Connection: Keep-Alive\r\n"));
    e690:	2218      	movs	r2, #24
    e692:	4991      	ldr	r1, [pc, #580]	; (e8d8 <_http_client_request+0x3c8>)
    e694:	232c      	movs	r3, #44	; 0x2c
    e696:	2008      	movs	r0, #8
    e698:	1838      	adds	r0, r7, r0
    e69a:	18c0      	adds	r0, r0, r3
    e69c:	47a8      	blx	r5
		/* Notify supported encoding type and character set. */
		stream_writer_send_buffer(&writer, "Accept-Encoding: \r\n", strlen("Accept-Encoding: \r\n"));
    e69e:	2213      	movs	r2, #19
    e6a0:	498e      	ldr	r1, [pc, #568]	; (e8dc <_http_client_request+0x3cc>)
    e6a2:	232c      	movs	r3, #44	; 0x2c
    e6a4:	2008      	movs	r0, #8
    e6a6:	1838      	adds	r0, r7, r0
    e6a8:	18c0      	adds	r0, r0, r3
    e6aa:	47a8      	blx	r5
		stream_writer_send_buffer(&writer, "Accept-Charset: utf-8\r\n", strlen("Accept-Charset: utf-8\r\n"));
    e6ac:	2217      	movs	r2, #23
    e6ae:	498c      	ldr	r1, [pc, #560]	; (e8e0 <_http_client_request+0x3d0>)
    e6b0:	232c      	movs	r3, #44	; 0x2c
    e6b2:	2008      	movs	r0, #8
    e6b4:	1838      	adds	r0, r7, r0
    e6b6:	18c0      	adds	r0, r0, r3
    e6b8:	47a8      	blx	r5

		if (entity->read != NULL) {
    e6ba:	0023      	movs	r3, r4
    e6bc:	33b0      	adds	r3, #176	; 0xb0
    e6be:	68db      	ldr	r3, [r3, #12]
    e6c0:	2b00      	cmp	r3, #0
    e6c2:	d047      	beq.n	e754 <_http_client_request+0x244>
			/* HTTP Entity is exist. */
			if (entity->is_chunked) {
    e6c4:	23b0      	movs	r3, #176	; 0xb0
    e6c6:	5ce3      	ldrb	r3, [r4, r3]
    e6c8:	2b00      	cmp	r3, #0
    e6ca:	d00c      	beq.n	e6e6 <_http_client_request+0x1d6>
				/* Chunked mode. */
				module->req.content_length = -1;
    e6cc:	2201      	movs	r2, #1
    e6ce:	4252      	negs	r2, r2
    e6d0:	23cc      	movs	r3, #204	; 0xcc
    e6d2:	50e2      	str	r2, [r4, r3]
				stream_writer_send_buffer(&writer, "Transfer-Encoding: chunked\r\n", strlen("Transfer-Encoding: chunked\r\n"));
    e6d4:	321d      	adds	r2, #29
    e6d6:	4983      	ldr	r1, [pc, #524]	; (e8e4 <_http_client_request+0x3d4>)
    e6d8:	3ba0      	subs	r3, #160	; 0xa0
    e6da:	2008      	movs	r0, #8
    e6dc:	1838      	adds	r0, r7, r0
    e6de:	18c0      	adds	r0, r0, r3
    e6e0:	4b72      	ldr	r3, [pc, #456]	; (e8ac <_http_client_request+0x39c>)
    e6e2:	4798      	blx	r3
    e6e4:	e036      	b.n	e754 <_http_client_request+0x244>
			} else if(entity->get_contents_length) {
    e6e6:	0023      	movs	r3, r4
    e6e8:	33b0      	adds	r3, #176	; 0xb0
    e6ea:	689b      	ldr	r3, [r3, #8]
    e6ec:	2b00      	cmp	r3, #0
    e6ee:	d031      	beq.n	e754 <_http_client_request+0x244>
				module->req.content_length = entity->get_contents_length(entity->priv_data);
    e6f0:	0022      	movs	r2, r4
    e6f2:	32b0      	adds	r2, #176	; 0xb0
    e6f4:	6950      	ldr	r0, [r2, #20]
    e6f6:	4798      	blx	r3
    e6f8:	23cc      	movs	r3, #204	; 0xcc
    e6fa:	50e0      	str	r0, [r4, r3]
				if (module->req.content_length < 0) {
    e6fc:	2800      	cmp	r0, #0
    e6fe:	da02      	bge.n	e706 <_http_client_request+0x1f6>
					/* Error was occurred. */
					/* Does not send any entity. */
					module->req.content_length = 0;
    e700:	2200      	movs	r2, #0
    e702:	50e2      	str	r2, [r4, r3]
    e704:	e026      	b.n	e754 <_http_client_request+0x244>
				} else {
					sprintf(length, "%u", (unsigned int)module->req.content_length);
    e706:	0002      	movs	r2, r0
    e708:	4977      	ldr	r1, [pc, #476]	; (e8e8 <_http_client_request+0x3d8>)
    e70a:	2320      	movs	r3, #32
    e70c:	2008      	movs	r0, #8
    e70e:	1838      	adds	r0, r7, r0
    e710:	18c0      	adds	r0, r0, r3
    e712:	4b76      	ldr	r3, [pc, #472]	; (e8ec <_http_client_request+0x3dc>)
    e714:	4798      	blx	r3
					stream_writer_send_buffer(&writer, "Content-Length: ", strlen("Content-Length: "));
    e716:	2210      	movs	r2, #16
    e718:	4975      	ldr	r1, [pc, #468]	; (e8f0 <_http_client_request+0x3e0>)
    e71a:	232c      	movs	r3, #44	; 0x2c
    e71c:	2008      	movs	r0, #8
    e71e:	1838      	adds	r0, r7, r0
    e720:	18c0      	adds	r0, r0, r3
    e722:	4d62      	ldr	r5, [pc, #392]	; (e8ac <_http_client_request+0x39c>)
    e724:	47a8      	blx	r5
					stream_writer_send_buffer(&writer, length, strlen(length));
    e726:	2320      	movs	r3, #32
    e728:	2208      	movs	r2, #8
    e72a:	18ba      	adds	r2, r7, r2
    e72c:	18d0      	adds	r0, r2, r3
    e72e:	4b65      	ldr	r3, [pc, #404]	; (e8c4 <_http_client_request+0x3b4>)
    e730:	4798      	blx	r3
    e732:	0002      	movs	r2, r0
    e734:	2320      	movs	r3, #32
    e736:	2108      	movs	r1, #8
    e738:	1879      	adds	r1, r7, r1
    e73a:	18c9      	adds	r1, r1, r3
    e73c:	330c      	adds	r3, #12
    e73e:	2008      	movs	r0, #8
    e740:	1838      	adds	r0, r7, r0
    e742:	18c0      	adds	r0, r0, r3
    e744:	47a8      	blx	r5
					stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    e746:	2202      	movs	r2, #2
    e748:	4961      	ldr	r1, [pc, #388]	; (e8d0 <_http_client_request+0x3c0>)
    e74a:	232c      	movs	r3, #44	; 0x2c
    e74c:	2008      	movs	r0, #8
    e74e:	1838      	adds	r0, r7, r0
    e750:	18c0      	adds	r0, r0, r3
    e752:	47a8      	blx	r5
				}
			}
		}
		if (module->req.ext_header != NULL ) {
    e754:	23d4      	movs	r3, #212	; 0xd4
    e756:	58e5      	ldr	r5, [r4, r3]
    e758:	2d00      	cmp	r5, #0
    e75a:	d00a      	beq.n	e772 <_http_client_request+0x262>
			stream_writer_send_buffer(&writer,
    e75c:	0028      	movs	r0, r5
    e75e:	4b59      	ldr	r3, [pc, #356]	; (e8c4 <_http_client_request+0x3b4>)
    e760:	4798      	blx	r3
    e762:	0002      	movs	r2, r0
    e764:	0029      	movs	r1, r5
    e766:	232c      	movs	r3, #44	; 0x2c
    e768:	2008      	movs	r0, #8
    e76a:	1838      	adds	r0, r7, r0
    e76c:	18c0      	adds	r0, r0, r3
    e76e:	4b4f      	ldr	r3, [pc, #316]	; (e8ac <_http_client_request+0x39c>)
    e770:	4798      	blx	r3
				module->req.ext_header,
				strlen(module->req.ext_header));
		}

		//See the module->header
		stream_writer_send_buffer(&writer, "\r\n", strlen("\r\n"));
    e772:	2202      	movs	r2, #2
    e774:	4956      	ldr	r1, [pc, #344]	; (e8d0 <_http_client_request+0x3c0>)
    e776:	232c      	movs	r3, #44	; 0x2c
    e778:	2008      	movs	r0, #8
    e77a:	1838      	adds	r0, r7, r0
    e77c:	18c0      	adds	r0, r0, r3
    e77e:	4b4b      	ldr	r3, [pc, #300]	; (e8ac <_http_client_request+0x39c>)
    e780:	4798      	blx	r3
		stream_writer_send_remain(&writer);
    e782:	232c      	movs	r3, #44	; 0x2c
    e784:	2208      	movs	r2, #8
    e786:	18ba      	adds	r2, r7, r2
    e788:	18d0      	adds	r0, r2, r3
    e78a:	4b5a      	ldr	r3, [pc, #360]	; (e8f4 <_http_client_request+0x3e4>)
    e78c:	4798      	blx	r3

		module->req.state = STATE_REQ_SEND_ENTITY;
    e78e:	2304      	movs	r3, #4
    e790:	66e3      	str	r3, [r4, #108]	; 0x6c
		/* Send first part of entity. */
	case STATE_REQ_SEND_ENTITY:
		if (module->req.content_length < 0 && entity->read) {
    e792:	23cc      	movs	r3, #204	; 0xcc
    e794:	58e2      	ldr	r2, [r4, r3]
    e796:	2a00      	cmp	r2, #0
    e798:	db00      	blt.n	e79c <_http_client_request+0x28c>
    e79a:	e0b1      	b.n	e900 <_http_client_request+0x3f0>
    e79c:	0023      	movs	r3, r4
    e79e:	33b0      	adds	r3, #176	; 0xb0
    e7a0:	68dd      	ldr	r5, [r3, #12]
    e7a2:	2d00      	cmp	r5, #0
    e7a4:	d100      	bne.n	e7a8 <_http_client_request+0x298>
    e7a6:	e0f8      	b.n	e99a <_http_client_request+0x48a>
			/* Send chunked packet. */
			/*  Chunked header (size + \r\n) tail (\r\n) */
			size = entity->read(entity->priv_data, buffer + HTTP_CHUNKED_MAX_LENGTH + 2,
				module->config.send_buffer_size - HTTP_CHUNKED_MAX_LENGTH - 4, module->req.sent_length);
    e7a8:	23d0      	movs	r3, #208	; 0xd0
		/* Send first part of entity. */
	case STATE_REQ_SEND_ENTITY:
		if (module->req.content_length < 0 && entity->read) {
			/* Send chunked packet. */
			/*  Chunked header (size + \r\n) tail (\r\n) */
			size = entity->read(entity->priv_data, buffer + HTTP_CHUNKED_MAX_LENGTH + 2,
    e7aa:	58e3      	ldr	r3, [r4, r3]
    e7ac:	6e62      	ldr	r2, [r4, #100]	; 0x64
    e7ae:	3a07      	subs	r2, #7
    e7b0:	1d71      	adds	r1, r6, #5
    e7b2:	0020      	movs	r0, r4
    e7b4:	30b0      	adds	r0, #176	; 0xb0
    e7b6:	6940      	ldr	r0, [r0, #20]
    e7b8:	47a8      	blx	r5
    e7ba:	0005      	movs	r5, r0
    e7bc:	43c3      	mvns	r3, r0
    e7be:	17db      	asrs	r3, r3, #31
    e7c0:	401d      	ands	r5, r3
				module->config.send_buffer_size - HTTP_CHUNKED_MAX_LENGTH - 4, module->req.sent_length);
			if (size < 0) {
				/* If occurs problem during the operation, Close this socket. */
				size = 0;
			}
			buffer[HTTP_CHUNKED_MAX_LENGTH + 1] = '\n';
    e7c2:	220a      	movs	r2, #10
    e7c4:	7132      	strb	r2, [r6, #4]
			buffer[HTTP_CHUNKED_MAX_LENGTH] = '\r';
    e7c6:	210d      	movs	r1, #13
    e7c8:	70f1      	strb	r1, [r6, #3]
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 2] = '\r';
    e7ca:	1973      	adds	r3, r6, r5
    e7cc:	7159      	strb	r1, [r3, #5]
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 3] = '\n';
    e7ce:	719a      	strb	r2, [r3, #6]
			if (size >= 0) {
				ptr = buffer + 2;
				*ptr = CH_LUT[size % 16];
    e7d0:	17eb      	asrs	r3, r5, #31
    e7d2:	0f19      	lsrs	r1, r3, #28
    e7d4:	186a      	adds	r2, r5, r1
    e7d6:	230f      	movs	r3, #15
    e7d8:	4013      	ands	r3, r2
    e7da:	1a5b      	subs	r3, r3, r1
    e7dc:	2210      	movs	r2, #16
    e7de:	2108      	movs	r1, #8
    e7e0:	468c      	mov	ip, r1
    e7e2:	44bc      	add	ip, r7
    e7e4:	4462      	add	r2, ip
    e7e6:	5cd3      	ldrb	r3, [r2, r3]
    e7e8:	70b3      	strb	r3, [r6, #2]
			buffer[HTTP_CHUNKED_MAX_LENGTH + 1] = '\n';
			buffer[HTTP_CHUNKED_MAX_LENGTH] = '\r';
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 2] = '\r';
			buffer[size + HTTP_CHUNKED_MAX_LENGTH + 3] = '\n';
			if (size >= 0) {
				ptr = buffer + 2;
    e7ea:	1cb1      	adds	r1, r6, #2
				*ptr = CH_LUT[size % 16];
			}
			if (size >= 0x10) {
    e7ec:	2d0f      	cmp	r5, #15
    e7ee:	dd11      	ble.n	e814 <_http_client_request+0x304>
				ptr = buffer + 1;
    e7f0:	1c71      	adds	r1, r6, #1
				*ptr = CH_LUT[(size / 0x10) % 16];
    e7f2:	17eb      	asrs	r3, r5, #31
    e7f4:	200f      	movs	r0, #15
    e7f6:	4003      	ands	r3, r0
    e7f8:	195b      	adds	r3, r3, r5
    e7fa:	111a      	asrs	r2, r3, #4
    e7fc:	17db      	asrs	r3, r3, #31
    e7fe:	0f1b      	lsrs	r3, r3, #28
    e800:	18d2      	adds	r2, r2, r3
    e802:	4002      	ands	r2, r0
    e804:	1ad3      	subs	r3, r2, r3
    e806:	2210      	movs	r2, #16
    e808:	3807      	subs	r0, #7
    e80a:	4684      	mov	ip, r0
    e80c:	44bc      	add	ip, r7
    e80e:	4462      	add	r2, ip
    e810:	5cd3      	ldrb	r3, [r2, r3]
    e812:	7073      	strb	r3, [r6, #1]
			}
			if (size >= 0x100) {
    e814:	2dff      	cmp	r5, #255	; 0xff
    e816:	dd12      	ble.n	e83e <_http_client_request+0x32e>
				ptr = buffer;
				*ptr = CH_LUT[(size / 0x100) % 16];
    e818:	17eb      	asrs	r3, r5, #31
    e81a:	22ff      	movs	r2, #255	; 0xff
    e81c:	4013      	ands	r3, r2
    e81e:	195b      	adds	r3, r3, r5
    e820:	121a      	asrs	r2, r3, #8
    e822:	17db      	asrs	r3, r3, #31
    e824:	0f1b      	lsrs	r3, r3, #28
    e826:	18d2      	adds	r2, r2, r3
    e828:	210f      	movs	r1, #15
    e82a:	400a      	ands	r2, r1
    e82c:	1ad3      	subs	r3, r2, r3
    e82e:	2210      	movs	r2, #16
    e830:	3907      	subs	r1, #7
    e832:	468c      	mov	ip, r1
    e834:	44bc      	add	ip, r7
    e836:	4462      	add	r2, ip
    e838:	5cd3      	ldrb	r3, [r2, r3]
    e83a:	7033      	strb	r3, [r6, #0]
			if (size >= 0x10) {
				ptr = buffer + 1;
				*ptr = CH_LUT[(size / 0x10) % 16];
			}
			if (size >= 0x100) {
				ptr = buffer;
    e83c:	0031      	movs	r1, r6
				*ptr = CH_LUT[(size / 0x100) % 16];
			}		
			//module->sending = 1;
			if ((result = send(module->sock, (void*)ptr, ptr + HTTP_CHUNKED_MAX_LENGTH - buffer + size + 4, 0)) < 0) {	
    e83e:	1cca      	adds	r2, r1, #3
    e840:	1b92      	subs	r2, r2, r6
    e842:	1d2b      	adds	r3, r5, #4
    e844:	18d2      	adds	r2, r2, r3
    e846:	b292      	uxth	r2, r2
    e848:	2000      	movs	r0, #0
    e84a:	5620      	ldrsb	r0, [r4, r0]
    e84c:	2300      	movs	r3, #0
    e84e:	4e2a      	ldr	r6, [pc, #168]	; (e8f8 <_http_client_request+0x3e8>)
    e850:	47b0      	blx	r6
    e852:	2800      	cmp	r0, #0
    e854:	da05      	bge.n	e862 <_http_client_request+0x352>
				_http_client_clear_conn(module, -EIO);
    e856:	2105      	movs	r1, #5
    e858:	4249      	negs	r1, r1
    e85a:	0020      	movs	r0, r4
    e85c:	4b27      	ldr	r3, [pc, #156]	; (e8fc <_http_client_request+0x3ec>)
    e85e:	4798      	blx	r3
				return;
    e860:	e0a7      	b.n	e9b2 <_http_client_request+0x4a2>
			}

			module->req.sent_length += size;
    e862:	22d0      	movs	r2, #208	; 0xd0
    e864:	58a3      	ldr	r3, [r4, r2]
    e866:	195b      	adds	r3, r3, r5
    e868:	50a3      	str	r3, [r4, r2]

			if(size == 0) {
    e86a:	2d00      	cmp	r5, #0
    e86c:	d000      	beq.n	e870 <_http_client_request+0x360>
    e86e:	e09e      	b.n	e9ae <_http_client_request+0x49e>
				if (module->req.entity.close) {
    e870:	23c0      	movs	r3, #192	; 0xc0
    e872:	58e3      	ldr	r3, [r4, r3]
    e874:	2b00      	cmp	r3, #0
    e876:	d002      	beq.n	e87e <_http_client_request+0x36e>
					module->req.entity.close(module->req.entity.priv_data);
    e878:	3a0c      	subs	r2, #12
    e87a:	58a0      	ldr	r0, [r4, r2]
    e87c:	4798      	blx	r3
				}
				module->req.state = STATE_SOCK_CONNECTED;
    e87e:	2302      	movs	r3, #2
    e880:	66e3      	str	r3, [r4, #108]	; 0x6c
				if (module->cb) {
    e882:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    e884:	2b00      	cmp	r3, #0
    e886:	d100      	bne.n	e88a <_http_client_request+0x37a>
    e888:	e091      	b.n	e9ae <_http_client_request+0x49e>
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    e88a:	220c      	movs	r2, #12
    e88c:	18ba      	adds	r2, r7, r2
    e88e:	2101      	movs	r1, #1
    e890:	0020      	movs	r0, r4
    e892:	4798      	blx	r3
    e894:	e08b      	b.n	e9ae <_http_client_request+0x49e>
    e896:	46c0      	nop			; (mov r8, r8)
    e898:	00013f58 	.word	0x00013f58
    e89c:	0001155d 	.word	0x0001155d
    e8a0:	0000e29d 	.word	0x0000e29d
    e8a4:	0000f295 	.word	0x0000f295
    e8a8:	00013f74 	.word	0x00013f74
    e8ac:	0000f2f9 	.word	0x0000f2f9
    e8b0:	00013f7c 	.word	0x00013f7c
    e8b4:	00013f84 	.word	0x00013f84
    e8b8:	00013f8c 	.word	0x00013f8c
    e8bc:	00013f94 	.word	0x00013f94
    e8c0:	00013fa0 	.word	0x00013fa0
    e8c4:	00011a4f 	.word	0x00011a4f
    e8c8:	00013fa8 	.word	0x00013fa8
    e8cc:	00013fb4 	.word	0x00013fb4
    e8d0:	00014738 	.word	0x00014738
    e8d4:	00013fc4 	.word	0x00013fc4
    e8d8:	00013fcc 	.word	0x00013fcc
    e8dc:	00013fe8 	.word	0x00013fe8
    e8e0:	00013ffc 	.word	0x00013ffc
    e8e4:	00014014 	.word	0x00014014
    e8e8:	00014034 	.word	0x00014034
    e8ec:	000119ad 	.word	0x000119ad
    e8f0:	00014038 	.word	0x00014038
    e8f4:	0000f2a5 	.word	0x0000f2a5
    e8f8:	0000b941 	.word	0x0000b941
    e8fc:	0000e3f9 	.word	0x0000e3f9
				}
				break;
			}
		} else if (module->req.content_length > 0 && entity->read) {
    e900:	2a00      	cmp	r2, #0
    e902:	dd4a      	ble.n	e99a <_http_client_request+0x48a>
    e904:	0023      	movs	r3, r4
    e906:	33b0      	adds	r3, #176	; 0xb0
    e908:	68dd      	ldr	r5, [r3, #12]
    e90a:	2d00      	cmp	r5, #0
    e90c:	d045      	beq.n	e99a <_http_client_request+0x48a>
			/* Send entity. */
			if (module->req.sent_length >= module->req.content_length) {
    e90e:	23d0      	movs	r3, #208	; 0xd0
    e910:	58e3      	ldr	r3, [r4, r3]
    e912:	429a      	cmp	r2, r3
    e914:	dc11      	bgt.n	e93a <_http_client_request+0x42a>
				/* Complete to send the buffer. */
				if (module->req.entity.close) {
    e916:	23c0      	movs	r3, #192	; 0xc0
    e918:	58e3      	ldr	r3, [r4, r3]
    e91a:	2b00      	cmp	r3, #0
    e91c:	d002      	beq.n	e924 <_http_client_request+0x414>
					module->req.entity.close(module->req.entity.priv_data);
    e91e:	22c4      	movs	r2, #196	; 0xc4
    e920:	58a0      	ldr	r0, [r4, r2]
    e922:	4798      	blx	r3
				}
				module->req.state = STATE_SOCK_CONNECTED;
    e924:	2302      	movs	r3, #2
    e926:	66e3      	str	r3, [r4, #108]	; 0x6c
				if (module->cb) {
    e928:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    e92a:	2b00      	cmp	r3, #0
    e92c:	d03f      	beq.n	e9ae <_http_client_request+0x49e>
					module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    e92e:	220c      	movs	r2, #12
    e930:	18ba      	adds	r2, r7, r2
    e932:	2101      	movs	r1, #1
    e934:	0020      	movs	r0, r4
    e936:	4798      	blx	r3
    e938:	e039      	b.n	e9ae <_http_client_request+0x49e>
				}
				break;
			}
			size = entity->read(entity->priv_data, buffer, module->config.send_buffer_size, module->req.sent_length);
    e93a:	0022      	movs	r2, r4
    e93c:	32b0      	adds	r2, #176	; 0xb0
    e93e:	6950      	ldr	r0, [r2, #20]
    e940:	6e62      	ldr	r2, [r4, #100]	; 0x64
    e942:	0031      	movs	r1, r6
    e944:	47a8      	blx	r5

			if (size < 0) {
    e946:	2800      	cmp	r0, #0
    e948:	da09      	bge.n	e95e <_http_client_request+0x44e>
				/* Entity occurs errors or EOS. */
				/* Disconnect it. */
				_http_client_clear_conn(module, (size == 0)?-EBADMSG:-EIO);
    e94a:	d002      	beq.n	e952 <_http_client_request+0x442>
    e94c:	2105      	movs	r1, #5
    e94e:	4249      	negs	r1, r1
    e950:	e001      	b.n	e956 <_http_client_request+0x446>
    e952:	214d      	movs	r1, #77	; 0x4d
    e954:	4249      	negs	r1, r1
    e956:	0020      	movs	r0, r4
    e958:	4b19      	ldr	r3, [pc, #100]	; (e9c0 <_http_client_request+0x4b0>)
    e95a:	4798      	blx	r3
    e95c:	e027      	b.n	e9ae <_http_client_request+0x49e>
			} else {
				if (size > module->req.content_length - module->req.sent_length) {
    e95e:	23cc      	movs	r3, #204	; 0xcc
    e960:	58e3      	ldr	r3, [r4, r3]
    e962:	22d0      	movs	r2, #208	; 0xd0
    e964:	58a2      	ldr	r2, [r4, r2]
    e966:	1a9b      	subs	r3, r3, r2
    e968:	1e05      	subs	r5, r0, #0
    e96a:	429d      	cmp	r5, r3
    e96c:	dd00      	ble.n	e970 <_http_client_request+0x460>
    e96e:	001d      	movs	r5, r3
					size = module->req.content_length - module->req.sent_length;
				}
				
				//module->sending = 1;
				if ((result = send(module->sock, (void*)buffer, size, 0)) < 0) {
    e970:	b2aa      	uxth	r2, r5
    e972:	2000      	movs	r0, #0
    e974:	5620      	ldrsb	r0, [r4, r0]
    e976:	2300      	movs	r3, #0
    e978:	0031      	movs	r1, r6
    e97a:	4e12      	ldr	r6, [pc, #72]	; (e9c4 <_http_client_request+0x4b4>)
    e97c:	47b0      	blx	r6
    e97e:	2800      	cmp	r0, #0
    e980:	da05      	bge.n	e98e <_http_client_request+0x47e>
					_http_client_clear_conn(module, -EIO);
    e982:	2105      	movs	r1, #5
    e984:	4249      	negs	r1, r1
    e986:	0020      	movs	r0, r4
    e988:	4b0d      	ldr	r3, [pc, #52]	; (e9c0 <_http_client_request+0x4b0>)
    e98a:	4798      	blx	r3
					return;
    e98c:	e011      	b.n	e9b2 <_http_client_request+0x4a2>
				}
				module->req.sent_length += size;
    e98e:	23d0      	movs	r3, #208	; 0xd0
    e990:	58e2      	ldr	r2, [r4, r3]
    e992:	4694      	mov	ip, r2
    e994:	4465      	add	r5, ip
    e996:	50e5      	str	r5, [r4, r3]
    e998:	e009      	b.n	e9ae <_http_client_request+0x49e>
			}
		} else {
			/* Has not any entity. */
			module->req.state = STATE_SOCK_CONNECTED;
    e99a:	2302      	movs	r3, #2
    e99c:	66e3      	str	r3, [r4, #108]	; 0x6c
			if (module->cb) {
    e99e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    e9a0:	2b00      	cmp	r3, #0
    e9a2:	d004      	beq.n	e9ae <_http_client_request+0x49e>
				module->cb(module, HTTP_CLIENT_CALLBACK_REQUESTED, &data);
    e9a4:	220c      	movs	r2, #12
    e9a6:	18ba      	adds	r2, r7, r2
    e9a8:	2101      	movs	r1, #1
    e9aa:	0020      	movs	r0, r4
    e9ac:	4798      	blx	r3
    e9ae:	46dd      	mov	sp, fp
    e9b0:	e000      	b.n	e9b4 <_http_client_request+0x4a4>
	union http_client_data data;
#define HTTP_CHUNKED_MAX_LENGTH 3 /*TCP MTU is 1400(0x578) */
	char buffer[module->config.send_buffer_size];

	if (module == NULL) {
		return;
    e9b2:	46dd      	mov	sp, fp
		break;
	default:
		/* Invalid status. */
		break;
	}
}
    e9b4:	46bd      	mov	sp, r7
    e9b6:	b013      	add	sp, #76	; 0x4c
    e9b8:	bc0c      	pop	{r2, r3}
    e9ba:	4692      	mov	sl, r2
    e9bc:	469b      	mov	fp, r3
    e9be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e9c0:	0000e3f9 	.word	0x0000e3f9
    e9c4:	0000b941 	.word	0x0000b941

0000e9c8 <http_client_send_request>:
	return 1;
}

int http_client_send_request(struct http_client_module *const module, const char *url,
	enum http_method method, struct http_entity *const entity, const char *ext_header)
{
    e9c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    e9ca:	4647      	mov	r7, r8
    e9cc:	b480      	push	{r7}
    e9ce:	b088      	sub	sp, #32
    e9d0:	0004      	movs	r4, r0
    e9d2:	000e      	movs	r6, r1
    e9d4:	4690      	mov	r8, r2
    e9d6:	9302      	str	r3, [sp, #8]
	uint8_t flag = 0;
	struct sockaddr_in addr_in;
	const char *uri = NULL;
	int i = 0, j = 0, reconnect = 0;

	if (module == NULL) {
    e9d8:	2800      	cmp	r0, #0
    e9da:	d100      	bne.n	e9de <http_client_send_request+0x16>
    e9dc:	e0d3      	b.n	eb86 <http_client_send_request+0x1be>
		return -EINVAL;
	}

	if (module->req.state > STATE_SOCK_CONNECTED) {
    e9de:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    e9e0:	2b02      	cmp	r3, #2
    e9e2:	d900      	bls.n	e9e6 <http_client_send_request+0x1e>
    e9e4:	e0d2      	b.n	eb8c <http_client_send_request+0x1c4>
		return -EBUSY;
	}

	/* Separate host and uri */
	if (!strncmp(url, "http://", 7)) {
    e9e6:	2207      	movs	r2, #7
    e9e8:	4980      	ldr	r1, [pc, #512]	; (ebec <http_client_send_request+0x224>)
    e9ea:	0030      	movs	r0, r6
    e9ec:	4b80      	ldr	r3, [pc, #512]	; (ebf0 <http_client_send_request+0x228>)
    e9ee:	4798      	blx	r3
		i = 7;
    e9f0:	2707      	movs	r7, #7
	if (module->req.state > STATE_SOCK_CONNECTED) {
		return -EBUSY;
	}

	/* Separate host and uri */
	if (!strncmp(url, "http://", 7)) {
    e9f2:	2800      	cmp	r0, #0
    e9f4:	d007      	beq.n	ea06 <http_client_send_request+0x3e>
		i = 7;
	} else if (!strncmp(url, "https://", 8)) {
    e9f6:	2208      	movs	r2, #8
    e9f8:	497e      	ldr	r1, [pc, #504]	; (ebf4 <http_client_send_request+0x22c>)
    e9fa:	0030      	movs	r0, r6
    e9fc:	4b7c      	ldr	r3, [pc, #496]	; (ebf0 <http_client_send_request+0x228>)
    e9fe:	4798      	blx	r3
		i = 8;
    ea00:	4241      	negs	r1, r0
    ea02:	4141      	adcs	r1, r0
    ea04:	00cf      	lsls	r7, r1, #3
	}
	reconnect = strncmp(module->host, url + i, strlen(module->host));
    ea06:	19f5      	adds	r5, r6, r7
    ea08:	1c63      	adds	r3, r4, #1
    ea0a:	9301      	str	r3, [sp, #4]
    ea0c:	0018      	movs	r0, r3
    ea0e:	4b7a      	ldr	r3, [pc, #488]	; (ebf8 <http_client_send_request+0x230>)
    ea10:	4798      	blx	r3
    ea12:	0002      	movs	r2, r0
    ea14:	0029      	movs	r1, r5
    ea16:	9801      	ldr	r0, [sp, #4]
    ea18:	4b75      	ldr	r3, [pc, #468]	; (ebf0 <http_client_send_request+0x228>)
    ea1a:	4798      	blx	r3
    ea1c:	9003      	str	r0, [sp, #12]

	for (; url[i] != '\0' && url[i] != '/'; i++) {
    ea1e:	782b      	ldrb	r3, [r5, #0]
    ea20:	2b00      	cmp	r3, #0
    ea22:	d00e      	beq.n	ea42 <http_client_send_request+0x7a>
    ea24:	2b2f      	cmp	r3, #47	; 0x2f
    ea26:	d00e      	beq.n	ea46 <http_client_send_request+0x7e>
    ea28:	1c79      	adds	r1, r7, #1
    ea2a:	1871      	adds	r1, r6, r1
    ea2c:	2200      	movs	r2, #0
		module->host[j++] = url[i];
    ea2e:	3201      	adds	r2, #1
    ea30:	54a3      	strb	r3, [r4, r2]
	} else if (!strncmp(url, "https://", 8)) {
		i = 8;
	}
	reconnect = strncmp(module->host, url + i, strlen(module->host));

	for (; url[i] != '\0' && url[i] != '/'; i++) {
    ea32:	000d      	movs	r5, r1
    ea34:	780b      	ldrb	r3, [r1, #0]
    ea36:	2b00      	cmp	r3, #0
    ea38:	d006      	beq.n	ea48 <http_client_send_request+0x80>
    ea3a:	3101      	adds	r1, #1
    ea3c:	2b2f      	cmp	r3, #47	; 0x2f
    ea3e:	d1f6      	bne.n	ea2e <http_client_send_request+0x66>
    ea40:	e002      	b.n	ea48 <http_client_send_request+0x80>
	enum http_method method, struct http_entity *const entity, const char *ext_header)
{
	uint8_t flag = 0;
	struct sockaddr_in addr_in;
	const char *uri = NULL;
	int i = 0, j = 0, reconnect = 0;
    ea42:	2200      	movs	r2, #0
    ea44:	e000      	b.n	ea48 <http_client_send_request+0x80>
    ea46:	2200      	movs	r2, #0
	reconnect = strncmp(module->host, url + i, strlen(module->host));

	for (; url[i] != '\0' && url[i] != '/'; i++) {
		module->host[j++] = url[i];
	}
	module->host[j] = '\0';
    ea48:	18a2      	adds	r2, r4, r2
    ea4a:	2300      	movs	r3, #0
    ea4c:	7053      	strb	r3, [r2, #1]
	uri = url + i;

	/* Checks the parameters. */
	if (strlen(module->host) == 0) {
    ea4e:	7863      	ldrb	r3, [r4, #1]
    ea50:	2b00      	cmp	r3, #0
    ea52:	d100      	bne.n	ea56 <http_client_send_request+0x8e>
    ea54:	e09d      	b.n	eb92 <http_client_send_request+0x1ca>
		return -EINVAL;
	}

	if (strlen(uri) >= HTTP_MAX_URI_LENGTH) {
    ea56:	0028      	movs	r0, r5
    ea58:	4b67      	ldr	r3, [pc, #412]	; (ebf8 <http_client_send_request+0x230>)
    ea5a:	4798      	blx	r3
    ea5c:	283f      	cmp	r0, #63	; 0x3f
    ea5e:	d900      	bls.n	ea62 <http_client_send_request+0x9a>
    ea60:	e09a      	b.n	eb98 <http_client_send_request+0x1d0>
		return -ENAMETOOLONG;
	}

	if (module->req.ext_header != NULL) {
    ea62:	23d4      	movs	r3, #212	; 0xd4
    ea64:	58e0      	ldr	r0, [r4, r3]
    ea66:	2800      	cmp	r0, #0
    ea68:	d001      	beq.n	ea6e <http_client_send_request+0xa6>
		free(module->req.ext_header);
    ea6a:	4b64      	ldr	r3, [pc, #400]	; (ebfc <http_client_send_request+0x234>)
    ea6c:	4798      	blx	r3
	}
	if (ext_header != NULL) {
    ea6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    ea70:	2b00      	cmp	r3, #0
    ea72:	d007      	beq.n	ea84 <http_client_send_request+0xbc>
		module->req.ext_header = strdup(ext_header);
    ea74:	0018      	movs	r0, r3
    ea76:	4b62      	ldr	r3, [pc, #392]	; (ec00 <http_client_send_request+0x238>)
    ea78:	4798      	blx	r3
    ea7a:	23d4      	movs	r3, #212	; 0xd4
    ea7c:	50e0      	str	r0, [r4, r3]
		if (module->req.ext_header == NULL) {
    ea7e:	2800      	cmp	r0, #0
    ea80:	d103      	bne.n	ea8a <http_client_send_request+0xc2>
    ea82:	e08c      	b.n	eb9e <http_client_send_request+0x1d6>
			return -ENOMEM;
		}
	} else {
		module->req.ext_header = NULL;
    ea84:	2200      	movs	r2, #0
    ea86:	23d4      	movs	r3, #212	; 0xd4
    ea88:	50e2      	str	r2, [r4, r3]
	}

	module->sending = 0;
    ea8a:	2241      	movs	r2, #65	; 0x41
    ea8c:	5ca3      	ldrb	r3, [r4, r2]
    ea8e:	2101      	movs	r1, #1
    ea90:	438b      	bics	r3, r1
    ea92:	54a3      	strb	r3, [r4, r2]
	module->recved_size = 0;
    ea94:	2300      	movs	r3, #0
    ea96:	6463      	str	r3, [r4, #68]	; 0x44
	if (uri[0] == '/') {
    ea98:	782b      	ldrb	r3, [r5, #0]
    ea9a:	2b2f      	cmp	r3, #47	; 0x2f
    ea9c:	d105      	bne.n	eaaa <http_client_send_request+0xe2>
		strcpy(module->req.uri, uri);
    ea9e:	0020      	movs	r0, r4
    eaa0:	3070      	adds	r0, #112	; 0x70
    eaa2:	0029      	movs	r1, r5
    eaa4:	4b57      	ldr	r3, [pc, #348]	; (ec04 <http_client_send_request+0x23c>)
    eaa6:	4798      	blx	r3
    eaa8:	e00a      	b.n	eac0 <http_client_send_request+0xf8>
		} else {
		module->req.uri[0] = '/';
    eaaa:	222f      	movs	r2, #47	; 0x2f
    eaac:	2370      	movs	r3, #112	; 0x70
    eaae:	54e2      	strb	r2, [r4, r3]
		if (uri[0] != 0) {
    eab0:	782b      	ldrb	r3, [r5, #0]
    eab2:	2b00      	cmp	r3, #0
    eab4:	d004      	beq.n	eac0 <http_client_send_request+0xf8>
			strcpy(module->req.uri + 1, uri);
    eab6:	0029      	movs	r1, r5
    eab8:	0020      	movs	r0, r4
    eaba:	3071      	adds	r0, #113	; 0x71
    eabc:	4b51      	ldr	r3, [pc, #324]	; (ec04 <http_client_send_request+0x23c>)
    eabe:	4798      	blx	r3
		}
	}

	if (entity != NULL) {
    eac0:	9b02      	ldr	r3, [sp, #8]
    eac2:	2b00      	cmp	r3, #0
    eac4:	d006      	beq.n	ead4 <http_client_send_request+0x10c>
		memcpy(&module->req.entity, entity, sizeof(struct http_entity));
    eac6:	0020      	movs	r0, r4
    eac8:	30b0      	adds	r0, #176	; 0xb0
    eaca:	2218      	movs	r2, #24
    eacc:	0019      	movs	r1, r3
    eace:	4b4e      	ldr	r3, [pc, #312]	; (ec08 <http_client_send_request+0x240>)
    ead0:	4798      	blx	r3
    ead2:	e005      	b.n	eae0 <http_client_send_request+0x118>
		} else {
		memset(&module->req.entity, 0, sizeof(struct http_entity));
    ead4:	0020      	movs	r0, r4
    ead6:	30b0      	adds	r0, #176	; 0xb0
    ead8:	2218      	movs	r2, #24
    eada:	2100      	movs	r1, #0
    eadc:	4b4b      	ldr	r3, [pc, #300]	; (ec0c <http_client_send_request+0x244>)
    eade:	4798      	blx	r3
	}

	module->req.method = method;
    eae0:	23c8      	movs	r3, #200	; 0xc8
    eae2:	4642      	mov	r2, r8
    eae4:	54e2      	strb	r2, [r4, r3]
	
	switch (module->req.state) {
    eae6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    eae8:	2b01      	cmp	r3, #1
    eaea:	d004      	beq.n	eaf6 <http_client_send_request+0x12e>
    eaec:	2b00      	cmp	r3, #0
    eaee:	d015      	beq.n	eb1c <http_client_send_request+0x154>
    eaf0:	2b02      	cmp	r3, #2
    eaf2:	d005      	beq.n	eb00 <http_client_send_request+0x138>
    eaf4:	e056      	b.n	eba4 <http_client_send_request+0x1dc>
		/* STATE_RECV_RESP */
		/* Session was busy. Try again later. */
		return -EAGAIN;
	}

	return 0;
    eaf6:	2000      	movs	r0, #0

	module->req.method = method;
	
	switch (module->req.state) {
	case STATE_TRY_SOCK_CONNECT:
		if (!reconnect) {
    eaf8:	9b03      	ldr	r3, [sp, #12]
    eafa:	2b00      	cmp	r3, #0
    eafc:	d10a      	bne.n	eb14 <http_client_send_request+0x14c>
    eafe:	e070      	b.n	ebe2 <http_client_send_request+0x21a>
			break; /* Currently try to connect to the same server. */
		}
	case STATE_SOCK_CONNECTED:
		if (!reconnect) {
    eb00:	9b03      	ldr	r3, [sp, #12]
    eb02:	2b00      	cmp	r3, #0
    eb04:	d106      	bne.n	eb14 <http_client_send_request+0x14c>
			module->req.state = STATE_REQ_SEND_HEADER;
    eb06:	3303      	adds	r3, #3
    eb08:	66e3      	str	r3, [r4, #108]	; 0x6c
			/* Send request immediately. */
			_http_client_request(module);
    eb0a:	0020      	movs	r0, r4
    eb0c:	4b40      	ldr	r3, [pc, #256]	; (ec10 <http_client_send_request+0x248>)
    eb0e:	4798      	blx	r3
		/* STATE_RECV_RESP */
		/* Session was busy. Try again later. */
		return -EAGAIN;
	}

	return 0;
    eb10:	2000      	movs	r0, #0
	case STATE_SOCK_CONNECTED:
		if (!reconnect) {
			module->req.state = STATE_REQ_SEND_HEADER;
			/* Send request immediately. */
			_http_client_request(module);
			break;
    eb12:	e066      	b.n	ebe2 <http_client_send_request+0x21a>
		} else {
			/* Request to another peer. Disconnect and try connect again. */
			_http_client_clear_conn(module, 0);
    eb14:	2100      	movs	r1, #0
    eb16:	0020      	movs	r0, r4
    eb18:	4b3e      	ldr	r3, [pc, #248]	; (ec14 <http_client_send_request+0x24c>)
    eb1a:	4798      	blx	r3
		}
	case STATE_INIT:
		if (module->config.tls) {
    eb1c:	2352      	movs	r3, #82	; 0x52
			flag |= SOCKET_FLAGS_SSL;
		}
		module->sock = socket(AF_INET, SOCK_STREAM, flag);
    eb1e:	5ce2      	ldrb	r2, [r4, r3]
    eb20:	1e53      	subs	r3, r2, #1
    eb22:	419a      	sbcs	r2, r3
    eb24:	b2d2      	uxtb	r2, r2
    eb26:	2101      	movs	r1, #1
    eb28:	2002      	movs	r0, #2
    eb2a:	4b3b      	ldr	r3, [pc, #236]	; (ec18 <http_client_send_request+0x250>)
    eb2c:	4798      	blx	r3
    eb2e:	7020      	strb	r0, [r4, #0]
		if (module->sock >= 0) {
    eb30:	2800      	cmp	r0, #0
    eb32:	db3a      	blt.n	ebaa <http_client_send_request+0x1e2>
			module_ref_inst[module->sock] = module;
    eb34:	0080      	lsls	r0, r0, #2
    eb36:	4b39      	ldr	r3, [pc, #228]	; (ec1c <http_client_send_request+0x254>)
    eb38:	50c4      	str	r4, [r0, r3]
    eb3a:	9d01      	ldr	r5, [sp, #4]
	_http_client_clear_conn(module_inst, -ETIME);
}

static int _is_ip(const char *host)
{
	uint32_t isv6 = 0;
    eb3c:	2100      	movs	r1, #0
	char ch;

	while (*host != '\0') {
		ch = *host++;
		if ((ch >= 'a' && ch <= 'f') || (ch >= 'A' && ch <= 'F') || ch == ':' || ch == '/') {
    eb3e:	2620      	movs	r6, #32
			isv6 = 1;
    eb40:	2001      	movs	r0, #1
		} else if (ch == '.') {
			if (isv6) {
				return 0;
			}
		} else if ((ch & 0x30) != 0x30) {
    eb42:	2730      	movs	r7, #48	; 0x30
    eb44:	e017      	b.n	eb76 <http_client_send_request+0x1ae>
{
	uint32_t isv6 = 0;
	char ch;

	while (*host != '\0') {
		ch = *host++;
    eb46:	3501      	adds	r5, #1
		if ((ch >= 'a' && ch <= 'f') || (ch >= 'A' && ch <= 'F') || ch == ':' || ch == '/') {
    eb48:	0013      	movs	r3, r2
    eb4a:	43b3      	bics	r3, r6
    eb4c:	3b41      	subs	r3, #65	; 0x41
    eb4e:	2b05      	cmp	r3, #5
    eb50:	d90c      	bls.n	eb6c <http_client_send_request+0x1a4>
    eb52:	2a3a      	cmp	r2, #58	; 0x3a
    eb54:	d00c      	beq.n	eb70 <http_client_send_request+0x1a8>
    eb56:	2a2f      	cmp	r2, #47	; 0x2f
    eb58:	d00c      	beq.n	eb74 <http_client_send_request+0x1ac>
			isv6 = 1;
		} else if (ch == '.') {
    eb5a:	2a2e      	cmp	r2, #46	; 0x2e
    eb5c:	d102      	bne.n	eb64 <http_client_send_request+0x19c>
			if (isv6) {
    eb5e:	2900      	cmp	r1, #0
    eb60:	d009      	beq.n	eb76 <http_client_send_request+0x1ae>
    eb62:	e03a      	b.n	ebda <http_client_send_request+0x212>
				return 0;
			}
		} else if ((ch & 0x30) != 0x30) {
    eb64:	403a      	ands	r2, r7
    eb66:	2a30      	cmp	r2, #48	; 0x30
    eb68:	d005      	beq.n	eb76 <http_client_send_request+0x1ae>
    eb6a:	e036      	b.n	ebda <http_client_send_request+0x212>
	char ch;

	while (*host != '\0') {
		ch = *host++;
		if ((ch >= 'a' && ch <= 'f') || (ch >= 'A' && ch <= 'F') || ch == ':' || ch == '/') {
			isv6 = 1;
    eb6c:	0001      	movs	r1, r0
    eb6e:	e002      	b.n	eb76 <http_client_send_request+0x1ae>
    eb70:	0001      	movs	r1, r0
    eb72:	e000      	b.n	eb76 <http_client_send_request+0x1ae>
    eb74:	0001      	movs	r1, r0
static int _is_ip(const char *host)
{
	uint32_t isv6 = 0;
	char ch;

	while (*host != '\0') {
    eb76:	782a      	ldrb	r2, [r5, #0]
    eb78:	2a00      	cmp	r2, #0
    eb7a:	d1e4      	bne.n	eb46 <http_client_send_request+0x17e>
    eb7c:	e018      	b.n	ebb0 <http_client_send_request+0x1e8>
				addr_in.sin_addr.s_addr = nmi_inet_addr((char *)module->host);
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
			} else {
				gethostbyname((uint8*)module->host);
			}
			module->req.state = STATE_TRY_SOCK_CONNECT;
    eb7e:	2301      	movs	r3, #1
    eb80:	66e3      	str	r3, [r4, #108]	; 0x6c
		/* STATE_RECV_RESP */
		/* Session was busy. Try again later. */
		return -EAGAIN;
	}

	return 0;
    eb82:	2000      	movs	r0, #0
			}
			module->req.state = STATE_TRY_SOCK_CONNECT;
		} else {
			return -ENOSPC;
		}
		break;
    eb84:	e02d      	b.n	ebe2 <http_client_send_request+0x21a>
	struct sockaddr_in addr_in;
	const char *uri = NULL;
	int i = 0, j = 0, reconnect = 0;

	if (module == NULL) {
		return -EINVAL;
    eb86:	2016      	movs	r0, #22
    eb88:	4240      	negs	r0, r0
    eb8a:	e02a      	b.n	ebe2 <http_client_send_request+0x21a>
	}

	if (module->req.state > STATE_SOCK_CONNECTED) {
		return -EBUSY;
    eb8c:	2010      	movs	r0, #16
    eb8e:	4240      	negs	r0, r0
    eb90:	e027      	b.n	ebe2 <http_client_send_request+0x21a>
	module->host[j] = '\0';
	uri = url + i;

	/* Checks the parameters. */
	if (strlen(module->host) == 0) {
		return -EINVAL;
    eb92:	2016      	movs	r0, #22
    eb94:	4240      	negs	r0, r0
    eb96:	e024      	b.n	ebe2 <http_client_send_request+0x21a>
	}

	if (strlen(uri) >= HTTP_MAX_URI_LENGTH) {
		return -ENAMETOOLONG;
    eb98:	205b      	movs	r0, #91	; 0x5b
    eb9a:	4240      	negs	r0, r0
    eb9c:	e021      	b.n	ebe2 <http_client_send_request+0x21a>
		free(module->req.ext_header);
	}
	if (ext_header != NULL) {
		module->req.ext_header = strdup(ext_header);
		if (module->req.ext_header == NULL) {
			return -ENOMEM;
    eb9e:	200c      	movs	r0, #12
    eba0:	4240      	negs	r0, r0
    eba2:	e01e      	b.n	ebe2 <http_client_send_request+0x21a>
	default:
		/* STATE_TRY_REQ */
		/* STATE_WAIT_RESP */
		/* STATE_RECV_RESP */
		/* Session was busy. Try again later. */
		return -EAGAIN;
    eba4:	200b      	movs	r0, #11
    eba6:	4240      	negs	r0, r0
    eba8:	e01b      	b.n	ebe2 <http_client_send_request+0x21a>
			} else {
				gethostbyname((uint8*)module->host);
			}
			module->req.state = STATE_TRY_SOCK_CONNECT;
		} else {
			return -ENOSPC;
    ebaa:	201c      	movs	r0, #28
    ebac:	4240      	negs	r0, r0
    ebae:	e018      	b.n	ebe2 <http_client_send_request+0x21a>
		}
		module->sock = socket(AF_INET, SOCK_STREAM, flag);
		if (module->sock >= 0) {
			module_ref_inst[module->sock] = module;
			if (_is_ip(module->host)) {
				addr_in.sin_family = AF_INET;
    ebb0:	2302      	movs	r3, #2
    ebb2:	aa04      	add	r2, sp, #16
    ebb4:	8013      	strh	r3, [r2, #0]
				addr_in.sin_port = _htons(module->config.port);
    ebb6:	334e      	adds	r3, #78	; 0x4e
    ebb8:	5ae3      	ldrh	r3, [r4, r3]
    ebba:	021a      	lsls	r2, r3, #8
    ebbc:	0a1b      	lsrs	r3, r3, #8
    ebbe:	4313      	orrs	r3, r2
    ebc0:	aa04      	add	r2, sp, #16
    ebc2:	8053      	strh	r3, [r2, #2]
				addr_in.sin_addr.s_addr = nmi_inet_addr((char *)module->host);
    ebc4:	9801      	ldr	r0, [sp, #4]
    ebc6:	4b16      	ldr	r3, [pc, #88]	; (ec20 <http_client_send_request+0x258>)
    ebc8:	4798      	blx	r3
    ebca:	9005      	str	r0, [sp, #20]
				connect(module->sock, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in));
    ebcc:	2000      	movs	r0, #0
    ebce:	5620      	ldrsb	r0, [r4, r0]
    ebd0:	2210      	movs	r2, #16
    ebd2:	a904      	add	r1, sp, #16
    ebd4:	4b13      	ldr	r3, [pc, #76]	; (ec24 <http_client_send_request+0x25c>)
    ebd6:	4798      	blx	r3
    ebd8:	e7d1      	b.n	eb7e <http_client_send_request+0x1b6>
			} else {
				gethostbyname((uint8*)module->host);
    ebda:	9801      	ldr	r0, [sp, #4]
    ebdc:	4b12      	ldr	r3, [pc, #72]	; (ec28 <http_client_send_request+0x260>)
    ebde:	4798      	blx	r3
    ebe0:	e7cd      	b.n	eb7e <http_client_send_request+0x1b6>
		/* Session was busy. Try again later. */
		return -EAGAIN;
	}

	return 0;
}
    ebe2:	b008      	add	sp, #32
    ebe4:	bc04      	pop	{r2}
    ebe6:	4690      	mov	r8, r2
    ebe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ebea:	46c0      	nop			; (mov r8, r8)
    ebec:	0001404c 	.word	0x0001404c
    ebf0:	00011a5d 	.word	0x00011a5d
    ebf4:	00014054 	.word	0x00014054
    ebf8:	00011a4f 	.word	0x00011a4f
    ebfc:	00011549 	.word	0x00011549
    ec00:	00011a15 	.word	0x00011a15
    ec04:	00011a05 	.word	0x00011a05
    ec08:	0001155d 	.word	0x0001155d
    ec0c:	00011599 	.word	0x00011599
    ec10:	0000e511 	.word	0x0000e511
    ec14:	0000e3f9 	.word	0x0000e3f9
    ec18:	0000b72d 	.word	0x0000b72d
    ec1c:	20000100 	.word	0x20000100
    ec20:	0000bb09 	.word	0x0000bb09
    ec24:	0000b8b1 	.word	0x0000b8b1
    ec28:	0000bb75 	.word	0x0000bb75

0000ec2c <_http_client_recv_packet>:
		break;
	}
}

void _http_client_recv_packet(struct http_client_module *const module)
{
    ec2c:	b510      	push	{r4, lr}
	if (module == NULL) {
    ec2e:	2800      	cmp	r0, #0
    ec30:	d012      	beq.n	ec58 <_http_client_recv_packet+0x2c>
		return;
	}
	
	if (module->recved_size >= module->config.recv_buffer_size) {
    ec32:	6c41      	ldr	r1, [r0, #68]	; 0x44
    ec34:	6e02      	ldr	r2, [r0, #96]	; 0x60
    ec36:	4291      	cmp	r1, r2
    ec38:	d304      	bcc.n	ec44 <_http_client_recv_packet+0x18>
		/* Has not enough memory. */
		_http_client_clear_conn(module, -EOVERFLOW);
    ec3a:	218b      	movs	r1, #139	; 0x8b
    ec3c:	4249      	negs	r1, r1
    ec3e:	4b07      	ldr	r3, [pc, #28]	; (ec5c <_http_client_recv_packet+0x30>)
    ec40:	4798      	blx	r3
		return;
    ec42:	e009      	b.n	ec58 <_http_client_recv_packet+0x2c>
	/*
	while (recv(module->sock,
		module->config.recv_buffer + module->recved_size,
		module->config.recv_buffer_size - module->recved_size, 0) != 0);
	*/
	recv(module->sock,
    ec44:	1a52      	subs	r2, r2, r1
    ec46:	b292      	uxth	r2, r2
    ec48:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
    ec4a:	469c      	mov	ip, r3
    ec4c:	4461      	add	r1, ip
    ec4e:	7800      	ldrb	r0, [r0, #0]
    ec50:	b240      	sxtb	r0, r0
    ec52:	2300      	movs	r3, #0
    ec54:	4c02      	ldr	r4, [pc, #8]	; (ec60 <_http_client_recv_packet+0x34>)
    ec56:	47a0      	blx	r4
		module->config.recv_buffer + module->recved_size,
		module->config.recv_buffer_size - module->recved_size, 0);
}
    ec58:	bd10      	pop	{r4, pc}
    ec5a:	46c0      	nop			; (mov r8, r8)
    ec5c:	0000e3f9 	.word	0x0000e3f9
    ec60:	0000b9d9 	.word	0x0000b9d9

0000ec64 <_http_client_move_buffer>:

	return 0;
}

void _http_client_move_buffer(struct http_client_module *const module, char *base)
{
    ec64:	b570      	push	{r4, r5, r6, lr}
    ec66:	0005      	movs	r5, r0
	char *buffer = module->config.recv_buffer;
    ec68:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
	int remain = (int)module->recved_size - (int)base + (int)buffer;
    ec6a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
    ec6c:	1a5c      	subs	r4, r3, r1
    ec6e:	1904      	adds	r4, r0, r4

	if (remain > 0) {
    ec70:	2c00      	cmp	r4, #0
    ec72:	dd04      	ble.n	ec7e <_http_client_move_buffer+0x1a>
		memmove(buffer, base, remain);
    ec74:	0022      	movs	r2, r4
    ec76:	4b03      	ldr	r3, [pc, #12]	; (ec84 <_http_client_move_buffer+0x20>)
    ec78:	4798      	blx	r3
		module->recved_size = remain;
    ec7a:	646c      	str	r4, [r5, #68]	; 0x44
    ec7c:	e001      	b.n	ec82 <_http_client_move_buffer+0x1e>
	} else {
		module->recved_size = 0;
    ec7e:	2300      	movs	r3, #0
    ec80:	646b      	str	r3, [r5, #68]	; 0x44
	}
}
    ec82:	bd70      	pop	{r4, r5, r6, pc}
    ec84:	0001156f 	.word	0x0001156f

0000ec88 <_http_client_handle_header>:
	}
	return 0;
}

int _http_client_handle_header(struct http_client_module *const module)
{
    ec88:	b5f0      	push	{r4, r5, r6, r7, lr}
    ec8a:	464f      	mov	r7, r9
    ec8c:	b480      	push	{r7}
    ec8e:	b084      	sub	sp, #16
    ec90:	0007      	movs	r7, r0
	/* New line character only used in this function. So variable registered in the code region. */
	static const char *new_line = "\r\n";

	//TODO : header filter

	for (ptr = module->config.recv_buffer ; ; ) {
    ec92:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
		ptr_line_end = strstr(ptr, new_line);
    ec94:	4b64      	ldr	r3, [pc, #400]	; (ee28 <_http_client_handle_header+0x1a0>)
    ec96:	4699      	mov	r9, r3
    ec98:	4964      	ldr	r1, [pc, #400]	; (ee2c <_http_client_handle_header+0x1a4>)
    ec9a:	0020      	movs	r0, r4
    ec9c:	47c8      	blx	r9
    ec9e:	1e05      	subs	r5, r0, #0
		if (ptr_line_end == NULL || ptr_line_end >= module->config.recv_buffer + module->recved_size) {
    eca0:	d005      	beq.n	ecae <_http_client_handle_header+0x26>
    eca2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    eca4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    eca6:	4694      	mov	ip, r2
    eca8:	4463      	add	r3, ip
    ecaa:	4298      	cmp	r0, r3
    ecac:	d305      	bcc.n	ecba <_http_client_handle_header+0x32>
			/* not enough buffer. */
			_http_client_move_buffer(module, ptr);
    ecae:	0021      	movs	r1, r4
    ecb0:	0038      	movs	r0, r7
    ecb2:	4b5f      	ldr	r3, [pc, #380]	; (ee30 <_http_client_handle_header+0x1a8>)
    ecb4:	4798      	blx	r3
			return 0;
    ecb6:	2600      	movs	r6, #0
    ecb8:	e0b0      	b.n	ee1c <_http_client_handle_header+0x194>
		}

		if (!strncmp(ptr, new_line, strlen(new_line))) {
    ecba:	2202      	movs	r2, #2
    ecbc:	495b      	ldr	r1, [pc, #364]	; (ee2c <_http_client_handle_header+0x1a4>)
    ecbe:	0020      	movs	r0, r4
    ecc0:	4b5c      	ldr	r3, [pc, #368]	; (ee34 <_http_client_handle_header+0x1ac>)
    ecc2:	4798      	blx	r3
    ecc4:	2800      	cmp	r0, #0
    ecc6:	d12c      	bne.n	ed22 <_http_client_handle_header+0x9a>
			/* Move remain data to forward part of buffer. */
			_http_client_move_buffer(module, ptr + strlen(new_line));
    ecc8:	1ca1      	adds	r1, r4, #2
    ecca:	0038      	movs	r0, r7
    eccc:	4b58      	ldr	r3, [pc, #352]	; (ee30 <_http_client_handle_header+0x1a8>)
    ecce:	4798      	blx	r3

			/* Check validation first. */
			if (module->cb && module->resp.response_code) {
    ecd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    ecd2:	2b00      	cmp	r3, #0
    ecd4:	d020      	beq.n	ed18 <_http_client_handle_header+0x90>
    ecd6:	22e4      	movs	r2, #228	; 0xe4
    ecd8:	5ab9      	ldrh	r1, [r7, r2]
    ecda:	2900      	cmp	r1, #0
    ecdc:	d01c      	beq.n	ed18 <_http_client_handle_header+0x90>
				/* Chunked transfer */
				if (module->resp.content_length < 0) {
    ecde:	3a08      	subs	r2, #8
    ece0:	58b8      	ldr	r0, [r7, r2]
    ece2:	2800      	cmp	r0, #0
    ece4:	da0b      	bge.n	ecfe <_http_client_handle_header+0x76>
					data.recv_response.response_code = module->resp.response_code;
    ece6:	aa01      	add	r2, sp, #4
    ece8:	8011      	strh	r1, [r2, #0]
					data.recv_response.is_chunked = 1;
    ecea:	2101      	movs	r1, #1
    ecec:	7091      	strb	r1, [r2, #2]
					module->resp.read_length = 0;
    ecee:	2100      	movs	r1, #0
    ecf0:	20e0      	movs	r0, #224	; 0xe0
    ecf2:	5039      	str	r1, [r7, r0]
					data.recv_response.content = NULL;
    ecf4:	6091      	str	r1, [r2, #8]
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
    ecf6:	3102      	adds	r1, #2
    ecf8:	0038      	movs	r0, r7
    ecfa:	4798      	blx	r3
    ecfc:	e00c      	b.n	ed18 <_http_client_handle_header+0x90>
				} else if (module->resp.content_length > (int)module->config.recv_buffer_size) {
    ecfe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    ed00:	4290      	cmp	r0, r2
    ed02:	dd09      	ble.n	ed18 <_http_client_handle_header+0x90>
					/* Entity is bigger than receive buffer. Sending the buffer to user like chunked transfer. */
					data.recv_response.response_code = module->resp.response_code;
    ed04:	aa01      	add	r2, sp, #4
    ed06:	8011      	strh	r1, [r2, #0]
					data.recv_response.content_length = module->resp.content_length;
    ed08:	6050      	str	r0, [r2, #4]
					data.recv_response.content = NULL;
    ed0a:	2100      	movs	r1, #0
    ed0c:	6091      	str	r1, [r2, #8]
					module->resp.read_length = 0;
    ed0e:	20e0      	movs	r0, #224	; 0xe0
    ed10:	5039      	str	r1, [r7, r0]
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
    ed12:	3102      	adds	r1, #2
    ed14:	0038      	movs	r0, r7
    ed16:	4798      	blx	r3
				}
			}

			module->resp.state = STATE_PARSE_ENTITY;
    ed18:	2201      	movs	r2, #1
    ed1a:	23d8      	movs	r3, #216	; 0xd8
    ed1c:	50fa      	str	r2, [r7, r3]
			return 1;
    ed1e:	2601      	movs	r6, #1
    ed20:	e07c      	b.n	ee1c <_http_client_handle_header+0x194>
		} else if (!strncmp(ptr, "Content-Length: ", strlen("Content-Length: "))) {
    ed22:	2210      	movs	r2, #16
    ed24:	4944      	ldr	r1, [pc, #272]	; (ee38 <_http_client_handle_header+0x1b0>)
    ed26:	0020      	movs	r0, r4
    ed28:	4b42      	ldr	r3, [pc, #264]	; (ee34 <_http_client_handle_header+0x1ac>)
    ed2a:	4798      	blx	r3
    ed2c:	2800      	cmp	r0, #0
    ed2e:	d106      	bne.n	ed3e <_http_client_handle_header+0xb6>
			module->resp.content_length = atoi(ptr + strlen("Content-Length: "));
    ed30:	0020      	movs	r0, r4
    ed32:	3010      	adds	r0, #16
    ed34:	4b41      	ldr	r3, [pc, #260]	; (ee3c <_http_client_handle_header+0x1b4>)
    ed36:	4798      	blx	r3
    ed38:	23dc      	movs	r3, #220	; 0xdc
    ed3a:	50f8      	str	r0, [r7, r3]
    ed3c:	e06c      	b.n	ee18 <_http_client_handle_header+0x190>
		} else if (!strncmp(ptr, "Transfer-Encoding: ", strlen("Transfer-Encoding: "))) {
    ed3e:	2213      	movs	r2, #19
    ed40:	493f      	ldr	r1, [pc, #252]	; (ee40 <_http_client_handle_header+0x1b8>)
    ed42:	0020      	movs	r0, r4
    ed44:	4b3b      	ldr	r3, [pc, #236]	; (ee34 <_http_client_handle_header+0x1ac>)
    ed46:	4798      	blx	r3
    ed48:	1e06      	subs	r6, r0, #0
    ed4a:	d11d      	bne.n	ed88 <_http_client_handle_header+0x100>
			/* Currently does not support gzip or deflate encoding. If received this header, disconnect session immediately*/
			char *type_ptr = ptr + strlen("Transfer-Encoding: ");
    ed4c:	0022      	movs	r2, r4
    ed4e:	3213      	adds	r2, #19
			for (; ptr_line_end > type_ptr; type_ptr++) {
    ed50:	4295      	cmp	r5, r2
    ed52:	d815      	bhi.n	ed80 <_http_client_handle_header+0xf8>
    ed54:	e060      	b.n	ee18 <_http_client_handle_header+0x190>
				if (*type_ptr == ' ') {
    ed56:	7813      	ldrb	r3, [r2, #0]
    ed58:	2b20      	cmp	r3, #32
    ed5a:	d103      	bne.n	ed64 <_http_client_handle_header+0xdc>
		} else if (!strncmp(ptr, "Content-Length: ", strlen("Content-Length: "))) {
			module->resp.content_length = atoi(ptr + strlen("Content-Length: "));
		} else if (!strncmp(ptr, "Transfer-Encoding: ", strlen("Transfer-Encoding: "))) {
			/* Currently does not support gzip or deflate encoding. If received this header, disconnect session immediately*/
			char *type_ptr = ptr + strlen("Transfer-Encoding: ");
			for (; ptr_line_end > type_ptr; type_ptr++) {
    ed5c:	3201      	adds	r2, #1
    ed5e:	4295      	cmp	r5, r2
    ed60:	d1f9      	bne.n	ed56 <_http_client_handle_header+0xce>
    ed62:	e059      	b.n	ee18 <_http_client_handle_header+0x190>
				if (*type_ptr == ' ') {
					continue;
				} else if (*type_ptr == 'C' || *type_ptr == 'c') {
    ed64:	2220      	movs	r2, #32
    ed66:	4393      	bics	r3, r2
    ed68:	2b43      	cmp	r3, #67	; 0x43
    ed6a:	d103      	bne.n	ed74 <_http_client_handle_header+0xec>
					/* Chunked transfer */
					module->req.content_length = -1;
    ed6c:	3a21      	subs	r2, #33	; 0x21
    ed6e:	3389      	adds	r3, #137	; 0x89
    ed70:	50fa      	str	r2, [r7, r3]
				} else {
					_http_client_clear_conn(module, -ENOTSUP);
					return 0;
				}
				break;
    ed72:	e051      	b.n	ee18 <_http_client_handle_header+0x190>
					continue;
				} else if (*type_ptr == 'C' || *type_ptr == 'c') {
					/* Chunked transfer */
					module->req.content_length = -1;
				} else {
					_http_client_clear_conn(module, -ENOTSUP);
    ed74:	2186      	movs	r1, #134	; 0x86
    ed76:	4249      	negs	r1, r1
    ed78:	0038      	movs	r0, r7
    ed7a:	4b32      	ldr	r3, [pc, #200]	; (ee44 <_http_client_handle_header+0x1bc>)
    ed7c:	4798      	blx	r3
					return 0;
    ed7e:	e04d      	b.n	ee1c <_http_client_handle_header+0x194>
			module->resp.content_length = atoi(ptr + strlen("Content-Length: "));
		} else if (!strncmp(ptr, "Transfer-Encoding: ", strlen("Transfer-Encoding: "))) {
			/* Currently does not support gzip or deflate encoding. If received this header, disconnect session immediately*/
			char *type_ptr = ptr + strlen("Transfer-Encoding: ");
			for (; ptr_line_end > type_ptr; type_ptr++) {
				if (*type_ptr == ' ') {
    ed80:	7ce3      	ldrb	r3, [r4, #19]
    ed82:	2b20      	cmp	r3, #32
    ed84:	d1ee      	bne.n	ed64 <_http_client_handle_header+0xdc>
    ed86:	e7e9      	b.n	ed5c <_http_client_handle_header+0xd4>
					_http_client_clear_conn(module, -ENOTSUP);
					return 0;
				}
				break;
			}
		} else if (!strncmp(ptr, "Connection: ", strlen("Connection: "))) {
    ed88:	220c      	movs	r2, #12
    ed8a:	492f      	ldr	r1, [pc, #188]	; (ee48 <_http_client_handle_header+0x1c0>)
    ed8c:	0020      	movs	r0, r4
    ed8e:	4b29      	ldr	r3, [pc, #164]	; (ee34 <_http_client_handle_header+0x1ac>)
    ed90:	4798      	blx	r3
    ed92:	2800      	cmp	r0, #0
    ed94:	d11f      	bne.n	edd6 <_http_client_handle_header+0x14e>
			char *type_ptr = ptr + strlen("Connection: ");
    ed96:	0022      	movs	r2, r4
    ed98:	320c      	adds	r2, #12
			for (; ptr_line_end > type_ptr; type_ptr++) {
    ed9a:	4295      	cmp	r5, r2
    ed9c:	d817      	bhi.n	edce <_http_client_handle_header+0x146>
    ed9e:	e03b      	b.n	ee18 <_http_client_handle_header+0x190>
				if (*type_ptr == ' ') {
    eda0:	7813      	ldrb	r3, [r2, #0]
    eda2:	2b20      	cmp	r3, #32
    eda4:	d103      	bne.n	edae <_http_client_handle_header+0x126>
				}
				break;
			}
		} else if (!strncmp(ptr, "Connection: ", strlen("Connection: "))) {
			char *type_ptr = ptr + strlen("Connection: ");
			for (; ptr_line_end > type_ptr; type_ptr++) {
    eda6:	3201      	adds	r2, #1
    eda8:	4295      	cmp	r5, r2
    edaa:	d1f9      	bne.n	eda0 <_http_client_handle_header+0x118>
    edac:	e034      	b.n	ee18 <_http_client_handle_header+0x190>
				if (*type_ptr == ' ') {
					continue;
				} else if (*type_ptr == 'K' || *type_ptr == 'k') {
    edae:	2220      	movs	r2, #32
    edb0:	4393      	bics	r3, r2
    edb2:	2b4b      	cmp	r3, #75	; 0x4b
    edb4:	d105      	bne.n	edc2 <_http_client_handle_header+0x13a>
					module->permanent = 1;
    edb6:	3221      	adds	r2, #33	; 0x21
    edb8:	5cb9      	ldrb	r1, [r7, r2]
    edba:	2302      	movs	r3, #2
    edbc:	430b      	orrs	r3, r1
    edbe:	54bb      	strb	r3, [r7, r2]
    edc0:	e02a      	b.n	ee18 <_http_client_handle_header+0x190>
				} else {
					module->permanent = 0;
    edc2:	2241      	movs	r2, #65	; 0x41
    edc4:	5cbb      	ldrb	r3, [r7, r2]
    edc6:	2102      	movs	r1, #2
    edc8:	438b      	bics	r3, r1
    edca:	54bb      	strb	r3, [r7, r2]
    edcc:	e024      	b.n	ee18 <_http_client_handle_header+0x190>
				break;
			}
		} else if (!strncmp(ptr, "Connection: ", strlen("Connection: "))) {
			char *type_ptr = ptr + strlen("Connection: ");
			for (; ptr_line_end > type_ptr; type_ptr++) {
				if (*type_ptr == ' ') {
    edce:	7b23      	ldrb	r3, [r4, #12]
    edd0:	2b20      	cmp	r3, #32
    edd2:	d1ec      	bne.n	edae <_http_client_handle_header+0x126>
    edd4:	e7e7      	b.n	eda6 <_http_client_handle_header+0x11e>
				} else {
					module->permanent = 0;
				}
				break;
			}
		} else if (!strncmp(ptr, "HTTP/", 5)) {
    edd6:	2205      	movs	r2, #5
    edd8:	491c      	ldr	r1, [pc, #112]	; (ee4c <_http_client_handle_header+0x1c4>)
    edda:	0020      	movs	r0, r4
    eddc:	4b15      	ldr	r3, [pc, #84]	; (ee34 <_http_client_handle_header+0x1ac>)
    edde:	4798      	blx	r3
    ede0:	2800      	cmp	r0, #0
    ede2:	d119      	bne.n	ee18 <_http_client_handle_header+0x190>
			module->resp.response_code = atoi(ptr + 9); /* HTTP/{Ver} {Code} {Desc} : HTTP/1.1 200 OK */
    ede4:	0020      	movs	r0, r4
    ede6:	3009      	adds	r0, #9
    ede8:	4b14      	ldr	r3, [pc, #80]	; (ee3c <_http_client_handle_header+0x1b4>)
    edea:	4798      	blx	r3
    edec:	23e4      	movs	r3, #228	; 0xe4
    edee:	52f8      	strh	r0, [r7, r3]
			/* Initializing the variables */
			module->resp.content_length = 0;
    edf0:	2200      	movs	r2, #0
    edf2:	3b08      	subs	r3, #8
    edf4:	50fa      	str	r2, [r7, r3]
			/* persistent connection is turn on in the HTTP 1.1 or above version of protocols. */  
			if (ptr [5] > '1' || ptr[7] > '0') {
    edf6:	7963      	ldrb	r3, [r4, #5]
    edf8:	2b31      	cmp	r3, #49	; 0x31
    edfa:	d802      	bhi.n	ee02 <_http_client_handle_header+0x17a>
    edfc:	79e3      	ldrb	r3, [r4, #7]
    edfe:	2b30      	cmp	r3, #48	; 0x30
    ee00:	d905      	bls.n	ee0e <_http_client_handle_header+0x186>
				module->permanent = 1;
    ee02:	2241      	movs	r2, #65	; 0x41
    ee04:	5cb9      	ldrb	r1, [r7, r2]
    ee06:	2302      	movs	r3, #2
    ee08:	430b      	orrs	r3, r1
    ee0a:	54bb      	strb	r3, [r7, r2]
    ee0c:	e004      	b.n	ee18 <_http_client_handle_header+0x190>
			} else {
				module->permanent = 0;
    ee0e:	2241      	movs	r2, #65	; 0x41
    ee10:	5cbb      	ldrb	r3, [r7, r2]
    ee12:	2102      	movs	r1, #2
    ee14:	438b      	bics	r3, r1
    ee16:	54bb      	strb	r3, [r7, r2]
			}
		}

		ptr = ptr_line_end + strlen(new_line);
    ee18:	1cac      	adds	r4, r5, #2
	}
    ee1a:	e73d      	b.n	ec98 <_http_client_handle_header+0x10>
}
    ee1c:	0030      	movs	r0, r6
    ee1e:	b004      	add	sp, #16
    ee20:	bc04      	pop	{r2}
    ee22:	4691      	mov	r9, r2
    ee24:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ee26:	46c0      	nop			; (mov r8, r8)
    ee28:	00011a81 	.word	0x00011a81
    ee2c:	00014738 	.word	0x00014738
    ee30:	0000ec65 	.word	0x0000ec65
    ee34:	00011a5d 	.word	0x00011a5d
    ee38:	00014038 	.word	0x00014038
    ee3c:	000114dd 	.word	0x000114dd
    ee40:	00014060 	.word	0x00014060
    ee44:	0000e3f9 	.word	0x0000e3f9
    ee48:	00014074 	.word	0x00014074
    ee4c:	00014084 	.word	0x00014084

0000ee50 <_http_client_handle_entity>:
		}
	} while(module->recved_size > 0);
}

int _http_client_handle_entity(struct http_client_module *const module)
{
    ee50:	b5f0      	push	{r4, r5, r6, r7, lr}
    ee52:	464f      	mov	r7, r9
    ee54:	4646      	mov	r6, r8
    ee56:	b4c0      	push	{r6, r7}
    ee58:	b087      	sub	sp, #28
    ee5a:	0004      	movs	r4, r0
	union http_client_data data;
	char *buffer = module->config.recv_buffer;
    ee5c:	6dc5      	ldr	r5, [r0, #92]	; 0x5c

	/* If data size is lesser than buffer size, read all buffer and retransmission it to application. */
	if (module->resp.content_length >= 0 && module->resp.content_length <= (int)module->config.recv_buffer_size) {
    ee5e:	23dc      	movs	r3, #220	; 0xdc
    ee60:	58c3      	ldr	r3, [r0, r3]
    ee62:	2b00      	cmp	r3, #0
    ee64:	db66      	blt.n	ef34 <_http_client_handle_entity+0xe4>
    ee66:	6e02      	ldr	r2, [r0, #96]	; 0x60
    ee68:	4293      	cmp	r3, r2
    ee6a:	dc2b      	bgt.n	eec4 <_http_client_handle_entity+0x74>
		} else {
			_http_client_read_chuked_entity(module);
		}
	}

	return 0;
    ee6c:	2000      	movs	r0, #0
	union http_client_data data;
	char *buffer = module->config.recv_buffer;

	/* If data size is lesser than buffer size, read all buffer and retransmission it to application. */
	if (module->resp.content_length >= 0 && module->resp.content_length <= (int)module->config.recv_buffer_size) {
		if ((int)module->recved_size >= module->resp.content_length) {
    ee6e:	6c62      	ldr	r2, [r4, #68]	; 0x44
    ee70:	4293      	cmp	r3, r2
    ee72:	dd00      	ble.n	ee76 <_http_client_handle_entity+0x26>
    ee74:	e0f5      	b.n	f062 <_http_client_handle_entity+0x212>
			if (module->cb && module->resp.response_code) {
    ee76:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
    ee78:	2e00      	cmp	r6, #0
    ee7a:	d00c      	beq.n	ee96 <_http_client_handle_entity+0x46>
    ee7c:	22e4      	movs	r2, #228	; 0xe4
    ee7e:	5aa1      	ldrh	r1, [r4, r2]
    ee80:	2900      	cmp	r1, #0
    ee82:	d008      	beq.n	ee96 <_http_client_handle_entity+0x46>
				data.recv_response.response_code = module->resp.response_code;
    ee84:	aa03      	add	r2, sp, #12
    ee86:	8011      	strh	r1, [r2, #0]
				data.recv_response.is_chunked = 0;
    ee88:	2100      	movs	r1, #0
    ee8a:	7091      	strb	r1, [r2, #2]
				data.recv_response.content_length = module->resp.content_length;
    ee8c:	6053      	str	r3, [r2, #4]
				data.recv_response.content = buffer;
    ee8e:	6095      	str	r5, [r2, #8]
				module->cb(module, HTTP_CLIENT_CALLBACK_RECV_RESPONSE, &data);
    ee90:	3102      	adds	r1, #2
    ee92:	0020      	movs	r0, r4
    ee94:	47b0      	blx	r6
			}
			module->resp.state = STATE_PARSE_HEADER;
    ee96:	2300      	movs	r3, #0
    ee98:	22d8      	movs	r2, #216	; 0xd8
    ee9a:	50a3      	str	r3, [r4, r2]
			module->resp.response_code = 0;
    ee9c:	320c      	adds	r2, #12
    ee9e:	52a3      	strh	r3, [r4, r2]
			
			if (module->permanent == 0) {
    eea0:	3341      	adds	r3, #65	; 0x41
    eea2:	5ce3      	ldrb	r3, [r4, r3]
    eea4:	079b      	lsls	r3, r3, #30
    eea6:	d405      	bmi.n	eeb4 <_http_client_handle_entity+0x64>
				/* This server was not supported keep alive. */
				_http_client_clear_conn(module, 0);
    eea8:	2100      	movs	r1, #0
    eeaa:	0020      	movs	r0, r4
    eeac:	4b6f      	ldr	r3, [pc, #444]	; (f06c <_http_client_handle_entity+0x21c>)
    eeae:	4798      	blx	r3
		} else {
			_http_client_read_chuked_entity(module);
		}
	}

	return 0;
    eeb0:	2000      	movs	r0, #0
    eeb2:	e0d6      	b.n	f062 <_http_client_handle_entity+0x212>
			
			if (module->permanent == 0) {
				/* This server was not supported keep alive. */
				_http_client_clear_conn(module, 0);
			} else {
				_http_client_move_buffer(module, buffer + module->resp.content_length);
    eeb4:	23dc      	movs	r3, #220	; 0xdc
    eeb6:	58e1      	ldr	r1, [r4, r3]
    eeb8:	1869      	adds	r1, r5, r1
    eeba:	0020      	movs	r0, r4
    eebc:	4b6c      	ldr	r3, [pc, #432]	; (f070 <_http_client_handle_entity+0x220>)
    eebe:	4798      	blx	r3
				return module->recved_size;
    eec0:	6c60      	ldr	r0, [r4, #68]	; 0x44
    eec2:	e0ce      	b.n	f062 <_http_client_handle_entity+0x212>
			}
		}
		/* else, buffer was not received enough size yet. */
	} else {
		if (module->resp.content_length >= 0) {
			data.recv_chunked_data.length = module->recved_size;
    eec4:	6c42      	ldr	r2, [r0, #68]	; 0x44
    eec6:	9203      	str	r2, [sp, #12]
			data.recv_chunked_data.data = buffer;
    eec8:	9504      	str	r5, [sp, #16]
			module->resp.read_length += (int)module->recved_size;
    eeca:	21e0      	movs	r1, #224	; 0xe0
    eecc:	5840      	ldr	r0, [r0, r1]
    eece:	4684      	mov	ip, r0
    eed0:	4462      	add	r2, ip
    eed2:	5062      	str	r2, [r4, r1]
			if (module->resp.content_length <= module->resp.read_length) {
    eed4:	4293      	cmp	r3, r2
    eed6:	dc0b      	bgt.n	eef0 <_http_client_handle_entity+0xa0>
				/* Complete to receive the buffer. */
				module->resp.state = STATE_PARSE_HEADER;
    eed8:	2300      	movs	r3, #0
    eeda:	22d8      	movs	r2, #216	; 0xd8
    eedc:	50a3      	str	r3, [r4, r2]
				module->resp.response_code = 0;
    eede:	320c      	adds	r2, #12
    eee0:	52a3      	strh	r3, [r4, r2]
				data.recv_chunked_data.is_complete = 1;
    eee2:	3ae3      	subs	r2, #227	; 0xe3
    eee4:	ab03      	add	r3, sp, #12
    eee6:	721a      	strb	r2, [r3, #8]
			} else {
				data.recv_chunked_data.is_complete = 0;
			}

			if (module->cb) {
    eee8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    eeea:	2b00      	cmp	r3, #0
    eeec:	d106      	bne.n	eefc <_http_client_handle_entity+0xac>
    eeee:	e00d      	b.n	ef0c <_http_client_handle_entity+0xbc>
				/* Complete to receive the buffer. */
				module->resp.state = STATE_PARSE_HEADER;
				module->resp.response_code = 0;
				data.recv_chunked_data.is_complete = 1;
			} else {
				data.recv_chunked_data.is_complete = 0;
    eef0:	2200      	movs	r2, #0
    eef2:	ab03      	add	r3, sp, #12
    eef4:	721a      	strb	r2, [r3, #8]
			}

			if (module->cb) {
    eef6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    eef8:	2b00      	cmp	r3, #0
    eefa:	d014      	beq.n	ef26 <_http_client_handle_entity+0xd6>
				module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
    eefc:	ae03      	add	r6, sp, #12
    eefe:	0032      	movs	r2, r6
    ef00:	2103      	movs	r1, #3
    ef02:	0020      	movs	r0, r4
    ef04:	4798      	blx	r3
			}
			
			if (data.recv_chunked_data.is_complete == 1) {
    ef06:	7a33      	ldrb	r3, [r6, #8]
    ef08:	2b01      	cmp	r3, #1
    ef0a:	d10c      	bne.n	ef26 <_http_client_handle_entity+0xd6>
				if (module->permanent == 0) {
    ef0c:	2341      	movs	r3, #65	; 0x41
    ef0e:	5ce3      	ldrb	r3, [r4, r3]
    ef10:	079b      	lsls	r3, r3, #30
    ef12:	d408      	bmi.n	ef26 <_http_client_handle_entity+0xd6>
					/* This server was not supported keep alive. */
					printf("1\r\n");
    ef14:	4857      	ldr	r0, [pc, #348]	; (f074 <_http_client_handle_entity+0x224>)
    ef16:	4b58      	ldr	r3, [pc, #352]	; (f078 <_http_client_handle_entity+0x228>)
    ef18:	4798      	blx	r3
					_http_client_clear_conn(module, 0);
    ef1a:	2100      	movs	r1, #0
    ef1c:	0020      	movs	r0, r4
    ef1e:	4b53      	ldr	r3, [pc, #332]	; (f06c <_http_client_handle_entity+0x21c>)
    ef20:	4798      	blx	r3
					return 0;
    ef22:	2000      	movs	r0, #0
    ef24:	e09d      	b.n	f062 <_http_client_handle_entity+0x212>
				}
			}
			_http_client_move_buffer(module, buffer + module->recved_size);
    ef26:	6c63      	ldr	r3, [r4, #68]	; 0x44
    ef28:	18e9      	adds	r1, r5, r3
    ef2a:	0020      	movs	r0, r4
    ef2c:	4b50      	ldr	r3, [pc, #320]	; (f070 <_http_client_handle_entity+0x220>)
    ef2e:	4798      	blx	r3
		} else {
			_http_client_read_chuked_entity(module);
		}
	}

	return 0;
    ef30:	2000      	movs	r0, #0
    ef32:	e096      	b.n	f062 <_http_client_handle_entity+0x212>

static void _http_client_read_chuked_entity(struct http_client_module *const module)
{
	/* In chunked mode, read_length variable is means to remain data in the chunk. */
	union http_client_data data;
	int length = (int)module->recved_size;
    ef34:	6c47      	ldr	r7, [r0, #68]	; 0x44
	int extension = 0;
    ef36:	2300      	movs	r3, #0
    ef38:	4699      	mov	r9, r3
	char *buffer= module->config.recv_buffer;

	do {
		if (module->resp.read_length >= 0) {
    ef3a:	26e0      	movs	r6, #224	; 0xe0
				if (module->permanent == 0) {
					/* This server was not supported keep alive. */
					_http_client_clear_conn(module, 0);
					return;
				}
				_http_client_move_buffer(module, buffer + 2);
    ef3c:	4b4c      	ldr	r3, [pc, #304]	; (f070 <_http_client_handle_entity+0x220>)
    ef3e:	4698      	mov	r8, r3
	int length = (int)module->recved_size;
	int extension = 0;
	char *buffer= module->config.recv_buffer;

	do {
		if (module->resp.read_length >= 0) {
    ef40:	59a3      	ldr	r3, [r4, r6]
    ef42:	2b00      	cmp	r3, #0
    ef44:	db36      	blt.n	efb4 <_http_client_handle_entity+0x164>
			if (module->resp.read_length == 0) {
    ef46:	d11c      	bne.n	ef82 <_http_client_handle_entity+0x132>
				/* Complete to receive the buffer. */
				module->resp.state = STATE_PARSE_HEADER;
    ef48:	22d8      	movs	r2, #216	; 0xd8
    ef4a:	50a3      	str	r3, [r4, r2]
				module->resp.response_code = 0;
    ef4c:	320c      	adds	r2, #12
    ef4e:	52a3      	strh	r3, [r4, r2]
				data.recv_chunked_data.is_complete = 1;
    ef50:	3ae3      	subs	r2, #227	; 0xe3
    ef52:	4669      	mov	r1, sp
    ef54:	720a      	strb	r2, [r1, #8]
				data.recv_chunked_data.length = 0;
    ef56:	9300      	str	r3, [sp, #0]
				data.recv_chunked_data.data = NULL;
    ef58:	9301      	str	r3, [sp, #4]
				if (module->cb) {
    ef5a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    ef5c:	2b00      	cmp	r3, #0
    ef5e:	d003      	beq.n	ef68 <_http_client_handle_entity+0x118>
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
    ef60:	466a      	mov	r2, sp
    ef62:	2103      	movs	r1, #3
    ef64:	0020      	movs	r0, r4
    ef66:	4798      	blx	r3
				}
				if (module->permanent == 0) {
    ef68:	2341      	movs	r3, #65	; 0x41
    ef6a:	5ce3      	ldrb	r3, [r4, r3]
    ef6c:	079b      	lsls	r3, r3, #30
    ef6e:	d404      	bmi.n	ef7a <_http_client_handle_entity+0x12a>
					/* This server was not supported keep alive. */
					_http_client_clear_conn(module, 0);
    ef70:	2100      	movs	r1, #0
    ef72:	0020      	movs	r0, r4
    ef74:	4b3d      	ldr	r3, [pc, #244]	; (f06c <_http_client_handle_entity+0x21c>)
    ef76:	4798      	blx	r3
    ef78:	e06b      	b.n	f052 <_http_client_handle_entity+0x202>
					return;
				}
				_http_client_move_buffer(module, buffer + 2);
    ef7a:	1ca9      	adds	r1, r5, #2
    ef7c:	0020      	movs	r0, r4
    ef7e:	47c0      	blx	r8
    ef80:	e061      	b.n	f046 <_http_client_handle_entity+0x1f6>
			} else if (module->resp.read_length <= length) {
    ef82:	42bb      	cmp	r3, r7
    ef84:	dc5f      	bgt.n	f046 <_http_client_handle_entity+0x1f6>
				data.recv_chunked_data.length = module->resp.read_length;
    ef86:	9300      	str	r3, [sp, #0]
				data.recv_chunked_data.data = buffer;
    ef88:	9501      	str	r5, [sp, #4]
				data.recv_chunked_data.is_complete = 0;
    ef8a:	2300      	movs	r3, #0
    ef8c:	466a      	mov	r2, sp
    ef8e:	7213      	strb	r3, [r2, #8]

				if (module->cb) {
    ef90:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    ef92:	2b00      	cmp	r3, #0
    ef94:	d002      	beq.n	ef9c <_http_client_handle_entity+0x14c>
					module->cb(module, HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA, &data);
    ef96:	2103      	movs	r1, #3
    ef98:	0020      	movs	r0, r4
    ef9a:	4798      	blx	r3
				}
				/* Last two character in the chunk is '\r\n'. */
				_http_client_move_buffer(module, buffer + module->resp.read_length + 2 /* sizeof newline character */);
    ef9c:	59a3      	ldr	r3, [r4, r6]
    ef9e:	1c99      	adds	r1, r3, #2
    efa0:	1869      	adds	r1, r5, r1
    efa2:	0020      	movs	r0, r4
    efa4:	4b32      	ldr	r3, [pc, #200]	; (f070 <_http_client_handle_entity+0x220>)
    efa6:	4798      	blx	r3
				length = (int)module->recved_size;
    efa8:	6c67      	ldr	r7, [r4, #68]	; 0x44
				buffer = module->config.recv_buffer;
    efaa:	6de5      	ldr	r5, [r4, #92]	; 0x5c
				module->resp.read_length = -1;
    efac:	2301      	movs	r3, #1
    efae:	425b      	negs	r3, r3
    efb0:	51a3      	str	r3, [r4, r6]
    efb2:	e048      	b.n	f046 <_http_client_handle_entity+0x1f6>
			}
		} else {
			/* Read chunked length. */
			module->resp.read_length = 0;
    efb4:	2300      	movs	r3, #0
    efb6:	51a3      	str	r3, [r4, r6]
			for (; length > 0; buffer++, length--) {
    efb8:	2f00      	cmp	r7, #0
    efba:	dd33      	ble.n	f024 <_http_client_handle_entity+0x1d4>
				if (*buffer == '\n') {
    efbc:	782b      	ldrb	r3, [r5, #0]
    efbe:	2b0a      	cmp	r3, #10
    efc0:	d003      	beq.n	efca <_http_client_handle_entity+0x17a>
    efc2:	e005      	b.n	efd0 <_http_client_handle_entity+0x180>
    efc4:	782b      	ldrb	r3, [r5, #0]
    efc6:	2b0a      	cmp	r3, #10
    efc8:	d102      	bne.n	efd0 <_http_client_handle_entity+0x180>
					buffer++;
    efca:	3501      	adds	r5, #1
					length--;
    efcc:	3f01      	subs	r7, #1
    efce:	e029      	b.n	f024 <_http_client_handle_entity+0x1d4>
					break;
				}
				if (extension != 0) {
    efd0:	464a      	mov	r2, r9
    efd2:	2a00      	cmp	r2, #0
    efd4:	d121      	bne.n	f01a <_http_client_handle_entity+0x1ca>
					continue;
				}
				if (*buffer >= '0' && *buffer <= '9') {
    efd6:	001a      	movs	r2, r3
    efd8:	3a30      	subs	r2, #48	; 0x30
    efda:	2a09      	cmp	r2, #9
    efdc:	d805      	bhi.n	efea <_http_client_handle_entity+0x19a>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - '0';
    efde:	59a2      	ldr	r2, [r4, r6]
    efe0:	0112      	lsls	r2, r2, #4
    efe2:	18d3      	adds	r3, r2, r3
    efe4:	3b30      	subs	r3, #48	; 0x30
    efe6:	51a3      	str	r3, [r4, r6]
    efe8:	e017      	b.n	f01a <_http_client_handle_entity+0x1ca>
				} else if (*buffer >= 'a' && *buffer <= 'f') {
    efea:	001a      	movs	r2, r3
    efec:	3a61      	subs	r2, #97	; 0x61
    efee:	2a05      	cmp	r2, #5
    eff0:	d805      	bhi.n	effe <_http_client_handle_entity+0x1ae>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - 'a';
    eff2:	59a2      	ldr	r2, [r4, r6]
    eff4:	0112      	lsls	r2, r2, #4
    eff6:	18d3      	adds	r3, r2, r3
    eff8:	3b61      	subs	r3, #97	; 0x61
    effa:	51a3      	str	r3, [r4, r6]
    effc:	e00d      	b.n	f01a <_http_client_handle_entity+0x1ca>
				} else if (*buffer >= 'A' && *buffer <= 'F') {
    effe:	001a      	movs	r2, r3
    f000:	3a41      	subs	r2, #65	; 0x41
    f002:	2a05      	cmp	r2, #5
    f004:	d805      	bhi.n	f012 <_http_client_handle_entity+0x1c2>
					module->resp.read_length = module->resp.read_length * 0x10 + *buffer - 'A';
    f006:	59a2      	ldr	r2, [r4, r6]
    f008:	0112      	lsls	r2, r2, #4
    f00a:	18d3      	adds	r3, r2, r3
    f00c:	3b41      	subs	r3, #65	; 0x41
    f00e:	51a3      	str	r3, [r4, r6]
    f010:	e003      	b.n	f01a <_http_client_handle_entity+0x1ca>
    f012:	3b3b      	subs	r3, #59	; 0x3b
    f014:	425a      	negs	r2, r3
    f016:	415a      	adcs	r2, r3
    f018:	4691      	mov	r9, r2
				module->resp.read_length = -1;
			}
		} else {
			/* Read chunked length. */
			module->resp.read_length = 0;
			for (; length > 0; buffer++, length--) {
    f01a:	3501      	adds	r5, #1
    f01c:	3f01      	subs	r7, #1
    f01e:	2f00      	cmp	r7, #0
    f020:	d1d0      	bne.n	efc4 <_http_client_handle_entity+0x174>
    f022:	e018      	b.n	f056 <_http_client_handle_entity+0x206>
				} else if (*buffer == ';') {
					extension = 1;
				}
			}

			if (module->resp.read_length > (int)module->config.recv_buffer_size) {
    f024:	59a3      	ldr	r3, [r4, r6]
    f026:	6e22      	ldr	r2, [r4, #96]	; 0x60
    f028:	4293      	cmp	r3, r2
    f02a:	dd05      	ble.n	f038 <_http_client_handle_entity+0x1e8>
				/* Chunked size is too big. */
				/* Through exception. */
				_http_client_clear_conn(module, -EOVERFLOW);
    f02c:	218b      	movs	r1, #139	; 0x8b
    f02e:	4249      	negs	r1, r1
    f030:	0020      	movs	r0, r4
    f032:	4b0e      	ldr	r3, [pc, #56]	; (f06c <_http_client_handle_entity+0x21c>)
    f034:	4798      	blx	r3
    f036:	e00c      	b.n	f052 <_http_client_handle_entity+0x202>
				return;
			}

			if (length  == 0) {
    f038:	2f00      	cmp	r7, #0
    f03a:	d104      	bne.n	f046 <_http_client_handle_entity+0x1f6>
				/* currently not received packet yet. */
				module->resp.read_length = -1;
    f03c:	2201      	movs	r2, #1
    f03e:	4252      	negs	r2, r2
    f040:	23e0      	movs	r3, #224	; 0xe0
    f042:	50e2      	str	r2, [r4, r3]
    f044:	e005      	b.n	f052 <_http_client_handle_entity+0x202>
				return;
			}
		}
	} while(module->recved_size > 0);
    f046:	6c63      	ldr	r3, [r4, #68]	; 0x44
    f048:	2b00      	cmp	r3, #0
    f04a:	d000      	beq.n	f04e <_http_client_handle_entity+0x1fe>
    f04c:	e778      	b.n	ef40 <_http_client_handle_entity+0xf0>
		} else {
			_http_client_read_chuked_entity(module);
		}
	}

	return 0;
    f04e:	2000      	movs	r0, #0
    f050:	e007      	b.n	f062 <_http_client_handle_entity+0x212>
    f052:	2000      	movs	r0, #0
    f054:	e005      	b.n	f062 <_http_client_handle_entity+0x212>
				} else if (*buffer == ';') {
					extension = 1;
				}
			}

			if (module->resp.read_length > (int)module->config.recv_buffer_size) {
    f056:	23e0      	movs	r3, #224	; 0xe0
    f058:	58e3      	ldr	r3, [r4, r3]
    f05a:	6e22      	ldr	r2, [r4, #96]	; 0x60
    f05c:	4293      	cmp	r3, r2
    f05e:	dce5      	bgt.n	f02c <_http_client_handle_entity+0x1dc>
    f060:	e7ec      	b.n	f03c <_http_client_handle_entity+0x1ec>
			_http_client_read_chuked_entity(module);
		}
	}

	return 0;
}
    f062:	b007      	add	sp, #28
    f064:	bc0c      	pop	{r2, r3}
    f066:	4690      	mov	r8, r2
    f068:	4699      	mov	r9, r3
    f06a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f06c:	0000e3f9 	.word	0x0000e3f9
    f070:	0000ec65 	.word	0x0000ec65
    f074:	0001408c 	.word	0x0001408c
    f078:	00011801 	.word	0x00011801

0000f07c <_http_client_handle_response>:
	/* Recursive function call can be occurred overflow. */
	while(_http_client_handle_response(module) != 0);
}

int _http_client_handle_response(struct http_client_module *const module)
{
    f07c:	b510      	push	{r4, lr}
	switch(module->resp.state) {
    f07e:	23d8      	movs	r3, #216	; 0xd8
    f080:	58c3      	ldr	r3, [r0, r3]
    f082:	2b00      	cmp	r3, #0
    f084:	d002      	beq.n	f08c <_http_client_handle_response+0x10>
    f086:	2b01      	cmp	r3, #1
    f088:	d003      	beq.n	f092 <_http_client_handle_response+0x16>
    f08a:	e005      	b.n	f098 <_http_client_handle_response+0x1c>
	case STATE_PARSE_HEADER:
		return _http_client_handle_header(module);
    f08c:	4b03      	ldr	r3, [pc, #12]	; (f09c <_http_client_handle_response+0x20>)
    f08e:	4798      	blx	r3
    f090:	e003      	b.n	f09a <_http_client_handle_response+0x1e>
	case STATE_PARSE_ENTITY:
		return _http_client_handle_entity(module);
    f092:	4b03      	ldr	r3, [pc, #12]	; (f0a0 <_http_client_handle_response+0x24>)
    f094:	4798      	blx	r3
    f096:	e000      	b.n	f09a <_http_client_handle_response+0x1e>
	}
	return 0;
    f098:	2000      	movs	r0, #0
}
    f09a:	bd10      	pop	{r4, pc}
    f09c:	0000ec89 	.word	0x0000ec89
    f0a0:	0000ee51 	.word	0x0000ee51

0000f0a4 <_http_client_recved_packet>:
		module->config.recv_buffer + module->recved_size,
		module->config.recv_buffer_size - module->recved_size, 0);
}

void _http_client_recved_packet(struct http_client_module *const module, int read_len)
{
    f0a4:	b570      	push	{r4, r5, r6, lr}
    f0a6:	0004      	movs	r4, r0
	module->recved_size += read_len;
    f0a8:	6c43      	ldr	r3, [r0, #68]	; 0x44
    f0aa:	469c      	mov	ip, r3
    f0ac:	4461      	add	r1, ip
    f0ae:	6441      	str	r1, [r0, #68]	; 0x44
	if (module->config.timeout > 0) {
    f0b0:	2358      	movs	r3, #88	; 0x58
    f0b2:	5ac3      	ldrh	r3, [r0, r3]
    f0b4:	2b00      	cmp	r3, #0
    f0b6:	d003      	beq.n	f0c0 <_http_client_recved_packet+0x1c>
		sw_timer_disable_callback(module->config.timer_inst, module->timer_id);
    f0b8:	6c81      	ldr	r1, [r0, #72]	; 0x48
    f0ba:	6d40      	ldr	r0, [r0, #84]	; 0x54
    f0bc:	4b03      	ldr	r3, [pc, #12]	; (f0cc <_http_client_recved_packet+0x28>)
    f0be:	4798      	blx	r3
	}

	/* Recursive function call can be occurred overflow. */
	while(_http_client_handle_response(module) != 0);
    f0c0:	4d03      	ldr	r5, [pc, #12]	; (f0d0 <_http_client_recved_packet+0x2c>)
    f0c2:	0020      	movs	r0, r4
    f0c4:	47a8      	blx	r5
    f0c6:	2800      	cmp	r0, #0
    f0c8:	d1fb      	bne.n	f0c2 <_http_client_recved_packet+0x1e>
}
    f0ca:	bd70      	pop	{r4, r5, r6, pc}
    f0cc:	0000f46d 	.word	0x0000f46d
    f0d0:	0000f07d 	.word	0x0000f07d

0000f0d4 <http_client_socket_event_handler>:
			return 0;
	}
}

void http_client_socket_event_handler(SOCKET sock, uint8_t msg_type, void *msg_data)
{
    f0d4:	b510      	push	{r4, lr}
    f0d6:	b084      	sub	sp, #16
	tstrSocketRecvMsg *msg_recv;
	int16_t send_ret;
	union http_client_data data;

	/* Find instance using the socket descriptor. */
	struct http_client_module *module = module_ref_inst[sock];
    f0d8:	0080      	lsls	r0, r0, #2
    f0da:	4b65      	ldr	r3, [pc, #404]	; (f270 <http_client_socket_event_handler+0x19c>)
    f0dc:	58c4      	ldr	r4, [r0, r3]
	/* If cannot found reference, This socket is not HTTP client socket. */
	if (module == NULL) {
    f0de:	2c00      	cmp	r4, #0
    f0e0:	d100      	bne.n	f0e4 <http_client_socket_event_handler+0x10>
    f0e2:	e0c3      	b.n	f26c <http_client_socket_event_handler+0x198>
		return;
	}

	switch (msg_type) {
    f0e4:	2906      	cmp	r1, #6
    f0e6:	d050      	beq.n	f18a <http_client_socket_event_handler+0xb6>
    f0e8:	2907      	cmp	r1, #7
    f0ea:	d100      	bne.n	f0ee <http_client_socket_event_handler+0x1a>
    f0ec:	e089      	b.n	f202 <http_client_socket_event_handler+0x12e>
    f0ee:	2905      	cmp	r1, #5
    f0f0:	d000      	beq.n	f0f4 <http_client_socket_event_handler+0x20>
    f0f2:	e0bb      	b.n	f26c <http_client_socket_event_handler+0x198>
	case SOCKET_MSG_CONNECT:
    	msg_connect = (tstrSocketConnectMsg*)msg_data;
    	data.sock_connected.result = msg_connect->s8Error;
    f0f4:	2301      	movs	r3, #1
    f0f6:	56d3      	ldrsb	r3, [r2, r3]
    f0f8:	1e1a      	subs	r2, r3, #0
    f0fa:	9301      	str	r3, [sp, #4]
    	if (msg_connect->s8Error < 0) {
    f0fc:	da2f      	bge.n	f15e <http_client_socket_event_handler+0x8a>
/**
 * \brief change HW error type to standard error.
 */
static inline int _hwerr_to_stderr(int err)
{
	switch (err) {
    f0fe:	330e      	adds	r3, #14
    f100:	b2d9      	uxtb	r1, r3
    f102:	290e      	cmp	r1, #14
    f104:	d81e      	bhi.n	f144 <http_client_socket_event_handler+0x70>
    f106:	008b      	lsls	r3, r1, #2
    f108:	495a      	ldr	r1, [pc, #360]	; (f274 <http_client_socket_event_handler+0x1a0>)
    f10a:	58cb      	ldr	r3, [r1, r3]
    f10c:	469f      	mov	pc, r3
		case 0:
			return -EIO;
		case SOCK_ERR_INVALID_ADDRESS:
			return -ENOENT;
    f10e:	2102      	movs	r1, #2
    f110:	4249      	negs	r1, r1
    f112:	e020      	b.n	f156 <http_client_socket_event_handler+0x82>
		case SOCK_ERR_ADDR_ALREADY_IN_USE:
			return -EADDRINUSE;
    f114:	2170      	movs	r1, #112	; 0x70
    f116:	4249      	negs	r1, r1
    f118:	e01d      	b.n	f156 <http_client_socket_event_handler+0x82>
		case SOCK_ERR_MAX_TCP_SOCK:
		case SOCK_ERR_MAX_UDP_SOCK:
			return -ENOMEM;
    f11a:	210c      	movs	r1, #12
    f11c:	4249      	negs	r1, r1
    f11e:	e01a      	b.n	f156 <http_client_socket_event_handler+0x82>
		case SOCK_ERR_INVALID_ARG:
			return -EINVAL;
    f120:	2116      	movs	r1, #22
    f122:	4249      	negs	r1, r1
    f124:	e017      	b.n	f156 <http_client_socket_event_handler+0x82>
		case SOCK_ERR_MAX_LISTEN_SOCK:
			return -ENOMEM;
    f126:	210c      	movs	r1, #12
    f128:	4249      	negs	r1, r1
    f12a:	e014      	b.n	f156 <http_client_socket_event_handler+0x82>
		case SOCK_ERR_INVALID:
			return -EIO;
		case SOCK_ERR_ADDR_IS_REQUIRED:
			return -EDESTADDRREQ;
    f12c:	2179      	movs	r1, #121	; 0x79
    f12e:	4249      	negs	r1, r1
    f130:	e011      	b.n	f156 <http_client_socket_event_handler+0x82>
		case SOCK_ERR_CONN_ABORTED:
			return -ECONNRESET;
    f132:	2168      	movs	r1, #104	; 0x68
    f134:	4249      	negs	r1, r1
    f136:	e00e      	b.n	f156 <http_client_socket_event_handler+0x82>
		case SOCK_ERR_TIMEOUT:
			return -EAGAIN;
    f138:	210b      	movs	r1, #11
    f13a:	4249      	negs	r1, r1
    f13c:	e00b      	b.n	f156 <http_client_socket_event_handler+0x82>
		case SOCK_ERR_BUFFER_FULL:
			return -EBUSY; /* HW error occurred. Retry it*/
    f13e:	2110      	movs	r1, #16
    f140:	4249      	negs	r1, r1
    f142:	e008      	b.n	f156 <http_client_socket_event_handler+0x82>
		default:
			if (err < 0) {
    f144:	2a00      	cmp	r2, #0
    f146:	db04      	blt.n	f152 <http_client_socket_event_handler+0x7e>
				return -EIO;
			}
			return 0;
    f148:	2100      	movs	r1, #0
    f14a:	e004      	b.n	f156 <http_client_socket_event_handler+0x82>
 */
static inline int _hwerr_to_stderr(int err)
{
	switch (err) {
		case 0:
			return -EIO;
    f14c:	2105      	movs	r1, #5
    f14e:	4249      	negs	r1, r1
    f150:	e001      	b.n	f156 <http_client_socket_event_handler+0x82>
			return -EAGAIN;
		case SOCK_ERR_BUFFER_FULL:
			return -EBUSY; /* HW error occurred. Retry it*/
		default:
			if (err < 0) {
				return -EIO;
    f152:	2105      	movs	r1, #5
    f154:	4249      	negs	r1, r1
	case SOCKET_MSG_CONNECT:
    	msg_connect = (tstrSocketConnectMsg*)msg_data;
    	data.sock_connected.result = msg_connect->s8Error;
    	if (msg_connect->s8Error < 0) {
			/* Remove reference. */
			_http_client_clear_conn(module, _hwerr_to_stderr(msg_connect->s8Error));
    f156:	0020      	movs	r0, r4
    f158:	4b47      	ldr	r3, [pc, #284]	; (f278 <http_client_socket_event_handler+0x1a4>)
    f15a:	4798      	blx	r3
    f15c:	e086      	b.n	f26c <http_client_socket_event_handler+0x198>
		} else {
			/* Send event to callback. */
			if (module->cb != NULL) {
    f15e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    f160:	2b00      	cmp	r3, #0
    f162:	d003      	beq.n	f16c <http_client_socket_event_handler+0x98>
				module->cb(module, HTTP_CLIENT_CALLBACK_SOCK_CONNECTED, &data);
    f164:	aa01      	add	r2, sp, #4
    f166:	2100      	movs	r1, #0
    f168:	0020      	movs	r0, r4
    f16a:	4798      	blx	r3
			}
			module->req.state = STATE_REQ_SEND_HEADER;
    f16c:	2303      	movs	r3, #3
    f16e:	66e3      	str	r3, [r4, #108]	; 0x6c
			/* Start timer. */
			sw_timer_enable_callback(module->config.timer_inst, module->timer_id, module->config.timeout);
    f170:	3355      	adds	r3, #85	; 0x55
    f172:	5ae2      	ldrh	r2, [r4, r3]
    f174:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    f176:	6d60      	ldr	r0, [r4, #84]	; 0x54
    f178:	4b40      	ldr	r3, [pc, #256]	; (f27c <http_client_socket_event_handler+0x1a8>)
    f17a:	4798      	blx	r3
    		/* Start receive packet. */
    		_http_client_recv_packet(module);
    f17c:	0020      	movs	r0, r4
    f17e:	4b40      	ldr	r3, [pc, #256]	; (f280 <http_client_socket_event_handler+0x1ac>)
    f180:	4798      	blx	r3
			/* Try to check the FSM. */
			_http_client_request(module);
    f182:	0020      	movs	r0, r4
    f184:	4b3f      	ldr	r3, [pc, #252]	; (f284 <http_client_socket_event_handler+0x1b0>)
    f186:	4798      	blx	r3
    f188:	e070      	b.n	f26c <http_client_socket_event_handler+0x198>
		}
    	break;
	case SOCKET_MSG_RECV:
    	msg_recv = (tstrSocketRecvMsg*)msg_data;
    	/* Start post processing. */
    	if (msg_recv->s16BufferSize > 0) {
    f18a:	2304      	movs	r3, #4
    f18c:	5ed1      	ldrsh	r1, [r2, r3]
    f18e:	2900      	cmp	r1, #0
    f190:	dd03      	ble.n	f19a <http_client_socket_event_handler+0xc6>
    		_http_client_recved_packet(module, msg_recv->s16BufferSize);
    f192:	0020      	movs	r0, r4
    f194:	4b3c      	ldr	r3, [pc, #240]	; (f288 <http_client_socket_event_handler+0x1b4>)
    f196:	4798      	blx	r3
    f198:	e02f      	b.n	f1fa <http_client_socket_event_handler+0x126>
/**
 * \brief change HW error type to standard error.
 */
static inline int _hwerr_to_stderr(int err)
{
	switch (err) {
    f19a:	000b      	movs	r3, r1
    f19c:	330e      	adds	r3, #14
    f19e:	b29a      	uxth	r2, r3
    f1a0:	2a0e      	cmp	r2, #14
    f1a2:	d81e      	bhi.n	f1e2 <http_client_socket_event_handler+0x10e>
    f1a4:	0093      	lsls	r3, r2, #2
    f1a6:	4a39      	ldr	r2, [pc, #228]	; (f28c <http_client_socket_event_handler+0x1b8>)
    f1a8:	58d3      	ldr	r3, [r2, r3]
    f1aa:	469f      	mov	pc, r3
		case 0:
			return -EIO;
		case SOCK_ERR_INVALID_ADDRESS:
			return -ENOENT;
    f1ac:	2102      	movs	r1, #2
    f1ae:	4249      	negs	r1, r1
    f1b0:	e020      	b.n	f1f4 <http_client_socket_event_handler+0x120>
		case SOCK_ERR_ADDR_ALREADY_IN_USE:
			return -EADDRINUSE;
    f1b2:	2170      	movs	r1, #112	; 0x70
    f1b4:	4249      	negs	r1, r1
    f1b6:	e01d      	b.n	f1f4 <http_client_socket_event_handler+0x120>
		case SOCK_ERR_MAX_TCP_SOCK:
		case SOCK_ERR_MAX_UDP_SOCK:
			return -ENOMEM;
    f1b8:	210c      	movs	r1, #12
    f1ba:	4249      	negs	r1, r1
    f1bc:	e01a      	b.n	f1f4 <http_client_socket_event_handler+0x120>
		case SOCK_ERR_INVALID_ARG:
			return -EINVAL;
    f1be:	2116      	movs	r1, #22
    f1c0:	4249      	negs	r1, r1
    f1c2:	e017      	b.n	f1f4 <http_client_socket_event_handler+0x120>
		case SOCK_ERR_MAX_LISTEN_SOCK:
			return -ENOMEM;
    f1c4:	210c      	movs	r1, #12
    f1c6:	4249      	negs	r1, r1
    f1c8:	e014      	b.n	f1f4 <http_client_socket_event_handler+0x120>
		case SOCK_ERR_INVALID:
			return -EIO;
		case SOCK_ERR_ADDR_IS_REQUIRED:
			return -EDESTADDRREQ;
    f1ca:	2179      	movs	r1, #121	; 0x79
    f1cc:	4249      	negs	r1, r1
    f1ce:	e011      	b.n	f1f4 <http_client_socket_event_handler+0x120>
		case SOCK_ERR_CONN_ABORTED:
			return -ECONNRESET;
    f1d0:	2168      	movs	r1, #104	; 0x68
    f1d2:	4249      	negs	r1, r1
    f1d4:	e00e      	b.n	f1f4 <http_client_socket_event_handler+0x120>
		case SOCK_ERR_TIMEOUT:
			return -EAGAIN;
    f1d6:	210b      	movs	r1, #11
    f1d8:	4249      	negs	r1, r1
    f1da:	e00b      	b.n	f1f4 <http_client_socket_event_handler+0x120>
		case SOCK_ERR_BUFFER_FULL:
			return -EBUSY; /* HW error occurred. Retry it*/
    f1dc:	2110      	movs	r1, #16
    f1de:	4249      	negs	r1, r1
    f1e0:	e008      	b.n	f1f4 <http_client_socket_event_handler+0x120>
		default:
			if (err < 0) {
    f1e2:	2900      	cmp	r1, #0
    f1e4:	db04      	blt.n	f1f0 <http_client_socket_event_handler+0x11c>
				return -EIO;
			}
			return 0;
    f1e6:	2100      	movs	r1, #0
    f1e8:	e004      	b.n	f1f4 <http_client_socket_event_handler+0x120>
 */
static inline int _hwerr_to_stderr(int err)
{
	switch (err) {
		case 0:
			return -EIO;
    f1ea:	2105      	movs	r1, #5
    f1ec:	4249      	negs	r1, r1
    f1ee:	e001      	b.n	f1f4 <http_client_socket_event_handler+0x120>
			return -EAGAIN;
		case SOCK_ERR_BUFFER_FULL:
			return -EBUSY; /* HW error occurred. Retry it*/
		default:
			if (err < 0) {
				return -EIO;
    f1f0:	2105      	movs	r1, #5
    f1f2:	4249      	negs	r1, r1
    	/* Start post processing. */
    	if (msg_recv->s16BufferSize > 0) {
    		_http_client_recved_packet(module, msg_recv->s16BufferSize);
		} else {
			/* Socket was occurred errors. Close this session. */
			_http_client_clear_conn(module, _hwerr_to_stderr(msg_recv->s16BufferSize));
    f1f4:	0020      	movs	r0, r4
    f1f6:	4b20      	ldr	r3, [pc, #128]	; (f278 <http_client_socket_event_handler+0x1a4>)
    f1f8:	4798      	blx	r3
		}
		/* COntinue to receive the packet. */
		_http_client_recv_packet(module);
    f1fa:	0020      	movs	r0, r4
    f1fc:	4b20      	ldr	r3, [pc, #128]	; (f280 <http_client_socket_event_handler+0x1ac>)
    f1fe:	4798      	blx	r3
		break;
    f200:	e034      	b.n	f26c <http_client_socket_event_handler+0x198>
	case SOCKET_MSG_SEND:
		send_ret = *(int16_t*)msg_data;
    f202:	2300      	movs	r3, #0
    f204:	5ed3      	ldrsh	r3, [r2, r3]
		if (send_ret < 0) {
    f206:	2b00      	cmp	r3, #0
    f208:	da28      	bge.n	f25c <http_client_socket_event_handler+0x188>
/**
 * \brief change HW error type to standard error.
 */
static inline int _hwerr_to_stderr(int err)
{
	switch (err) {
    f20a:	330e      	adds	r3, #14
    f20c:	b29a      	uxth	r2, r3
    f20e:	2a0d      	cmp	r2, #13
    f210:	d81e      	bhi.n	f250 <http_client_socket_event_handler+0x17c>
    f212:	0093      	lsls	r3, r2, #2
    f214:	4a1e      	ldr	r2, [pc, #120]	; (f290 <http_client_socket_event_handler+0x1bc>)
    f216:	58d3      	ldr	r3, [r2, r3]
    f218:	469f      	mov	pc, r3
		case 0:
			return -EIO;
		case SOCK_ERR_INVALID_ADDRESS:
			return -ENOENT;
    f21a:	2102      	movs	r1, #2
    f21c:	4249      	negs	r1, r1
    f21e:	e019      	b.n	f254 <http_client_socket_event_handler+0x180>
		case SOCK_ERR_ADDR_ALREADY_IN_USE:
			return -EADDRINUSE;
    f220:	2170      	movs	r1, #112	; 0x70
    f222:	4249      	negs	r1, r1
    f224:	e016      	b.n	f254 <http_client_socket_event_handler+0x180>
		case SOCK_ERR_MAX_TCP_SOCK:
		case SOCK_ERR_MAX_UDP_SOCK:
			return -ENOMEM;
    f226:	210c      	movs	r1, #12
    f228:	4249      	negs	r1, r1
    f22a:	e013      	b.n	f254 <http_client_socket_event_handler+0x180>
		case SOCK_ERR_INVALID_ARG:
			return -EINVAL;
    f22c:	2116      	movs	r1, #22
    f22e:	4249      	negs	r1, r1
    f230:	e010      	b.n	f254 <http_client_socket_event_handler+0x180>
		case SOCK_ERR_MAX_LISTEN_SOCK:
			return -ENOMEM;
    f232:	210c      	movs	r1, #12
    f234:	4249      	negs	r1, r1
    f236:	e00d      	b.n	f254 <http_client_socket_event_handler+0x180>
		case SOCK_ERR_INVALID:
			return -EIO;
		case SOCK_ERR_ADDR_IS_REQUIRED:
			return -EDESTADDRREQ;
    f238:	2179      	movs	r1, #121	; 0x79
    f23a:	4249      	negs	r1, r1
    f23c:	e00a      	b.n	f254 <http_client_socket_event_handler+0x180>
		case SOCK_ERR_CONN_ABORTED:
			return -ECONNRESET;
    f23e:	2168      	movs	r1, #104	; 0x68
    f240:	4249      	negs	r1, r1
    f242:	e007      	b.n	f254 <http_client_socket_event_handler+0x180>
		case SOCK_ERR_TIMEOUT:
			return -EAGAIN;
    f244:	210b      	movs	r1, #11
    f246:	4249      	negs	r1, r1
    f248:	e004      	b.n	f254 <http_client_socket_event_handler+0x180>
		case SOCK_ERR_BUFFER_FULL:
			return -EBUSY; /* HW error occurred. Retry it*/
    f24a:	2110      	movs	r1, #16
    f24c:	4249      	negs	r1, r1
    f24e:	e001      	b.n	f254 <http_client_socket_event_handler+0x180>
 */
static inline int _hwerr_to_stderr(int err)
{
	switch (err) {
		case 0:
			return -EIO;
    f250:	2105      	movs	r1, #5
    f252:	4249      	negs	r1, r1
		break;
	case SOCKET_MSG_SEND:
		send_ret = *(int16_t*)msg_data;
		if (send_ret < 0) {
			/* Send failed. */
			_http_client_clear_conn(module, _hwerr_to_stderr(send_ret));
    f254:	0020      	movs	r0, r4
    f256:	4b08      	ldr	r3, [pc, #32]	; (f278 <http_client_socket_event_handler+0x1a4>)
    f258:	4798      	blx	r3
    f25a:	e002      	b.n	f262 <http_client_socket_event_handler+0x18e>
		} else {
			/* Try to check the FSM. */
    		_http_client_request(module);
    f25c:	0020      	movs	r0, r4
    f25e:	4b09      	ldr	r3, [pc, #36]	; (f284 <http_client_socket_event_handler+0x1b0>)
    f260:	4798      	blx	r3
		}
		/* Disable sending flag. */
		module->sending = 0;
    f262:	2241      	movs	r2, #65	; 0x41
    f264:	5ca3      	ldrb	r3, [r4, r2]
    f266:	2101      	movs	r1, #1
    f268:	438b      	bics	r3, r1
    f26a:	54a3      	strb	r3, [r4, r2]
    	break;
	default:
		break;
	}

}
    f26c:	b004      	add	sp, #16
    f26e:	bd10      	pop	{r4, pc}
    f270:	20000100 	.word	0x20000100
    f274:	00013ea8 	.word	0x00013ea8
    f278:	0000e3f9 	.word	0x0000e3f9
    f27c:	0000f441 	.word	0x0000f441
    f280:	0000ec2d 	.word	0x0000ec2d
    f284:	0000e511 	.word	0x0000e511
    f288:	0000f0a5 	.word	0x0000f0a5
    f28c:	00013ee4 	.word	0x00013ee4
    f290:	00013f20 	.word	0x00013f20

0000f294 <stream_writer_init>:
#include <string.h>
#include <asf.h>

void stream_writer_init(struct stream_writer * writer, char *buffer, size_t max_length, stream_writer_write_func_t func, void *priv_data)
{
	writer->max_size = max_length;
    f294:	6002      	str	r2, [r0, #0]
	writer->buffer = buffer;
    f296:	6101      	str	r1, [r0, #16]
	writer->written = 0;
    f298:	2200      	movs	r2, #0
    f29a:	6042      	str	r2, [r0, #4]
	writer->write_func = func;
    f29c:	6083      	str	r3, [r0, #8]
	writer->priv_data = priv_data;
    f29e:	9b00      	ldr	r3, [sp, #0]
    f2a0:	60c3      	str	r3, [r0, #12]
}
    f2a2:	4770      	bx	lr

0000f2a4 <stream_writer_send_remain>:
		stream_writer_send_8(writer, *buffer);
	}
}

void stream_writer_send_remain(struct stream_writer * writer)
{
    f2a4:	b510      	push	{r4, lr}
    f2a6:	0004      	movs	r4, r0
	if(writer->written > 0) {
    f2a8:	6842      	ldr	r2, [r0, #4]
    f2aa:	2a00      	cmp	r2, #0
    f2ac:	d005      	beq.n	f2ba <stream_writer_send_remain+0x16>
		writer->write_func(writer->priv_data, writer->buffer, writer->written);
    f2ae:	6901      	ldr	r1, [r0, #16]
    f2b0:	68c0      	ldr	r0, [r0, #12]
    f2b2:	68a3      	ldr	r3, [r4, #8]
    f2b4:	4798      	blx	r3
		writer->written = 0;
    f2b6:	2300      	movs	r3, #0
    f2b8:	6063      	str	r3, [r4, #4]
	}
}
    f2ba:	bd10      	pop	{r4, pc}

0000f2bc <stream_writer_send_8>:
	writer->write_func = func;
	writer->priv_data = priv_data;
}

void stream_writer_send_8(struct stream_writer * writer, int8_t value)
{
    f2bc:	b570      	push	{r4, r5, r6, lr}
    f2be:	0004      	movs	r4, r0
    f2c0:	000d      	movs	r5, r1
	int remain = writer->max_size - writer->written;

	if (remain < 1) {
    f2c2:	6803      	ldr	r3, [r0, #0]
    f2c4:	6842      	ldr	r2, [r0, #4]
    f2c6:	1a9b      	subs	r3, r3, r2
    f2c8:	2b00      	cmp	r3, #0
    f2ca:	dc01      	bgt.n	f2d0 <stream_writer_send_8+0x14>
		stream_writer_send_remain(writer);
    f2cc:	4b03      	ldr	r3, [pc, #12]	; (f2dc <stream_writer_send_8+0x20>)
    f2ce:	4798      	blx	r3
	}

	writer->buffer[writer->written++] = (char)value;
    f2d0:	6922      	ldr	r2, [r4, #16]
    f2d2:	6863      	ldr	r3, [r4, #4]
    f2d4:	1c59      	adds	r1, r3, #1
    f2d6:	6061      	str	r1, [r4, #4]
    f2d8:	54d5      	strb	r5, [r2, r3]
}
    f2da:	bd70      	pop	{r4, r5, r6, pc}
    f2dc:	0000f2a5 	.word	0x0000f2a5

0000f2e0 <stream_writer_send_16BE>:

void stream_writer_send_16BE(struct stream_writer * writer, int16_t value)
{
    f2e0:	b570      	push	{r4, r5, r6, lr}
    f2e2:	0006      	movs	r6, r0
    f2e4:	000c      	movs	r4, r1
	stream_writer_send_8(writer, (value >> 8) & 0xFF);
    f2e6:	1209      	asrs	r1, r1, #8
    f2e8:	4d02      	ldr	r5, [pc, #8]	; (f2f4 <stream_writer_send_16BE+0x14>)
    f2ea:	47a8      	blx	r5
	stream_writer_send_8(writer, value & 0xFF);
    f2ec:	b261      	sxtb	r1, r4
    f2ee:	0030      	movs	r0, r6
    f2f0:	47a8      	blx	r5
}
    f2f2:	bd70      	pop	{r4, r5, r6, pc}
    f2f4:	0000f2bd 	.word	0x0000f2bd

0000f2f8 <stream_writer_send_buffer>:
	stream_writer_send_8(writer, (value >> 16) & 0xFF);
	stream_writer_send_8(writer, (value >> 24) & 0xFF);
}

void stream_writer_send_buffer(struct stream_writer * writer, char *buffer, size_t length)
{
    f2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f2fa:	0006      	movs	r6, r0
    f2fc:	000d      	movs	r5, r1
    f2fe:	1e14      	subs	r4, r2, #0
	for (; length > 0; length--, buffer++) {
    f300:	d008      	beq.n	f314 <stream_writer_send_buffer+0x1c>
		stream_writer_send_8(writer, *buffer);
    f302:	4f05      	ldr	r7, [pc, #20]	; (f318 <stream_writer_send_buffer+0x20>)
    f304:	2100      	movs	r1, #0
    f306:	5669      	ldrsb	r1, [r5, r1]
    f308:	0030      	movs	r0, r6
    f30a:	47b8      	blx	r7
	stream_writer_send_8(writer, (value >> 24) & 0xFF);
}

void stream_writer_send_buffer(struct stream_writer * writer, char *buffer, size_t length)
{
	for (; length > 0; length--, buffer++) {
    f30c:	3c01      	subs	r4, #1
    f30e:	3501      	adds	r5, #1
    f310:	2c00      	cmp	r4, #0
    f312:	d1f7      	bne.n	f304 <stream_writer_send_buffer+0xc>
		stream_writer_send_8(writer, *buffer);
	}
}
    f314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f316:	46c0      	nop			; (mov r8, r8)
    f318:	0000f2bd 	.word	0x0000f2bd

0000f31c <sw_timer_tcc_callback>:
 *
 * \param[in] module Instance of the TCC.
 */
static void sw_timer_tcc_callback(struct tcc_module *const module)
{
	sw_timer_tick++;
    f31c:	4a02      	ldr	r2, [pc, #8]	; (f328 <sw_timer_tcc_callback+0xc>)
    f31e:	6813      	ldr	r3, [r2, #0]
    f320:	3301      	adds	r3, #1
    f322:	6013      	str	r3, [r2, #0]
}
    f324:	4770      	bx	lr
    f326:	46c0      	nop			; (mov r8, r8)
    f328:	2000011c 	.word	0x2000011c

0000f32c <sw_timer_get_config_defaults>:

void sw_timer_get_config_defaults(struct sw_timer_config *const config)
{
	Assert(config);

	config->accuracy = 100;
    f32c:	2364      	movs	r3, #100	; 0x64
    f32e:	8043      	strh	r3, [r0, #2]
	config->tcc_dev = 0;
    f330:	2300      	movs	r3, #0
    f332:	7003      	strb	r3, [r0, #0]
	config->tcc_callback_channel = 0;
    f334:	7043      	strb	r3, [r0, #1]
}
    f336:	4770      	bx	lr

0000f338 <sw_timer_init>:

void sw_timer_init(struct sw_timer_module *const module_inst, struct sw_timer_config *const config)
{
    f338:	b5f0      	push	{r4, r5, r6, r7, lr}
    f33a:	4647      	mov	r7, r8
    f33c:	b480      	push	{r7}
    f33e:	b0ac      	sub	sp, #176	; 0xb0
    f340:	000d      	movs	r5, r1
	struct tcc_config tcc_conf;
	struct tcc_module *tcc_module;
	Tcc *hw[] = TCC_INSTS;
    f342:	466e      	mov	r6, sp
    f344:	4b1d      	ldr	r3, [pc, #116]	; (f3bc <sw_timer_init+0x84>)
    f346:	466a      	mov	r2, sp
    f348:	cb92      	ldmia	r3!, {r1, r4, r7}
    f34a:	c292      	stmia	r2!, {r1, r4, r7}
	Assert(module_inst);
	Assert(config);
	Assert(config->tcc_dev < TCC_INST_NUM);
	Assert(config->tcc_callback_channel < TCC_NUM_CHANNELS);

	module_inst->accuracy = config->accuracy;
    f34c:	886b      	ldrh	r3, [r5, #2]
    f34e:	6543      	str	r3, [r0, #84]	; 0x54

	/* Start the TCC module. */
	tcc_module = &module_inst->tcc_inst;
    f350:	3014      	adds	r0, #20
    f352:	0004      	movs	r4, r0
	tcc_get_config_defaults(&tcc_conf, hw[config->tcc_dev]);
    f354:	782b      	ldrb	r3, [r5, #0]
    f356:	009b      	lsls	r3, r3, #2
    f358:	5999      	ldr	r1, [r3, r6]
    f35a:	0017      	movs	r7, r2
    f35c:	0010      	movs	r0, r2
    f35e:	4b18      	ldr	r3, [pc, #96]	; (f3c0 <sw_timer_init+0x88>)
    f360:	4798      	blx	r3
 *
 * \return Current CPU frequency in Hz.
 */
static inline uint32_t system_cpu_clock_get_hz(void)
{
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) >> PM->CPUSEL.reg);
    f362:	2000      	movs	r0, #0
    f364:	4b17      	ldr	r3, [pc, #92]	; (f3c4 <sw_timer_init+0x8c>)
    f366:	4798      	blx	r3
    f368:	4b17      	ldr	r3, [pc, #92]	; (f3c8 <sw_timer_init+0x90>)
    f36a:	7a1b      	ldrb	r3, [r3, #8]
    f36c:	b2db      	uxtb	r3, r3
	tcc_conf.counter.period = system_cpu_clock_get_hz() / (64 * 1000 / config->accuracy);
    f36e:	40d8      	lsrs	r0, r3
    f370:	4680      	mov	r8, r0
    f372:	8869      	ldrh	r1, [r5, #2]
    f374:	20fa      	movs	r0, #250	; 0xfa
    f376:	0200      	lsls	r0, r0, #8
    f378:	4b14      	ldr	r3, [pc, #80]	; (f3cc <sw_timer_init+0x94>)
    f37a:	4798      	blx	r3
    f37c:	0001      	movs	r1, r0
    f37e:	4640      	mov	r0, r8
    f380:	4b13      	ldr	r3, [pc, #76]	; (f3d0 <sw_timer_init+0x98>)
    f382:	4798      	blx	r3
    f384:	6078      	str	r0, [r7, #4]
	tcc_conf.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV64;
    f386:	2305      	movs	r3, #5
    f388:	72fb      	strb	r3, [r7, #11]
	tcc_init(tcc_module, hw[config->tcc_dev], &tcc_conf);
    f38a:	782b      	ldrb	r3, [r5, #0]
    f38c:	009b      	lsls	r3, r3, #2
    f38e:	5999      	ldr	r1, [r3, r6]
    f390:	003a      	movs	r2, r7
    f392:	0020      	movs	r0, r4
    f394:	4b0f      	ldr	r3, [pc, #60]	; (f3d4 <sw_timer_init+0x9c>)
    f396:	4798      	blx	r3
	tcc_register_callback(tcc_module, sw_timer_tcc_callback, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    f398:	786a      	ldrb	r2, [r5, #1]
    f39a:	3208      	adds	r2, #8
    f39c:	b2d2      	uxtb	r2, r2
    f39e:	490e      	ldr	r1, [pc, #56]	; (f3d8 <sw_timer_init+0xa0>)
    f3a0:	0020      	movs	r0, r4
    f3a2:	4b0e      	ldr	r3, [pc, #56]	; (f3dc <sw_timer_init+0xa4>)
    f3a4:	4798      	blx	r3
	tcc_enable_callback(tcc_module, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    f3a6:	7869      	ldrb	r1, [r5, #1]
    f3a8:	3108      	adds	r1, #8
    f3aa:	b2c9      	uxtb	r1, r1
    f3ac:	0020      	movs	r0, r4
    f3ae:	4b0c      	ldr	r3, [pc, #48]	; (f3e0 <sw_timer_init+0xa8>)
    f3b0:	4798      	blx	r3
}
    f3b2:	b02c      	add	sp, #176	; 0xb0
    f3b4:	bc04      	pop	{r2}
    f3b6:	4690      	mov	r8, r2
    f3b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f3ba:	46c0      	nop			; (mov r8, r8)
    f3bc:	00014090 	.word	0x00014090
    f3c0:	0000dab5 	.word	0x0000dab5
    f3c4:	0000d815 	.word	0x0000d815
    f3c8:	40000400 	.word	0x40000400
    f3cc:	000112ad 	.word	0x000112ad
    f3d0:	00011199 	.word	0x00011199
    f3d4:	0000dc01 	.word	0x0000dc01
    f3d8:	0000f31d 	.word	0x0000f31d
    f3dc:	0000dff1 	.word	0x0000dff1
    f3e0:	0000e009 	.word	0x0000e009

0000f3e4 <sw_timer_enable>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    f3e4:	6942      	ldr	r2, [r0, #20]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    f3e6:	2102      	movs	r1, #2
    f3e8:	6893      	ldr	r3, [r2, #8]
    f3ea:	4219      	tst	r1, r3
    f3ec:	d1fc      	bne.n	f3e8 <sw_timer_enable+0x4>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    f3ee:	6811      	ldr	r1, [r2, #0]
    f3f0:	2302      	movs	r3, #2
    f3f2:	430b      	orrs	r3, r1
    f3f4:	6013      	str	r3, [r2, #0]
	Assert(module_inst);

	tcc_module = &module_inst->tcc_inst;

	tcc_enable(tcc_module);
}
    f3f6:	4770      	bx	lr

0000f3f8 <sw_timer_register_callback>:
	tcc_disable(tcc_module);
}

int sw_timer_register_callback(struct sw_timer_module *const module_inst,
	sw_timer_callback_t callback, void *context, uint32_t period)
{
    f3f8:	b570      	push	{r4, r5, r6, lr}
    f3fa:	0004      	movs	r4, r0
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
		if (module_inst->handler[index].used == 0) {
    f3fc:	7805      	ldrb	r5, [r0, #0]
    f3fe:	07e8      	lsls	r0, r5, #31
    f400:	d410      	bmi.n	f424 <sw_timer_register_callback+0x2c>
			handler = &module_inst->handler[index];
			handler->callback = callback;
    f402:	6061      	str	r1, [r4, #4]
			handler->callback_enable = 0;
    f404:	0029      	movs	r1, r5
    f406:	2002      	movs	r0, #2
    f408:	4381      	bics	r1, r0
    f40a:	7021      	strb	r1, [r4, #0]
			handler->context = context;
    f40c:	60a2      	str	r2, [r4, #8]
			handler->period = period / module_inst->accuracy;
    f40e:	6d61      	ldr	r1, [r4, #84]	; 0x54
    f410:	0018      	movs	r0, r3
    f412:	4b06      	ldr	r3, [pc, #24]	; (f42c <sw_timer_register_callback+0x34>)
    f414:	4798      	blx	r3
    f416:	60e0      	str	r0, [r4, #12]
			handler->used = 1;
    f418:	7822      	ldrb	r2, [r4, #0]
    f41a:	2301      	movs	r3, #1
    f41c:	4313      	orrs	r3, r2
    f41e:	7023      	strb	r3, [r4, #0]
			return index;
    f420:	2000      	movs	r0, #0
    f422:	e001      	b.n	f428 <sw_timer_register_callback+0x30>
		}
	}

	return -1;
    f424:	2001      	movs	r0, #1
    f426:	4240      	negs	r0, r0
}
    f428:	bd70      	pop	{r4, r5, r6, pc}
    f42a:	46c0      	nop			; (mov r8, r8)
    f42c:	00011199 	.word	0x00011199

0000f430 <sw_timer_unregister_callback>:
	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];

	handler->used = 0;
    f430:	008b      	lsls	r3, r1, #2
    f432:	1859      	adds	r1, r3, r1
    f434:	0089      	lsls	r1, r1, #2
    f436:	5c0b      	ldrb	r3, [r1, r0]
    f438:	2201      	movs	r2, #1
    f43a:	4393      	bics	r3, r2
    f43c:	540b      	strb	r3, [r1, r0]
}
    f43e:	4770      	bx	lr

0000f440 <sw_timer_enable_callback>:

void sw_timer_enable_callback(struct sw_timer_module *const module_inst, int timer_id, uint32_t delay)
{
    f440:	b570      	push	{r4, r5, r6, lr}
	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];

	handler->callback_enable = 1;
    f442:	008c      	lsls	r4, r1, #2
    f444:	1863      	adds	r3, r4, r1
    f446:	009b      	lsls	r3, r3, #2
    f448:	5c1e      	ldrb	r6, [r3, r0]
    f44a:	2502      	movs	r5, #2
    f44c:	4335      	orrs	r5, r6
    f44e:	541d      	strb	r5, [r3, r0]
	handler->expire_time = sw_timer_tick + (delay / module_inst->accuracy);
    f450:	18c4      	adds	r4, r0, r3
    f452:	6d41      	ldr	r1, [r0, #84]	; 0x54
    f454:	0010      	movs	r0, r2
    f456:	4b03      	ldr	r3, [pc, #12]	; (f464 <sw_timer_enable_callback+0x24>)
    f458:	4798      	blx	r3
    f45a:	4b03      	ldr	r3, [pc, #12]	; (f468 <sw_timer_enable_callback+0x28>)
    f45c:	681b      	ldr	r3, [r3, #0]
    f45e:	18c0      	adds	r0, r0, r3
    f460:	6120      	str	r0, [r4, #16]
}
    f462:	bd70      	pop	{r4, r5, r6, pc}
    f464:	00011199 	.word	0x00011199
    f468:	2000011c 	.word	0x2000011c

0000f46c <sw_timer_disable_callback>:
	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];

	handler->callback_enable = 0;
    f46c:	008b      	lsls	r3, r1, #2
    f46e:	1859      	adds	r1, r3, r1
    f470:	0089      	lsls	r1, r1, #2
    f472:	5c0b      	ldrb	r3, [r1, r0]
    f474:	2202      	movs	r2, #2
    f476:	4393      	bics	r3, r2
    f478:	540b      	strb	r3, [r1, r0]
}
    f47a:	4770      	bx	lr

0000f47c <sw_timer_task>:

void sw_timer_task(struct sw_timer_module *const module_inst)
{
    f47c:	b570      	push	{r4, r5, r6, lr}
    f47e:	0004      	movs	r4, r0
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
		if (module_inst->handler[index].used && module_inst->handler[index].callback_enable) {
    f480:	7803      	ldrb	r3, [r0, #0]
    f482:	07db      	lsls	r3, r3, #31
    f484:	d523      	bpl.n	f4ce <sw_timer_task+0x52>
    f486:	7803      	ldrb	r3, [r0, #0]
    f488:	079b      	lsls	r3, r3, #30
    f48a:	d520      	bpl.n	f4ce <sw_timer_task+0x52>
			handler = &module_inst->handler[index];
			if ((int)(handler->expire_time - sw_timer_tick) < 0 && handler->busy == 0) {
    f48c:	4b10      	ldr	r3, [pc, #64]	; (f4d0 <sw_timer_task+0x54>)
    f48e:	681b      	ldr	r3, [r3, #0]
    f490:	6902      	ldr	r2, [r0, #16]
    f492:	1ad3      	subs	r3, r2, r3
    f494:	d51b      	bpl.n	f4ce <sw_timer_task+0x52>
    f496:	7803      	ldrb	r3, [r0, #0]
    f498:	075b      	lsls	r3, r3, #29
    f49a:	d418      	bmi.n	f4ce <sw_timer_task+0x52>
				/* Enter critical section. */
				handler->busy = 1;
    f49c:	7802      	ldrb	r2, [r0, #0]
    f49e:	2304      	movs	r3, #4
    f4a0:	4313      	orrs	r3, r2
    f4a2:	7003      	strb	r3, [r0, #0]
				/* Call callback function. */
				handler->callback(module_inst, index, handler->context, handler->period);
    f4a4:	68c3      	ldr	r3, [r0, #12]
    f4a6:	6882      	ldr	r2, [r0, #8]
    f4a8:	2100      	movs	r1, #0
    f4aa:	6845      	ldr	r5, [r0, #4]
    f4ac:	47a8      	blx	r5
				/* Timer was expired. */
				if (handler->period > 0) {
    f4ae:	68e3      	ldr	r3, [r4, #12]
    f4b0:	2b00      	cmp	r3, #0
    f4b2:	d004      	beq.n	f4be <sw_timer_task+0x42>
					handler->expire_time = sw_timer_tick + handler->period;
    f4b4:	4a06      	ldr	r2, [pc, #24]	; (f4d0 <sw_timer_task+0x54>)
    f4b6:	6812      	ldr	r2, [r2, #0]
    f4b8:	18d3      	adds	r3, r2, r3
    f4ba:	6123      	str	r3, [r4, #16]
    f4bc:	e003      	b.n	f4c6 <sw_timer_task+0x4a>
				} else {
					/* One shot. */
					handler->callback_enable = 0;
    f4be:	7823      	ldrb	r3, [r4, #0]
    f4c0:	2202      	movs	r2, #2
    f4c2:	4393      	bics	r3, r2
    f4c4:	7023      	strb	r3, [r4, #0]
				}
				/* Leave critical section. */
				handler->busy = 0;
    f4c6:	7823      	ldrb	r3, [r4, #0]
    f4c8:	2204      	movs	r2, #4
    f4ca:	4393      	bics	r3, r2
    f4cc:	7023      	strb	r3, [r4, #0]
			}
		}
	}

}
    f4ce:	bd70      	pop	{r4, r5, r6, pc}
    f4d0:	2000011c 	.word	0x2000011c

0000f4d4 <uart_callback>:
 * \param[in] module USART module structure.
 */
static void uart_callback(const struct usart_module *const module)
{
	/* If input string is bigger than buffer size limit, ignore the excess part. */
	if (uart_buffer_written < MAIN_CHAT_BUFFER_SIZE) {
    f4d4:	4b05      	ldr	r3, [pc, #20]	; (f4ec <uart_callback+0x18>)
    f4d6:	681b      	ldr	r3, [r3, #0]
    f4d8:	2b3f      	cmp	r3, #63	; 0x3f
    f4da:	dc06      	bgt.n	f4ea <uart_callback+0x16>
		uart_buffer[uart_buffer_written++] = uart_ch_buffer & 0xFF;
    f4dc:	1c59      	adds	r1, r3, #1
    f4de:	4a03      	ldr	r2, [pc, #12]	; (f4ec <uart_callback+0x18>)
    f4e0:	6011      	str	r1, [r2, #0]
    f4e2:	4a03      	ldr	r2, [pc, #12]	; (f4f0 <uart_callback+0x1c>)
    f4e4:	8811      	ldrh	r1, [r2, #0]
    f4e6:	4a03      	ldr	r2, [pc, #12]	; (f4f4 <uart_callback+0x20>)
    f4e8:	54d1      	strb	r1, [r2, r3]
	}
}
    f4ea:	4770      	bx	lr
    f4ec:	20000128 	.word	0x20000128
    f4f0:	20000120 	.word	0x20000120
    f4f4:	20000130 	.word	0x20000130

0000f4f8 <resolve_cb>:
{
	http_client_socket_event_handler(sock, u8Msg, pvMsg);
}

static void resolve_cb(uint8_t *pu8DomainName, uint32_t u32ServerIP)
{
    f4f8:	b570      	push	{r4, r5, r6, lr}
    f4fa:	b082      	sub	sp, #8
    f4fc:	0005      	movs	r5, r0
    f4fe:	000c      	movs	r4, r1
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", pu8DomainName,
    f500:	0a0b      	lsrs	r3, r1, #8
    f502:	20ff      	movs	r0, #255	; 0xff
    f504:	4003      	ands	r3, r0
    f506:	0002      	movs	r2, r0
    f508:	400a      	ands	r2, r1
    f50a:	0e09      	lsrs	r1, r1, #24
    f50c:	9101      	str	r1, [sp, #4]
    f50e:	0c21      	lsrs	r1, r4, #16
    f510:	4001      	ands	r1, r0
    f512:	9100      	str	r1, [sp, #0]
    f514:	0029      	movs	r1, r5
    f516:	4804      	ldr	r0, [pc, #16]	; (f528 <resolve_cb+0x30>)
    f518:	4e04      	ldr	r6, [pc, #16]	; (f52c <resolve_cb+0x34>)
    f51a:	47b0      	blx	r6
	(int)IPV4_BYTE(u32ServerIP, 0), (int)IPV4_BYTE(u32ServerIP, 1),
	(int)IPV4_BYTE(u32ServerIP, 2), (int)IPV4_BYTE(u32ServerIP, 3));
	http_client_socket_resolve_handler(pu8DomainName, u32ServerIP);
    f51c:	0021      	movs	r1, r4
    f51e:	0028      	movs	r0, r5
    f520:	4b03      	ldr	r3, [pc, #12]	; (f530 <resolve_cb+0x38>)
    f522:	4798      	blx	r3
}
    f524:	b002      	add	sp, #8
    f526:	bd70      	pop	{r4, r5, r6, pc}
    f528:	000140c4 	.word	0x000140c4
    f52c:	000116e1 	.word	0x000116e1
    f530:	0000e481 	.word	0x0000e481

0000f534 <socket_cb>:

		break;
	}
}
static void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
    f534:	b510      	push	{r4, lr}
	http_client_socket_event_handler(sock, u8Msg, pvMsg);
    f536:	4b01      	ldr	r3, [pc, #4]	; (f53c <socket_cb+0x8>)
    f538:	4798      	blx	r3
}
    f53a:	bd10      	pop	{r4, pc}
    f53c:	0000f0d5 	.word	0x0000f0d5

0000f540 <start_download>:
	at25dfx_chip_write_buffer(&at25dfx_chip, flash_addr, http_buf + http_buf_read_ptr, len);	// write buffer
	at25dfx_chip_sleep(&at25dfx_chip);											// back to sleep
	flash_addr = flash_addr + len;
}
static void start_download(void)
{
    f540:	b510      	push	{r4, lr}
    f542:	b082      	sub	sp, #8
	down_state |= mask;
}

static inline bool is_state_set(download_state mask)
{
	return ((down_state & mask) != 0);
    f544:	4b17      	ldr	r3, [pc, #92]	; (f5a4 <start_download+0x64>)
    f546:	781b      	ldrb	r3, [r3, #0]
	if (!is_state_set(STORAGE_READY)) {
		printf("start_download: Flash not initialized.\r\n");
		return;
	}
	*/
	if (!is_state_set(WIFI_CONNECTED)) {
    f548:	079a      	lsls	r2, r3, #30
    f54a:	d403      	bmi.n	f554 <start_download+0x14>
		printf("start_download: Wi-Fi is not connected.\r\n");
    f54c:	4816      	ldr	r0, [pc, #88]	; (f5a8 <start_download+0x68>)
    f54e:	4b17      	ldr	r3, [pc, #92]	; (f5ac <start_download+0x6c>)
    f550:	4798      	blx	r3
		return;
    f552:	e024      	b.n	f59e <start_download+0x5e>
	}

	if (is_state_set(GET_REQUESTED)) {
    f554:	075a      	lsls	r2, r3, #29
    f556:	d503      	bpl.n	f560 <start_download+0x20>
		printf("start_download: request is sent already.\r\n");
    f558:	4815      	ldr	r0, [pc, #84]	; (f5b0 <start_download+0x70>)
    f55a:	4b14      	ldr	r3, [pc, #80]	; (f5ac <start_download+0x6c>)
    f55c:	4798      	blx	r3
		return;
    f55e:	e01e      	b.n	f59e <start_download+0x5e>
	}

	if (is_state_set(DOWNLOADING)) {
    f560:	071b      	lsls	r3, r3, #28
    f562:	d503      	bpl.n	f56c <start_download+0x2c>
		printf("start_download: running download already.\r\n");
    f564:	4813      	ldr	r0, [pc, #76]	; (f5b4 <start_download+0x74>)
    f566:	4b11      	ldr	r3, [pc, #68]	; (f5ac <start_download+0x6c>)
    f568:	4798      	blx	r3
		return;
    f56a:	e018      	b.n	f59e <start_download+0x5e>
	}

	/* Send the HTTP request. */
	if(download_CRC == false){
    f56c:	4b12      	ldr	r3, [pc, #72]	; (f5b8 <start_download+0x78>)
    f56e:	781b      	ldrb	r3, [r3, #0]
    f570:	2b00      	cmp	r3, #0
    f572:	d10a      	bne.n	f58a <start_download+0x4a>
		printf("start_download: sending HTTP request...\r\n");
    f574:	4811      	ldr	r0, [pc, #68]	; (f5bc <start_download+0x7c>)
    f576:	4b0d      	ldr	r3, [pc, #52]	; (f5ac <start_download+0x6c>)
    f578:	4798      	blx	r3
		http_client_send_request(&http_client_module_inst, MAIN_HTTP_FILE_URL, HTTP_METHOD_GET, NULL, NULL);
    f57a:	2300      	movs	r3, #0
    f57c:	9300      	str	r3, [sp, #0]
    f57e:	2201      	movs	r2, #1
    f580:	490f      	ldr	r1, [pc, #60]	; (f5c0 <start_download+0x80>)
    f582:	4810      	ldr	r0, [pc, #64]	; (f5c4 <start_download+0x84>)
    f584:	4c10      	ldr	r4, [pc, #64]	; (f5c8 <start_download+0x88>)
    f586:	47a0      	blx	r4
    f588:	e009      	b.n	f59e <start_download+0x5e>
	} else{
		printf("start_download CRC: sending HTTP request...\r\n");
    f58a:	4810      	ldr	r0, [pc, #64]	; (f5cc <start_download+0x8c>)
    f58c:	4b07      	ldr	r3, [pc, #28]	; (f5ac <start_download+0x6c>)
    f58e:	4798      	blx	r3
		http_client_send_request(&http_client_module_inst, MAIN_HTTP_CRC_URL, HTTP_METHOD_GET, NULL, NULL);
    f590:	2300      	movs	r3, #0
    f592:	9300      	str	r3, [sp, #0]
    f594:	2201      	movs	r2, #1
    f596:	490e      	ldr	r1, [pc, #56]	; (f5d0 <start_download+0x90>)
    f598:	480a      	ldr	r0, [pc, #40]	; (f5c4 <start_download+0x84>)
    f59a:	4c0b      	ldr	r4, [pc, #44]	; (f5c8 <start_download+0x88>)
    f59c:	47a0      	blx	r4
	}
	
}
    f59e:	b002      	add	sp, #8
    f5a0:	bd10      	pop	{r4, pc}
    f5a2:	46c0      	nop			; (mov r8, r8)
    f5a4:	20000122 	.word	0x20000122
    f5a8:	000140f4 	.word	0x000140f4
    f5ac:	00011801 	.word	0x00011801
    f5b0:	00014120 	.word	0x00014120
    f5b4:	0001414c 	.word	0x0001414c
    f5b8:	2000012c 	.word	0x2000012c
    f5bc:	00014178 	.word	0x00014178
    f5c0:	000141a4 	.word	0x000141a4
    f5c4:	20000d08 	.word	0x20000d08
    f5c8:	0000e9c9 	.word	0x0000e9c9
    f5cc:	000141d8 	.word	0x000141d8
    f5d0:	00014208 	.word	0x00014208

0000f5d4 <socket_resolve_handler>:
 *
 * \param[in] doamin_name Domain name.
 * \param[in] server_ip IP of server.
 */
static void socket_resolve_handler(uint8_t *doamin_name, uint32_t server_ip)
{
    f5d4:	b510      	push	{r4, lr}
	mqtt_socket_resolve_handler(doamin_name, server_ip);
    f5d6:	4b01      	ldr	r3, [pc, #4]	; (f5dc <socket_resolve_handler+0x8>)
    f5d8:	4798      	blx	r3
}
    f5da:	bd10      	pop	{r4, pc}
    f5dc:	000104e5 	.word	0x000104e5

0000f5e0 <socket_event_handler>:
 *  - [SOCKET_MSG_SENDTO](@ref SOCKET_MSG_SENDTO)
 *  - [SOCKET_MSG_RECVFROM](@ref SOCKET_MSG_RECVFROM)
 * \param[in] msg_data A structure contains notification informations.
 */
static void socket_event_handler(SOCKET sock, uint8_t msg_type, void *msg_data)
{
    f5e0:	b510      	push	{r4, lr}
	mqtt_socket_event_handler(sock, msg_type, msg_data);
    f5e2:	4b01      	ldr	r3, [pc, #4]	; (f5e8 <socket_event_handler+0x8>)
    f5e4:	4798      	blx	r3
}
    f5e6:	bd10      	pop	{r4, pc}
    f5e8:	00011085 	.word	0x00011085

0000f5ec <wifi_callback>:
 *  - tstrM2MAPResp
 *  - tstrM2mScanDone
 *  - tstrM2mWifiscanResult
 */
static void wifi_callback(uint8 msg_type, void *msg_data)
{
    f5ec:	b510      	push	{r4, lr}
    f5ee:	b082      	sub	sp, #8
	tstrM2mWifiStateChanged *msg_wifi_state;
	uint8 *msg_ip_addr;

	switch (msg_type) {
    f5f0:	282c      	cmp	r0, #44	; 0x2c
    f5f2:	d002      	beq.n	f5fa <wifi_callback+0xe>
    f5f4:	2832      	cmp	r0, #50	; 0x32
    f5f6:	d01b      	beq.n	f630 <wifi_callback+0x44>
    f5f8:	e027      	b.n	f64a <wifi_callback+0x5e>
	case M2M_WIFI_RESP_CON_STATE_CHANGED:
		msg_wifi_state = (tstrM2mWifiStateChanged *)msg_data;
		if (msg_wifi_state->u8CurrState == M2M_WIFI_CONNECTED) {
    f5fa:	780b      	ldrb	r3, [r1, #0]
    f5fc:	2b01      	cmp	r3, #1
    f5fe:	d105      	bne.n	f60c <wifi_callback+0x20>
			/* If Wi-Fi is connected. */
			printf("Wi-Fi connected\r\n");
    f600:	4813      	ldr	r0, [pc, #76]	; (f650 <wifi_callback+0x64>)
    f602:	4b14      	ldr	r3, [pc, #80]	; (f654 <wifi_callback+0x68>)
    f604:	4798      	blx	r3
			m2m_wifi_request_dhcp_client();
    f606:	4b14      	ldr	r3, [pc, #80]	; (f658 <wifi_callback+0x6c>)
    f608:	4798      	blx	r3
    f60a:	e01e      	b.n	f64a <wifi_callback+0x5e>
		} else if (msg_wifi_state->u8CurrState == M2M_WIFI_DISCONNECTED) {
    f60c:	2b00      	cmp	r3, #0
    f60e:	d11c      	bne.n	f64a <wifi_callback+0x5e>
			/* If Wi-Fi is disconnected. */
			printf("Wi-Fi disconnected\r\n");
    f610:	4812      	ldr	r0, [pc, #72]	; (f65c <wifi_callback+0x70>)
    f612:	4b10      	ldr	r3, [pc, #64]	; (f654 <wifi_callback+0x68>)
    f614:	4798      	blx	r3
			m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    f616:	23ff      	movs	r3, #255	; 0xff
    f618:	9300      	str	r3, [sp, #0]
    f61a:	4b11      	ldr	r3, [pc, #68]	; (f660 <wifi_callback+0x74>)
    f61c:	2202      	movs	r2, #2
    f61e:	2116      	movs	r1, #22
    f620:	4810      	ldr	r0, [pc, #64]	; (f664 <wifi_callback+0x78>)
    f622:	4c11      	ldr	r4, [pc, #68]	; (f668 <wifi_callback+0x7c>)
    f624:	47a0      	blx	r4
					MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
			/* Disconnect from MQTT broker. */
			/* Force close the MQTT connection, because cannot send a disconnect message to the broker when network is broken. */
			mqtt_disconnect(&mqtt_inst, 1);
    f626:	2101      	movs	r1, #1
    f628:	4810      	ldr	r0, [pc, #64]	; (f66c <wifi_callback+0x80>)
    f62a:	4b11      	ldr	r3, [pc, #68]	; (f670 <wifi_callback+0x84>)
    f62c:	4798      	blx	r3
    f62e:	e00c      	b.n	f64a <wifi_callback+0x5e>

		break;

	case M2M_WIFI_REQ_DHCP_CONF:
		msg_ip_addr = (uint8 *)msg_data;
		printf("Wi-Fi IP is %u.%u.%u.%u\r\n",
    f630:	788b      	ldrb	r3, [r1, #2]
    f632:	784a      	ldrb	r2, [r1, #1]
    f634:	7808      	ldrb	r0, [r1, #0]
    f636:	78c9      	ldrb	r1, [r1, #3]
    f638:	9100      	str	r1, [sp, #0]
    f63a:	0001      	movs	r1, r0
    f63c:	480d      	ldr	r0, [pc, #52]	; (f674 <wifi_callback+0x88>)
    f63e:	4c0e      	ldr	r4, [pc, #56]	; (f678 <wifi_callback+0x8c>)
    f640:	47a0      	blx	r4
				msg_ip_addr[0], msg_ip_addr[1], msg_ip_addr[2], msg_ip_addr[3]);
		/* Try to connect to MQTT broker when Wi-Fi was connected. */
		mqtt_connect(&mqtt_inst, main_mqtt_broker);
    f642:	490e      	ldr	r1, [pc, #56]	; (f67c <wifi_callback+0x90>)
    f644:	4809      	ldr	r0, [pc, #36]	; (f66c <wifi_callback+0x80>)
    f646:	4b0e      	ldr	r3, [pc, #56]	; (f680 <wifi_callback+0x94>)
    f648:	4798      	blx	r3
		break;

	default:
		break;
	}
}
    f64a:	b002      	add	sp, #8
    f64c:	bd10      	pop	{r4, pc}
    f64e:	46c0      	nop			; (mov r8, r8)
    f650:	00014240 	.word	0x00014240
    f654:	00011801 	.word	0x00011801
    f658:	00009e7d 	.word	0x00009e7d
    f65c:	00014254 	.word	0x00014254
    f660:	00014268 	.word	0x00014268
    f664:	00014274 	.word	0x00014274
    f668:	00009e61 	.word	0x00009e61
    f66c:	200001f0 	.word	0x200001f0
    f670:	00010d45 	.word	0x00010d45
    f674:	0001428c 	.word	0x0001428c
    f678:	000116e1 	.word	0x000116e1
    f67c:	000140b0 	.word	0x000140b0
    f680:	00010539 	.word	0x00010539

0000f684 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    f684:	b570      	push	{r4, r5, r6, lr}
    f686:	b082      	sub	sp, #8
    f688:	0005      	movs	r5, r0
    f68a:	000e      	movs	r6, r1
	uint16_t temp = 0;
    f68c:	2200      	movs	r2, #0
    f68e:	466b      	mov	r3, sp
    f690:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    f692:	4c06      	ldr	r4, [pc, #24]	; (f6ac <usart_serial_getchar+0x28>)
    f694:	466b      	mov	r3, sp
    f696:	1d99      	adds	r1, r3, #6
    f698:	0028      	movs	r0, r5
    f69a:	47a0      	blx	r4
    f69c:	2800      	cmp	r0, #0
    f69e:	d1f9      	bne.n	f694 <usart_serial_getchar+0x10>

	*c = temp;
    f6a0:	466b      	mov	r3, sp
    f6a2:	3306      	adds	r3, #6
    f6a4:	881b      	ldrh	r3, [r3, #0]
    f6a6:	7033      	strb	r3, [r6, #0]
}
    f6a8:	b002      	add	sp, #8
    f6aa:	bd70      	pop	{r4, r5, r6, pc}
    f6ac:	0000d051 	.word	0x0000d051

0000f6b0 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    f6b0:	b570      	push	{r4, r5, r6, lr}
    f6b2:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    f6b4:	b28c      	uxth	r4, r1
    f6b6:	4e03      	ldr	r6, [pc, #12]	; (f6c4 <usart_serial_putchar+0x14>)
    f6b8:	0021      	movs	r1, r4
    f6ba:	0028      	movs	r0, r5
    f6bc:	47b0      	blx	r6
    f6be:	2800      	cmp	r0, #0
    f6c0:	d1fa      	bne.n	f6b8 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    f6c2:	bd70      	pop	{r4, r5, r6, pc}
    f6c4:	0000d025 	.word	0x0000d025

0000f6c8 <mqtt_callback>:
 *  - [MQTT_CALLBACK_DISCONNECTED](@ref MQTT_CALLBACK_DISCONNECTED)
 *  - [MQTT_CALLBACK_RECV_PUBLISH](@ref MQTT_CALLBACK_RECV_PUBLISH)
 * \param[in] data A structure contains notification informations. @ref mqtt_data
 */
static void mqtt_callback(struct mqtt_module *module_inst, int type, union mqtt_data *data)
{
    f6c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    f6ca:	b087      	sub	sp, #28
    f6cc:	0005      	movs	r5, r0
    f6ce:	0014      	movs	r4, r2
	switch (type) {
    f6d0:	2901      	cmp	r1, #1
    f6d2:	d024      	beq.n	f71e <mqtt_callback+0x56>
    f6d4:	dc02      	bgt.n	f6dc <mqtt_callback+0x14>
    f6d6:	2900      	cmp	r1, #0
    f6d8:	d005      	beq.n	f6e6 <mqtt_callback+0x1e>
    f6da:	e07e      	b.n	f7da <mqtt_callback+0x112>
    f6dc:	2905      	cmp	r1, #5
    f6de:	d073      	beq.n	f7c8 <mqtt_callback+0x100>
    f6e0:	2906      	cmp	r1, #6
    f6e2:	d046      	beq.n	f772 <mqtt_callback+0xaa>
    f6e4:	e079      	b.n	f7da <mqtt_callback+0x112>
	{
		/*
		 * If connecting to broker server is complete successfully, Start sending CONNECT message of MQTT.
		 * Or else retry to connect to broker server.
		 */
		if (data->sock_connected.result >= 0) {
    f6e6:	6813      	ldr	r3, [r2, #0]
    f6e8:	2b00      	cmp	r3, #0
    f6ea:	db0e      	blt.n	f70a <mqtt_callback+0x42>
			//mqtt_connect_broker(module_inst, 1, NULL, NULL, mqtt_user, NULL, NULL, 0, 0, 0);
			status = mqtt_connect_broker(module_inst, 1, mqtt_user, mqtt_pass, mqtt_user, NULL, NULL, 0, 0, 0);
    f6ec:	4a3c      	ldr	r2, [pc, #240]	; (f7e0 <mqtt_callback+0x118>)
    f6ee:	2300      	movs	r3, #0
    f6f0:	9305      	str	r3, [sp, #20]
    f6f2:	9304      	str	r3, [sp, #16]
    f6f4:	9303      	str	r3, [sp, #12]
    f6f6:	9302      	str	r3, [sp, #8]
    f6f8:	9301      	str	r3, [sp, #4]
    f6fa:	9200      	str	r2, [sp, #0]
    f6fc:	4b39      	ldr	r3, [pc, #228]	; (f7e4 <mqtt_callback+0x11c>)
    f6fe:	2101      	movs	r1, #1
    f700:	4c39      	ldr	r4, [pc, #228]	; (f7e8 <mqtt_callback+0x120>)
    f702:	47a0      	blx	r4
    f704:	4b39      	ldr	r3, [pc, #228]	; (f7ec <mqtt_callback+0x124>)
    f706:	6018      	str	r0, [r3, #0]
    f708:	e067      	b.n	f7da <mqtt_callback+0x112>
		} else {
			printf("Connect fail to server(%s)! retry it automatically.\r\n", main_mqtt_broker);
    f70a:	4c39      	ldr	r4, [pc, #228]	; (f7f0 <mqtt_callback+0x128>)
    f70c:	0021      	movs	r1, r4
    f70e:	4839      	ldr	r0, [pc, #228]	; (f7f4 <mqtt_callback+0x12c>)
    f710:	4b39      	ldr	r3, [pc, #228]	; (f7f8 <mqtt_callback+0x130>)
    f712:	4798      	blx	r3
			mqtt_connect(module_inst, main_mqtt_broker); /* Retry that. */
    f714:	0021      	movs	r1, r4
    f716:	0028      	movs	r0, r5
    f718:	4b38      	ldr	r3, [pc, #224]	; (f7fc <mqtt_callback+0x134>)
    f71a:	4798      	blx	r3
    f71c:	e05d      	b.n	f7da <mqtt_callback+0x112>
		}
	}
	break;

	case MQTT_CALLBACK_CONNECTED:
		if (data->connected.result == MQTT_CONN_RESULT_ACCEPT) {
    f71e:	7811      	ldrb	r1, [r2, #0]
    f720:	2900      	cmp	r1, #0
    f722:	d122      	bne.n	f76a <mqtt_callback+0xa2>
			/* Subscribe chat topic. */
			printf("Trying to sub...\r\n");
    f724:	4836      	ldr	r0, [pc, #216]	; (f800 <mqtt_callback+0x138>)
    f726:	4c37      	ldr	r4, [pc, #220]	; (f804 <mqtt_callback+0x13c>)
    f728:	47a0      	blx	r4
			status = mqtt_subscribe(module_inst, MAIN_CHAT_TOPIC, 2);
    f72a:	2202      	movs	r2, #2
    f72c:	4936      	ldr	r1, [pc, #216]	; (f808 <mqtt_callback+0x140>)
    f72e:	0028      	movs	r0, r5
    f730:	4f36      	ldr	r7, [pc, #216]	; (f80c <mqtt_callback+0x144>)
    f732:	47b8      	blx	r7
    f734:	4e2d      	ldr	r6, [pc, #180]	; (f7ec <mqtt_callback+0x124>)
    f736:	6030      	str	r0, [r6, #0]
			printf("Past chat sub\r\n");
    f738:	4835      	ldr	r0, [pc, #212]	; (f810 <mqtt_callback+0x148>)
    f73a:	47a0      	blx	r4
			status = mqtt_subscribe(module_inst, SENSOR_TOPIC, 2);
    f73c:	2202      	movs	r2, #2
    f73e:	4935      	ldr	r1, [pc, #212]	; (f814 <mqtt_callback+0x14c>)
    f740:	0028      	movs	r0, r5
    f742:	47b8      	blx	r7
    f744:	6030      	str	r0, [r6, #0]
			printf("Past sensor sub\r\n");
    f746:	4834      	ldr	r0, [pc, #208]	; (f818 <mqtt_callback+0x150>)
    f748:	47a0      	blx	r4
			status = mqtt_subscribe(module_inst, ACTUATOR_TOPIC, 2);
    f74a:	2202      	movs	r2, #2
    f74c:	4933      	ldr	r1, [pc, #204]	; (f81c <mqtt_callback+0x154>)
    f74e:	0028      	movs	r0, r5
    f750:	47b8      	blx	r7
    f752:	6030      	str	r0, [r6, #0]
			printf("Past actuator sub\r\n");
    f754:	4832      	ldr	r0, [pc, #200]	; (f820 <mqtt_callback+0x158>)
    f756:	47a0      	blx	r4
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    f758:	4932      	ldr	r1, [pc, #200]	; (f824 <mqtt_callback+0x15c>)
    f75a:	2231      	movs	r2, #49	; 0x31
    f75c:	5c88      	ldrb	r0, [r1, r2]
    f75e:	2302      	movs	r3, #2
    f760:	4303      	orrs	r3, r0
    f762:	548b      	strb	r3, [r1, r2]
			/* Enable USART receiving callback. */
			usart_enable_callback(&cdc_uart_module, USART_CALLBACK_BUFFER_RECEIVED);
			printf("Preparation of the chat has been completed.\r\n");
    f764:	4830      	ldr	r0, [pc, #192]	; (f828 <mqtt_callback+0x160>)
    f766:	47a0      	blx	r4
    f768:	e037      	b.n	f7da <mqtt_callback+0x112>
		} else {
			/* Cannot connect for some reason. */
			printf("MQTT broker decline your access! error code %d\r\n", data->connected.result);
    f76a:	4830      	ldr	r0, [pc, #192]	; (f82c <mqtt_callback+0x164>)
    f76c:	4b22      	ldr	r3, [pc, #136]	; (f7f8 <mqtt_callback+0x130>)
    f76e:	4798      	blx	r3
    f770:	e033      	b.n	f7da <mqtt_callback+0x112>

		break;

	case MQTT_CALLBACK_RECV_PUBLISH:
		/* You received publish message which you had subscribed. */
		if (data->recv_publish.topic != NULL && data->recv_publish.msg != NULL) {
    f772:	6810      	ldr	r0, [r2, #0]
    f774:	2800      	cmp	r0, #0
    f776:	d030      	beq.n	f7da <mqtt_callback+0x112>
    f778:	6893      	ldr	r3, [r2, #8]
    f77a:	2b00      	cmp	r3, #0
    f77c:	d02d      	beq.n	f7da <mqtt_callback+0x112>
			if (!strncmp(data->recv_publish.topic, MAIN_CHAT_TOPIC, strlen(MAIN_CHAT_TOPIC))) {
    f77e:	2204      	movs	r2, #4
    f780:	4921      	ldr	r1, [pc, #132]	; (f808 <mqtt_callback+0x140>)
    f782:	4b2b      	ldr	r3, [pc, #172]	; (f830 <mqtt_callback+0x168>)
    f784:	4798      	blx	r3
    f786:	2800      	cmp	r0, #0
    f788:	d127      	bne.n	f7da <mqtt_callback+0x112>
				/* Print user name and message */
				for (int i = strlen(MAIN_CHAT_TOPIC); i < data->recv_publish.topic_size; i++) {
    f78a:	6863      	ldr	r3, [r4, #4]
    f78c:	2b04      	cmp	r3, #4
    f78e:	dd08      	ble.n	f7a2 <mqtt_callback+0xda>
    f790:	2504      	movs	r5, #4
					printf("%c", data->recv_publish.topic[i]);
    f792:	4e28      	ldr	r6, [pc, #160]	; (f834 <mqtt_callback+0x16c>)
    f794:	6823      	ldr	r3, [r4, #0]
    f796:	5d58      	ldrb	r0, [r3, r5]
    f798:	47b0      	blx	r6
	case MQTT_CALLBACK_RECV_PUBLISH:
		/* You received publish message which you had subscribed. */
		if (data->recv_publish.topic != NULL && data->recv_publish.msg != NULL) {
			if (!strncmp(data->recv_publish.topic, MAIN_CHAT_TOPIC, strlen(MAIN_CHAT_TOPIC))) {
				/* Print user name and message */
				for (int i = strlen(MAIN_CHAT_TOPIC); i < data->recv_publish.topic_size; i++) {
    f79a:	3501      	adds	r5, #1
    f79c:	6863      	ldr	r3, [r4, #4]
    f79e:	42ab      	cmp	r3, r5
    f7a0:	dcf8      	bgt.n	f794 <mqtt_callback+0xcc>
					printf("%c", data->recv_publish.topic[i]);
				}
				printf(" >> ");
    f7a2:	4825      	ldr	r0, [pc, #148]	; (f838 <mqtt_callback+0x170>)
    f7a4:	4b14      	ldr	r3, [pc, #80]	; (f7f8 <mqtt_callback+0x130>)
    f7a6:	4798      	blx	r3
				for (int i = 0; i < data->recv_publish.msg_size; i++) {
    f7a8:	68e3      	ldr	r3, [r4, #12]
    f7aa:	2b00      	cmp	r3, #0
    f7ac:	dd08      	ble.n	f7c0 <mqtt_callback+0xf8>
    f7ae:	2500      	movs	r5, #0
					printf("%c", data->recv_publish.msg[i]);
    f7b0:	4e20      	ldr	r6, [pc, #128]	; (f834 <mqtt_callback+0x16c>)
    f7b2:	68a3      	ldr	r3, [r4, #8]
    f7b4:	5d58      	ldrb	r0, [r3, r5]
    f7b6:	47b0      	blx	r6
				/* Print user name and message */
				for (int i = strlen(MAIN_CHAT_TOPIC); i < data->recv_publish.topic_size; i++) {
					printf("%c", data->recv_publish.topic[i]);
				}
				printf(" >> ");
				for (int i = 0; i < data->recv_publish.msg_size; i++) {
    f7b8:	3501      	adds	r5, #1
    f7ba:	68e3      	ldr	r3, [r4, #12]
    f7bc:	42ab      	cmp	r3, r5
    f7be:	dcf8      	bgt.n	f7b2 <mqtt_callback+0xea>
					printf("%c", data->recv_publish.msg[i]);
				}
				printf("\r\n");
    f7c0:	481e      	ldr	r0, [pc, #120]	; (f83c <mqtt_callback+0x174>)
    f7c2:	4b10      	ldr	r3, [pc, #64]	; (f804 <mqtt_callback+0x13c>)
    f7c4:	4798      	blx	r3
    f7c6:	e008      	b.n	f7da <mqtt_callback+0x112>

		break;

	case MQTT_CALLBACK_DISCONNECTED:
		/* Stop timer and USART callback. */
		printf("MQTT disconnected\r\n");
    f7c8:	481d      	ldr	r0, [pc, #116]	; (f840 <mqtt_callback+0x178>)
    f7ca:	4b0e      	ldr	r3, [pc, #56]	; (f804 <mqtt_callback+0x13c>)
    f7cc:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    f7ce:	4915      	ldr	r1, [pc, #84]	; (f824 <mqtt_callback+0x15c>)
    f7d0:	2231      	movs	r2, #49	; 0x31
    f7d2:	5c8b      	ldrb	r3, [r1, r2]
    f7d4:	2002      	movs	r0, #2
    f7d6:	4383      	bics	r3, r0
    f7d8:	548b      	strb	r3, [r1, r2]
		usart_disable_callback(&cdc_uart_module, USART_CALLBACK_BUFFER_RECEIVED);
		break;
	}
}
    f7da:	b007      	add	sp, #28
    f7dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f7de:	46c0      	nop			; (mov r8, r8)
    f7e0:	2000000c 	.word	0x2000000c
    f7e4:	20000014 	.word	0x20000014
    f7e8:	0001064d 	.word	0x0001064d
    f7ec:	20000e34 	.word	0x20000e34
    f7f0:	000140b0 	.word	0x000140b0
    f7f4:	000142a8 	.word	0x000142a8
    f7f8:	000116e1 	.word	0x000116e1
    f7fc:	00010539 	.word	0x00010539
    f800:	000142e0 	.word	0x000142e0
    f804:	00011801 	.word	0x00011801
    f808:	000142f4 	.word	0x000142f4
    f80c:	00010aa5 	.word	0x00010aa5
    f810:	000142fc 	.word	0x000142fc
    f814:	0001430c 	.word	0x0001430c
    f818:	00014314 	.word	0x00014314
    f81c:	00014328 	.word	0x00014328
    f820:	00014334 	.word	0x00014334
    f824:	200002ac 	.word	0x200002ac
    f828:	00014348 	.word	0x00014348
    f82c:	00014378 	.word	0x00014378
    f830:	00011a5d 	.word	0x00011a5d
    f834:	00011715 	.word	0x00011715
    f838:	000143ac 	.word	0x000143ac
    f83c:	00014440 	.word	0x00014440
    f840:	000143b4 	.word	0x000143b4

0000f844 <wifi_cb>:
	(int)IPV4_BYTE(u32ServerIP, 2), (int)IPV4_BYTE(u32ServerIP, 3));
	http_client_socket_resolve_handler(pu8DomainName, u32ServerIP);
}

static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
    f844:	b510      	push	{r4, lr}
    f846:	b082      	sub	sp, #8
	switch (u8MsgType) {
    f848:	282c      	cmp	r0, #44	; 0x2c
    f84a:	d002      	beq.n	f852 <wifi_cb+0xe>
    f84c:	2832      	cmp	r0, #50	; 0x32
    f84e:	d02d      	beq.n	f8ac <wifi_cb+0x68>
    f850:	e03c      	b.n	f8cc <wifi_cb+0x88>
		case M2M_WIFI_RESP_CON_STATE_CHANGED:
		{
			tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
			if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
    f852:	780b      	ldrb	r3, [r1, #0]
    f854:	2b01      	cmp	r3, #1
    f856:	d105      	bne.n	f864 <wifi_cb+0x20>
				printf("wifi_cb: M2M_WIFI_CONNECTED\r\n");
    f858:	481d      	ldr	r0, [pc, #116]	; (f8d0 <wifi_cb+0x8c>)
    f85a:	4b1e      	ldr	r3, [pc, #120]	; (f8d4 <wifi_cb+0x90>)
    f85c:	4798      	blx	r3
				m2m_wifi_request_dhcp_client();
    f85e:	4b1e      	ldr	r3, [pc, #120]	; (f8d8 <wifi_cb+0x94>)
    f860:	4798      	blx	r3
    f862:	e033      	b.n	f8cc <wifi_cb+0x88>
				} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
    f864:	2b00      	cmp	r3, #0
    f866:	d131      	bne.n	f8cc <wifi_cb+0x88>
				printf("wifi_cb: M2M_WIFI_DISCONNECTED\r\n");
    f868:	481c      	ldr	r0, [pc, #112]	; (f8dc <wifi_cb+0x98>)
    f86a:	4b1a      	ldr	r3, [pc, #104]	; (f8d4 <wifi_cb+0x90>)
    f86c:	4798      	blx	r3
	down_state = NOT_READY;
}

static void clear_state(download_state mask)
{
	down_state &= ~mask;
    f86e:	4b1c      	ldr	r3, [pc, #112]	; (f8e0 <wifi_cb+0x9c>)
    f870:	2200      	movs	r2, #0
    f872:	569a      	ldrsb	r2, [r3, r2]
    f874:	23fd      	movs	r3, #253	; 0xfd
    f876:	4013      	ands	r3, r2
				printf("wifi_cb: M2M_WIFI_CONNECTED\r\n");
				m2m_wifi_request_dhcp_client();
				} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
				printf("wifi_cb: M2M_WIFI_DISCONNECTED\r\n");
				clear_state(WIFI_CONNECTED);
				if (is_state_set(DOWNLOADING)) {
    f878:	0719      	lsls	r1, r3, #28
    f87a:	d402      	bmi.n	f882 <wifi_cb+0x3e>
	down_state = NOT_READY;
}

static void clear_state(download_state mask)
{
	down_state &= ~mask;
    f87c:	4a18      	ldr	r2, [pc, #96]	; (f8e0 <wifi_cb+0x9c>)
    f87e:	7013      	strb	r3, [r2, #0]
    f880:	e003      	b.n	f88a <wifi_cb+0x46>
    f882:	230a      	movs	r3, #10
    f884:	439a      	bics	r2, r3
    f886:	4b16      	ldr	r3, [pc, #88]	; (f8e0 <wifi_cb+0x9c>)
    f888:	701a      	strb	r2, [r3, #0]
	down_state |= mask;
}

static inline bool is_state_set(download_state mask)
{
	return ((down_state & mask) != 0);
    f88a:	4b15      	ldr	r3, [pc, #84]	; (f8e0 <wifi_cb+0x9c>)
    f88c:	781b      	ldrb	r3, [r3, #0]
				clear_state(WIFI_CONNECTED);
				if (is_state_set(DOWNLOADING)) {
					clear_state(DOWNLOADING);
				}

				if (is_state_set(GET_REQUESTED)) {
    f88e:	075a      	lsls	r2, r3, #29
    f890:	d503      	bpl.n	f89a <wifi_cb+0x56>
	down_state = NOT_READY;
}

static void clear_state(download_state mask)
{
	down_state &= ~mask;
    f892:	2204      	movs	r2, #4
    f894:	4393      	bics	r3, r2
    f896:	4a12      	ldr	r2, [pc, #72]	; (f8e0 <wifi_cb+0x9c>)
    f898:	7013      	strb	r3, [r2, #0]

				if (is_state_set(GET_REQUESTED)) {
					clear_state(GET_REQUESTED);
				}

				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    f89a:	23ff      	movs	r3, #255	; 0xff
    f89c:	9300      	str	r3, [sp, #0]
    f89e:	4b11      	ldr	r3, [pc, #68]	; (f8e4 <wifi_cb+0xa0>)
    f8a0:	2202      	movs	r2, #2
    f8a2:	2116      	movs	r1, #22
    f8a4:	4810      	ldr	r0, [pc, #64]	; (f8e8 <wifi_cb+0xa4>)
    f8a6:	4c11      	ldr	r4, [pc, #68]	; (f8ec <wifi_cb+0xa8>)
    f8a8:	47a0      	blx	r4
    f8aa:	e00f      	b.n	f8cc <wifi_cb+0x88>
		}

		case M2M_WIFI_REQ_DHCP_CONF:
		{
			uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
    f8ac:	788b      	ldrb	r3, [r1, #2]
    f8ae:	784a      	ldrb	r2, [r1, #1]
    f8b0:	7808      	ldrb	r0, [r1, #0]
    f8b2:	78c9      	ldrb	r1, [r1, #3]
    f8b4:	9100      	str	r1, [sp, #0]
    f8b6:	0001      	movs	r1, r0
    f8b8:	480d      	ldr	r0, [pc, #52]	; (f8f0 <wifi_cb+0xac>)
    f8ba:	4c0e      	ldr	r4, [pc, #56]	; (f8f4 <wifi_cb+0xb0>)
    f8bc:	47a0      	blx	r4
	down_state &= ~mask;
}

static void add_state(download_state mask)
{
	down_state |= mask;
    f8be:	4a08      	ldr	r2, [pc, #32]	; (f8e0 <wifi_cb+0x9c>)
    f8c0:	7811      	ldrb	r1, [r2, #0]
    f8c2:	2302      	movs	r3, #2
    f8c4:	430b      	orrs	r3, r1
    f8c6:	7013      	strb	r3, [r2, #0]
		{
			uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
			printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
			pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
			add_state(WIFI_CONNECTED);
			start_download();
    f8c8:	4b0b      	ldr	r3, [pc, #44]	; (f8f8 <wifi_cb+0xb4>)
    f8ca:	4798      	blx	r3
		}
		default:
		break;
	}
}
    f8cc:	b002      	add	sp, #8
    f8ce:	bd10      	pop	{r4, pc}
    f8d0:	000143c8 	.word	0x000143c8
    f8d4:	00011801 	.word	0x00011801
    f8d8:	00009e7d 	.word	0x00009e7d
    f8dc:	000143e8 	.word	0x000143e8
    f8e0:	20000122 	.word	0x20000122
    f8e4:	00014268 	.word	0x00014268
    f8e8:	00014274 	.word	0x00014274
    f8ec:	00009e61 	.word	0x00009e61
    f8f0:	00014408 	.word	0x00014408
    f8f4:	000116e1 	.word	0x000116e1
    f8f8:	0000f541 	.word	0x0000f541

0000f8fc <write_spi_flash_frm_buf>:
static inline bool is_state_set(download_state mask)
{
	return ((down_state & mask) != 0);
}

void write_spi_flash_frm_buf(uint32 len){
    f8fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f8fe:	0004      	movs	r4, r0
	at25dfx_chip_wake(&at25dfx_chip);
    f900:	4d0f      	ldr	r5, [pc, #60]	; (f940 <write_spi_flash_frm_buf+0x44>)
    f902:	0028      	movs	r0, r5
    f904:	4b0f      	ldr	r3, [pc, #60]	; (f944 <write_spi_flash_frm_buf+0x48>)
    f906:	4798      	blx	r3
	if (at25dfx_chip_check_presence(&at25dfx_chip) != STATUS_OK) {
    f908:	0028      	movs	r0, r5
    f90a:	4b0f      	ldr	r3, [pc, #60]	; (f948 <write_spi_flash_frm_buf+0x4c>)
    f90c:	4798      	blx	r3
    f90e:	2800      	cmp	r0, #0
    f910:	d002      	beq.n	f918 <write_spi_flash_frm_buf+0x1c>
		// Handle missing or non-responsive device
		printf("Chip didnt wake \r\n");
    f912:	480e      	ldr	r0, [pc, #56]	; (f94c <write_spi_flash_frm_buf+0x50>)
    f914:	4b0e      	ldr	r3, [pc, #56]	; (f950 <write_spi_flash_frm_buf+0x54>)
    f916:	4798      	blx	r3
	}
	at25dfx_chip_write_buffer(&at25dfx_chip, flash_addr, http_buf + http_buf_read_ptr, len);	// write buffer
    f918:	b2a3      	uxth	r3, r4
    f91a:	4a0e      	ldr	r2, [pc, #56]	; (f954 <write_spi_flash_frm_buf+0x58>)
    f91c:	6811      	ldr	r1, [r2, #0]
    f91e:	4a0e      	ldr	r2, [pc, #56]	; (f958 <write_spi_flash_frm_buf+0x5c>)
    f920:	188a      	adds	r2, r1, r2
    f922:	4d0e      	ldr	r5, [pc, #56]	; (f95c <write_spi_flash_frm_buf+0x60>)
    f924:	4e06      	ldr	r6, [pc, #24]	; (f940 <write_spi_flash_frm_buf+0x44>)
    f926:	6829      	ldr	r1, [r5, #0]
    f928:	0030      	movs	r0, r6
    f92a:	4f0d      	ldr	r7, [pc, #52]	; (f960 <write_spi_flash_frm_buf+0x64>)
    f92c:	47b8      	blx	r7
	at25dfx_chip_sleep(&at25dfx_chip);											// back to sleep
    f92e:	0030      	movs	r0, r6
    f930:	4b0c      	ldr	r3, [pc, #48]	; (f964 <write_spi_flash_frm_buf+0x68>)
    f932:	4798      	blx	r3
	flash_addr = flash_addr + len;
    f934:	682b      	ldr	r3, [r5, #0]
    f936:	469c      	mov	ip, r3
    f938:	4464      	add	r4, ip
    f93a:	602c      	str	r4, [r5, #0]
}
    f93c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f93e:	46c0      	nop			; (mov r8, r8)
    f940:	20000ca8 	.word	0x20000ca8
    f944:	000089e1 	.word	0x000089e1
    f948:	00008115 	.word	0x00008115
    f94c:	00014430 	.word	0x00014430
    f950:	00011801 	.word	0x00011801
    f954:	20000124 	.word	0x20000124
    f958:	200004a8 	.word	0x200004a8
    f95c:	200004a4 	.word	0x200004a4
    f960:	00008221 	.word	0x00008221
    f964:	00008955 	.word	0x00008955

0000f968 <http_client_callback>:
		http_client_send_request(&http_client_module_inst, MAIN_HTTP_CRC_URL, HTTP_METHOD_GET, NULL, NULL);
	}
	
}
static void http_client_callback(struct http_client_module *module_inst, int type, union http_client_data *data)
{
    f968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f96a:	464f      	mov	r7, r9
    f96c:	4646      	mov	r6, r8
    f96e:	b4c0      	push	{r6, r7}
    f970:	0014      	movs	r4, r2
	switch (type) {
    f972:	2904      	cmp	r1, #4
    f974:	d900      	bls.n	f978 <http_client_callback+0x10>
    f976:	e109      	b.n	fb8c <http_client_callback+0x224>
    f978:	0089      	lsls	r1, r1, #2
    f97a:	4b86      	ldr	r3, [pc, #536]	; (fb94 <http_client_callback+0x22c>)
    f97c:	585b      	ldr	r3, [r3, r1]
    f97e:	469f      	mov	pc, r3
	case HTTP_CLIENT_CALLBACK_SOCK_CONNECTED:
		printf("http_client_callback: HTTP client socket connected.\r\n");
    f980:	4885      	ldr	r0, [pc, #532]	; (fb98 <http_client_callback+0x230>)
    f982:	4b86      	ldr	r3, [pc, #536]	; (fb9c <http_client_callback+0x234>)
    f984:	4798      	blx	r3
		break;
    f986:	e101      	b.n	fb8c <http_client_callback+0x224>

	case HTTP_CLIENT_CALLBACK_REQUESTED:
		printf("http_client_callback: request completed.\r\n");
    f988:	4885      	ldr	r0, [pc, #532]	; (fba0 <http_client_callback+0x238>)
    f98a:	4b84      	ldr	r3, [pc, #528]	; (fb9c <http_client_callback+0x234>)
    f98c:	4798      	blx	r3
	down_state &= ~mask;
}

static void add_state(download_state mask)
{
	down_state |= mask;
    f98e:	4a85      	ldr	r2, [pc, #532]	; (fba4 <http_client_callback+0x23c>)
    f990:	7811      	ldrb	r1, [r2, #0]
    f992:	2304      	movs	r3, #4
    f994:	430b      	orrs	r3, r1
    f996:	7013      	strb	r3, [r2, #0]
    f998:	e0f8      	b.n	fb8c <http_client_callback+0x224>
		printf("http_client_callback: request completed.\r\n");
		add_state(GET_REQUESTED);
		break;

	case HTTP_CLIENT_CALLBACK_RECV_RESPONSE:
		printf("http_client_callback: received response %u data size %u\r\n",
    f99a:	8811      	ldrh	r1, [r2, #0]
    f99c:	6852      	ldr	r2, [r2, #4]
    f99e:	4882      	ldr	r0, [pc, #520]	; (fba8 <http_client_callback+0x240>)
    f9a0:	4b82      	ldr	r3, [pc, #520]	; (fbac <http_client_callback+0x244>)
    f9a2:	4798      	blx	r3
				(unsigned int)data->recv_response.response_code,
				(unsigned int)data->recv_response.content_length);
		if ((unsigned int)data->recv_response.response_code == 200) {
    f9a4:	8823      	ldrh	r3, [r4, #0]
    f9a6:	2bc8      	cmp	r3, #200	; 0xc8
    f9a8:	d005      	beq.n	f9b6 <http_client_callback+0x4e>
	down_state &= ~mask;
}

static void add_state(download_state mask)
{
	down_state |= mask;
    f9aa:	4a7e      	ldr	r2, [pc, #504]	; (fba4 <http_client_callback+0x23c>)
    f9ac:	7811      	ldrb	r1, [r2, #0]
    f9ae:	2320      	movs	r3, #32
    f9b0:	430b      	orrs	r3, r1
    f9b2:	7013      	strb	r3, [r2, #0]
    f9b4:	e0ea      	b.n	fb8c <http_client_callback+0x224>
		} 
		else {
			add_state(CANCELED);
			return;
		}
		if (data->recv_response.content_length <= MAIN_BUFFER_MAX_SIZE) {
    f9b6:	2380      	movs	r3, #128	; 0x80
    f9b8:	00db      	lsls	r3, r3, #3
    f9ba:	6862      	ldr	r2, [r4, #4]
    f9bc:	429a      	cmp	r2, r3
    f9be:	d900      	bls.n	f9c2 <http_client_callback+0x5a>
    f9c0:	e0e4      	b.n	fb8c <http_client_callback+0x224>
			//***store_file_packet(data->recv_response.content, data->recv_response.content_length);
			
			//This is run only when file size < MAIN_BUFFER_MAX_SIZE which we assume never happens!
			printf("Callback: CRC download......\r\n");
    f9c2:	487b      	ldr	r0, [pc, #492]	; (fbb0 <http_client_callback+0x248>)
    f9c4:	4b75      	ldr	r3, [pc, #468]	; (fb9c <http_client_callback+0x234>)
    f9c6:	4798      	blx	r3
			dlCRC = *(uint32_t *)data->recv_response.content;
    f9c8:	68a3      	ldr	r3, [r4, #8]
    f9ca:	681b      	ldr	r3, [r3, #0]
			dlCRC =  ((dlCRC>>24)&0xff) | // move byte 3 to byte 0
                    ((dlCRC<<8)&0xff0000) | // move byte 1 to byte 2
                    ((dlCRC>>8)&0xff00) | // move byte 2 to byte 1
    f9cc:	0e19      	lsrs	r1, r3, #24
    f9ce:	061a      	lsls	r2, r3, #24
    f9d0:	4311      	orrs	r1, r2
    f9d2:	0218      	lsls	r0, r3, #8
    f9d4:	22ff      	movs	r2, #255	; 0xff
    f9d6:	0412      	lsls	r2, r2, #16
    f9d8:	4002      	ands	r2, r0
    f9da:	4311      	orrs	r1, r2
    f9dc:	0a1b      	lsrs	r3, r3, #8
    f9de:	22ff      	movs	r2, #255	; 0xff
    f9e0:	0212      	lsls	r2, r2, #8
    f9e2:	4013      	ands	r3, r2
    f9e4:	4319      	orrs	r1, r3
			//***store_file_packet(data->recv_response.content, data->recv_response.content_length);
			
			//This is run only when file size < MAIN_BUFFER_MAX_SIZE which we assume never happens!
			printf("Callback: CRC download......\r\n");
			dlCRC = *(uint32_t *)data->recv_response.content;
			dlCRC =  ((dlCRC>>24)&0xff) | // move byte 3 to byte 0
    f9e6:	4b73      	ldr	r3, [pc, #460]	; (fbb4 <http_client_callback+0x24c>)
    f9e8:	6019      	str	r1, [r3, #0]
                    ((dlCRC<<8)&0xff0000) | // move byte 1 to byte 2
                    ((dlCRC>>8)&0xff00) | // move byte 2 to byte 1
                    ((dlCRC<<24)&0xff000000); // byte 0 to byte 3
			printf("Received %x\r\n", (uint32_t)dlCRC);
    f9ea:	4873      	ldr	r0, [pc, #460]	; (fbb8 <http_client_callback+0x250>)
    f9ec:	4b6f      	ldr	r3, [pc, #444]	; (fbac <http_client_callback+0x244>)
    f9ee:	4798      	blx	r3
	down_state &= ~mask;
}

static void add_state(download_state mask)
{
	down_state |= mask;
    f9f0:	4a6c      	ldr	r2, [pc, #432]	; (fba4 <http_client_callback+0x23c>)
    f9f2:	7811      	ldrb	r1, [r2, #0]
    f9f4:	2310      	movs	r3, #16
    f9f6:	430b      	orrs	r3, r1
    f9f8:	7013      	strb	r3, [r2, #0]
    f9fa:	e0c7      	b.n	fb8c <http_client_callback+0x224>
			add_state(COMPLETED);
		}
		break;

	case HTTP_CLIENT_CALLBACK_RECV_CHUNKED_DATA:
		printf("http_client_callback_CHUNKED DATA: received response data size %u\r\n",
    f9fc:	6811      	ldr	r1, [r2, #0]
    f9fe:	486f      	ldr	r0, [pc, #444]	; (fbbc <http_client_callback+0x254>)
    fa00:	4b6a      	ldr	r3, [pc, #424]	; (fbac <http_client_callback+0x244>)
    fa02:	4798      	blx	r3
				(unsigned int)data->recv_chunked_data.length);
		// Calc CRC for this chunk
		if (firstCRC) {
    fa04:	4b6e      	ldr	r3, [pc, #440]	; (fbc0 <http_client_callback+0x258>)
    fa06:	781b      	ldrb	r3, [r3, #0]
    fa08:	2b00      	cmp	r3, #0
    fa0a:	d00f      	beq.n	fa2c <http_client_callback+0xc4>
			crc32_calculate(data->recv_chunked_data.data, (unsigned int)data->recv_chunked_data.length, &crcChecker);
    fa0c:	6821      	ldr	r1, [r4, #0]
 * \ref crc32_recalculate() for the following blocks.
 */
static inline enum status_code crc32_calculate(const void *data, size_t length,
		crc32_t *crc)
{
	*crc = 0;
    fa0e:	4d6d      	ldr	r5, [pc, #436]	; (fbc4 <http_client_callback+0x25c>)
    fa10:	2600      	movs	r6, #0
    fa12:	602e      	str	r6, [r5, #0]

	return crc32_recalculate(data, length, crc);
    fa14:	002a      	movs	r2, r5
    fa16:	6860      	ldr	r0, [r4, #4]
    fa18:	4b6b      	ldr	r3, [pc, #428]	; (fbc8 <http_client_callback+0x260>)
    fa1a:	4798      	blx	r3
			printf("First block length %d CRC: %u\r\n", (unsigned int)data->recv_chunked_data.length, crcChecker);
    fa1c:	682a      	ldr	r2, [r5, #0]
    fa1e:	6821      	ldr	r1, [r4, #0]
    fa20:	486a      	ldr	r0, [pc, #424]	; (fbcc <http_client_callback+0x264>)
    fa22:	4b62      	ldr	r3, [pc, #392]	; (fbac <http_client_callback+0x244>)
    fa24:	4798      	blx	r3
			firstCRC = false;
    fa26:	4b66      	ldr	r3, [pc, #408]	; (fbc0 <http_client_callback+0x258>)
    fa28:	701e      	strb	r6, [r3, #0]
    fa2a:	e00a      	b.n	fa42 <http_client_callback+0xda>
		}
		else {
			crc32_recalculate(data->recv_chunked_data.data, (unsigned int)data->recv_chunked_data.length, &crcChecker);
    fa2c:	4d65      	ldr	r5, [pc, #404]	; (fbc4 <http_client_callback+0x25c>)
    fa2e:	002a      	movs	r2, r5
    fa30:	6821      	ldr	r1, [r4, #0]
    fa32:	6860      	ldr	r0, [r4, #4]
    fa34:	4b64      	ldr	r3, [pc, #400]	; (fbc8 <http_client_callback+0x260>)
    fa36:	4798      	blx	r3
			printf("Block length %d CRC: %u\r\n", (unsigned int)data->recv_chunked_data.length, crcChecker);
    fa38:	682a      	ldr	r2, [r5, #0]
    fa3a:	6821      	ldr	r1, [r4, #0]
    fa3c:	4864      	ldr	r0, [pc, #400]	; (fbd0 <http_client_callback+0x268>)
    fa3e:	4b5b      	ldr	r3, [pc, #364]	; (fbac <http_client_callback+0x244>)
    fa40:	4798      	blx	r3
		}
		
		if (http_buf_write_ptr + data->recv_chunked_data.length > 2048){
    fa42:	6822      	ldr	r2, [r4, #0]
    fa44:	4b63      	ldr	r3, [pc, #396]	; (fbd4 <http_client_callback+0x26c>)
    fa46:	681d      	ldr	r5, [r3, #0]
    fa48:	1951      	adds	r1, r2, r5
    fa4a:	2380      	movs	r3, #128	; 0x80
    fa4c:	011b      	lsls	r3, r3, #4
    fa4e:	4299      	cmp	r1, r3
    fa50:	d919      	bls.n	fa86 <http_client_callback+0x11e>
			memcpy_ram2ram(http_buf + http_buf_write_ptr,data->recv_chunked_data.data,(2048-http_buf_write_ptr));
    fa52:	1b5e      	subs	r6, r3, r5
    fa54:	4b60      	ldr	r3, [pc, #384]	; (fbd8 <http_client_callback+0x270>)
    fa56:	4698      	mov	r8, r3
    fa58:	18e8      	adds	r0, r5, r3
    fa5a:	0032      	movs	r2, r6
    fa5c:	6861      	ldr	r1, [r4, #4]
    fa5e:	4f5f      	ldr	r7, [pc, #380]	; (fbdc <http_client_callback+0x274>)
    fa60:	47b8      	blx	r7
			memcpy_ram2ram(http_buf, data->recv_chunked_data.data + (2048-http_buf_write_ptr), data->recv_chunked_data.length-(2048-http_buf_write_ptr));
    fa62:	6823      	ldr	r3, [r4, #0]
    fa64:	18ea      	adds	r2, r5, r3
    fa66:	4b5e      	ldr	r3, [pc, #376]	; (fbe0 <http_client_callback+0x278>)
    fa68:	469c      	mov	ip, r3
    fa6a:	4462      	add	r2, ip
    fa6c:	6863      	ldr	r3, [r4, #4]
    fa6e:	1999      	adds	r1, r3, r6
    fa70:	4640      	mov	r0, r8
    fa72:	47b8      	blx	r7
			http_buf_write_ptr = data->recv_chunked_data.length-(2048-http_buf_write_ptr);
    fa74:	6823      	ldr	r3, [r4, #0]
    fa76:	469c      	mov	ip, r3
    fa78:	4465      	add	r5, ip
    fa7a:	4b59      	ldr	r3, [pc, #356]	; (fbe0 <http_client_callback+0x278>)
    fa7c:	469c      	mov	ip, r3
    fa7e:	4465      	add	r5, ip
    fa80:	4b54      	ldr	r3, [pc, #336]	; (fbd4 <http_client_callback+0x26c>)
    fa82:	601d      	str	r5, [r3, #0]
    fa84:	e009      	b.n	fa9a <http_client_callback+0x132>
		}
		else {
			memcpy_ram2ram(http_buf + http_buf_write_ptr, data->recv_chunked_data.data, data->recv_chunked_data.length);
    fa86:	4854      	ldr	r0, [pc, #336]	; (fbd8 <http_client_callback+0x270>)
    fa88:	1828      	adds	r0, r5, r0
    fa8a:	6861      	ldr	r1, [r4, #4]
    fa8c:	4b53      	ldr	r3, [pc, #332]	; (fbdc <http_client_callback+0x274>)
    fa8e:	4798      	blx	r3
			http_buf_write_ptr = http_buf_write_ptr + data->recv_chunked_data.length;
    fa90:	6823      	ldr	r3, [r4, #0]
    fa92:	469c      	mov	ip, r3
    fa94:	4465      	add	r5, ip
    fa96:	4b4f      	ldr	r3, [pc, #316]	; (fbd4 <http_client_callback+0x26c>)
    fa98:	601d      	str	r5, [r3, #0]
		}
		 
		if  (http_buf_write_ptr > http_buf_read_ptr){
    fa9a:	4b4e      	ldr	r3, [pc, #312]	; (fbd4 <http_client_callback+0x26c>)
    fa9c:	681b      	ldr	r3, [r3, #0]
    fa9e:	4a51      	ldr	r2, [pc, #324]	; (fbe4 <http_client_callback+0x27c>)
    faa0:	6817      	ldr	r7, [r2, #0]
    faa2:	42bb      	cmp	r3, r7
    faa4:	d913      	bls.n	face <http_client_callback+0x166>
			uint8 n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
			for (int i=0 ; i<n ; i++ ){
    faa6:	1bdf      	subs	r7, r3, r7
    faa8:	043f      	lsls	r7, r7, #16
    faaa:	0e3f      	lsrs	r7, r7, #24
    faac:	2f00      	cmp	r7, #0
    faae:	dd3a      	ble.n	fb26 <http_client_callback+0x1be>
    fab0:	2500      	movs	r5, #0
				write_spi_flash_frm_buf(256);
    fab2:	4b4d      	ldr	r3, [pc, #308]	; (fbe8 <http_client_callback+0x280>)
    fab4:	4699      	mov	r9, r3
				http_buf_read_ptr = http_buf_read_ptr + 256;
    fab6:	0016      	movs	r6, r2
		}
		 
		if  (http_buf_write_ptr > http_buf_read_ptr){
			uint8 n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
			for (int i=0 ; i<n ; i++ ){
				write_spi_flash_frm_buf(256);
    fab8:	2080      	movs	r0, #128	; 0x80
    faba:	0040      	lsls	r0, r0, #1
    fabc:	47c8      	blx	r9
				http_buf_read_ptr = http_buf_read_ptr + 256;
    fabe:	6833      	ldr	r3, [r6, #0]
    fac0:	3301      	adds	r3, #1
    fac2:	33ff      	adds	r3, #255	; 0xff
    fac4:	6033      	str	r3, [r6, #0]
			http_buf_write_ptr = http_buf_write_ptr + data->recv_chunked_data.length;
		}
		 
		if  (http_buf_write_ptr > http_buf_read_ptr){
			uint8 n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
			for (int i=0 ; i<n ; i++ ){
    fac6:	3501      	adds	r5, #1
    fac8:	42bd      	cmp	r5, r7
    faca:	d1f5      	bne.n	fab8 <http_client_callback+0x150>
    facc:	e02b      	b.n	fb26 <http_client_callback+0x1be>
				write_spi_flash_frm_buf(256);
				http_buf_read_ptr = http_buf_read_ptr + 256;
			}
		}
		else if (http_buf_write_ptr < http_buf_read_ptr){
    face:	42bb      	cmp	r3, r7
    fad0:	d229      	bcs.n	fb26 <http_client_callback+0x1be>
			uint8 n = (2048 - http_buf_read_ptr) / 256;
			for (int i=0 ; i<n ; i++ ){
    fad2:	2280      	movs	r2, #128	; 0x80
    fad4:	0112      	lsls	r2, r2, #4
    fad6:	1bd7      	subs	r7, r2, r7
    fad8:	043f      	lsls	r7, r7, #16
    fada:	0e3b      	lsrs	r3, r7, #24
    fadc:	4698      	mov	r8, r3
    fade:	2b00      	cmp	r3, #0
    fae0:	dd0c      	ble.n	fafc <http_client_callback+0x194>
    fae2:	2500      	movs	r5, #0
				write_spi_flash_frm_buf(256);
    fae4:	4e40      	ldr	r6, [pc, #256]	; (fbe8 <http_client_callback+0x280>)
				http_buf_read_ptr = http_buf_read_ptr + 256;
    fae6:	4f3f      	ldr	r7, [pc, #252]	; (fbe4 <http_client_callback+0x27c>)
			}
		}
		else if (http_buf_write_ptr < http_buf_read_ptr){
			uint8 n = (2048 - http_buf_read_ptr) / 256;
			for (int i=0 ; i<n ; i++ ){
				write_spi_flash_frm_buf(256);
    fae8:	2080      	movs	r0, #128	; 0x80
    faea:	0040      	lsls	r0, r0, #1
    faec:	47b0      	blx	r6
				http_buf_read_ptr = http_buf_read_ptr + 256;
    faee:	683b      	ldr	r3, [r7, #0]
    faf0:	3301      	adds	r3, #1
    faf2:	33ff      	adds	r3, #255	; 0xff
    faf4:	603b      	str	r3, [r7, #0]
				http_buf_read_ptr = http_buf_read_ptr + 256;
			}
		}
		else if (http_buf_write_ptr < http_buf_read_ptr){
			uint8 n = (2048 - http_buf_read_ptr) / 256;
			for (int i=0 ; i<n ; i++ ){
    faf6:	3501      	adds	r5, #1
    faf8:	4545      	cmp	r5, r8
    fafa:	d1f5      	bne.n	fae8 <http_client_callback+0x180>
				write_spi_flash_frm_buf(256);
				http_buf_read_ptr = http_buf_read_ptr + 256;
			}
			http_buf_read_ptr = 0;
    fafc:	2200      	movs	r2, #0
    fafe:	4b39      	ldr	r3, [pc, #228]	; (fbe4 <http_client_callback+0x27c>)
    fb00:	601a      	str	r2, [r3, #0]
			n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
			for (int i=0 ; i<n ; i++ ){
    fb02:	4b34      	ldr	r3, [pc, #208]	; (fbd4 <http_client_callback+0x26c>)
    fb04:	785b      	ldrb	r3, [r3, #1]
    fb06:	4698      	mov	r8, r3
    fb08:	2b00      	cmp	r3, #0
    fb0a:	dd0c      	ble.n	fb26 <http_client_callback+0x1be>
    fb0c:	2500      	movs	r5, #0
				write_spi_flash_frm_buf(256);
    fb0e:	4e36      	ldr	r6, [pc, #216]	; (fbe8 <http_client_callback+0x280>)
				http_buf_read_ptr = http_buf_read_ptr + 256;
    fb10:	4f34      	ldr	r7, [pc, #208]	; (fbe4 <http_client_callback+0x27c>)
				http_buf_read_ptr = http_buf_read_ptr + 256;
			}
			http_buf_read_ptr = 0;
			n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
			for (int i=0 ; i<n ; i++ ){
				write_spi_flash_frm_buf(256);
    fb12:	2080      	movs	r0, #128	; 0x80
    fb14:	0040      	lsls	r0, r0, #1
    fb16:	47b0      	blx	r6
				http_buf_read_ptr = http_buf_read_ptr + 256;
    fb18:	683b      	ldr	r3, [r7, #0]
    fb1a:	3301      	adds	r3, #1
    fb1c:	33ff      	adds	r3, #255	; 0xff
    fb1e:	603b      	str	r3, [r7, #0]
				write_spi_flash_frm_buf(256);
				http_buf_read_ptr = http_buf_read_ptr + 256;
			}
			http_buf_read_ptr = 0;
			n = (http_buf_write_ptr-http_buf_read_ptr) / 256;
			for (int i=0 ; i<n ; i++ ){
    fb20:	3501      	adds	r5, #1
    fb22:	4545      	cmp	r5, r8
    fb24:	d1f5      	bne.n	fb12 <http_client_callback+0x1aa>
				http_buf_read_ptr = http_buf_read_ptr + 256;
			}
		}
		
		
		if (data->recv_chunked_data.is_complete) {
    fb26:	7a23      	ldrb	r3, [r4, #8]
    fb28:	2b00      	cmp	r3, #0
    fb2a:	d02f      	beq.n	fb8c <http_client_callback+0x224>
	down_state &= ~mask;
}

static void add_state(download_state mask)
{
	down_state |= mask;
    fb2c:	4a1d      	ldr	r2, [pc, #116]	; (fba4 <http_client_callback+0x23c>)
    fb2e:	7811      	ldrb	r1, [r2, #0]
    fb30:	2310      	movs	r3, #16
    fb32:	430b      	orrs	r3, r1
    fb34:	7013      	strb	r3, [r2, #0]
		}
		
		
		if (data->recv_chunked_data.is_complete) {
			add_state(COMPLETED);
			if  (http_buf_write_ptr < http_buf_read_ptr){
    fb36:	4b27      	ldr	r3, [pc, #156]	; (fbd4 <http_client_callback+0x26c>)
    fb38:	6818      	ldr	r0, [r3, #0]
    fb3a:	4b2a      	ldr	r3, [pc, #168]	; (fbe4 <http_client_callback+0x27c>)
    fb3c:	681b      	ldr	r3, [r3, #0]
    fb3e:	4298      	cmp	r0, r3
    fb40:	d205      	bcs.n	fb4e <http_client_callback+0x1e6>
				http_buf_read_ptr =0;
    fb42:	2200      	movs	r2, #0
    fb44:	4b27      	ldr	r3, [pc, #156]	; (fbe4 <http_client_callback+0x27c>)
    fb46:	601a      	str	r2, [r3, #0]
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
    fb48:	4b27      	ldr	r3, [pc, #156]	; (fbe8 <http_client_callback+0x280>)
    fb4a:	4798      	blx	r3
    fb4c:	e01e      	b.n	fb8c <http_client_callback+0x224>
			}
			else if(http_buf_write_ptr > http_buf_read_ptr){
    fb4e:	4298      	cmp	r0, r3
    fb50:	d91c      	bls.n	fb8c <http_client_callback+0x224>
				write_spi_flash_frm_buf(http_buf_write_ptr-http_buf_read_ptr);
    fb52:	1ac0      	subs	r0, r0, r3
    fb54:	4b24      	ldr	r3, [pc, #144]	; (fbe8 <http_client_callback+0x280>)
    fb56:	4798      	blx	r3
    fb58:	e018      	b.n	fb8c <http_client_callback+0x224>
			}
		}
		break;

	case HTTP_CLIENT_CALLBACK_DISCONNECTED:
		printf("http_client_callback: disconnection reason:%d\r\n", data->disconnected.reason);
    fb5a:	6811      	ldr	r1, [r2, #0]
    fb5c:	4823      	ldr	r0, [pc, #140]	; (fbec <http_client_callback+0x284>)
    fb5e:	4b13      	ldr	r3, [pc, #76]	; (fbac <http_client_callback+0x244>)
    fb60:	4798      	blx	r3

		/* If disconnect reason is equal to -ECONNRESET(-104),
		 * It means the server has closed the connection (timeout).
		 * This is normal operation.
		 */
		if (data->disconnected.reason == -EAGAIN) {
    fb62:	6823      	ldr	r3, [r4, #0]
    fb64:	330b      	adds	r3, #11
    fb66:	d111      	bne.n	fb8c <http_client_callback+0x224>
	down_state |= mask;
}

static inline bool is_state_set(download_state mask)
{
	return ((down_state & mask) != 0);
    fb68:	4b0e      	ldr	r3, [pc, #56]	; (fba4 <http_client_callback+0x23c>)
    fb6a:	781b      	ldrb	r3, [r3, #0]
		 * It means the server has closed the connection (timeout).
		 * This is normal operation.
		 */
		if (data->disconnected.reason == -EAGAIN) {
			/* Server has not responded. Retry immediately. */
			if (is_state_set(DOWNLOADING)) {
    fb6c:	071a      	lsls	r2, r3, #28
    fb6e:	d503      	bpl.n	fb78 <http_client_callback+0x210>
	down_state = NOT_READY;
}

static void clear_state(download_state mask)
{
	down_state &= ~mask;
    fb70:	2208      	movs	r2, #8
    fb72:	4393      	bics	r3, r2
    fb74:	4a0b      	ldr	r2, [pc, #44]	; (fba4 <http_client_callback+0x23c>)
    fb76:	7013      	strb	r3, [r2, #0]
	down_state |= mask;
}

static inline bool is_state_set(download_state mask)
{
	return ((down_state & mask) != 0);
    fb78:	4b0a      	ldr	r3, [pc, #40]	; (fba4 <http_client_callback+0x23c>)
    fb7a:	781b      	ldrb	r3, [r3, #0]
			if (is_state_set(DOWNLOADING)) {
				//f_close(&file_object);
				clear_state(DOWNLOADING);
			}

			if (is_state_set(GET_REQUESTED)) {
    fb7c:	075a      	lsls	r2, r3, #29
    fb7e:	d503      	bpl.n	fb88 <http_client_callback+0x220>
	down_state = NOT_READY;
}

static void clear_state(download_state mask)
{
	down_state &= ~mask;
    fb80:	2204      	movs	r2, #4
    fb82:	4393      	bics	r3, r2
    fb84:	4a07      	ldr	r2, [pc, #28]	; (fba4 <http_client_callback+0x23c>)
    fb86:	7013      	strb	r3, [r2, #0]

			if (is_state_set(GET_REQUESTED)) {
				clear_state(GET_REQUESTED);
			}

			start_download();
    fb88:	4b19      	ldr	r3, [pc, #100]	; (fbf0 <http_client_callback+0x288>)
    fb8a:	4798      	blx	r3
		}

		break;
	}
}
    fb8c:	bc0c      	pop	{r2, r3}
    fb8e:	4690      	mov	r8, r2
    fb90:	4699      	mov	r9, r3
    fb92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fb94:	0001409c 	.word	0x0001409c
    fb98:	00014444 	.word	0x00014444
    fb9c:	00011801 	.word	0x00011801
    fba0:	0001447c 	.word	0x0001447c
    fba4:	20000122 	.word	0x20000122
    fba8:	000144a8 	.word	0x000144a8
    fbac:	000116e1 	.word	0x000116e1
    fbb0:	000144e4 	.word	0x000144e4
    fbb4:	20000e30 	.word	0x20000e30
    fbb8:	00014504 	.word	0x00014504
    fbbc:	00014514 	.word	0x00014514
    fbc0:	20000011 	.word	0x20000011
    fbc4:	20000e2c 	.word	0x20000e2c
    fbc8:	0000bc95 	.word	0x0000bc95
    fbcc:	00014558 	.word	0x00014558
    fbd0:	00014578 	.word	0x00014578
    fbd4:	20000264 	.word	0x20000264
    fbd8:	200004a8 	.word	0x200004a8
    fbdc:	0001155d 	.word	0x0001155d
    fbe0:	fffff800 	.word	0xfffff800
    fbe4:	20000124 	.word	0x20000124
    fbe8:	0000f8fd 	.word	0x0000f8fd
    fbec:	00014594 	.word	0x00014594
    fbf0:	0000f541 	.word	0x0000f541

0000fbf4 <main>:
	}
	
	download_CRC = false;
}
int main(void)
{
    fbf4:	b5f0      	push	{r4, r5, r6, r7, lr}
    fbf6:	4657      	mov	r7, sl
    fbf8:	464e      	mov	r6, r9
    fbfa:	4645      	mov	r5, r8
    fbfc:	b4e0      	push	{r5, r6, r7}
    fbfe:	b0ac      	sub	sp, #176	; 0xb0
	tstrWifiInitParam param;
	int8_t ret;
	char topic[strlen(MAIN_CHAT_TOPIC) + MAIN_CHAT_USER_NAME_SIZE + 1];
	system_init();
    fc00:	4bdd      	ldr	r3, [pc, #884]	; (ff78 <main+0x384>)
    fc02:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    fc04:	aa14      	add	r2, sp, #80	; 0x50
    fc06:	2380      	movs	r3, #128	; 0x80
    fc08:	05db      	lsls	r3, r3, #23
    fc0a:	9314      	str	r3, [sp, #80]	; 0x50
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    fc0c:	2300      	movs	r3, #0
    fc0e:	6053      	str	r3, [r2, #4]
	config->parity           = USART_PARITY_NONE;
    fc10:	21ff      	movs	r1, #255	; 0xff
    fc12:	8111      	strh	r1, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
    fc14:	2100      	movs	r1, #0
    fc16:	7293      	strb	r3, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    fc18:	72d3      	strb	r3, [r2, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    fc1a:	2501      	movs	r5, #1
    fc1c:	2024      	movs	r0, #36	; 0x24
    fc1e:	5415      	strb	r5, [r2, r0]
	config->transmitter_enable = true;
    fc20:	3001      	adds	r0, #1
    fc22:	5415      	strb	r5, [r2, r0]
	config->clock_polarity_inverted = false;
    fc24:	3001      	adds	r0, #1
    fc26:	5413      	strb	r3, [r2, r0]
	config->use_external_clock = false;
    fc28:	3001      	adds	r0, #1
    fc2a:	5413      	strb	r3, [r2, r0]
	config->ext_clock_freq   = 0;
    fc2c:	6293      	str	r3, [r2, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    fc2e:	3005      	adds	r0, #5
    fc30:	5413      	strb	r3, [r2, r0]
	config->generator_source = GCLK_GENERATOR_0;
    fc32:	3001      	adds	r0, #1
    fc34:	5413      	strb	r3, [r2, r0]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    fc36:	6153      	str	r3, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    fc38:	8213      	strh	r3, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    fc3a:	76d3      	strb	r3, [r2, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    fc3c:	7611      	strb	r1, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    fc3e:	7711      	strb	r1, [r2, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    fc40:	7651      	strb	r1, [r2, #25]
	config->receive_pulse_length                    = 19;
    fc42:	2313      	movs	r3, #19
    fc44:	7693      	strb	r3, [r2, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    fc46:	7751      	strb	r1, [r2, #29]
static void configure_console(void)
{
	struct usart_config usart_conf;

	usart_get_config_defaults(&usart_conf);
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    fc48:	23c4      	movs	r3, #196	; 0xc4
    fc4a:	039b      	lsls	r3, r3, #14
    fc4c:	60d3      	str	r3, [r2, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    fc4e:	2301      	movs	r3, #1
    fc50:	425b      	negs	r3, r3
    fc52:	6313      	str	r3, [r2, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    fc54:	6353      	str	r3, [r2, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    fc56:	4bc9      	ldr	r3, [pc, #804]	; (ff7c <main+0x388>)
    fc58:	6393      	str	r3, [r2, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    fc5a:	4bc9      	ldr	r3, [pc, #804]	; (ff80 <main+0x38c>)
    fc5c:	63d3      	str	r3, [r2, #60]	; 0x3c
	usart_conf.baudrate    = 115200;
    fc5e:	23e1      	movs	r3, #225	; 0xe1
    fc60:	025b      	lsls	r3, r3, #9
    fc62:	6213      	str	r3, [r2, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    fc64:	4cc7      	ldr	r4, [pc, #796]	; (ff84 <main+0x390>)
    fc66:	4bc8      	ldr	r3, [pc, #800]	; (ff88 <main+0x394>)
    fc68:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    fc6a:	49c8      	ldr	r1, [pc, #800]	; (ff8c <main+0x398>)
    fc6c:	4bc8      	ldr	r3, [pc, #800]	; (ff90 <main+0x39c>)
    fc6e:	6019      	str	r1, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    fc70:	49c8      	ldr	r1, [pc, #800]	; (ff94 <main+0x3a0>)
    fc72:	4bc9      	ldr	r3, [pc, #804]	; (ff98 <main+0x3a4>)
    fc74:	6019      	str	r1, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    fc76:	49c9      	ldr	r1, [pc, #804]	; (ff9c <main+0x3a8>)
    fc78:	0020      	movs	r0, r4
    fc7a:	4bc9      	ldr	r3, [pc, #804]	; (ffa0 <main+0x3ac>)
    fc7c:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    fc7e:	4fc9      	ldr	r7, [pc, #804]	; (ffa4 <main+0x3b0>)
    fc80:	683b      	ldr	r3, [r7, #0]
    fc82:	6898      	ldr	r0, [r3, #8]
    fc84:	2100      	movs	r1, #0
    fc86:	4ec8      	ldr	r6, [pc, #800]	; (ffa8 <main+0x3b4>)
    fc88:	47b0      	blx	r6
	setbuf(stdin, NULL);
    fc8a:	683b      	ldr	r3, [r7, #0]
    fc8c:	6858      	ldr	r0, [r3, #4]
    fc8e:	2100      	movs	r1, #0
    fc90:	47b0      	blx	r6

	stdio_serial_init(&cdc_uart_module, EDBG_CDC_MODULE, &usart_conf);
	/* Register USART callback for receiving user input. */
	usart_register_callback(&cdc_uart_module, (usart_callback_t)uart_callback, USART_CALLBACK_BUFFER_RECEIVED);
    fc92:	2201      	movs	r2, #1
    fc94:	49c5      	ldr	r1, [pc, #788]	; (ffac <main+0x3b8>)
    fc96:	0020      	movs	r0, r4
    fc98:	4bc5      	ldr	r3, [pc, #788]	; (ffb0 <main+0x3bc>)
    fc9a:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    fc9c:	6826      	ldr	r6, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    fc9e:	0030      	movs	r0, r6
    fca0:	4bc4      	ldr	r3, [pc, #784]	; (ffb4 <main+0x3c0>)
    fca2:	4798      	blx	r3
    fca4:	231f      	movs	r3, #31
    fca6:	4018      	ands	r0, r3
    fca8:	002b      	movs	r3, r5
    fcaa:	4083      	lsls	r3, r0
    fcac:	4ac2      	ldr	r2, [pc, #776]	; (ffb8 <main+0x3c4>)
    fcae:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    fcb0:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    fcb2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    fcb4:	2b00      	cmp	r3, #0
    fcb6:	d1fc      	bne.n	fcb2 <main+0xbe>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    fcb8:	6832      	ldr	r2, [r6, #0]
    fcba:	3302      	adds	r3, #2
    fcbc:	4313      	orrs	r3, r2
    fcbe:	6033      	str	r3, [r6, #0]
 * \brief Configure Timer module.
 */
static void configure_timer(void)
{
	struct sw_timer_config swt_conf;
	sw_timer_get_config_defaults(&swt_conf);
    fcc0:	ac14      	add	r4, sp, #80	; 0x50
    fcc2:	0020      	movs	r0, r4
    fcc4:	4bbd      	ldr	r3, [pc, #756]	; (ffbc <main+0x3c8>)
    fcc6:	4798      	blx	r3

	sw_timer_init(&swt_module_inst, &swt_conf);
    fcc8:	4dbd      	ldr	r5, [pc, #756]	; (ffc0 <main+0x3cc>)
    fcca:	0021      	movs	r1, r4
    fccc:	0028      	movs	r0, r5
    fcce:	4bbd      	ldr	r3, [pc, #756]	; (ffc4 <main+0x3d0>)
    fcd0:	4798      	blx	r3
	sw_timer_enable(&swt_module_inst);
    fcd2:	0028      	movs	r0, r5
    fcd4:	4bbc      	ldr	r3, [pc, #752]	; (ffc8 <main+0x3d4>)
    fcd6:	4798      	blx	r3
static void configure_mqtt(void)
{
	struct mqtt_config mqtt_conf;
	int result;

	mqtt_get_config_defaults(&mqtt_conf);
    fcd8:	0020      	movs	r0, r4
    fcda:	4bbc      	ldr	r3, [pc, #752]	; (ffcc <main+0x3d8>)
    fcdc:	4798      	blx	r3
	/* To use the MQTT service, it is necessary to always set the buffer and the timer. */
	mqtt_conf.timer_inst = &swt_module_inst;
    fcde:	6065      	str	r5, [r4, #4]
	mqtt_conf.recv_buffer = mqtt_buffer;
    fce0:	4bbb      	ldr	r3, [pc, #748]	; (ffd0 <main+0x3dc>)
    fce2:	60e3      	str	r3, [r4, #12]
	mqtt_conf.recv_buffer_size = MAIN_MQTT_BUFFER_SIZE;
    fce4:	2380      	movs	r3, #128	; 0x80
    fce6:	6123      	str	r3, [r4, #16]
	mqtt_conf.port = MQTT_PORT;
    fce8:	4bba      	ldr	r3, [pc, #744]	; (ffd4 <main+0x3e0>)
    fcea:	8023      	strh	r3, [r4, #0]

	result = mqtt_init(&mqtt_inst, &mqtt_conf);
    fcec:	0021      	movs	r1, r4
    fcee:	48ba      	ldr	r0, [pc, #744]	; (ffd8 <main+0x3e4>)
    fcf0:	4bba      	ldr	r3, [pc, #744]	; (ffdc <main+0x3e8>)
    fcf2:	4798      	blx	r3
    fcf4:	1e01      	subs	r1, r0, #0
	if (result < 0) {
    fcf6:	da03      	bge.n	fd00 <main+0x10c>
		printf("MQTT initialization failed. Error code is (%d)\r\n", result);
    fcf8:	48b9      	ldr	r0, [pc, #740]	; (ffe0 <main+0x3ec>)
    fcfa:	4bba      	ldr	r3, [pc, #744]	; (ffe4 <main+0x3f0>)
    fcfc:	4798      	blx	r3
    fcfe:	e7fe      	b.n	fcfe <main+0x10a>
		while (1) {
		}
	}

	result = mqtt_register_callback(&mqtt_inst, mqtt_callback);
    fd00:	49b9      	ldr	r1, [pc, #740]	; (ffe8 <main+0x3f4>)
    fd02:	48b5      	ldr	r0, [pc, #724]	; (ffd8 <main+0x3e4>)
    fd04:	4bb9      	ldr	r3, [pc, #740]	; (ffec <main+0x3f8>)
    fd06:	4798      	blx	r3
    fd08:	1e01      	subs	r1, r0, #0
	if (result < 0) {
    fd0a:	da03      	bge.n	fd14 <main+0x120>
		printf("MQTT register callback failed. Error code is (%d)\r\n", result);
    fd0c:	48b8      	ldr	r0, [pc, #736]	; (fff0 <main+0x3fc>)
    fd0e:	4bb5      	ldr	r3, [pc, #724]	; (ffe4 <main+0x3f0>)
    fd10:	4798      	blx	r3
    fd12:	e7fe      	b.n	fd12 <main+0x11e>
	char topic[strlen(MAIN_CHAT_TOPIC) + MAIN_CHAT_USER_NAME_SIZE + 1];
	system_init();
	configure_console();
	configure_timer();
	configure_mqtt();
	nm_bsp_init();
    fd14:	4bb7      	ldr	r3, [pc, #732]	; (fff4 <main+0x400>)
    fd16:	4798      	blx	r3
	at25dfx_chip_config.cs_pin = AT25DFX_CS;
	at25dfx_chip_init(&at25dfx_chip, &at25dfx_spi, &at25dfx_chip_config);
}
static void init_state(void)
{
	down_state = NOT_READY;
    fd18:	2500      	movs	r5, #0
    fd1a:	4bb7      	ldr	r3, [pc, #732]	; (fff8 <main+0x404>)
    fd1c:	701d      	strb	r5, [r3, #0]
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    fd1e:	ac14      	add	r4, sp, #80	; 0x50
    fd20:	7025      	strb	r5, [r4, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    fd22:	4bb6      	ldr	r3, [pc, #728]	; (fffc <main+0x408>)
    fd24:	685b      	ldr	r3, [r3, #4]
    fd26:	06db      	lsls	r3, r3, #27
    fd28:	0f1b      	lsrs	r3, r3, #28
    fd2a:	70a3      	strb	r3, [r4, #2]
	config->disable_cache     = false;
    fd2c:	70e5      	strb	r5, [r4, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    fd2e:	7125      	strb	r5, [r4, #4]
/*~~~~~~~ HTTP DOWNLOADER FUNCTIONS ~~~~~~~~~~~~*/
static void configure_nvm()
{
	struct nvm_config config;
	nvm_get_config_defaults(&config);
	config.manual_page_write = false;
    fd30:	7065      	strb	r5, [r4, #1]
	nvm_set_config(&config);
    fd32:	0020      	movs	r0, r4
    fd34:	4bb2      	ldr	r3, [pc, #712]	; (10000 <main+0x40c>)
    fd36:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    fd38:	2601      	movs	r6, #1
    fd3a:	7026      	strb	r6, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    fd3c:	6065      	str	r5, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    fd3e:	60a5      	str	r5, [r4, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    fd40:	7425      	strb	r5, [r4, #16]
	config->run_in_standby   = false;
    fd42:	7465      	strb	r5, [r4, #17]
	config->receiver_enable  = true;
    fd44:	74a6      	strb	r6, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    fd46:	74e6      	strb	r6, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    fd48:	7525      	strb	r5, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    fd4a:	2324      	movs	r3, #36	; 0x24
    fd4c:	54e5      	strb	r5, [r4, r3]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    fd4e:	220c      	movs	r2, #12
    fd50:	2100      	movs	r1, #0
    fd52:	a81a      	add	r0, sp, #104	; 0x68
    fd54:	4bab      	ldr	r3, [pc, #684]	; (10004 <main+0x410>)
    fd56:	4798      	blx	r3
static void configure_spi_flash()
{
	struct at25dfx_chip_config at25dfx_chip_config;
	struct spi_config at25dfx_spi_config;
	spi_get_config_defaults(&at25dfx_spi_config);
	at25dfx_spi_config.mode_specific.master.baudrate = AT25DFX_CLOCK_SPEED;
    fd58:	4bab      	ldr	r3, [pc, #684]	; (10008 <main+0x414>)
    fd5a:	61a3      	str	r3, [r4, #24]
	at25dfx_spi_config.mux_setting = AT25DFX_SPI_PINMUX_SETTING;
    fd5c:	2380      	movs	r3, #128	; 0x80
    fd5e:	025b      	lsls	r3, r3, #9
    fd60:	60e3      	str	r3, [r4, #12]
	at25dfx_spi_config.pinmux_pad0 = AT25DFX_SPI_PINMUX_PAD0;
    fd62:	4baa      	ldr	r3, [pc, #680]	; (1000c <main+0x418>)
    fd64:	62a3      	str	r3, [r4, #40]	; 0x28
	at25dfx_spi_config.pinmux_pad1 = AT25DFX_SPI_PINMUX_PAD1;
    fd66:	2301      	movs	r3, #1
    fd68:	425b      	negs	r3, r3
    fd6a:	62e3      	str	r3, [r4, #44]	; 0x2c
	at25dfx_spi_config.pinmux_pad2 = AT25DFX_SPI_PINMUX_PAD2;
    fd6c:	4ba8      	ldr	r3, [pc, #672]	; (10010 <main+0x41c>)
    fd6e:	6323      	str	r3, [r4, #48]	; 0x30
	at25dfx_spi_config.pinmux_pad3 = AT25DFX_SPI_PINMUX_PAD3;
    fd70:	4ba8      	ldr	r3, [pc, #672]	; (10014 <main+0x420>)
    fd72:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&at25dfx_spi, AT25DFX_SPI, &at25dfx_spi_config);
    fd74:	4da8      	ldr	r5, [pc, #672]	; (10018 <main+0x424>)
    fd76:	0022      	movs	r2, r4
    fd78:	49a8      	ldr	r1, [pc, #672]	; (1001c <main+0x428>)
    fd7a:	0028      	movs	r0, r5
    fd7c:	4ba8      	ldr	r3, [pc, #672]	; (10020 <main+0x42c>)
    fd7e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    fd80:	682c      	ldr	r4, [r5, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    fd82:	0020      	movs	r0, r4
    fd84:	4b8b      	ldr	r3, [pc, #556]	; (ffb4 <main+0x3c0>)
    fd86:	4798      	blx	r3
    fd88:	231f      	movs	r3, #31
    fd8a:	4018      	ands	r0, r3
    fd8c:	0033      	movs	r3, r6
    fd8e:	4083      	lsls	r3, r0
    fd90:	4a89      	ldr	r2, [pc, #548]	; (ffb8 <main+0x3c4>)
    fd92:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    fd94:	682a      	ldr	r2, [r5, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    fd96:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    fd98:	2b00      	cmp	r3, #0
    fd9a:	d1fc      	bne.n	fd96 <main+0x1a2>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    fd9c:	6822      	ldr	r2, [r4, #0]
    fd9e:	3302      	adds	r3, #2
    fda0:	4313      	orrs	r3, r2
    fda2:	6023      	str	r3, [r4, #0]
		at25dfx_spi_module_t *const spi_module,
		const struct at25dfx_chip_config *const config)
{
	struct port_config port_config;

	module->type = config->type;
    fda4:	4c9f      	ldr	r4, [pc, #636]	; (10024 <main+0x430>)
    fda6:	2304      	movs	r3, #4
    fda8:	7123      	strb	r3, [r4, #4]
	module->cs_pin = config->cs_pin;
    fdaa:	3303      	adds	r3, #3
    fdac:	7163      	strb	r3, [r4, #5]
	module->spi = spi_module;
    fdae:	4b9a      	ldr	r3, [pc, #616]	; (10018 <main+0x424>)
    fdb0:	6023      	str	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    fdb2:	a904      	add	r1, sp, #16
    fdb4:	2301      	movs	r3, #1
    fdb6:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    fdb8:	2200      	movs	r2, #0
    fdba:	708a      	strb	r2, [r1, #2]

	// Configure CS pin as output, high
	port_get_config_defaults(&port_config);
	port_config.direction = PORT_PIN_DIR_OUTPUT;
    fdbc:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(module->cs_pin, &port_config);
    fdbe:	2007      	movs	r0, #7
    fdc0:	4b99      	ldr	r3, [pc, #612]	; (10028 <main+0x434>)
    fdc2:	4798      	blx	r3
	port_pin_set_output_level(module->cs_pin, true);
    fdc4:	7962      	ldrb	r2, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    fdc6:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    fdc8:	2300      	movs	r3, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    fdca:	2900      	cmp	r1, #0
    fdcc:	d104      	bne.n	fdd8 <main+0x1e4>
		return &(ports[port_index]->Group[group_index]);
    fdce:	0953      	lsrs	r3, r2, #5
    fdd0:	01db      	lsls	r3, r3, #7
    fdd2:	4996      	ldr	r1, [pc, #600]	; (1002c <main+0x438>)
    fdd4:	468c      	mov	ip, r1
    fdd6:	4463      	add	r3, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    fdd8:	211f      	movs	r1, #31
    fdda:	400a      	ands	r2, r1
    fddc:	391e      	subs	r1, #30
    fdde:	4091      	lsls	r1, r2

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    fde0:	6199      	str	r1, [r3, #24]
	nm_bsp_init();
	init_state();
	configure_nvm();
	configure_spi_flash();
	
	printf("User : %s\r\n", mqtt_user);
    fde2:	4993      	ldr	r1, [pc, #588]	; (10030 <main+0x43c>)
    fde4:	4893      	ldr	r0, [pc, #588]	; (10034 <main+0x440>)
    fde6:	4c7f      	ldr	r4, [pc, #508]	; (ffe4 <main+0x3f0>)
    fde8:	47a0      	blx	r4
	printf("Password : %s\r\n", mqtt_pass);
    fdea:	4993      	ldr	r1, [pc, #588]	; (10038 <main+0x444>)
    fdec:	4893      	ldr	r0, [pc, #588]	; (1003c <main+0x448>)
    fdee:	47a0      	blx	r4
	sprintf(topic, "%s", MAIN_CHAT_TOPIC);
    fdf0:	a914      	add	r1, sp, #80	; 0x50
    fdf2:	4b93      	ldr	r3, [pc, #588]	; (10040 <main+0x44c>)
    fdf4:	681a      	ldr	r2, [r3, #0]
    fdf6:	9214      	str	r2, [sp, #80]	; 0x50
    fdf8:	791b      	ldrb	r3, [r3, #4]
    fdfa:	710b      	strb	r3, [r1, #4]
	printf("Topic : %s\r\n", topic);
    fdfc:	4891      	ldr	r0, [pc, #580]	; (10044 <main+0x450>)
    fdfe:	47a0      	blx	r4
	
	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
    fe00:	2218      	movs	r2, #24
    fe02:	2100      	movs	r1, #0
    fe04:	a826      	add	r0, sp, #152	; 0x98
    fe06:	4b7f      	ldr	r3, [pc, #508]	; (10004 <main+0x410>)
    fe08:	4798      	blx	r3

	/* Initialize Wi-Fi driver with data and status callbacks. */
	param.pfAppWifiCb = wifi_callback; /* Set Wi-Fi event callback. */
    fe0a:	4b8f      	ldr	r3, [pc, #572]	; (10048 <main+0x454>)
    fe0c:	9326      	str	r3, [sp, #152]	; 0x98
	ret = m2m_wifi_init(&param);
    fe0e:	a826      	add	r0, sp, #152	; 0x98
    fe10:	4b8e      	ldr	r3, [pc, #568]	; (1004c <main+0x458>)
    fe12:	4798      	blx	r3
    fe14:	1e01      	subs	r1, r0, #0
	if (M2M_SUCCESS != ret) {
    fe16:	d003      	beq.n	fe20 <main+0x22c>
		printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
    fe18:	488d      	ldr	r0, [pc, #564]	; (10050 <main+0x45c>)
    fe1a:	4b72      	ldr	r3, [pc, #456]	; (ffe4 <main+0x3f0>)
    fe1c:	4798      	blx	r3
    fe1e:	e7fe      	b.n	fe1e <main+0x22a>
		while (1) { /* Loop forever. */
		}
	}

	/* Initialize socket interface. */
	socketInit();
    fe20:	4b8c      	ldr	r3, [pc, #560]	; (10054 <main+0x460>)
    fe22:	4798      	blx	r3
	registerSocketCallback(socket_event_handler, socket_resolve_handler);
    fe24:	498c      	ldr	r1, [pc, #560]	; (10058 <main+0x464>)
    fe26:	488d      	ldr	r0, [pc, #564]	; (1005c <main+0x468>)
    fe28:	4b8d      	ldr	r3, [pc, #564]	; (10060 <main+0x46c>)
    fe2a:	4798      	blx	r3

	/* Connect to router. */
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    fe2c:	23ff      	movs	r3, #255	; 0xff
    fe2e:	9300      	str	r3, [sp, #0]
    fe30:	4b8c      	ldr	r3, [pc, #560]	; (10064 <main+0x470>)
    fe32:	2202      	movs	r2, #2
    fe34:	2116      	movs	r1, #22
    fe36:	488c      	ldr	r0, [pc, #560]	; (10068 <main+0x474>)
    fe38:	4c8c      	ldr	r4, [pc, #560]	; (1006c <main+0x478>)
    fe3a:	47a0      	blx	r4
			MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);

	while (1) {
		/* Handle pending events from network controller. */
		m2m_wifi_handle_events(NULL);
    fe3c:	4f8c      	ldr	r7, [pc, #560]	; (10070 <main+0x47c>)
		/* Try to read user input from USART. */
		usart_read_job(&cdc_uart_module, &uart_ch_buffer);
    fe3e:	4e8d      	ldr	r6, [pc, #564]	; (10074 <main+0x480>)
    fe40:	4b50      	ldr	r3, [pc, #320]	; (ff84 <main+0x390>)
    fe42:	4698      	mov	r8, r3
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
			MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);

	while (1) {
		/* Handle pending events from network controller. */
		m2m_wifi_handle_events(NULL);
    fe44:	2000      	movs	r0, #0
    fe46:	47b8      	blx	r7
		/* Try to read user input from USART. */
		usart_read_job(&cdc_uart_module, &uart_ch_buffer);
    fe48:	0031      	movs	r1, r6
    fe4a:	4640      	mov	r0, r8
    fe4c:	4b8a      	ldr	r3, [pc, #552]	; (10078 <main+0x484>)
    fe4e:	4798      	blx	r3
		/* Checks the timer timeout. */
		sw_timer_task(&swt_module_inst);
    fe50:	485b      	ldr	r0, [pc, #364]	; (ffc0 <main+0x3cc>)
    fe52:	4b8a      	ldr	r3, [pc, #552]	; (1007c <main+0x488>)
    fe54:	4798      	blx	r3
static void check_usart_buffer(char *topic)
{
	int i;

	/* Publish the input string when newline was received or input string is bigger than buffer size limit. */
	if (uart_buffer_written >= MAIN_CHAT_BUFFER_SIZE) {
    fe56:	4b8a      	ldr	r3, [pc, #552]	; (10080 <main+0x48c>)
    fe58:	6819      	ldr	r1, [r3, #0]
    fe5a:	293f      	cmp	r1, #63	; 0x3f
    fe5c:	dc08      	bgt.n	fe70 <main+0x27c>
		mqtt_publish(&mqtt_inst, topic, uart_buffer, MAIN_CHAT_BUFFER_SIZE, 0, 0);
		uart_buffer_written = 0;
	} else {
		for (i = 0; i < uart_buffer_written; i++) {
    fe5e:	2900      	cmp	r1, #0
    fe60:	dd3d      	ble.n	fede <main+0x2ea>
			/* Find newline character ('\n' or '\r\n') and publish the previous string . */
			if (uart_buffer[i] == '\n') {
    fe62:	4b88      	ldr	r3, [pc, #544]	; (10084 <main+0x490>)
    fe64:	781b      	ldrb	r3, [r3, #0]
    fe66:	2b0a      	cmp	r3, #10
    fe68:	d018      	beq.n	fe9c <main+0x2a8>
    fe6a:	2300      	movs	r3, #0
    fe6c:	4885      	ldr	r0, [pc, #532]	; (10084 <main+0x490>)
    fe6e:	e033      	b.n	fed8 <main+0x2e4>
{
	int i;

	/* Publish the input string when newline was received or input string is bigger than buffer size limit. */
	if (uart_buffer_written >= MAIN_CHAT_BUFFER_SIZE) {
		mqtt_publish(&mqtt_inst, topic, uart_buffer, MAIN_CHAT_BUFFER_SIZE, 0, 0);
    fe70:	2400      	movs	r4, #0
    fe72:	9401      	str	r4, [sp, #4]
    fe74:	9400      	str	r4, [sp, #0]
    fe76:	2340      	movs	r3, #64	; 0x40
    fe78:	4a82      	ldr	r2, [pc, #520]	; (10084 <main+0x490>)
    fe7a:	a914      	add	r1, sp, #80	; 0x50
    fe7c:	4856      	ldr	r0, [pc, #344]	; (ffd8 <main+0x3e4>)
    fe7e:	4d82      	ldr	r5, [pc, #520]	; (10088 <main+0x494>)
    fe80:	47a8      	blx	r5
		uart_buffer_written = 0;
    fe82:	4b7f      	ldr	r3, [pc, #508]	; (10080 <main+0x48c>)
    fe84:	601c      	str	r4, [r3, #0]
    fe86:	e02a      	b.n	fede <main+0x2ea>
	} else {
		for (i = 0; i < uart_buffer_written; i++) {
			/* Find newline character ('\n' or '\r\n') and publish the previous string . */
			if (uart_buffer[i] == '\n') {
    fe88:	5c22      	ldrb	r2, [r4, r0]
    fe8a:	2a0a      	cmp	r2, #10
    fe8c:	d123      	bne.n	fed6 <main+0x2e2>
				mqtt_publish(&mqtt_inst, topic, uart_buffer, (i > 0 && uart_buffer[i - 1] == '\r') ? i - 1 : i, 0, 0);
    fe8e:	2c00      	cmp	r4, #0
    fe90:	dd05      	ble.n	fe9e <main+0x2aa>
    fe92:	4a7c      	ldr	r2, [pc, #496]	; (10084 <main+0x490>)
    fe94:	5cd2      	ldrb	r2, [r2, r3]
    fe96:	2a0d      	cmp	r2, #13
    fe98:	d101      	bne.n	fe9e <main+0x2aa>
    fe9a:	e001      	b.n	fea0 <main+0x2ac>
		mqtt_publish(&mqtt_inst, topic, uart_buffer, MAIN_CHAT_BUFFER_SIZE, 0, 0);
		uart_buffer_written = 0;
	} else {
		for (i = 0; i < uart_buffer_written; i++) {
			/* Find newline character ('\n' or '\r\n') and publish the previous string . */
			if (uart_buffer[i] == '\n') {
    fe9c:	2400      	movs	r4, #0
				mqtt_publish(&mqtt_inst, topic, uart_buffer, (i > 0 && uart_buffer[i - 1] == '\r') ? i - 1 : i, 0, 0);
    fe9e:	0023      	movs	r3, r4
    fea0:	2200      	movs	r2, #0
    fea2:	9201      	str	r2, [sp, #4]
    fea4:	9200      	str	r2, [sp, #0]
    fea6:	4a77      	ldr	r2, [pc, #476]	; (10084 <main+0x490>)
    fea8:	a914      	add	r1, sp, #80	; 0x50
    feaa:	484b      	ldr	r0, [pc, #300]	; (ffd8 <main+0x3e4>)
    feac:	4d76      	ldr	r5, [pc, #472]	; (10088 <main+0x494>)
    feae:	47a8      	blx	r5
				/* Move remain data to start of the buffer. */
				if (uart_buffer_written > i + 1) {
    feb0:	4b73      	ldr	r3, [pc, #460]	; (10080 <main+0x48c>)
    feb2:	681b      	ldr	r3, [r3, #0]
    feb4:	1c62      	adds	r2, r4, #1
    feb6:	429a      	cmp	r2, r3
    feb8:	da09      	bge.n	fece <main+0x2da>
					memmove(uart_buffer, uart_buffer + i + 1, uart_buffer_written - i - 1);
    feba:	1b1b      	subs	r3, r3, r4
    febc:	1e5d      	subs	r5, r3, #1
    febe:	4871      	ldr	r0, [pc, #452]	; (10084 <main+0x490>)
    fec0:	1881      	adds	r1, r0, r2
    fec2:	002a      	movs	r2, r5
    fec4:	4b71      	ldr	r3, [pc, #452]	; (1008c <main+0x498>)
    fec6:	4798      	blx	r3
					uart_buffer_written = uart_buffer_written - i - 1;
    fec8:	4b6d      	ldr	r3, [pc, #436]	; (10080 <main+0x48c>)
    feca:	601d      	str	r5, [r3, #0]
    fecc:	e007      	b.n	fede <main+0x2ea>
				} else {
					uart_buffer_written = 0;
    fece:	2200      	movs	r2, #0
    fed0:	4b6b      	ldr	r3, [pc, #428]	; (10080 <main+0x48c>)
    fed2:	601a      	str	r2, [r3, #0]
    fed4:	e003      	b.n	fede <main+0x2ea>
	/* Publish the input string when newline was received or input string is bigger than buffer size limit. */
	if (uart_buffer_written >= MAIN_CHAT_BUFFER_SIZE) {
		mqtt_publish(&mqtt_inst, topic, uart_buffer, MAIN_CHAT_BUFFER_SIZE, 0, 0);
		uart_buffer_written = 0;
	} else {
		for (i = 0; i < uart_buffer_written; i++) {
    fed6:	0023      	movs	r3, r4
    fed8:	1c5c      	adds	r4, r3, #1
    feda:	42a1      	cmp	r1, r4
    fedc:	d1d4      	bne.n	fe88 <main+0x294>
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    fede:	4b6c      	ldr	r3, [pc, #432]	; (10090 <main+0x49c>)
    fee0:	6a1b      	ldr	r3, [r3, #32]
		usart_read_job(&cdc_uart_module, &uart_ch_buffer);
		/* Checks the timer timeout. */
		sw_timer_task(&swt_module_inst);
		/* Checks the USART buffer. */
		check_usart_buffer(topic);
		if (port_pin_get_input_level(BUTTON_0_PIN) == false) {
    fee2:	021b      	lsls	r3, r3, #8
    fee4:	d411      	bmi.n	ff0a <main+0x316>
			sprintf(pub_text, "%d", 4);
    fee6:	4c6b      	ldr	r4, [pc, #428]	; (10094 <main+0x4a0>)
    fee8:	2204      	movs	r2, #4
    feea:	496b      	ldr	r1, [pc, #428]	; (10098 <main+0x4a4>)
    feec:	0020      	movs	r0, r4
    feee:	4b6b      	ldr	r3, [pc, #428]	; (1009c <main+0x4a8>)
    fef0:	4798      	blx	r3
			mqtt_publish(&mqtt_inst, SENSOR_TOPIC, pub_text, 1, 1, 1);
    fef2:	2301      	movs	r3, #1
    fef4:	9301      	str	r3, [sp, #4]
    fef6:	9300      	str	r3, [sp, #0]
    fef8:	0022      	movs	r2, r4
    fefa:	4969      	ldr	r1, [pc, #420]	; (100a0 <main+0x4ac>)
    fefc:	4836      	ldr	r0, [pc, #216]	; (ffd8 <main+0x3e4>)
    fefe:	4c62      	ldr	r4, [pc, #392]	; (10088 <main+0x494>)
    ff00:	47a0      	blx	r4
			delay_ms(300);
    ff02:	2096      	movs	r0, #150	; 0x96
    ff04:	0040      	lsls	r0, r0, #1
    ff06:	4b67      	ldr	r3, [pc, #412]	; (100a4 <main+0x4b0>)
    ff08:	4798      	blx	r3
			//write_firmware = true;
		}
		
		if (write_firmware) {
    ff0a:	4b67      	ldr	r3, [pc, #412]	; (100a8 <main+0x4b4>)
    ff0c:	781b      	ldrb	r3, [r3, #0]
    ff0e:	2b00      	cmp	r3, #0
    ff10:	d098      	beq.n	fe44 <main+0x250>
			printf("Write_firmware was true\r\n");
    ff12:	4866      	ldr	r0, [pc, #408]	; (100ac <main+0x4b8>)
    ff14:	4b66      	ldr	r3, [pc, #408]	; (100b0 <main+0x4bc>)
    ff16:	4798      	blx	r3
			socketDeinit();
    ff18:	4b66      	ldr	r3, [pc, #408]	; (100b4 <main+0x4c0>)
    ff1a:	4798      	blx	r3
			mqtt_deinit(&mqtt_inst);
    ff1c:	482e      	ldr	r0, [pc, #184]	; (ffd8 <main+0x3e4>)
    ff1e:	4b66      	ldr	r3, [pc, #408]	; (100b8 <main+0x4c4>)
    ff20:	4798      	blx	r3
			ret = m2m_wifi_deinit(&param);
    ff22:	a826      	add	r0, sp, #152	; 0x98
    ff24:	4b65      	ldr	r3, [pc, #404]	; (100bc <main+0x4c8>)
    ff26:	4798      	blx	r3
    ff28:	1e01      	subs	r1, r0, #0
			if (M2M_SUCCESS != ret) {
    ff2a:	d003      	beq.n	ff34 <main+0x340>
				printf("main: m2m_wifi_deinit call error!(%d)\r\n", ret);
    ff2c:	4864      	ldr	r0, [pc, #400]	; (100c0 <main+0x4cc>)
    ff2e:	4b2d      	ldr	r3, [pc, #180]	; (ffe4 <main+0x3f0>)
    ff30:	4798      	blx	r3
    ff32:	e7fe      	b.n	ff32 <main+0x33e>
static void configure_http_client(void)
{
	struct http_client_config httpc_conf;
	int ret;

	http_client_get_config_defaults(&httpc_conf);
    ff34:	a804      	add	r0, sp, #16
    ff36:	4b63      	ldr	r3, [pc, #396]	; (100c4 <main+0x4d0>)
    ff38:	4798      	blx	r3

	httpc_conf.recv_buffer_size = MAIN_BUFFER_MAX_SIZE;
    ff3a:	2380      	movs	r3, #128	; 0x80
    ff3c:	00db      	lsls	r3, r3, #3
    ff3e:	9308      	str	r3, [sp, #32]
	httpc_conf.timer_inst = &swt_module_inst;
    ff40:	4b1f      	ldr	r3, [pc, #124]	; (ffc0 <main+0x3cc>)
    ff42:	9305      	str	r3, [sp, #20]

	ret = http_client_init(&http_client_module_inst, &httpc_conf);
    ff44:	a904      	add	r1, sp, #16
    ff46:	4860      	ldr	r0, [pc, #384]	; (100c8 <main+0x4d4>)
    ff48:	4b60      	ldr	r3, [pc, #384]	; (100cc <main+0x4d8>)
    ff4a:	4798      	blx	r3
    ff4c:	1e01      	subs	r1, r0, #0
	if (ret < 0) {
    ff4e:	da03      	bge.n	ff58 <main+0x364>
		printf("configure_http_client: HTTP client initialization failed! (res %d)\r\n", ret);
    ff50:	485f      	ldr	r0, [pc, #380]	; (100d0 <main+0x4dc>)
    ff52:	4b24      	ldr	r3, [pc, #144]	; (ffe4 <main+0x3f0>)
    ff54:	4798      	blx	r3
    ff56:	e7fe      	b.n	ff56 <main+0x362>
		while (1) {
		} // Loop forever
	}

	http_client_register_callback(&http_client_module_inst, http_client_callback);
    ff58:	495e      	ldr	r1, [pc, #376]	; (100d4 <main+0x4e0>)
    ff5a:	485b      	ldr	r0, [pc, #364]	; (100c8 <main+0x4d4>)
    ff5c:	4b5e      	ldr	r3, [pc, #376]	; (100d8 <main+0x4e4>)
    ff5e:	4798      	blx	r3
			/* ~~~~~~~~~~~~~~~~Begin HTTP client init~~~~~~~~~~~~~~~~~~*/
			configure_http_client();
			
			//memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
			
			param.pfAppWifiCb = wifi_cb;
    ff60:	4b5e      	ldr	r3, [pc, #376]	; (100dc <main+0x4e8>)
    ff62:	9326      	str	r3, [sp, #152]	; 0x98
			
			ret = m2m_wifi_init(&param);
    ff64:	a826      	add	r0, sp, #152	; 0x98
    ff66:	4b39      	ldr	r3, [pc, #228]	; (1004c <main+0x458>)
    ff68:	4798      	blx	r3
    ff6a:	1e01      	subs	r1, r0, #0
			if (M2M_SUCCESS != ret) {
    ff6c:	d100      	bne.n	ff70 <main+0x37c>
    ff6e:	e0b9      	b.n	100e4 <main+0x4f0>
				printf("main: m2m_wifi_init call error! (res %d)\r\n", ret);
    ff70:	485b      	ldr	r0, [pc, #364]	; (100e0 <main+0x4ec>)
    ff72:	4b1c      	ldr	r3, [pc, #112]	; (ffe4 <main+0x3f0>)
    ff74:	4798      	blx	r3
    ff76:	e7fe      	b.n	ff76 <main+0x382>
    ff78:	0000da59 	.word	0x0000da59
    ff7c:	002a0003 	.word	0x002a0003
    ff80:	002b0003 	.word	0x002b0003
    ff84:	200002ac 	.word	0x200002ac
    ff88:	200004a0 	.word	0x200004a0
    ff8c:	0000f6b1 	.word	0x0000f6b1
    ff90:	2000049c 	.word	0x2000049c
    ff94:	0000f685 	.word	0x0000f685
    ff98:	20000498 	.word	0x20000498
    ff9c:	42001800 	.word	0x42001800
    ffa0:	0000cce5 	.word	0x0000cce5
    ffa4:	2000007c 	.word	0x2000007c
    ffa8:	00011839 	.word	0x00011839
    ffac:	0000f4d5 	.word	0x0000f4d5
    ffb0:	0000d111 	.word	0x0000d111
    ffb4:	0000c675 	.word	0x0000c675
    ffb8:	e000e100 	.word	0xe000e100
    ffbc:	0000f32d 	.word	0x0000f32d
    ffc0:	20000cb0 	.word	0x20000cb0
    ffc4:	0000f339 	.word	0x0000f339
    ffc8:	0000f3e5 	.word	0x0000f3e5
    ffcc:	000103e1 	.word	0x000103e1
    ffd0:	20000170 	.word	0x20000170
    ffd4:	000049ad 	.word	0x000049ad
    ffd8:	200001f0 	.word	0x200001f0
    ffdc:	00010405 	.word	0x00010405
    ffe0:	000145c4 	.word	0x000145c4
    ffe4:	000116e1 	.word	0x000116e1
    ffe8:	0000f6c9 	.word	0x0000f6c9
    ffec:	000104d5 	.word	0x000104d5
    fff0:	000145f8 	.word	0x000145f8
    fff4:	00008b35 	.word	0x00008b35
    fff8:	20000122 	.word	0x20000122
    fffc:	41004000 	.word	0x41004000
   10000:	0000bff1 	.word	0x0000bff1
   10004:	00011599 	.word	0x00011599
   10008:	0001d4c0 	.word	0x0001d4c0
   1000c:	00100002 	.word	0x00100002
   10010:	00120002 	.word	0x00120002
   10014:	00130002 	.word	0x00130002
   10018:	20000df0 	.word	0x20000df0
   1001c:	42000c00 	.word	0x42000c00
   10020:	0000c701 	.word	0x0000c701
   10024:	20000ca8 	.word	0x20000ca8
   10028:	0000c289 	.word	0x0000c289
   1002c:	41004400 	.word	0x41004400
   10030:	2000000c 	.word	0x2000000c
   10034:	0001462c 	.word	0x0001462c
   10038:	20000014 	.word	0x20000014
   1003c:	00014638 	.word	0x00014638
   10040:	000142f4 	.word	0x000142f4
   10044:	00014648 	.word	0x00014648
   10048:	0000f5ed 	.word	0x0000f5ed
   1004c:	00009a85 	.word	0x00009a85
   10050:	00014658 	.word	0x00014658
   10054:	0000b699 	.word	0x0000b699
   10058:	0000f5d5 	.word	0x0000f5d5
   1005c:	0000f5e1 	.word	0x0000f5e1
   10060:	0000b719 	.word	0x0000b719
   10064:	00014268 	.word	0x00014268
   10068:	00014274 	.word	0x00014274
   1006c:	00009e61 	.word	0x00009e61
   10070:	00009bd1 	.word	0x00009bd1
   10074:	20000120 	.word	0x20000120
   10078:	0000d129 	.word	0x0000d129
   1007c:	0000f47d 	.word	0x0000f47d
   10080:	20000128 	.word	0x20000128
   10084:	20000130 	.word	0x20000130
   10088:	000108fd 	.word	0x000108fd
   1008c:	0001156f 	.word	0x0001156f
   10090:	41004480 	.word	0x41004480
   10094:	2000026c 	.word	0x2000026c
   10098:	00014680 	.word	0x00014680
   1009c:	000119ad 	.word	0x000119ad
   100a0:	0001430c 	.word	0x0001430c
   100a4:	00008aad 	.word	0x00008aad
   100a8:	20000268 	.word	0x20000268
   100ac:	00014684 	.word	0x00014684
   100b0:	00011801 	.word	0x00011801
   100b4:	0000b6dd 	.word	0x0000b6dd
   100b8:	00010491 	.word	0x00010491
   100bc:	00009bb5 	.word	0x00009bb5
   100c0:	000146a0 	.word	0x000146a0
   100c4:	0000e30d 	.word	0x0000e30d
   100c8:	20000d08 	.word	0x20000d08
   100cc:	0000e335 	.word	0x0000e335
   100d0:	000146c8 	.word	0x000146c8
   100d4:	0000f969 	.word	0x0000f969
   100d8:	0000e3e9 	.word	0x0000e3e9
   100dc:	0000f845 	.word	0x0000f845
   100e0:	00014710 	.word	0x00014710
				while (1) {
				}
			}
			
			socketInit();
   100e4:	4b6c      	ldr	r3, [pc, #432]	; (10298 <main+0x6a4>)
   100e6:	4798      	blx	r3
			registerSocketCallback(socket_cb, resolve_cb);
   100e8:	496c      	ldr	r1, [pc, #432]	; (1029c <main+0x6a8>)
   100ea:	486d      	ldr	r0, [pc, #436]	; (102a0 <main+0x6ac>)
   100ec:	4b6d      	ldr	r3, [pc, #436]	; (102a4 <main+0x6b0>)
   100ee:	4798      	blx	r3
			printf("Survived http client setup\r\n");
   100f0:	486d      	ldr	r0, [pc, #436]	; (102a8 <main+0x6b4>)
   100f2:	4b6e      	ldr	r3, [pc, #440]	; (102ac <main+0x6b8>)
   100f4:	4798      	blx	r3
}

static Firmware_Status_t getFWStat()
{
	status_code_genare_t error_code;
	uint8_t read_buffer[NVMCTRL_PAGE_SIZE]={0};
   100f6:	2240      	movs	r2, #64	; 0x40
   100f8:	2100      	movs	r1, #0
   100fa:	a804      	add	r0, sp, #16
   100fc:	4b6c      	ldr	r3, [pc, #432]	; (102b0 <main+0x6bc>)
   100fe:	4798      	blx	r3
	do
	{
		error_code = nvm_read_buffer(FW_STAT_ADDRESS, read_buffer, NVMCTRL_PAGE_SIZE);	// Write buffer to FW_STAT page
   10100:	25fe      	movs	r5, #254	; 0xfe
   10102:	01ed      	lsls	r5, r5, #7
   10104:	4c6b      	ldr	r4, [pc, #428]	; (102b4 <main+0x6c0>)
   10106:	2240      	movs	r2, #64	; 0x40
   10108:	a904      	add	r1, sp, #16
   1010a:	0028      	movs	r0, r5
   1010c:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
   1010e:	2805      	cmp	r0, #5
   10110:	d0f9      	beq.n	10106 <main+0x512>
	Firmware_Status_t thisFW;
	thisFW.signature[0]			= read_buffer[0];
	thisFW.signature[1]			= read_buffer[1];
	thisFW.signature[2]			= read_buffer[2];
	thisFW.signature[3]			= read_buffer[3];
	thisFW.executing_image		= read_buffer[4];
   10112:	ab04      	add	r3, sp, #16
   10114:	791b      	ldrb	r3, [r3, #4]
   10116:	4698      	mov	r8, r3
			Firmware_Status_t fw_status = getFWStat();
			if (fw_status.executing_image == 1) {
				fw_status.downloaded_image = 2;
			}
			else {
				fw_status.downloaded_image = 1;
   10118:	1e5d      	subs	r5, r3, #1
   1011a:	426a      	negs	r2, r5
   1011c:	416a      	adcs	r2, r5
   1011e:	1c55      	adds	r5, r2, #1
			}
			printf("Executing image: %d, DL to: %d\r\n", fw_status.executing_image, fw_status.downloaded_image);
   10120:	002a      	movs	r2, r5
   10122:	4641      	mov	r1, r8
   10124:	4864      	ldr	r0, [pc, #400]	; (102b8 <main+0x6c4>)
   10126:	4b65      	ldr	r3, [pc, #404]	; (102bc <main+0x6c8>)
   10128:	4699      	mov	r9, r3
   1012a:	4798      	blx	r3
			firstCRC=true;
   1012c:	2201      	movs	r2, #1
   1012e:	4b64      	ldr	r3, [pc, #400]	; (102c0 <main+0x6cc>)
   10130:	701a      	strb	r2, [r3, #0]
	http_client_register_callback(&http_client_module_inst, http_client_callback);
}

static void download_firmware(unsigned int slot)
{
	flash_addr = 0x40000 * slot; //Starting addr on flash where downloaded file is stored
   10132:	4e64      	ldr	r6, [pc, #400]	; (102c4 <main+0x6d0>)
   10134:	04ab      	lsls	r3, r5, #18
   10136:	6033      	str	r3, [r6, #0]
	at25dfx_chip_wake(&at25dfx_chip);
   10138:	4c63      	ldr	r4, [pc, #396]	; (102c8 <main+0x6d4>)
   1013a:	0020      	movs	r0, r4
   1013c:	4b63      	ldr	r3, [pc, #396]	; (102cc <main+0x6d8>)
   1013e:	4798      	blx	r3
	if (at25dfx_chip_check_presence(&at25dfx_chip) != STATUS_OK) {
   10140:	0020      	movs	r0, r4
   10142:	4b63      	ldr	r3, [pc, #396]	; (102d0 <main+0x6dc>)
   10144:	4798      	blx	r3
		// Handle missing or non-responsive device
	}
	
	at25dfx_chip_set_global_sector_protect(&at25dfx_chip, false);
   10146:	2100      	movs	r1, #0
   10148:	0020      	movs	r0, r4
   1014a:	4b62      	ldr	r3, [pc, #392]	; (102d4 <main+0x6e0>)
   1014c:	4798      	blx	r3
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr, AT25DFX_BLOCK_SIZE_64KB);	// erase block
   1014e:	2202      	movs	r2, #2
   10150:	6831      	ldr	r1, [r6, #0]
   10152:	0020      	movs	r0, r4
   10154:	4f60      	ldr	r7, [pc, #384]	; (102d8 <main+0x6e4>)
   10156:	47b8      	blx	r7
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr + 0x10000, AT25DFX_BLOCK_SIZE_64KB);
   10158:	6833      	ldr	r3, [r6, #0]
   1015a:	2280      	movs	r2, #128	; 0x80
   1015c:	0252      	lsls	r2, r2, #9
   1015e:	4694      	mov	ip, r2
   10160:	4463      	add	r3, ip
   10162:	0019      	movs	r1, r3
   10164:	2202      	movs	r2, #2
   10166:	0020      	movs	r0, r4
   10168:	47b8      	blx	r7
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr + 0x20000, AT25DFX_BLOCK_SIZE_64KB);
   1016a:	6833      	ldr	r3, [r6, #0]
   1016c:	2280      	movs	r2, #128	; 0x80
   1016e:	0292      	lsls	r2, r2, #10
   10170:	4694      	mov	ip, r2
   10172:	4463      	add	r3, ip
   10174:	0019      	movs	r1, r3
   10176:	2202      	movs	r2, #2
   10178:	0020      	movs	r0, r4
   1017a:	47b8      	blx	r7
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr + 0x30000, AT25DFX_BLOCK_SIZE_64KB);
   1017c:	6831      	ldr	r1, [r6, #0]
   1017e:	23c0      	movs	r3, #192	; 0xc0
   10180:	029b      	lsls	r3, r3, #10
   10182:	469c      	mov	ip, r3
   10184:	4461      	add	r1, ip
   10186:	2202      	movs	r2, #2
   10188:	0020      	movs	r0, r4
   1018a:	47b8      	blx	r7
	
	/* Connect to router and download stuff and store it in flash */
	printf("download_firmware: connecting to WiFi AP %s...\r\n", (char *)MAIN_WLAN_SSID);
   1018c:	4c53      	ldr	r4, [pc, #332]	; (102dc <main+0x6e8>)
   1018e:	0021      	movs	r1, r4
   10190:	4853      	ldr	r0, [pc, #332]	; (102e0 <main+0x6ec>)
   10192:	47c8      	blx	r9
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
   10194:	23ff      	movs	r3, #255	; 0xff
   10196:	9300      	str	r3, [sp, #0]
   10198:	4b52      	ldr	r3, [pc, #328]	; (102e4 <main+0x6f0>)
   1019a:	2202      	movs	r2, #2
   1019c:	2116      	movs	r1, #22
   1019e:	0020      	movs	r0, r4
   101a0:	4c51      	ldr	r4, [pc, #324]	; (102e8 <main+0x6f4>)
   101a2:	47a0      	blx	r4
	down_state |= mask;
}

static inline bool is_state_set(download_state mask)
{
	return ((down_state & mask) != 0);
   101a4:	4b51      	ldr	r3, [pc, #324]	; (102ec <main+0x6f8>)
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr + 0x30000, AT25DFX_BLOCK_SIZE_64KB);
	
	/* Connect to router and download stuff and store it in flash */
	printf("download_firmware: connecting to WiFi AP %s...\r\n", (char *)MAIN_WLAN_SSID);
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
   101a6:	781a      	ldrb	r2, [r3, #0]
   101a8:	2330      	movs	r3, #48	; 0x30
   101aa:	421a      	tst	r2, r3
   101ac:	d10b      	bne.n	101c6 <main+0x5d2>
		m2m_wifi_handle_events(NULL);
   101ae:	4f50      	ldr	r7, [pc, #320]	; (102f0 <main+0x6fc>)
		sw_timer_task(&swt_module_inst);
   101b0:	4e50      	ldr	r6, [pc, #320]	; (102f4 <main+0x700>)
   101b2:	4c51      	ldr	r4, [pc, #324]	; (102f8 <main+0x704>)
	
	/* Connect to router and download stuff and store it in flash */
	printf("download_firmware: connecting to WiFi AP %s...\r\n", (char *)MAIN_WLAN_SSID);
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
		m2m_wifi_handle_events(NULL);
   101b4:	2000      	movs	r0, #0
   101b6:	47b8      	blx	r7
		sw_timer_task(&swt_module_inst);
   101b8:	0030      	movs	r0, r6
   101ba:	47a0      	blx	r4
	down_state |= mask;
}

static inline bool is_state_set(download_state mask)
{
	return ((down_state & mask) != 0);
   101bc:	4b4b      	ldr	r3, [pc, #300]	; (102ec <main+0x6f8>)
	at25dfx_chip_erase_block(&at25dfx_chip, flash_addr + 0x30000, AT25DFX_BLOCK_SIZE_64KB);
	
	/* Connect to router and download stuff and store it in flash */
	printf("download_firmware: connecting to WiFi AP %s...\r\n", (char *)MAIN_WLAN_SSID);
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
   101be:	781b      	ldrb	r3, [r3, #0]
   101c0:	2230      	movs	r2, #48	; 0x30
   101c2:	421a      	tst	r2, r3
   101c4:	d0f6      	beq.n	101b4 <main+0x5c0>
		m2m_wifi_handle_events(NULL);
		sw_timer_task(&swt_module_inst);
	}
	printf("download_firmware: done.\r\n");
   101c6:	484d      	ldr	r0, [pc, #308]	; (102fc <main+0x708>)
   101c8:	4b38      	ldr	r3, [pc, #224]	; (102ac <main+0x6b8>)
   101ca:	4798      	blx	r3
	printf("Calculated CRC: %x\r\n", (uint32_t)crcChecker);
   101cc:	4b4c      	ldr	r3, [pc, #304]	; (10300 <main+0x70c>)
   101ce:	6819      	ldr	r1, [r3, #0]
   101d0:	484c      	ldr	r0, [pc, #304]	; (10304 <main+0x710>)
   101d2:	4b3a      	ldr	r3, [pc, #232]	; (102bc <main+0x6c8>)
   101d4:	4798      	blx	r3
	down_state = NOT_READY;
}

static void clear_state(download_state mask)
{
	down_state &= ~mask;
   101d6:	4c45      	ldr	r4, [pc, #276]	; (102ec <main+0x6f8>)
   101d8:	7823      	ldrb	r3, [r4, #0]
   101da:	223c      	movs	r2, #60	; 0x3c
   101dc:	4393      	bics	r3, r2
   101de:	7023      	strb	r3, [r4, #0]
	}
	printf("download_firmware: done.\r\n");
	printf("Calculated CRC: %x\r\n", (uint32_t)crcChecker);
	
	clear_state(COMPLETED|DOWNLOADING|GET_REQUESTED|CANCELED);
	download_CRC = true;
   101e0:	3a3b      	subs	r2, #59	; 0x3b
   101e2:	4b49      	ldr	r3, [pc, #292]	; (10308 <main+0x714>)
   101e4:	701a      	strb	r2, [r3, #0]
	start_download();
   101e6:	4b49      	ldr	r3, [pc, #292]	; (1030c <main+0x718>)
   101e8:	4798      	blx	r3
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
   101ea:	7822      	ldrb	r2, [r4, #0]
   101ec:	2330      	movs	r3, #48	; 0x30
   101ee:	421a      	tst	r2, r3
   101f0:	d10b      	bne.n	1020a <main+0x616>
		m2m_wifi_handle_events(NULL);
   101f2:	4f3f      	ldr	r7, [pc, #252]	; (102f0 <main+0x6fc>)
		sw_timer_task(&swt_module_inst);
   101f4:	4e3f      	ldr	r6, [pc, #252]	; (102f4 <main+0x700>)
   101f6:	4c40      	ldr	r4, [pc, #256]	; (102f8 <main+0x704>)
	
	clear_state(COMPLETED|DOWNLOADING|GET_REQUESTED|CANCELED);
	download_CRC = true;
	start_download();
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
		m2m_wifi_handle_events(NULL);
   101f8:	2000      	movs	r0, #0
   101fa:	47b8      	blx	r7
		sw_timer_task(&swt_module_inst);
   101fc:	0030      	movs	r0, r6
   101fe:	47a0      	blx	r4
	down_state |= mask;
}

static inline bool is_state_set(download_state mask)
{
	return ((down_state & mask) != 0);
   10200:	4b3a      	ldr	r3, [pc, #232]	; (102ec <main+0x6f8>)
	printf("Calculated CRC: %x\r\n", (uint32_t)crcChecker);
	
	clear_state(COMPLETED|DOWNLOADING|GET_REQUESTED|CANCELED);
	download_CRC = true;
	start_download();
	while (!(is_state_set(COMPLETED) || is_state_set(CANCELED))) {
   10202:	781b      	ldrb	r3, [r3, #0]
   10204:	2230      	movs	r2, #48	; 0x30
   10206:	421a      	tst	r2, r3
   10208:	d0f6      	beq.n	101f8 <main+0x604>
		m2m_wifi_handle_events(NULL);
		sw_timer_task(&swt_module_inst);
	}
	
	download_CRC = false;
   1020a:	2200      	movs	r2, #0
   1020c:	4b3e      	ldr	r3, [pc, #248]	; (10308 <main+0x714>)
   1020e:	701a      	strb	r2, [r3, #0]
				fw_status.downloaded_image = 1;
			}
			printf("Executing image: %d, DL to: %d\r\n", fw_status.executing_image, fw_status.downloaded_image);
			firstCRC=true;
			download_firmware(fw_status.downloaded_image);
			printf("\n\rMain: Done downloading firmware and CRC\n\r");
   10210:	483f      	ldr	r0, [pc, #252]	; (10310 <main+0x71c>)
   10212:	4b2a      	ldr	r3, [pc, #168]	; (102bc <main+0x6c8>)
   10214:	4798      	blx	r3
			if (dlCRC == crcChecker){
   10216:	4b3f      	ldr	r3, [pc, #252]	; (10314 <main+0x720>)
   10218:	681a      	ldr	r2, [r3, #0]
   1021a:	4b39      	ldr	r3, [pc, #228]	; (10300 <main+0x70c>)
   1021c:	681b      	ldr	r3, [r3, #0]
   1021e:	429a      	cmp	r2, r3
   10220:	d12f      	bne.n	10282 <main+0x68e>
				printf("\n\rMain: CRC MATCHED! starting firmware upgrade. \n\r");
   10222:	483d      	ldr	r0, [pc, #244]	; (10318 <main+0x724>)
   10224:	4b25      	ldr	r3, [pc, #148]	; (102bc <main+0x6c8>)
   10226:	4798      	blx	r3
				*(uint32_t*)fw_status.signature = (uint32_t)crcChecker; //replace with checksum of downloaded image
   10228:	4b35      	ldr	r3, [pc, #212]	; (10300 <main+0x70c>)
   1022a:	681b      	ldr	r3, [r3, #0]
   1022c:	0a1a      	lsrs	r2, r3, #8
   1022e:	0c1f      	lsrs	r7, r3, #16
   10230:	b2d9      	uxtb	r1, r3
   10232:	468a      	mov	sl, r1
   10234:	b2d2      	uxtb	r2, r2
   10236:	4691      	mov	r9, r2
   10238:	b2ff      	uxtb	r7, r7
   1023a:	0e1e      	lsrs	r6, r3, #24
	//return *(Firmware_Status_t*)FW_STAT_ADDRESS;	// return the firmware status
}

static void writeFWStat(Firmware_Status_t thisFW)
{
	uint8_t page_buffer[NVMCTRL_PAGE_SIZE]={0};
   1023c:	ac04      	add	r4, sp, #16
   1023e:	2240      	movs	r2, #64	; 0x40
   10240:	2100      	movs	r1, #0
   10242:	0020      	movs	r0, r4
   10244:	4b1a      	ldr	r3, [pc, #104]	; (102b0 <main+0x6bc>)
   10246:	4798      	blx	r3
	page_buffer[0] = thisFW.signature[0];
   10248:	4653      	mov	r3, sl
   1024a:	7023      	strb	r3, [r4, #0]
	page_buffer[1] = thisFW.signature[1];
   1024c:	464b      	mov	r3, r9
   1024e:	7063      	strb	r3, [r4, #1]
	page_buffer[2] = thisFW.signature[2];
   10250:	70a7      	strb	r7, [r4, #2]
	page_buffer[3] = thisFW.signature[3];
   10252:	70e6      	strb	r6, [r4, #3]
	page_buffer[4] = thisFW.executing_image;
   10254:	4643      	mov	r3, r8
   10256:	7123      	strb	r3, [r4, #4]
	page_buffer[5] = thisFW.downloaded_image;
   10258:	7165      	strb	r5, [r4, #5]
	page_buffer[6] = thisFW.writenew_image;
   1025a:	2301      	movs	r3, #1
   1025c:	71a3      	strb	r3, [r4, #6]
	page_buffer[7] = 0;
	
	status_code_genare_t error_code;
	do
	{
		error_code = nvm_erase_row(FW_STAT_ADDRESS);			// Erase FW stat row
   1025e:	25fe      	movs	r5, #254	; 0xfe
   10260:	01ed      	lsls	r5, r5, #7
   10262:	4c2e      	ldr	r4, [pc, #184]	; (1031c <main+0x728>)
   10264:	0028      	movs	r0, r5
   10266:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
   10268:	2805      	cmp	r0, #5
   1026a:	d0fb      	beq.n	10264 <main+0x670>
	
	do
	{
		error_code = nvm_write_buffer(FW_STAT_ADDRESS, page_buffer, NVMCTRL_PAGE_SIZE);	// Write buffer to FW_STAT page
   1026c:	25fe      	movs	r5, #254	; 0xfe
   1026e:	01ed      	lsls	r5, r5, #7
   10270:	2440      	movs	r4, #64	; 0x40
   10272:	0022      	movs	r2, r4
   10274:	a904      	add	r1, sp, #16
   10276:	0028      	movs	r0, r5
   10278:	4b29      	ldr	r3, [pc, #164]	; (10320 <main+0x72c>)
   1027a:	4798      	blx	r3
	} while (error_code == STATUS_BUSY);
   1027c:	2805      	cmp	r0, #5
   1027e:	d0f8      	beq.n	10272 <main+0x67e>
   10280:	e002      	b.n	10288 <main+0x694>
				*(uint32_t*)fw_status.signature = (uint32_t)crcChecker; //replace with checksum of downloaded image
				fw_status.writenew_image = 1;  // write image flag
				writeFWStat(fw_status);
			} 
			else {
				printf("\n\r Main: CRC Check Fail!\n\r");
   10282:	4828      	ldr	r0, [pc, #160]	; (10324 <main+0x730>)
   10284:	4b0d      	ldr	r3, [pc, #52]	; (102bc <main+0x6c8>)
   10286:	4798      	blx	r3
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
   10288:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
   1028c:	4a26      	ldr	r2, [pc, #152]	; (10328 <main+0x734>)
   1028e:	4b27      	ldr	r3, [pc, #156]	; (1032c <main+0x738>)
   10290:	60da      	str	r2, [r3, #12]
   10292:	f3bf 8f4f 	dsb	sy
   10296:	e7fe      	b.n	10296 <main+0x6a2>
   10298:	0000b699 	.word	0x0000b699
   1029c:	0000f4f9 	.word	0x0000f4f9
   102a0:	0000f535 	.word	0x0000f535
   102a4:	0000b719 	.word	0x0000b719
   102a8:	0001473c 	.word	0x0001473c
   102ac:	00011801 	.word	0x00011801
   102b0:	00011599 	.word	0x00011599
   102b4:	0000c1c1 	.word	0x0000c1c1
   102b8:	00014758 	.word	0x00014758
   102bc:	000116e1 	.word	0x000116e1
   102c0:	20000011 	.word	0x20000011
   102c4:	200004a4 	.word	0x200004a4
   102c8:	20000ca8 	.word	0x20000ca8
   102cc:	000089e1 	.word	0x000089e1
   102d0:	00008115 	.word	0x00008115
   102d4:	00008865 	.word	0x00008865
   102d8:	0000864d 	.word	0x0000864d
   102dc:	00014274 	.word	0x00014274
   102e0:	0001477c 	.word	0x0001477c
   102e4:	00014268 	.word	0x00014268
   102e8:	00009e61 	.word	0x00009e61
   102ec:	20000122 	.word	0x20000122
   102f0:	00009bd1 	.word	0x00009bd1
   102f4:	20000cb0 	.word	0x20000cb0
   102f8:	0000f47d 	.word	0x0000f47d
   102fc:	000147b0 	.word	0x000147b0
   10300:	20000e2c 	.word	0x20000e2c
   10304:	000147cc 	.word	0x000147cc
   10308:	2000012c 	.word	0x2000012c
   1030c:	0000f541 	.word	0x0000f541
   10310:	000147e4 	.word	0x000147e4
   10314:	20000e30 	.word	0x20000e30
   10318:	00014810 	.word	0x00014810
   1031c:	0000c22d 	.word	0x0000c22d
   10320:	0000c11d 	.word	0x0000c11d
   10324:	00014844 	.word	0x00014844
   10328:	05fa0004 	.word	0x05fa0004
   1032c:	e000ed00 	.word	0xe000ed00

00010330 <_hwerr_to_stderr>:
   10330:	1c03      	adds	r3, r0, #0
   10332:	300e      	adds	r0, #14
   10334:	b500      	push	{lr}
   10336:	280e      	cmp	r0, #14
   10338:	d819      	bhi.n	1036e <_hwerr_to_stderr+0x3e>
   1033a:	f000 ff23 	bl	11184 <__gnu_thumb1_case_uqi>
   1033e:	1416      	.short	0x1416
   10340:	1b181012 	.word	0x1b181012
   10344:	180c0e18 	.word	0x180c0e18
   10348:	1d0a0e0e 	.word	0x1d0a0e0e
   1034c:	08          	.byte	0x08
   1034d:	00          	.byte	0x00
   1034e:	2000      	movs	r0, #0
   10350:	e014      	b.n	1037c <_hwerr_to_stderr+0x4c>
   10352:	2070      	movs	r0, #112	; 0x70
   10354:	e011      	b.n	1037a <_hwerr_to_stderr+0x4a>
   10356:	2016      	movs	r0, #22
   10358:	e00f      	b.n	1037a <_hwerr_to_stderr+0x4a>
   1035a:	200c      	movs	r0, #12
   1035c:	e00d      	b.n	1037a <_hwerr_to_stderr+0x4a>
   1035e:	2079      	movs	r0, #121	; 0x79
   10360:	e00b      	b.n	1037a <_hwerr_to_stderr+0x4a>
   10362:	2068      	movs	r0, #104	; 0x68
   10364:	e009      	b.n	1037a <_hwerr_to_stderr+0x4a>
   10366:	200b      	movs	r0, #11
   10368:	e007      	b.n	1037a <_hwerr_to_stderr+0x4a>
   1036a:	2010      	movs	r0, #16
   1036c:	e005      	b.n	1037a <_hwerr_to_stderr+0x4a>
   1036e:	2000      	movs	r0, #0
   10370:	4283      	cmp	r3, r0
   10372:	da03      	bge.n	1037c <_hwerr_to_stderr+0x4c>
   10374:	2005      	movs	r0, #5
   10376:	e000      	b.n	1037a <_hwerr_to_stderr+0x4a>
   10378:	2002      	movs	r0, #2
   1037a:	4240      	negs	r0, r0
   1037c:	bd00      	pop	{pc}
	...

00010380 <_mqtt_send_wait>:
   10380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10382:	1c04      	adds	r4, r0, #0
   10384:	3443      	adds	r4, #67	; 0x43
   10386:	7823      	ldrb	r3, [r4, #0]
   10388:	1c05      	adds	r5, r0, #0
   1038a:	07d8      	lsls	r0, r3, #31
   1038c:	d51c      	bpl.n	103c8 <_mqtt_send_wait+0x48>
   1038e:	2604      	movs	r6, #4
   10390:	4333      	orrs	r3, r6
   10392:	7023      	strb	r3, [r4, #0]
   10394:	2002      	movs	r0, #2
   10396:	5628      	ldrsb	r0, [r5, r0]
   10398:	b292      	uxth	r2, r2
   1039a:	2300      	movs	r3, #0
   1039c:	4f0c      	ldr	r7, [pc, #48]	; (103d0 <_mqtt_send_wait+0x50>)
   1039e:	47b8      	blx	r7
   103a0:	2800      	cmp	r0, #0
   103a2:	da05      	bge.n	103b0 <_mqtt_send_wait+0x30>
   103a4:	7823      	ldrb	r3, [r4, #0]
   103a6:	43b3      	bics	r3, r6
   103a8:	7023      	strb	r3, [r4, #0]
   103aa:	4b0a      	ldr	r3, [pc, #40]	; (103d4 <_mqtt_send_wait+0x54>)
   103ac:	4798      	blx	r3
   103ae:	e00d      	b.n	103cc <_mqtt_send_wait+0x4c>
   103b0:	7822      	ldrb	r2, [r4, #0]
   103b2:	2314      	movs	r3, #20
   103b4:	4013      	ands	r3, r2
   103b6:	2000      	movs	r0, #0
   103b8:	2b04      	cmp	r3, #4
   103ba:	d107      	bne.n	103cc <_mqtt_send_wait+0x4c>
   103bc:	4b06      	ldr	r3, [pc, #24]	; (103d8 <_mqtt_send_wait+0x58>)
   103be:	4798      	blx	r3
   103c0:	6de8      	ldr	r0, [r5, #92]	; 0x5c
   103c2:	4b06      	ldr	r3, [pc, #24]	; (103dc <_mqtt_send_wait+0x5c>)
   103c4:	4798      	blx	r3
   103c6:	e7f3      	b.n	103b0 <_mqtt_send_wait+0x30>
   103c8:	2001      	movs	r0, #1
   103ca:	4240      	negs	r0, r0
   103cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   103ce:	46c0      	nop			; (mov r8, r8)
   103d0:	0000b941 	.word	0x0000b941
   103d4:	00010331 	.word	0x00010331
   103d8:	00009bd1 	.word	0x00009bd1
   103dc:	0000f47d 	.word	0x0000f47d

000103e0 <mqtt_get_config_defaults>:
   103e0:	4b07      	ldr	r3, [pc, #28]	; (10400 <mqtt_get_config_defaults+0x20>)
   103e2:	2240      	movs	r2, #64	; 0x40
   103e4:	8003      	strh	r3, [r0, #0]
   103e6:	2396      	movs	r3, #150	; 0x96
   103e8:	009b      	lsls	r3, r3, #2
   103ea:	8103      	strh	r3, [r0, #8]
   103ec:	6102      	str	r2, [r0, #16]
   103ee:	2300      	movs	r3, #0
   103f0:	2220      	movs	r2, #32
   103f2:	7083      	strb	r3, [r0, #2]
   103f4:	6043      	str	r3, [r0, #4]
   103f6:	60c3      	str	r3, [r0, #12]
   103f8:	6142      	str	r2, [r0, #20]
   103fa:	7603      	strb	r3, [r0, #24]
   103fc:	4770      	bx	lr
   103fe:	46c0      	nop			; (mov r8, r8)
   10400:	0000075b 	.word	0x0000075b

00010404 <mqtt_init>:
   10404:	b538      	push	{r3, r4, r5, lr}
   10406:	1c04      	adds	r4, r0, #0
   10408:	1c0d      	adds	r5, r1, #0
   1040a:	2800      	cmp	r0, #0
   1040c:	d030      	beq.n	10470 <mqtt_init+0x6c>
   1040e:	2900      	cmp	r1, #0
   10410:	d02e      	beq.n	10470 <mqtt_init+0x6c>
   10412:	690b      	ldr	r3, [r1, #16]
   10414:	2b00      	cmp	r3, #0
   10416:	d02b      	beq.n	10470 <mqtt_init+0x6c>
   10418:	684b      	ldr	r3, [r1, #4]
   1041a:	2b00      	cmp	r3, #0
   1041c:	d028      	beq.n	10470 <mqtt_init+0x6c>
   1041e:	2100      	movs	r1, #0
   10420:	2274      	movs	r2, #116	; 0x74
   10422:	4b16      	ldr	r3, [pc, #88]	; (1047c <mqtt_init+0x78>)
   10424:	4798      	blx	r3
   10426:	1c20      	adds	r0, r4, #0
   10428:	4b15      	ldr	r3, [pc, #84]	; (10480 <mqtt_init+0x7c>)
   1042a:	3058      	adds	r0, #88	; 0x58
   1042c:	1c29      	adds	r1, r5, #0
   1042e:	221c      	movs	r2, #28
   10430:	4798      	blx	r3
   10432:	6e63      	ldr	r3, [r4, #100]	; 0x64
   10434:	2b00      	cmp	r3, #0
   10436:	d10b      	bne.n	10450 <mqtt_init+0x4c>
   10438:	6928      	ldr	r0, [r5, #16]
   1043a:	4b12      	ldr	r3, [pc, #72]	; (10484 <mqtt_init+0x80>)
   1043c:	4798      	blx	r3
   1043e:	6660      	str	r0, [r4, #100]	; 0x64
   10440:	2800      	cmp	r0, #0
   10442:	d017      	beq.n	10474 <mqtt_init+0x70>
   10444:	1c23      	adds	r3, r4, #0
   10446:	3343      	adds	r3, #67	; 0x43
   10448:	781a      	ldrb	r2, [r3, #0]
   1044a:	2120      	movs	r1, #32
   1044c:	430a      	orrs	r2, r1
   1044e:	701a      	strb	r2, [r3, #0]
   10450:	892a      	ldrh	r2, [r5, #8]
   10452:	23fa      	movs	r3, #250	; 0xfa
   10454:	005b      	lsls	r3, r3, #1
   10456:	4353      	muls	r3, r2
   10458:	6868      	ldr	r0, [r5, #4]
   1045a:	490b      	ldr	r1, [pc, #44]	; (10488 <mqtt_init+0x84>)
   1045c:	1c22      	adds	r2, r4, #0
   1045e:	4d0b      	ldr	r5, [pc, #44]	; (1048c <mqtt_init+0x88>)
   10460:	47a8      	blx	r5
   10462:	1c03      	adds	r3, r0, #0
   10464:	6520      	str	r0, [r4, #80]	; 0x50
   10466:	2000      	movs	r0, #0
   10468:	4283      	cmp	r3, r0
   1046a:	da05      	bge.n	10478 <mqtt_init+0x74>
   1046c:	201c      	movs	r0, #28
   1046e:	e002      	b.n	10476 <mqtt_init+0x72>
   10470:	2016      	movs	r0, #22
   10472:	e000      	b.n	10476 <mqtt_init+0x72>
   10474:	200c      	movs	r0, #12
   10476:	4240      	negs	r0, r0
   10478:	bd38      	pop	{r3, r4, r5, pc}
   1047a:	46c0      	nop			; (mov r8, r8)
   1047c:	00011599 	.word	0x00011599
   10480:	0001155d 	.word	0x0001155d
   10484:	00011535 	.word	0x00011535
   10488:	00010c51 	.word	0x00010c51
   1048c:	0000f3f9 	.word	0x0000f3f9

00010490 <mqtt_deinit>:
   10490:	b510      	push	{r4, lr}
   10492:	1e04      	subs	r4, r0, #0
   10494:	d014      	beq.n	104c0 <mqtt_deinit+0x30>
   10496:	6e40      	ldr	r0, [r0, #100]	; 0x64
   10498:	2800      	cmp	r0, #0
   1049a:	d008      	beq.n	104ae <mqtt_deinit+0x1e>
   1049c:	1c23      	adds	r3, r4, #0
   1049e:	3343      	adds	r3, #67	; 0x43
   104a0:	781b      	ldrb	r3, [r3, #0]
   104a2:	069a      	lsls	r2, r3, #26
   104a4:	d503      	bpl.n	104ae <mqtt_deinit+0x1e>
   104a6:	4b09      	ldr	r3, [pc, #36]	; (104cc <mqtt_deinit+0x3c>)
   104a8:	4798      	blx	r3
   104aa:	2300      	movs	r3, #0
   104ac:	6663      	str	r3, [r4, #100]	; 0x64
   104ae:	6d21      	ldr	r1, [r4, #80]	; 0x50
   104b0:	2900      	cmp	r1, #0
   104b2:	db08      	blt.n	104c6 <mqtt_deinit+0x36>
   104b4:	6de0      	ldr	r0, [r4, #92]	; 0x5c
   104b6:	2800      	cmp	r0, #0
   104b8:	d006      	beq.n	104c8 <mqtt_deinit+0x38>
   104ba:	4b05      	ldr	r3, [pc, #20]	; (104d0 <mqtt_deinit+0x40>)
   104bc:	4798      	blx	r3
   104be:	e002      	b.n	104c6 <mqtt_deinit+0x36>
   104c0:	2016      	movs	r0, #22
   104c2:	4240      	negs	r0, r0
   104c4:	e000      	b.n	104c8 <mqtt_deinit+0x38>
   104c6:	2000      	movs	r0, #0
   104c8:	bd10      	pop	{r4, pc}
   104ca:	46c0      	nop			; (mov r8, r8)
   104cc:	00011549 	.word	0x00011549
   104d0:	0000f431 	.word	0x0000f431

000104d4 <mqtt_register_callback>:
   104d4:	2800      	cmp	r0, #0
   104d6:	d002      	beq.n	104de <mqtt_register_callback+0xa>
   104d8:	6541      	str	r1, [r0, #84]	; 0x54
   104da:	2000      	movs	r0, #0
   104dc:	e001      	b.n	104e2 <mqtt_register_callback+0xe>
   104de:	2016      	movs	r0, #22
   104e0:	4240      	negs	r0, r0
   104e2:	4770      	bx	lr

000104e4 <mqtt_socket_resolve_handler>:
   104e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   104e6:	1c06      	adds	r6, r0, #0
   104e8:	b085      	sub	sp, #20
   104ea:	1c0f      	adds	r7, r1, #0
   104ec:	2400      	movs	r4, #0
   104ee:	4b0f      	ldr	r3, [pc, #60]	; (1052c <mqtt_socket_resolve_handler+0x48>)
   104f0:	58e5      	ldr	r5, [r4, r3]
   104f2:	2d00      	cmp	r5, #0
   104f4:	d015      	beq.n	10522 <mqtt_socket_resolve_handler+0x3e>
   104f6:	1ce9      	adds	r1, r5, #3
   104f8:	1c30      	adds	r0, r6, #0
   104fa:	4b0d      	ldr	r3, [pc, #52]	; (10530 <mqtt_socket_resolve_handler+0x4c>)
   104fc:	4798      	blx	r3
   104fe:	2800      	cmp	r0, #0
   10500:	d10f      	bne.n	10522 <mqtt_socket_resolve_handler+0x3e>
   10502:	466a      	mov	r2, sp
   10504:	2302      	movs	r3, #2
   10506:	8013      	strh	r3, [r2, #0]
   10508:	1c2b      	adds	r3, r5, #0
   1050a:	3358      	adds	r3, #88	; 0x58
   1050c:	881b      	ldrh	r3, [r3, #0]
   1050e:	9701      	str	r7, [sp, #4]
   10510:	ba5b      	rev16	r3, r3
   10512:	8053      	strh	r3, [r2, #2]
   10514:	2002      	movs	r0, #2
   10516:	5628      	ldrsb	r0, [r5, r0]
   10518:	4669      	mov	r1, sp
   1051a:	2210      	movs	r2, #16
   1051c:	4b05      	ldr	r3, [pc, #20]	; (10534 <mqtt_socket_resolve_handler+0x50>)
   1051e:	4798      	blx	r3
   10520:	e002      	b.n	10528 <mqtt_socket_resolve_handler+0x44>
   10522:	3404      	adds	r4, #4
   10524:	2c1c      	cmp	r4, #28
   10526:	d1e2      	bne.n	104ee <mqtt_socket_resolve_handler+0xa>
   10528:	b005      	add	sp, #20
   1052a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1052c:	200002e0 	.word	0x200002e0
   10530:	000119f1 	.word	0x000119f1
   10534:	0000b8b1 	.word	0x0000b8b1

00010538 <mqtt_connect>:
   10538:	b5f0      	push	{r4, r5, r6, r7, lr}
   1053a:	1c04      	adds	r4, r0, #0
   1053c:	b089      	sub	sp, #36	; 0x24
   1053e:	1c0d      	adds	r5, r1, #0
   10540:	2800      	cmp	r0, #0
   10542:	d051      	beq.n	105e8 <mqtt_connect+0xb0>
   10544:	2900      	cmp	r1, #0
   10546:	d04f      	beq.n	105e8 <mqtt_connect+0xb0>
   10548:	1c08      	adds	r0, r1, #0
   1054a:	4b39      	ldr	r3, [pc, #228]	; (10630 <mqtt_connect+0xf8>)
   1054c:	4798      	blx	r3
   1054e:	2840      	cmp	r0, #64	; 0x40
   10550:	d84c      	bhi.n	105ec <mqtt_connect+0xb4>
   10552:	1c21      	adds	r1, r4, #0
   10554:	3143      	adds	r1, #67	; 0x43
   10556:	780b      	ldrb	r3, [r1, #0]
   10558:	9101      	str	r1, [sp, #4]
   1055a:	07db      	lsls	r3, r3, #31
   1055c:	0fd9      	lsrs	r1, r3, #31
   1055e:	466a      	mov	r2, sp
   10560:	b2ce      	uxtb	r6, r1
   10562:	1ce0      	adds	r0, r4, #3
   10564:	7211      	strb	r1, [r2, #8]
   10566:	2e00      	cmp	r6, #0
   10568:	d142      	bne.n	105f0 <mqtt_connect+0xb8>
   1056a:	2701      	movs	r7, #1
   1056c:	1c29      	adds	r1, r5, #0
   1056e:	4b31      	ldr	r3, [pc, #196]	; (10634 <mqtt_connect+0xfc>)
   10570:	8027      	strh	r7, [r4, #0]
   10572:	4798      	blx	r3
   10574:	9a01      	ldr	r2, [sp, #4]
   10576:	2002      	movs	r0, #2
   10578:	7813      	ldrb	r3, [r2, #0]
   1057a:	9901      	ldr	r1, [sp, #4]
   1057c:	43bb      	bics	r3, r7
   1057e:	4383      	bics	r3, r0
   10580:	22e3      	movs	r2, #227	; 0xe3
   10582:	4013      	ands	r3, r2
   10584:	466a      	mov	r2, sp
   10586:	700b      	strb	r3, [r1, #0]
   10588:	7a12      	ldrb	r2, [r2, #8]
   1058a:	1c23      	adds	r3, r4, #0
   1058c:	3348      	adds	r3, #72	; 0x48
   1058e:	6466      	str	r6, [r4, #68]	; 0x44
   10590:	701a      	strb	r2, [r3, #0]
   10592:	7c9a      	ldrb	r2, [r3, #18]
   10594:	805e      	strh	r6, [r3, #2]
   10596:	1e53      	subs	r3, r2, #1
   10598:	419a      	sbcs	r2, r3
   1059a:	b2d2      	uxtb	r2, r2
   1059c:	1c39      	adds	r1, r7, #0
   1059e:	4b26      	ldr	r3, [pc, #152]	; (10638 <mqtt_connect+0x100>)
   105a0:	4798      	blx	r3
   105a2:	70a0      	strb	r0, [r4, #2]
   105a4:	2800      	cmp	r0, #0
   105a6:	db25      	blt.n	105f4 <mqtt_connect+0xbc>
   105a8:	4b24      	ldr	r3, [pc, #144]	; (1063c <mqtt_connect+0x104>)
   105aa:	0080      	lsls	r0, r0, #2
   105ac:	50c4      	str	r4, [r0, r3]
   105ae:	1c2b      	adds	r3, r5, #0
   105b0:	781f      	ldrb	r7, [r3, #0]
   105b2:	2f00      	cmp	r7, #0
   105b4:	d026      	beq.n	10604 <mqtt_connect+0xcc>
   105b6:	2220      	movs	r2, #32
   105b8:	1c39      	adds	r1, r7, #0
   105ba:	4391      	bics	r1, r2
   105bc:	1c0a      	adds	r2, r1, #0
   105be:	3a41      	subs	r2, #65	; 0x41
   105c0:	b2d2      	uxtb	r2, r2
   105c2:	3301      	adds	r3, #1
   105c4:	2a05      	cmp	r2, #5
   105c6:	d90d      	bls.n	105e4 <mqtt_connect+0xac>
   105c8:	2f3a      	cmp	r7, #58	; 0x3a
   105ca:	d00b      	beq.n	105e4 <mqtt_connect+0xac>
   105cc:	2f2f      	cmp	r7, #47	; 0x2f
   105ce:	d009      	beq.n	105e4 <mqtt_connect+0xac>
   105d0:	2f2e      	cmp	r7, #46	; 0x2e
   105d2:	d102      	bne.n	105da <mqtt_connect+0xa2>
   105d4:	2e00      	cmp	r6, #0
   105d6:	d0eb      	beq.n	105b0 <mqtt_connect+0x78>
   105d8:	e00f      	b.n	105fa <mqtt_connect+0xc2>
   105da:	2230      	movs	r2, #48	; 0x30
   105dc:	4017      	ands	r7, r2
   105de:	4297      	cmp	r7, r2
   105e0:	d0e6      	beq.n	105b0 <mqtt_connect+0x78>
   105e2:	e00a      	b.n	105fa <mqtt_connect+0xc2>
   105e4:	2601      	movs	r6, #1
   105e6:	e7e3      	b.n	105b0 <mqtt_connect+0x78>
   105e8:	2016      	movs	r0, #22
   105ea:	e004      	b.n	105f6 <mqtt_connect+0xbe>
   105ec:	205b      	movs	r0, #91	; 0x5b
   105ee:	e002      	b.n	105f6 <mqtt_connect+0xbe>
   105f0:	2078      	movs	r0, #120	; 0x78
   105f2:	e000      	b.n	105f6 <mqtt_connect+0xbe>
   105f4:	201c      	movs	r0, #28
   105f6:	4240      	negs	r0, r0
   105f8:	e017      	b.n	1062a <mqtt_connect+0xf2>
   105fa:	1c28      	adds	r0, r5, #0
   105fc:	4b10      	ldr	r3, [pc, #64]	; (10640 <mqtt_connect+0x108>)
   105fe:	4798      	blx	r3
   10600:	2000      	movs	r0, #0
   10602:	e012      	b.n	1062a <mqtt_connect+0xf2>
   10604:	466a      	mov	r2, sp
   10606:	2302      	movs	r3, #2
   10608:	8213      	strh	r3, [r2, #16]
   1060a:	1c23      	adds	r3, r4, #0
   1060c:	3358      	adds	r3, #88	; 0x58
   1060e:	881b      	ldrh	r3, [r3, #0]
   10610:	1c28      	adds	r0, r5, #0
   10612:	ba5b      	rev16	r3, r3
   10614:	8253      	strh	r3, [r2, #18]
   10616:	4b0b      	ldr	r3, [pc, #44]	; (10644 <mqtt_connect+0x10c>)
   10618:	4798      	blx	r3
   1061a:	9005      	str	r0, [sp, #20]
   1061c:	2002      	movs	r0, #2
   1061e:	5620      	ldrsb	r0, [r4, r0]
   10620:	a904      	add	r1, sp, #16
   10622:	2210      	movs	r2, #16
   10624:	4b08      	ldr	r3, [pc, #32]	; (10648 <mqtt_connect+0x110>)
   10626:	4798      	blx	r3
   10628:	1c38      	adds	r0, r7, #0
   1062a:	b009      	add	sp, #36	; 0x24
   1062c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1062e:	46c0      	nop			; (mov r8, r8)
   10630:	00011a4f 	.word	0x00011a4f
   10634:	00011a05 	.word	0x00011a05
   10638:	0000b72d 	.word	0x0000b72d
   1063c:	200002e0 	.word	0x200002e0
   10640:	0000bb75 	.word	0x0000bb75
   10644:	0000bb09 	.word	0x0000bb09
   10648:	0000b8b1 	.word	0x0000b8b1

0001064c <mqtt_connect_broker>:
   1064c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1064e:	b095      	sub	sp, #84	; 0x54
   10650:	af02      	add	r7, sp, #8
   10652:	617b      	str	r3, [r7, #20]
   10654:	1c3b      	adds	r3, r7, #0
   10656:	3370      	adds	r3, #112	; 0x70
   10658:	781b      	ldrb	r3, [r3, #0]
   1065a:	1c05      	adds	r5, r0, #0
   1065c:	60fb      	str	r3, [r7, #12]
   1065e:	1c3b      	adds	r3, r7, #0
   10660:	3374      	adds	r3, #116	; 0x74
   10662:	781b      	ldrb	r3, [r3, #0]
   10664:	6139      	str	r1, [r7, #16]
   10666:	61fa      	str	r2, [r7, #28]
   10668:	60bb      	str	r3, [r7, #8]
   1066a:	2800      	cmp	r0, #0
   1066c:	d101      	bne.n	10672 <mqtt_connect_broker+0x26>
   1066e:	2016      	movs	r0, #22
   10670:	e129      	b.n	108c6 <mqtt_connect_broker+0x27a>
   10672:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
   10674:	4668      	mov	r0, sp
   10676:	3307      	adds	r3, #7
   10678:	08db      	lsrs	r3, r3, #3
   1067a:	00db      	lsls	r3, r3, #3
   1067c:	1ac0      	subs	r0, r0, r3
   1067e:	4685      	mov	sp, r0
   10680:	ac02      	add	r4, sp, #8
   10682:	607c      	str	r4, [r7, #4]
   10684:	6e3c      	ldr	r4, [r7, #96]	; 0x60
   10686:	2c00      	cmp	r4, #0
   10688:	d0f1      	beq.n	1066e <mqtt_connect_broker+0x22>
   1068a:	1c2b      	adds	r3, r5, #0
   1068c:	3343      	adds	r3, #67	; 0x43
   1068e:	781b      	ldrb	r3, [r3, #0]
   10690:	07d8      	lsls	r0, r3, #31
   10692:	d400      	bmi.n	10696 <mqtt_connect_broker+0x4a>
   10694:	e112      	b.n	108bc <mqtt_connect_broker+0x270>
   10696:	079a      	lsls	r2, r3, #30
   10698:	d500      	bpl.n	1069c <mqtt_connect_broker+0x50>
   1069a:	e111      	b.n	108c0 <mqtt_connect_broker+0x274>
   1069c:	071c      	lsls	r4, r3, #28
   1069e:	d40b      	bmi.n	106b8 <mqtt_connect_broker+0x6c>
   106a0:	4e8b      	ldr	r6, [pc, #556]	; (108d0 <mqtt_connect_broker+0x284>)
   106a2:	6e38      	ldr	r0, [r7, #96]	; 0x60
   106a4:	47b0      	blx	r6
   106a6:	1c03      	adds	r3, r0, #0
   106a8:	61b8      	str	r0, [r7, #24]
   106aa:	69f8      	ldr	r0, [r7, #28]
   106ac:	330e      	adds	r3, #14
   106ae:	1c34      	adds	r4, r6, #0
   106b0:	2800      	cmp	r0, #0
   106b2:	d113      	bne.n	106dc <mqtt_connect_broker+0x90>
   106b4:	1c1e      	adds	r6, r3, #0
   106b6:	e01d      	b.n	106f4 <mqtt_connect_broker+0xa8>
   106b8:	1c2b      	adds	r3, r5, #0
   106ba:	3370      	adds	r3, #112	; 0x70
   106bc:	781b      	ldrb	r3, [r3, #0]
   106be:	2b00      	cmp	r3, #0
   106c0:	d000      	beq.n	106c4 <mqtt_connect_broker+0x78>
   106c2:	e0ff      	b.n	108c4 <mqtt_connect_broker+0x278>
   106c4:	1c2b      	adds	r3, r5, #0
   106c6:	3343      	adds	r3, #67	; 0x43
   106c8:	781b      	ldrb	r3, [r3, #0]
   106ca:	071a      	lsls	r2, r3, #28
   106cc:	d5e8      	bpl.n	106a0 <mqtt_connect_broker+0x54>
   106ce:	4b81      	ldr	r3, [pc, #516]	; (108d4 <mqtt_connect_broker+0x288>)
   106d0:	2000      	movs	r0, #0
   106d2:	4798      	blx	r3
   106d4:	6de8      	ldr	r0, [r5, #92]	; 0x5c
   106d6:	4b80      	ldr	r3, [pc, #512]	; (108d8 <mqtt_connect_broker+0x28c>)
   106d8:	4798      	blx	r3
   106da:	e7f3      	b.n	106c4 <mqtt_connect_broker+0x78>
   106dc:	69f8      	ldr	r0, [r7, #28]
   106de:	47b0      	blx	r6
   106e0:	69be      	ldr	r6, [r7, #24]
   106e2:	697b      	ldr	r3, [r7, #20]
   106e4:	3610      	adds	r6, #16
   106e6:	1836      	adds	r6, r6, r0
   106e8:	2b00      	cmp	r3, #0
   106ea:	d003      	beq.n	106f4 <mqtt_connect_broker+0xa8>
   106ec:	1c18      	adds	r0, r3, #0
   106ee:	47a0      	blx	r4
   106f0:	3602      	adds	r6, #2
   106f2:	1836      	adds	r6, r6, r0
   106f4:	6e78      	ldr	r0, [r7, #100]	; 0x64
   106f6:	2800      	cmp	r0, #0
   106f8:	d007      	beq.n	1070a <mqtt_connect_broker+0xbe>
   106fa:	47a0      	blx	r4
   106fc:	3602      	adds	r6, #2
   106fe:	6efc      	ldr	r4, [r7, #108]	; 0x6c
   10700:	1830      	adds	r0, r6, r0
   10702:	1906      	adds	r6, r0, r4
   10704:	2c00      	cmp	r4, #0
   10706:	d100      	bne.n	1070a <mqtt_connect_broker+0xbe>
   10708:	1c06      	adds	r6, r0, #0
   1070a:	69fc      	ldr	r4, [r7, #28]
   1070c:	2c00      	cmp	r4, #0
   1070e:	d006      	beq.n	1071e <mqtt_connect_broker+0xd2>
   10710:	24c0      	movs	r4, #192	; 0xc0
   10712:	61bc      	str	r4, [r7, #24]
   10714:	697c      	ldr	r4, [r7, #20]
   10716:	2c00      	cmp	r4, #0
   10718:	d103      	bne.n	10722 <mqtt_connect_broker+0xd6>
   1071a:	2480      	movs	r4, #128	; 0x80
   1071c:	e000      	b.n	10720 <mqtt_connect_broker+0xd4>
   1071e:	69fc      	ldr	r4, [r7, #28]
   10720:	61bc      	str	r4, [r7, #24]
   10722:	6e7c      	ldr	r4, [r7, #100]	; 0x64
   10724:	2c00      	cmp	r4, #0
   10726:	d00f      	beq.n	10748 <mqtt_connect_broker+0xfc>
   10728:	68bc      	ldr	r4, [r7, #8]
   1072a:	2c00      	cmp	r4, #0
   1072c:	d003      	beq.n	10736 <mqtt_connect_broker+0xea>
   1072e:	69bc      	ldr	r4, [r7, #24]
   10730:	2320      	movs	r3, #32
   10732:	431c      	orrs	r4, r3
   10734:	61bc      	str	r4, [r7, #24]
   10736:	68fc      	ldr	r4, [r7, #12]
   10738:	2303      	movs	r3, #3
   1073a:	4023      	ands	r3, r4
   1073c:	00db      	lsls	r3, r3, #3
   1073e:	69bc      	ldr	r4, [r7, #24]
   10740:	2204      	movs	r2, #4
   10742:	4313      	orrs	r3, r2
   10744:	431c      	orrs	r4, r3
   10746:	61bc      	str	r4, [r7, #24]
   10748:	693c      	ldr	r4, [r7, #16]
   1074a:	2c00      	cmp	r4, #0
   1074c:	d003      	beq.n	10756 <mqtt_connect_broker+0x10a>
   1074e:	69bc      	ldr	r4, [r7, #24]
   10750:	2302      	movs	r3, #2
   10752:	431c      	orrs	r4, r3
   10754:	61bc      	str	r4, [r7, #24]
   10756:	1c2b      	adds	r3, r5, #0
   10758:	3343      	adds	r3, #67	; 0x43
   1075a:	781a      	ldrb	r2, [r3, #0]
   1075c:	2108      	movs	r1, #8
   1075e:	430a      	orrs	r2, r1
   10760:	701a      	strb	r2, [r3, #0]
   10762:	1c38      	adds	r0, r7, #0
   10764:	9500      	str	r5, [sp, #0]
   10766:	3020      	adds	r0, #32
   10768:	6879      	ldr	r1, [r7, #4]
   1076a:	4b5c      	ldr	r3, [pc, #368]	; (108dc <mqtt_connect_broker+0x290>)
   1076c:	6eea      	ldr	r2, [r5, #108]	; 0x6c
   1076e:	4c5c      	ldr	r4, [pc, #368]	; (108e0 <mqtt_connect_broker+0x294>)
   10770:	47a0      	blx	r4
   10772:	1c38      	adds	r0, r7, #0
   10774:	3020      	adds	r0, #32
   10776:	2110      	movs	r1, #16
   10778:	4b5a      	ldr	r3, [pc, #360]	; (108e4 <mqtt_connect_broker+0x298>)
   1077a:	4798      	blx	r3
   1077c:	2e80      	cmp	r6, #128	; 0x80
   1077e:	dd09      	ble.n	10794 <mqtt_connect_broker+0x148>
   10780:	2180      	movs	r1, #128	; 0x80
   10782:	4249      	negs	r1, r1
   10784:	4331      	orrs	r1, r6
   10786:	1c38      	adds	r0, r7, #0
   10788:	b249      	sxtb	r1, r1
   1078a:	3020      	adds	r0, #32
   1078c:	4c55      	ldr	r4, [pc, #340]	; (108e4 <mqtt_connect_broker+0x298>)
   1078e:	47a0      	blx	r4
   10790:	11f6      	asrs	r6, r6, #7
   10792:	e7f3      	b.n	1077c <mqtt_connect_broker+0x130>
   10794:	4b54      	ldr	r3, [pc, #336]	; (108e8 <mqtt_connect_broker+0x29c>)
   10796:	401e      	ands	r6, r3
   10798:	d504      	bpl.n	107a4 <mqtt_connect_broker+0x158>
   1079a:	2380      	movs	r3, #128	; 0x80
   1079c:	3e01      	subs	r6, #1
   1079e:	425b      	negs	r3, r3
   107a0:	431e      	orrs	r6, r3
   107a2:	3601      	adds	r6, #1
   107a4:	1c38      	adds	r0, r7, #0
   107a6:	b271      	sxtb	r1, r6
   107a8:	3020      	adds	r0, #32
   107aa:	4c4e      	ldr	r4, [pc, #312]	; (108e4 <mqtt_connect_broker+0x298>)
   107ac:	47a0      	blx	r4
   107ae:	1c38      	adds	r0, r7, #0
   107b0:	4c4e      	ldr	r4, [pc, #312]	; (108ec <mqtt_connect_broker+0x2a0>)
   107b2:	3020      	adds	r0, #32
   107b4:	2106      	movs	r1, #6
   107b6:	47a0      	blx	r4
   107b8:	1c38      	adds	r0, r7, #0
   107ba:	4b4d      	ldr	r3, [pc, #308]	; (108f0 <mqtt_connect_broker+0x2a4>)
   107bc:	3020      	adds	r0, #32
   107be:	494d      	ldr	r1, [pc, #308]	; (108f4 <mqtt_connect_broker+0x2a8>)
   107c0:	2206      	movs	r2, #6
   107c2:	4798      	blx	r3
   107c4:	1c38      	adds	r0, r7, #0
   107c6:	3020      	adds	r0, #32
   107c8:	2103      	movs	r1, #3
   107ca:	4a46      	ldr	r2, [pc, #280]	; (108e4 <mqtt_connect_broker+0x298>)
   107cc:	4790      	blx	r2
   107ce:	69bb      	ldr	r3, [r7, #24]
   107d0:	1c38      	adds	r0, r7, #0
   107d2:	4a44      	ldr	r2, [pc, #272]	; (108e4 <mqtt_connect_broker+0x298>)
   107d4:	b259      	sxtb	r1, r3
   107d6:	3020      	adds	r0, #32
   107d8:	4790      	blx	r2
   107da:	1c2b      	adds	r3, r5, #0
   107dc:	3360      	adds	r3, #96	; 0x60
   107de:	2000      	movs	r0, #0
   107e0:	5e19      	ldrsh	r1, [r3, r0]
   107e2:	1c38      	adds	r0, r7, #0
   107e4:	3020      	adds	r0, #32
   107e6:	47a0      	blx	r4
   107e8:	4e39      	ldr	r6, [pc, #228]	; (108d0 <mqtt_connect_broker+0x284>)
   107ea:	6e38      	ldr	r0, [r7, #96]	; 0x60
   107ec:	47b0      	blx	r6
   107ee:	b201      	sxth	r1, r0
   107f0:	1c38      	adds	r0, r7, #0
   107f2:	3020      	adds	r0, #32
   107f4:	47a0      	blx	r4
   107f6:	6e38      	ldr	r0, [r7, #96]	; 0x60
   107f8:	47b0      	blx	r6
   107fa:	1c02      	adds	r2, r0, #0
   107fc:	1c38      	adds	r0, r7, #0
   107fe:	3020      	adds	r0, #32
   10800:	6e39      	ldr	r1, [r7, #96]	; 0x60
   10802:	4b3b      	ldr	r3, [pc, #236]	; (108f0 <mqtt_connect_broker+0x2a4>)
   10804:	4798      	blx	r3
   10806:	6e78      	ldr	r0, [r7, #100]	; 0x64
   10808:	2800      	cmp	r0, #0
   1080a:	d015      	beq.n	10838 <mqtt_connect_broker+0x1ec>
   1080c:	47b0      	blx	r6
   1080e:	b201      	sxth	r1, r0
   10810:	1c38      	adds	r0, r7, #0
   10812:	3020      	adds	r0, #32
   10814:	47a0      	blx	r4
   10816:	6e78      	ldr	r0, [r7, #100]	; 0x64
   10818:	47b0      	blx	r6
   1081a:	1c02      	adds	r2, r0, #0
   1081c:	1c38      	adds	r0, r7, #0
   1081e:	4c34      	ldr	r4, [pc, #208]	; (108f0 <mqtt_connect_broker+0x2a4>)
   10820:	3020      	adds	r0, #32
   10822:	6e79      	ldr	r1, [r7, #100]	; 0x64
   10824:	47a0      	blx	r4
   10826:	6ebc      	ldr	r4, [r7, #104]	; 0x68
   10828:	2c00      	cmp	r4, #0
   1082a:	d005      	beq.n	10838 <mqtt_connect_broker+0x1ec>
   1082c:	1c38      	adds	r0, r7, #0
   1082e:	1c21      	adds	r1, r4, #0
   10830:	3020      	adds	r0, #32
   10832:	6efa      	ldr	r2, [r7, #108]	; 0x6c
   10834:	4c2e      	ldr	r4, [pc, #184]	; (108f0 <mqtt_connect_broker+0x2a4>)
   10836:	47a0      	blx	r4
   10838:	69fc      	ldr	r4, [r7, #28]
   1083a:	2c00      	cmp	r4, #0
   1083c:	d01f      	beq.n	1087e <mqtt_connect_broker+0x232>
   1083e:	4e24      	ldr	r6, [pc, #144]	; (108d0 <mqtt_connect_broker+0x284>)
   10840:	1c20      	adds	r0, r4, #0
   10842:	47b0      	blx	r6
   10844:	b201      	sxth	r1, r0
   10846:	1c38      	adds	r0, r7, #0
   10848:	3020      	adds	r0, #32
   1084a:	4c28      	ldr	r4, [pc, #160]	; (108ec <mqtt_connect_broker+0x2a0>)
   1084c:	47a0      	blx	r4
   1084e:	69f8      	ldr	r0, [r7, #28]
   10850:	47b0      	blx	r6
   10852:	1c02      	adds	r2, r0, #0
   10854:	1c38      	adds	r0, r7, #0
   10856:	3020      	adds	r0, #32
   10858:	69f9      	ldr	r1, [r7, #28]
   1085a:	4c25      	ldr	r4, [pc, #148]	; (108f0 <mqtt_connect_broker+0x2a4>)
   1085c:	47a0      	blx	r4
   1085e:	6978      	ldr	r0, [r7, #20]
   10860:	2800      	cmp	r0, #0
   10862:	d00c      	beq.n	1087e <mqtt_connect_broker+0x232>
   10864:	47b0      	blx	r6
   10866:	b201      	sxth	r1, r0
   10868:	1c38      	adds	r0, r7, #0
   1086a:	4a20      	ldr	r2, [pc, #128]	; (108ec <mqtt_connect_broker+0x2a0>)
   1086c:	3020      	adds	r0, #32
   1086e:	4790      	blx	r2
   10870:	6978      	ldr	r0, [r7, #20]
   10872:	47b0      	blx	r6
   10874:	1c02      	adds	r2, r0, #0
   10876:	1c38      	adds	r0, r7, #0
   10878:	3020      	adds	r0, #32
   1087a:	6979      	ldr	r1, [r7, #20]
   1087c:	47a0      	blx	r4
   1087e:	1c38      	adds	r0, r7, #0
   10880:	1c2c      	adds	r4, r5, #0
   10882:	3020      	adds	r0, #32
   10884:	4b1c      	ldr	r3, [pc, #112]	; (108f8 <mqtt_connect_broker+0x2ac>)
   10886:	3443      	adds	r4, #67	; 0x43
   10888:	4798      	blx	r3
   1088a:	7821      	ldrb	r1, [r4, #0]
   1088c:	0789      	lsls	r1, r1, #30
   1088e:	0fc9      	lsrs	r1, r1, #31
   10890:	2901      	cmp	r1, #1
   10892:	d10b      	bne.n	108ac <mqtt_connect_broker+0x260>
   10894:	6cea      	ldr	r2, [r5, #76]	; 0x4c
   10896:	2a00      	cmp	r2, #0
   10898:	d108      	bne.n	108ac <mqtt_connect_broker+0x260>
   1089a:	6d6b      	ldr	r3, [r5, #84]	; 0x54
   1089c:	2b00      	cmp	r3, #0
   1089e:	d005      	beq.n	108ac <mqtt_connect_broker+0x260>
   108a0:	2034      	movs	r0, #52	; 0x34
   108a2:	55c2      	strb	r2, [r0, r7]
   108a4:	1c3a      	adds	r2, r7, #0
   108a6:	1c28      	adds	r0, r5, #0
   108a8:	3234      	adds	r2, #52	; 0x34
   108aa:	4798      	blx	r3
   108ac:	7823      	ldrb	r3, [r4, #0]
   108ae:	2202      	movs	r2, #2
   108b0:	4313      	orrs	r3, r2
   108b2:	2208      	movs	r2, #8
   108b4:	4393      	bics	r3, r2
   108b6:	7023      	strb	r3, [r4, #0]
   108b8:	2000      	movs	r0, #0
   108ba:	e005      	b.n	108c8 <mqtt_connect_broker+0x27c>
   108bc:	2080      	movs	r0, #128	; 0x80
   108be:	e002      	b.n	108c6 <mqtt_connect_broker+0x27a>
   108c0:	2078      	movs	r0, #120	; 0x78
   108c2:	e000      	b.n	108c6 <mqtt_connect_broker+0x27a>
   108c4:	200b      	movs	r0, #11
   108c6:	4240      	negs	r0, r0
   108c8:	46bd      	mov	sp, r7
   108ca:	b013      	add	sp, #76	; 0x4c
   108cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   108ce:	46c0      	nop			; (mov r8, r8)
   108d0:	00011a4f 	.word	0x00011a4f
   108d4:	00009bd1 	.word	0x00009bd1
   108d8:	0000f47d 	.word	0x0000f47d
   108dc:	00010381 	.word	0x00010381
   108e0:	0000f295 	.word	0x0000f295
   108e4:	0000f2bd 	.word	0x0000f2bd
   108e8:	8000007f 	.word	0x8000007f
   108ec:	0000f2e1 	.word	0x0000f2e1
   108f0:	0000f2f9 	.word	0x0000f2f9
   108f4:	00014860 	.word	0x00014860
   108f8:	0000f2a5 	.word	0x0000f2a5

000108fc <mqtt_publish>:
   108fc:	b5f0      	push	{r4, r5, r6, r7, lr}
   108fe:	b093      	sub	sp, #76	; 0x4c
   10900:	af02      	add	r7, sp, #8
   10902:	60fb      	str	r3, [r7, #12]
   10904:	1c3b      	adds	r3, r7, #0
   10906:	3358      	adds	r3, #88	; 0x58
   10908:	781b      	ldrb	r3, [r3, #0]
   1090a:	1c04      	adds	r4, r0, #0
   1090c:	613b      	str	r3, [r7, #16]
   1090e:	1c3b      	adds	r3, r7, #0
   10910:	335c      	adds	r3, #92	; 0x5c
   10912:	781b      	ldrb	r3, [r3, #0]
   10914:	6179      	str	r1, [r7, #20]
   10916:	60ba      	str	r2, [r7, #8]
   10918:	607b      	str	r3, [r7, #4]
   1091a:	2800      	cmp	r0, #0
   1091c:	d101      	bne.n	10922 <mqtt_publish+0x26>
   1091e:	2516      	movs	r5, #22
   10920:	e0a7      	b.n	10a72 <mqtt_publish+0x176>
   10922:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
   10924:	466a      	mov	r2, sp
   10926:	3307      	adds	r3, #7
   10928:	08db      	lsrs	r3, r3, #3
   1092a:	00db      	lsls	r3, r3, #3
   1092c:	1ad2      	subs	r2, r2, r3
   1092e:	697b      	ldr	r3, [r7, #20]
   10930:	4695      	mov	sp, r2
   10932:	ae02      	add	r6, sp, #8
   10934:	2b00      	cmp	r3, #0
   10936:	d0f2      	beq.n	1091e <mqtt_publish+0x22>
   10938:	693a      	ldr	r2, [r7, #16]
   1093a:	2a02      	cmp	r2, #2
   1093c:	d8ef      	bhi.n	1091e <mqtt_publish+0x22>
   1093e:	1c05      	adds	r5, r0, #0
   10940:	3543      	adds	r5, #67	; 0x43
   10942:	782b      	ldrb	r3, [r5, #0]
   10944:	079a      	lsls	r2, r3, #30
   10946:	d400      	bmi.n	1094a <mqtt_publish+0x4e>
   10948:	e090      	b.n	10a6c <mqtt_publish+0x170>
   1094a:	071a      	lsls	r2, r3, #28
   1094c:	d40a      	bmi.n	10964 <mqtt_publish+0x68>
   1094e:	4b4b      	ldr	r3, [pc, #300]	; (10a7c <mqtt_publish+0x180>)
   10950:	6978      	ldr	r0, [r7, #20]
   10952:	4798      	blx	r3
   10954:	68fd      	ldr	r5, [r7, #12]
   10956:	693b      	ldr	r3, [r7, #16]
   10958:	3502      	adds	r5, #2
   1095a:	182d      	adds	r5, r5, r0
   1095c:	2b00      	cmp	r3, #0
   1095e:	d011      	beq.n	10984 <mqtt_publish+0x88>
   10960:	3502      	adds	r5, #2
   10962:	e00f      	b.n	10984 <mqtt_publish+0x88>
   10964:	1c03      	adds	r3, r0, #0
   10966:	3370      	adds	r3, #112	; 0x70
   10968:	781b      	ldrb	r3, [r3, #0]
   1096a:	2b00      	cmp	r3, #0
   1096c:	d000      	beq.n	10970 <mqtt_publish+0x74>
   1096e:	e07f      	b.n	10a70 <mqtt_publish+0x174>
   10970:	782b      	ldrb	r3, [r5, #0]
   10972:	071a      	lsls	r2, r3, #28
   10974:	d5eb      	bpl.n	1094e <mqtt_publish+0x52>
   10976:	4b42      	ldr	r3, [pc, #264]	; (10a80 <mqtt_publish+0x184>)
   10978:	2000      	movs	r0, #0
   1097a:	4798      	blx	r3
   1097c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
   1097e:	4b41      	ldr	r3, [pc, #260]	; (10a84 <mqtt_publish+0x188>)
   10980:	4798      	blx	r3
   10982:	e7f5      	b.n	10970 <mqtt_publish+0x74>
   10984:	1c23      	adds	r3, r4, #0
   10986:	3343      	adds	r3, #67	; 0x43
   10988:	781a      	ldrb	r2, [r3, #0]
   1098a:	2108      	movs	r1, #8
   1098c:	430a      	orrs	r2, r1
   1098e:	701a      	strb	r2, [r3, #0]
   10990:	1c38      	adds	r0, r7, #0
   10992:	9400      	str	r4, [sp, #0]
   10994:	1c31      	adds	r1, r6, #0
   10996:	302c      	adds	r0, #44	; 0x2c
   10998:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
   1099a:	4b3b      	ldr	r3, [pc, #236]	; (10a88 <mqtt_publish+0x18c>)
   1099c:	4e3b      	ldr	r6, [pc, #236]	; (10a8c <mqtt_publish+0x190>)
   1099e:	47b0      	blx	r6
   109a0:	687b      	ldr	r3, [r7, #4]
   109a2:	2101      	movs	r1, #1
   109a4:	4019      	ands	r1, r3
   109a6:	2330      	movs	r3, #48	; 0x30
   109a8:	4319      	orrs	r1, r3
   109aa:	693b      	ldr	r3, [r7, #16]
   109ac:	1c38      	adds	r0, r7, #0
   109ae:	005a      	lsls	r2, r3, #1
   109b0:	2306      	movs	r3, #6
   109b2:	4013      	ands	r3, r2
   109b4:	4319      	orrs	r1, r3
   109b6:	302c      	adds	r0, #44	; 0x2c
   109b8:	4b35      	ldr	r3, [pc, #212]	; (10a90 <mqtt_publish+0x194>)
   109ba:	4798      	blx	r3
   109bc:	4b34      	ldr	r3, [pc, #208]	; (10a90 <mqtt_publish+0x194>)
   109be:	2d80      	cmp	r5, #128	; 0x80
   109c0:	dd08      	ble.n	109d4 <mqtt_publish+0xd8>
   109c2:	2180      	movs	r1, #128	; 0x80
   109c4:	4249      	negs	r1, r1
   109c6:	4329      	orrs	r1, r5
   109c8:	1c38      	adds	r0, r7, #0
   109ca:	b249      	sxtb	r1, r1
   109cc:	302c      	adds	r0, #44	; 0x2c
   109ce:	4798      	blx	r3
   109d0:	11ed      	asrs	r5, r5, #7
   109d2:	e7f3      	b.n	109bc <mqtt_publish+0xc0>
   109d4:	4a2f      	ldr	r2, [pc, #188]	; (10a94 <mqtt_publish+0x198>)
   109d6:	4015      	ands	r5, r2
   109d8:	d504      	bpl.n	109e4 <mqtt_publish+0xe8>
   109da:	2280      	movs	r2, #128	; 0x80
   109dc:	3d01      	subs	r5, #1
   109de:	4252      	negs	r2, r2
   109e0:	4315      	orrs	r5, r2
   109e2:	3501      	adds	r5, #1
   109e4:	1c38      	adds	r0, r7, #0
   109e6:	b269      	sxtb	r1, r5
   109e8:	302c      	adds	r0, #44	; 0x2c
   109ea:	4798      	blx	r3
   109ec:	4e23      	ldr	r6, [pc, #140]	; (10a7c <mqtt_publish+0x180>)
   109ee:	6978      	ldr	r0, [r7, #20]
   109f0:	47b0      	blx	r6
   109f2:	b201      	sxth	r1, r0
   109f4:	1c38      	adds	r0, r7, #0
   109f6:	302c      	adds	r0, #44	; 0x2c
   109f8:	4d27      	ldr	r5, [pc, #156]	; (10a98 <mqtt_publish+0x19c>)
   109fa:	47a8      	blx	r5
   109fc:	6978      	ldr	r0, [r7, #20]
   109fe:	47b0      	blx	r6
   10a00:	1c02      	adds	r2, r0, #0
   10a02:	1c38      	adds	r0, r7, #0
   10a04:	302c      	adds	r0, #44	; 0x2c
   10a06:	6979      	ldr	r1, [r7, #20]
   10a08:	4e24      	ldr	r6, [pc, #144]	; (10a9c <mqtt_publish+0x1a0>)
   10a0a:	47b0      	blx	r6
   10a0c:	693a      	ldr	r2, [r7, #16]
   10a0e:	2a00      	cmp	r2, #0
   10a10:	d006      	beq.n	10a20 <mqtt_publish+0x124>
   10a12:	8821      	ldrh	r1, [r4, #0]
   10a14:	1c38      	adds	r0, r7, #0
   10a16:	1c4b      	adds	r3, r1, #1
   10a18:	8023      	strh	r3, [r4, #0]
   10a1a:	b209      	sxth	r1, r1
   10a1c:	302c      	adds	r0, #44	; 0x2c
   10a1e:	47a8      	blx	r5
   10a20:	8823      	ldrh	r3, [r4, #0]
   10a22:	2b00      	cmp	r3, #0
   10a24:	d101      	bne.n	10a2a <mqtt_publish+0x12e>
   10a26:	2301      	movs	r3, #1
   10a28:	8023      	strh	r3, [r4, #0]
   10a2a:	68bb      	ldr	r3, [r7, #8]
   10a2c:	2b00      	cmp	r3, #0
   10a2e:	d006      	beq.n	10a3e <mqtt_publish+0x142>
   10a30:	68fa      	ldr	r2, [r7, #12]
   10a32:	2a00      	cmp	r2, #0
   10a34:	d003      	beq.n	10a3e <mqtt_publish+0x142>
   10a36:	1c38      	adds	r0, r7, #0
   10a38:	302c      	adds	r0, #44	; 0x2c
   10a3a:	1c19      	adds	r1, r3, #0
   10a3c:	47b0      	blx	r6
   10a3e:	1c38      	adds	r0, r7, #0
   10a40:	4b17      	ldr	r3, [pc, #92]	; (10aa0 <mqtt_publish+0x1a4>)
   10a42:	302c      	adds	r0, #44	; 0x2c
   10a44:	4798      	blx	r3
   10a46:	1c23      	adds	r3, r4, #0
   10a48:	3343      	adds	r3, #67	; 0x43
   10a4a:	781a      	ldrb	r2, [r3, #0]
   10a4c:	2108      	movs	r1, #8
   10a4e:	438a      	bics	r2, r1
   10a50:	701a      	strb	r2, [r3, #0]
   10a52:	693b      	ldr	r3, [r7, #16]
   10a54:	2500      	movs	r5, #0
   10a56:	42ab      	cmp	r3, r5
   10a58:	d10c      	bne.n	10a74 <mqtt_publish+0x178>
   10a5a:	6d63      	ldr	r3, [r4, #84]	; 0x54
   10a5c:	42ab      	cmp	r3, r5
   10a5e:	d009      	beq.n	10a74 <mqtt_publish+0x178>
   10a60:	1c3a      	adds	r2, r7, #0
   10a62:	1c20      	adds	r0, r4, #0
   10a64:	2102      	movs	r1, #2
   10a66:	3218      	adds	r2, #24
   10a68:	4798      	blx	r3
   10a6a:	e003      	b.n	10a74 <mqtt_publish+0x178>
   10a6c:	2580      	movs	r5, #128	; 0x80
   10a6e:	e000      	b.n	10a72 <mqtt_publish+0x176>
   10a70:	250b      	movs	r5, #11
   10a72:	426d      	negs	r5, r5
   10a74:	1c28      	adds	r0, r5, #0
   10a76:	46bd      	mov	sp, r7
   10a78:	b011      	add	sp, #68	; 0x44
   10a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10a7c:	00011a4f 	.word	0x00011a4f
   10a80:	00009bd1 	.word	0x00009bd1
   10a84:	0000f47d 	.word	0x0000f47d
   10a88:	00010381 	.word	0x00010381
   10a8c:	0000f295 	.word	0x0000f295
   10a90:	0000f2bd 	.word	0x0000f2bd
   10a94:	8000007f 	.word	0x8000007f
   10a98:	0000f2e1 	.word	0x0000f2e1
   10a9c:	0000f2f9 	.word	0x0000f2f9
   10aa0:	0000f2a5 	.word	0x0000f2a5

00010aa4 <mqtt_subscribe>:
   10aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
   10aa6:	b08d      	sub	sp, #52	; 0x34
   10aa8:	af02      	add	r7, sp, #8
   10aaa:	1c04      	adds	r4, r0, #0
   10aac:	60b9      	str	r1, [r7, #8]
   10aae:	607a      	str	r2, [r7, #4]
   10ab0:	d101      	bne.n	10ab6 <mqtt_subscribe+0x12>
   10ab2:	2016      	movs	r0, #22
   10ab4:	e086      	b.n	10bc4 <mqtt_subscribe+0x120>
   10ab6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
   10ab8:	466a      	mov	r2, sp
   10aba:	3307      	adds	r3, #7
   10abc:	08db      	lsrs	r3, r3, #3
   10abe:	00db      	lsls	r3, r3, #3
   10ac0:	1ad2      	subs	r2, r2, r3
   10ac2:	4695      	mov	sp, r2
   10ac4:	ad02      	add	r5, sp, #8
   10ac6:	603d      	str	r5, [r7, #0]
   10ac8:	68bd      	ldr	r5, [r7, #8]
   10aca:	2d00      	cmp	r5, #0
   10acc:	d0f1      	beq.n	10ab2 <mqtt_subscribe+0xe>
   10ace:	687d      	ldr	r5, [r7, #4]
   10ad0:	2d02      	cmp	r5, #2
   10ad2:	d8ee      	bhi.n	10ab2 <mqtt_subscribe+0xe>
   10ad4:	1c05      	adds	r5, r0, #0
   10ad6:	3543      	adds	r5, #67	; 0x43
   10ad8:	782b      	ldrb	r3, [r5, #0]
   10ada:	079a      	lsls	r2, r3, #30
   10adc:	d56f      	bpl.n	10bbe <mqtt_subscribe+0x11a>
   10ade:	071a      	lsls	r2, r3, #28
   10ae0:	d41a      	bmi.n	10b18 <mqtt_subscribe+0x74>
   10ae2:	68b8      	ldr	r0, [r7, #8]
   10ae4:	4d39      	ldr	r5, [pc, #228]	; (10bcc <mqtt_subscribe+0x128>)
   10ae6:	47a8      	blx	r5
   10ae8:	1c25      	adds	r5, r4, #0
   10aea:	3543      	adds	r5, #67	; 0x43
   10aec:	782b      	ldrb	r3, [r5, #0]
   10aee:	2208      	movs	r2, #8
   10af0:	4313      	orrs	r3, r2
   10af2:	702b      	strb	r3, [r5, #0]
   10af4:	60fd      	str	r5, [r7, #12]
   10af6:	1d46      	adds	r6, r0, #5
   10af8:	9400      	str	r4, [sp, #0]
   10afa:	1c38      	adds	r0, r7, #0
   10afc:	3014      	adds	r0, #20
   10afe:	6839      	ldr	r1, [r7, #0]
   10b00:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
   10b02:	4b33      	ldr	r3, [pc, #204]	; (10bd0 <mqtt_subscribe+0x12c>)
   10b04:	4d33      	ldr	r5, [pc, #204]	; (10bd4 <mqtt_subscribe+0x130>)
   10b06:	47a8      	blx	r5
   10b08:	1c38      	adds	r0, r7, #0
   10b0a:	217e      	movs	r1, #126	; 0x7e
   10b0c:	3014      	adds	r0, #20
   10b0e:	4249      	negs	r1, r1
   10b10:	4b31      	ldr	r3, [pc, #196]	; (10bd8 <mqtt_subscribe+0x134>)
   10b12:	4798      	blx	r3
   10b14:	4d2d      	ldr	r5, [pc, #180]	; (10bcc <mqtt_subscribe+0x128>)
   10b16:	e00e      	b.n	10b36 <mqtt_subscribe+0x92>
   10b18:	1c03      	adds	r3, r0, #0
   10b1a:	3370      	adds	r3, #112	; 0x70
   10b1c:	781b      	ldrb	r3, [r3, #0]
   10b1e:	2b00      	cmp	r3, #0
   10b20:	d14f      	bne.n	10bc2 <mqtt_subscribe+0x11e>
   10b22:	782b      	ldrb	r3, [r5, #0]
   10b24:	071a      	lsls	r2, r3, #28
   10b26:	d5dc      	bpl.n	10ae2 <mqtt_subscribe+0x3e>
   10b28:	4b2c      	ldr	r3, [pc, #176]	; (10bdc <mqtt_subscribe+0x138>)
   10b2a:	2000      	movs	r0, #0
   10b2c:	4798      	blx	r3
   10b2e:	6de0      	ldr	r0, [r4, #92]	; 0x5c
   10b30:	4b2b      	ldr	r3, [pc, #172]	; (10be0 <mqtt_subscribe+0x13c>)
   10b32:	4798      	blx	r3
   10b34:	e7f5      	b.n	10b22 <mqtt_subscribe+0x7e>
   10b36:	4b28      	ldr	r3, [pc, #160]	; (10bd8 <mqtt_subscribe+0x134>)
   10b38:	2e80      	cmp	r6, #128	; 0x80
   10b3a:	dd08      	ble.n	10b4e <mqtt_subscribe+0xaa>
   10b3c:	2180      	movs	r1, #128	; 0x80
   10b3e:	4249      	negs	r1, r1
   10b40:	4331      	orrs	r1, r6
   10b42:	1c38      	adds	r0, r7, #0
   10b44:	b249      	sxtb	r1, r1
   10b46:	3014      	adds	r0, #20
   10b48:	4798      	blx	r3
   10b4a:	11f6      	asrs	r6, r6, #7
   10b4c:	e7f3      	b.n	10b36 <mqtt_subscribe+0x92>
   10b4e:	4925      	ldr	r1, [pc, #148]	; (10be4 <mqtt_subscribe+0x140>)
   10b50:	4031      	ands	r1, r6
   10b52:	d504      	bpl.n	10b5e <mqtt_subscribe+0xba>
   10b54:	2280      	movs	r2, #128	; 0x80
   10b56:	3901      	subs	r1, #1
   10b58:	4252      	negs	r2, r2
   10b5a:	4311      	orrs	r1, r2
   10b5c:	3101      	adds	r1, #1
   10b5e:	1c38      	adds	r0, r7, #0
   10b60:	b249      	sxtb	r1, r1
   10b62:	3014      	adds	r0, #20
   10b64:	4798      	blx	r3
   10b66:	8821      	ldrh	r1, [r4, #0]
   10b68:	1c38      	adds	r0, r7, #0
   10b6a:	1c4b      	adds	r3, r1, #1
   10b6c:	8023      	strh	r3, [r4, #0]
   10b6e:	b209      	sxth	r1, r1
   10b70:	3014      	adds	r0, #20
   10b72:	4e1d      	ldr	r6, [pc, #116]	; (10be8 <mqtt_subscribe+0x144>)
   10b74:	47b0      	blx	r6
   10b76:	8823      	ldrh	r3, [r4, #0]
   10b78:	2b00      	cmp	r3, #0
   10b7a:	d101      	bne.n	10b80 <mqtt_subscribe+0xdc>
   10b7c:	2301      	movs	r3, #1
   10b7e:	8023      	strh	r3, [r4, #0]
   10b80:	68b8      	ldr	r0, [r7, #8]
   10b82:	47a8      	blx	r5
   10b84:	b201      	sxth	r1, r0
   10b86:	1c38      	adds	r0, r7, #0
   10b88:	3014      	adds	r0, #20
   10b8a:	47b0      	blx	r6
   10b8c:	68b8      	ldr	r0, [r7, #8]
   10b8e:	47a8      	blx	r5
   10b90:	1c02      	adds	r2, r0, #0
   10b92:	1c38      	adds	r0, r7, #0
   10b94:	3014      	adds	r0, #20
   10b96:	68b9      	ldr	r1, [r7, #8]
   10b98:	4b14      	ldr	r3, [pc, #80]	; (10bec <mqtt_subscribe+0x148>)
   10b9a:	4798      	blx	r3
   10b9c:	687d      	ldr	r5, [r7, #4]
   10b9e:	1c38      	adds	r0, r7, #0
   10ba0:	b269      	sxtb	r1, r5
   10ba2:	3014      	adds	r0, #20
   10ba4:	4b0c      	ldr	r3, [pc, #48]	; (10bd8 <mqtt_subscribe+0x134>)
   10ba6:	4798      	blx	r3
   10ba8:	1c38      	adds	r0, r7, #0
   10baa:	3014      	adds	r0, #20
   10bac:	4b10      	ldr	r3, [pc, #64]	; (10bf0 <mqtt_subscribe+0x14c>)
   10bae:	4798      	blx	r3
   10bb0:	68fd      	ldr	r5, [r7, #12]
   10bb2:	2208      	movs	r2, #8
   10bb4:	782b      	ldrb	r3, [r5, #0]
   10bb6:	2000      	movs	r0, #0
   10bb8:	4393      	bics	r3, r2
   10bba:	702b      	strb	r3, [r5, #0]
   10bbc:	e003      	b.n	10bc6 <mqtt_subscribe+0x122>
   10bbe:	2080      	movs	r0, #128	; 0x80
   10bc0:	e000      	b.n	10bc4 <mqtt_subscribe+0x120>
   10bc2:	200b      	movs	r0, #11
   10bc4:	4240      	negs	r0, r0
   10bc6:	46bd      	mov	sp, r7
   10bc8:	b00b      	add	sp, #44	; 0x2c
   10bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10bcc:	00011a4f 	.word	0x00011a4f
   10bd0:	00010381 	.word	0x00010381
   10bd4:	0000f295 	.word	0x0000f295
   10bd8:	0000f2bd 	.word	0x0000f2bd
   10bdc:	00009bd1 	.word	0x00009bd1
   10be0:	0000f47d 	.word	0x0000f47d
   10be4:	8000007f 	.word	0x8000007f
   10be8:	0000f2e1 	.word	0x0000f2e1
   10bec:	0000f2f9 	.word	0x0000f2f9
   10bf0:	0000f2a5 	.word	0x0000f2a5

00010bf4 <_mqtt_ping>:
   10bf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   10bf6:	23c0      	movs	r3, #192	; 0xc0
   10bf8:	a901      	add	r1, sp, #4
   10bfa:	2500      	movs	r5, #0
   10bfc:	700b      	strb	r3, [r1, #0]
   10bfe:	704d      	strb	r5, [r1, #1]
   10c00:	42a8      	cmp	r0, r5
   10c02:	d019      	beq.n	10c38 <_mqtt_ping+0x44>
   10c04:	1c04      	adds	r4, r0, #0
   10c06:	3443      	adds	r4, #67	; 0x43
   10c08:	7823      	ldrb	r3, [r4, #0]
   10c0a:	079a      	lsls	r2, r3, #30
   10c0c:	d516      	bpl.n	10c3c <_mqtt_ping+0x48>
   10c0e:	071a      	lsls	r2, r3, #28
   10c10:	d416      	bmi.n	10c40 <_mqtt_ping+0x4c>
   10c12:	2608      	movs	r6, #8
   10c14:	4333      	orrs	r3, r6
   10c16:	7023      	strb	r3, [r4, #0]
   10c18:	7880      	ldrb	r0, [r0, #2]
   10c1a:	1c2b      	adds	r3, r5, #0
   10c1c:	b240      	sxtb	r0, r0
   10c1e:	2202      	movs	r2, #2
   10c20:	4f09      	ldr	r7, [pc, #36]	; (10c48 <_mqtt_ping+0x54>)
   10c22:	47b8      	blx	r7
   10c24:	1c2b      	adds	r3, r5, #0
   10c26:	42a8      	cmp	r0, r5
   10c28:	da0c      	bge.n	10c44 <_mqtt_ping+0x50>
   10c2a:	7823      	ldrb	r3, [r4, #0]
   10c2c:	43b3      	bics	r3, r6
   10c2e:	7023      	strb	r3, [r4, #0]
   10c30:	4b06      	ldr	r3, [pc, #24]	; (10c4c <_mqtt_ping+0x58>)
   10c32:	4798      	blx	r3
   10c34:	1c03      	adds	r3, r0, #0
   10c36:	e005      	b.n	10c44 <_mqtt_ping+0x50>
   10c38:	2316      	movs	r3, #22
   10c3a:	e002      	b.n	10c42 <_mqtt_ping+0x4e>
   10c3c:	2380      	movs	r3, #128	; 0x80
   10c3e:	e000      	b.n	10c42 <_mqtt_ping+0x4e>
   10c40:	230b      	movs	r3, #11
   10c42:	425b      	negs	r3, r3
   10c44:	1c18      	adds	r0, r3, #0
   10c46:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   10c48:	0000b941 	.word	0x0000b941
   10c4c:	00010331 	.word	0x00010331

00010c50 <mqtt_timer_callback>:
   10c50:	b570      	push	{r4, r5, r6, lr}
   10c52:	1c05      	adds	r5, r0, #0
   10c54:	b086      	sub	sp, #24
   10c56:	1c0e      	adds	r6, r1, #0
   10c58:	1c14      	adds	r4, r2, #0
   10c5a:	2800      	cmp	r0, #0
   10c5c:	d012      	beq.n	10c84 <mqtt_timer_callback+0x34>
   10c5e:	2a00      	cmp	r2, #0
   10c60:	d010      	beq.n	10c84 <mqtt_timer_callback+0x34>
   10c62:	1c10      	adds	r0, r2, #0
   10c64:	4b08      	ldr	r3, [pc, #32]	; (10c88 <mqtt_timer_callback+0x38>)
   10c66:	4798      	blx	r3
   10c68:	2800      	cmp	r0, #0
   10c6a:	da04      	bge.n	10c76 <mqtt_timer_callback+0x26>
   10c6c:	1c28      	adds	r0, r5, #0
   10c6e:	1c31      	adds	r1, r6, #0
   10c70:	2200      	movs	r2, #0
   10c72:	4b06      	ldr	r3, [pc, #24]	; (10c8c <mqtt_timer_callback+0x3c>)
   10c74:	e005      	b.n	10c82 <mqtt_timer_callback+0x32>
   10c76:	6d63      	ldr	r3, [r4, #84]	; 0x54
   10c78:	2b00      	cmp	r3, #0
   10c7a:	d003      	beq.n	10c84 <mqtt_timer_callback+0x34>
   10c7c:	1c20      	adds	r0, r4, #0
   10c7e:	2107      	movs	r1, #7
   10c80:	aa01      	add	r2, sp, #4
   10c82:	4798      	blx	r3
   10c84:	b006      	add	sp, #24
   10c86:	bd70      	pop	{r4, r5, r6, pc}
   10c88:	00010bf5 	.word	0x00010bf5
   10c8c:	0000f441 	.word	0x0000f441

00010c90 <_mqtt_puback>:
   10c90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   10c92:	2302      	movs	r3, #2
   10c94:	ac01      	add	r4, sp, #4
   10c96:	2700      	movs	r7, #0
   10c98:	7063      	strb	r3, [r4, #1]
   10c9a:	42b8      	cmp	r0, r7
   10c9c:	d01e      	beq.n	10cdc <_mqtt_puback+0x4c>
   10c9e:	1c05      	adds	r5, r0, #0
   10ca0:	3543      	adds	r5, #67	; 0x43
   10ca2:	782b      	ldrb	r3, [r5, #0]
   10ca4:	079e      	lsls	r6, r3, #30
   10ca6:	d51b      	bpl.n	10ce0 <_mqtt_puback+0x50>
   10ca8:	071e      	lsls	r6, r3, #28
   10caa:	d41b      	bmi.n	10ce4 <_mqtt_puback+0x54>
   10cac:	2608      	movs	r6, #8
   10cae:	4333      	orrs	r3, r6
   10cb0:	702b      	strb	r3, [r5, #0]
   10cb2:	7880      	ldrb	r0, [r0, #2]
   10cb4:	7021      	strb	r1, [r4, #0]
   10cb6:	0a11      	lsrs	r1, r2, #8
   10cb8:	70a1      	strb	r1, [r4, #2]
   10cba:	70e2      	strb	r2, [r4, #3]
   10cbc:	1c21      	adds	r1, r4, #0
   10cbe:	1c3b      	adds	r3, r7, #0
   10cc0:	b240      	sxtb	r0, r0
   10cc2:	2204      	movs	r2, #4
   10cc4:	4c09      	ldr	r4, [pc, #36]	; (10cec <_mqtt_puback+0x5c>)
   10cc6:	47a0      	blx	r4
   10cc8:	1c3b      	adds	r3, r7, #0
   10cca:	42b8      	cmp	r0, r7
   10ccc:	da0c      	bge.n	10ce8 <_mqtt_puback+0x58>
   10cce:	782b      	ldrb	r3, [r5, #0]
   10cd0:	43b3      	bics	r3, r6
   10cd2:	702b      	strb	r3, [r5, #0]
   10cd4:	4b06      	ldr	r3, [pc, #24]	; (10cf0 <_mqtt_puback+0x60>)
   10cd6:	4798      	blx	r3
   10cd8:	1c03      	adds	r3, r0, #0
   10cda:	e005      	b.n	10ce8 <_mqtt_puback+0x58>
   10cdc:	2316      	movs	r3, #22
   10cde:	e002      	b.n	10ce6 <_mqtt_puback+0x56>
   10ce0:	2380      	movs	r3, #128	; 0x80
   10ce2:	e000      	b.n	10ce6 <_mqtt_puback+0x56>
   10ce4:	230b      	movs	r3, #11
   10ce6:	425b      	negs	r3, r3
   10ce8:	1c18      	adds	r0, r3, #0
   10cea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   10cec:	0000b941 	.word	0x0000b941
   10cf0:	00010331 	.word	0x00010331

00010cf4 <mqtt_clear_conn>:
   10cf4:	b530      	push	{r4, r5, lr}
   10cf6:	1c04      	adds	r4, r0, #0
   10cf8:	b087      	sub	sp, #28
   10cfa:	2800      	cmp	r0, #0
   10cfc:	d01c      	beq.n	10d38 <mqtt_clear_conn+0x44>
   10cfe:	2002      	movs	r0, #2
   10d00:	4b0e      	ldr	r3, [pc, #56]	; (10d3c <mqtt_clear_conn+0x48>)
   10d02:	5620      	ldrsb	r0, [r4, r0]
   10d04:	4798      	blx	r3
   10d06:	1c23      	adds	r3, r4, #0
   10d08:	3343      	adds	r3, #67	; 0x43
   10d0a:	781a      	ldrb	r2, [r3, #0]
   10d0c:	21fc      	movs	r1, #252	; 0xfc
   10d0e:	0795      	lsls	r5, r2, #30
   10d10:	400a      	ands	r2, r1
   10d12:	701a      	strb	r2, [r3, #0]
   10d14:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   10d16:	6de0      	ldr	r0, [r4, #92]	; 0x5c
   10d18:	9301      	str	r3, [sp, #4]
   10d1a:	2300      	movs	r3, #0
   10d1c:	64e3      	str	r3, [r4, #76]	; 0x4c
   10d1e:	6d21      	ldr	r1, [r4, #80]	; 0x50
   10d20:	4b07      	ldr	r3, [pc, #28]	; (10d40 <mqtt_clear_conn+0x4c>)
   10d22:	4798      	blx	r3
   10d24:	6d63      	ldr	r3, [r4, #84]	; 0x54
   10d26:	0fed      	lsrs	r5, r5, #31
   10d28:	2b00      	cmp	r3, #0
   10d2a:	d005      	beq.n	10d38 <mqtt_clear_conn+0x44>
   10d2c:	2d00      	cmp	r5, #0
   10d2e:	d003      	beq.n	10d38 <mqtt_clear_conn+0x44>
   10d30:	1c20      	adds	r0, r4, #0
   10d32:	2105      	movs	r1, #5
   10d34:	aa01      	add	r2, sp, #4
   10d36:	4798      	blx	r3
   10d38:	b007      	add	sp, #28
   10d3a:	bd30      	pop	{r4, r5, pc}
   10d3c:	0000ba6d 	.word	0x0000ba6d
   10d40:	0000f46d 	.word	0x0000f46d

00010d44 <mqtt_disconnect>:
   10d44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   10d46:	23e0      	movs	r3, #224	; 0xe0
   10d48:	ae01      	add	r6, sp, #4
   10d4a:	2700      	movs	r7, #0
   10d4c:	1c05      	adds	r5, r0, #0
   10d4e:	7033      	strb	r3, [r6, #0]
   10d50:	7077      	strb	r7, [r6, #1]
   10d52:	42b8      	cmp	r0, r7
   10d54:	d036      	beq.n	10dc4 <mqtt_disconnect+0x80>
   10d56:	1c04      	adds	r4, r0, #0
   10d58:	3443      	adds	r4, #67	; 0x43
   10d5a:	7823      	ldrb	r3, [r4, #0]
   10d5c:	079a      	lsls	r2, r3, #30
   10d5e:	d533      	bpl.n	10dc8 <mqtt_disconnect+0x84>
   10d60:	42b9      	cmp	r1, r7
   10d62:	d12b      	bne.n	10dbc <mqtt_disconnect+0x78>
   10d64:	071a      	lsls	r2, r3, #28
   10d66:	d414      	bmi.n	10d92 <mqtt_disconnect+0x4e>
   10d68:	7823      	ldrb	r3, [r4, #0]
   10d6a:	2210      	movs	r2, #16
   10d6c:	4313      	orrs	r3, r2
   10d6e:	2708      	movs	r7, #8
   10d70:	433b      	orrs	r3, r7
   10d72:	7023      	strb	r3, [r4, #0]
   10d74:	2002      	movs	r0, #2
   10d76:	5628      	ldrsb	r0, [r5, r0]
   10d78:	1c31      	adds	r1, r6, #0
   10d7a:	2202      	movs	r2, #2
   10d7c:	2300      	movs	r3, #0
   10d7e:	4d15      	ldr	r5, [pc, #84]	; (10dd4 <mqtt_disconnect+0x90>)
   10d80:	47a8      	blx	r5
   10d82:	2800      	cmp	r0, #0
   10d84:	da14      	bge.n	10db0 <mqtt_disconnect+0x6c>
   10d86:	7823      	ldrb	r3, [r4, #0]
   10d88:	43bb      	bics	r3, r7
   10d8a:	7023      	strb	r3, [r4, #0]
   10d8c:	4b12      	ldr	r3, [pc, #72]	; (10dd8 <mqtt_disconnect+0x94>)
   10d8e:	4798      	blx	r3
   10d90:	e01e      	b.n	10dd0 <mqtt_disconnect+0x8c>
   10d92:	1c03      	adds	r3, r0, #0
   10d94:	3370      	adds	r3, #112	; 0x70
   10d96:	781b      	ldrb	r3, [r3, #0]
   10d98:	2b00      	cmp	r3, #0
   10d9a:	d117      	bne.n	10dcc <mqtt_disconnect+0x88>
   10d9c:	7823      	ldrb	r3, [r4, #0]
   10d9e:	071a      	lsls	r2, r3, #28
   10da0:	d5e2      	bpl.n	10d68 <mqtt_disconnect+0x24>
   10da2:	4b0e      	ldr	r3, [pc, #56]	; (10ddc <mqtt_disconnect+0x98>)
   10da4:	2000      	movs	r0, #0
   10da6:	4798      	blx	r3
   10da8:	6de8      	ldr	r0, [r5, #92]	; 0x5c
   10daa:	4b0d      	ldr	r3, [pc, #52]	; (10de0 <mqtt_disconnect+0x9c>)
   10dac:	4798      	blx	r3
   10dae:	e7f5      	b.n	10d9c <mqtt_disconnect+0x58>
   10db0:	7823      	ldrb	r3, [r4, #0]
   10db2:	2202      	movs	r2, #2
   10db4:	4393      	bics	r3, r2
   10db6:	7023      	strb	r3, [r4, #0]
   10db8:	2000      	movs	r0, #0
   10dba:	e009      	b.n	10dd0 <mqtt_disconnect+0x8c>
   10dbc:	4b09      	ldr	r3, [pc, #36]	; (10de4 <mqtt_disconnect+0xa0>)
   10dbe:	4798      	blx	r3
   10dc0:	1c38      	adds	r0, r7, #0
   10dc2:	e005      	b.n	10dd0 <mqtt_disconnect+0x8c>
   10dc4:	2016      	movs	r0, #22
   10dc6:	e002      	b.n	10dce <mqtt_disconnect+0x8a>
   10dc8:	2080      	movs	r0, #128	; 0x80
   10dca:	e000      	b.n	10dce <mqtt_disconnect+0x8a>
   10dcc:	200b      	movs	r0, #11
   10dce:	4240      	negs	r0, r0
   10dd0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   10dd2:	46c0      	nop			; (mov r8, r8)
   10dd4:	0000b941 	.word	0x0000b941
   10dd8:	00010331 	.word	0x00010331
   10ddc:	00009bd1 	.word	0x00009bd1
   10de0:	0000f47d 	.word	0x0000f47d
   10de4:	00010cf5 	.word	0x00010cf5

00010de8 <_mqtt_recv_handler>:
   10de8:	b5f0      	push	{r4, r5, r6, r7, lr}
   10dea:	1c04      	adds	r4, r0, #0
   10dec:	6e40      	ldr	r0, [r0, #100]	; 0x64
   10dee:	230f      	movs	r3, #15
   10df0:	7802      	ldrb	r2, [r0, #0]
   10df2:	b087      	sub	sp, #28
   10df4:	1c15      	adds	r5, r2, #0
   10df6:	439d      	bics	r5, r3
   10df8:	2d50      	cmp	r5, #80	; 0x50
   10dfa:	d100      	bne.n	10dfe <_mqtt_recv_handler+0x16>
   10dfc:	e098      	b.n	10f30 <_mqtt_recv_handler+0x148>
   10dfe:	d808      	bhi.n	10e12 <_mqtt_recv_handler+0x2a>
   10e00:	2d30      	cmp	r5, #48	; 0x30
   10e02:	d03f      	beq.n	10e84 <_mqtt_recv_handler+0x9c>
   10e04:	2d40      	cmp	r5, #64	; 0x40
   10e06:	d100      	bne.n	10e0a <_mqtt_recv_handler+0x22>
   10e08:	e0b3      	b.n	10f72 <_mqtt_recv_handler+0x18a>
   10e0a:	2d20      	cmp	r5, #32
   10e0c:	d000      	beq.n	10e10 <_mqtt_recv_handler+0x28>
   10e0e:	e0c3      	b.n	10f98 <_mqtt_recv_handler+0x1b0>
   10e10:	e00e      	b.n	10e30 <_mqtt_recv_handler+0x48>
   10e12:	2d70      	cmp	r5, #112	; 0x70
   10e14:	d100      	bne.n	10e18 <_mqtt_recv_handler+0x30>
   10e16:	e0ac      	b.n	10f72 <_mqtt_recv_handler+0x18a>
   10e18:	d803      	bhi.n	10e22 <_mqtt_recv_handler+0x3a>
   10e1a:	2d60      	cmp	r5, #96	; 0x60
   10e1c:	d100      	bne.n	10e20 <_mqtt_recv_handler+0x38>
   10e1e:	e096      	b.n	10f4e <_mqtt_recv_handler+0x166>
   10e20:	e0ba      	b.n	10f98 <_mqtt_recv_handler+0x1b0>
   10e22:	2d90      	cmp	r5, #144	; 0x90
   10e24:	d100      	bne.n	10e28 <_mqtt_recv_handler+0x40>
   10e26:	e0aa      	b.n	10f7e <_mqtt_recv_handler+0x196>
   10e28:	2db0      	cmp	r5, #176	; 0xb0
   10e2a:	d100      	bne.n	10e2e <_mqtt_recv_handler+0x46>
   10e2c:	e0ad      	b.n	10f8a <_mqtt_recv_handler+0x1a2>
   10e2e:	e0b3      	b.n	10f98 <_mqtt_recv_handler+0x1b0>
   10e30:	aa01      	add	r2, sp, #4
   10e32:	2303      	movs	r3, #3
   10e34:	2901      	cmp	r1, #1
   10e36:	d900      	bls.n	10e3a <_mqtt_recv_handler+0x52>
   10e38:	78c3      	ldrb	r3, [r0, #3]
   10e3a:	7013      	strb	r3, [r2, #0]
   10e3c:	7813      	ldrb	r3, [r2, #0]
   10e3e:	2b00      	cmp	r3, #0
   10e40:	d00d      	beq.n	10e5e <_mqtt_recv_handler+0x76>
   10e42:	6d63      	ldr	r3, [r4, #84]	; 0x54
   10e44:	2b00      	cmp	r3, #0
   10e46:	d002      	beq.n	10e4e <_mqtt_recv_handler+0x66>
   10e48:	1c20      	adds	r0, r4, #0
   10e4a:	2101      	movs	r1, #1
   10e4c:	4798      	blx	r3
   10e4e:	236f      	movs	r3, #111	; 0x6f
   10e50:	425b      	negs	r3, r3
   10e52:	64e3      	str	r3, [r4, #76]	; 0x4c
   10e54:	1c20      	adds	r0, r4, #0
   10e56:	2100      	movs	r1, #0
   10e58:	4b50      	ldr	r3, [pc, #320]	; (10f9c <_mqtt_recv_handler+0x1b4>)
   10e5a:	4798      	blx	r3
   10e5c:	e09c      	b.n	10f98 <_mqtt_recv_handler+0x1b0>
   10e5e:	1c23      	adds	r3, r4, #0
   10e60:	3343      	adds	r3, #67	; 0x43
   10e62:	7819      	ldrb	r1, [r3, #0]
   10e64:	0789      	lsls	r1, r1, #30
   10e66:	0fc9      	lsrs	r1, r1, #31
   10e68:	d105      	bne.n	10e76 <_mqtt_recv_handler+0x8e>
   10e6a:	781a      	ldrb	r2, [r3, #0]
   10e6c:	64e1      	str	r1, [r4, #76]	; 0x4c
   10e6e:	2102      	movs	r1, #2
   10e70:	430a      	orrs	r2, r1
   10e72:	701a      	strb	r2, [r3, #0]
   10e74:	e090      	b.n	10f98 <_mqtt_recv_handler+0x1b0>
   10e76:	6d63      	ldr	r3, [r4, #84]	; 0x54
   10e78:	2b00      	cmp	r3, #0
   10e7a:	d100      	bne.n	10e7e <_mqtt_recv_handler+0x96>
   10e7c:	e08c      	b.n	10f98 <_mqtt_recv_handler+0x1b0>
   10e7e:	1c20      	adds	r0, r4, #0
   10e80:	2101      	movs	r1, #1
   10e82:	e088      	b.n	10f96 <_mqtt_recv_handler+0x1ae>
   10e84:	ad01      	add	r5, sp, #4
   10e86:	0713      	lsls	r3, r2, #28
   10e88:	7c2a      	ldrb	r2, [r5, #16]
   10e8a:	0fdb      	lsrs	r3, r3, #31
   10e8c:	2604      	movs	r6, #4
   10e8e:	009b      	lsls	r3, r3, #2
   10e90:	43b2      	bics	r2, r6
   10e92:	431a      	orrs	r2, r3
   10e94:	742a      	strb	r2, [r5, #16]
   10e96:	7807      	ldrb	r7, [r0, #0]
   10e98:	2303      	movs	r3, #3
   10e9a:	b2d2      	uxtb	r2, r2
   10e9c:	087f      	lsrs	r7, r7, #1
   10e9e:	439a      	bics	r2, r3
   10ea0:	401f      	ands	r7, r3
   10ea2:	1c13      	adds	r3, r2, #0
   10ea4:	433b      	orrs	r3, r7
   10ea6:	742b      	strb	r3, [r5, #16]
   10ea8:	1c43      	adds	r3, r0, #1
   10eaa:	7818      	ldrb	r0, [r3, #0]
   10eac:	1c5a      	adds	r2, r3, #1
   10eae:	287f      	cmp	r0, #127	; 0x7f
   10eb0:	d901      	bls.n	10eb6 <_mqtt_recv_handler+0xce>
   10eb2:	1c13      	adds	r3, r2, #0
   10eb4:	e7f9      	b.n	10eaa <_mqtt_recv_handler+0xc2>
   10eb6:	7858      	ldrb	r0, [r3, #1]
   10eb8:	789e      	ldrb	r6, [r3, #2]
   10eba:	0200      	lsls	r0, r0, #8
   10ebc:	4330      	orrs	r0, r6
   10ebe:	3303      	adds	r3, #3
   10ec0:	2600      	movs	r6, #0
   10ec2:	6068      	str	r0, [r5, #4]
   10ec4:	9301      	str	r3, [sp, #4]
   10ec6:	1818      	adds	r0, r3, r0
   10ec8:	42b7      	cmp	r7, r6
   10eca:	d004      	beq.n	10ed6 <_mqtt_recv_handler+0xee>
   10ecc:	7806      	ldrb	r6, [r0, #0]
   10ece:	7843      	ldrb	r3, [r0, #1]
   10ed0:	0236      	lsls	r6, r6, #8
   10ed2:	431e      	orrs	r6, r3
   10ed4:	3002      	adds	r0, #2
   10ed6:	1851      	adds	r1, r2, r1
   10ed8:	6d63      	ldr	r3, [r4, #84]	; 0x54
   10eda:	60a8      	str	r0, [r5, #8]
   10edc:	1a08      	subs	r0, r1, r0
   10ede:	60e8      	str	r0, [r5, #12]
   10ee0:	2b00      	cmp	r3, #0
   10ee2:	d003      	beq.n	10eec <_mqtt_recv_handler+0x104>
   10ee4:	1c20      	adds	r0, r4, #0
   10ee6:	2106      	movs	r1, #6
   10ee8:	1c2a      	adds	r2, r5, #0
   10eea:	4798      	blx	r3
   10eec:	7c2b      	ldrb	r3, [r5, #16]
   10eee:	079b      	lsls	r3, r3, #30
   10ef0:	0f9b      	lsrs	r3, r3, #30
   10ef2:	2b01      	cmp	r3, #1
   10ef4:	d10b      	bne.n	10f0e <_mqtt_recv_handler+0x126>
   10ef6:	b2b6      	uxth	r6, r6
   10ef8:	1c20      	adds	r0, r4, #0
   10efa:	2140      	movs	r1, #64	; 0x40
   10efc:	1c32      	adds	r2, r6, #0
   10efe:	4b28      	ldr	r3, [pc, #160]	; (10fa0 <_mqtt_recv_handler+0x1b8>)
   10f00:	4798      	blx	r3
   10f02:	2800      	cmp	r0, #0
   10f04:	d048      	beq.n	10f98 <_mqtt_recv_handler+0x1b0>
   10f06:	1c23      	adds	r3, r4, #0
   10f08:	3348      	adds	r3, #72	; 0x48
   10f0a:	2240      	movs	r2, #64	; 0x40
   10f0c:	e00c      	b.n	10f28 <_mqtt_recv_handler+0x140>
   10f0e:	2b02      	cmp	r3, #2
   10f10:	d142      	bne.n	10f98 <_mqtt_recv_handler+0x1b0>
   10f12:	b2b6      	uxth	r6, r6
   10f14:	1c20      	adds	r0, r4, #0
   10f16:	2150      	movs	r1, #80	; 0x50
   10f18:	1c32      	adds	r2, r6, #0
   10f1a:	4b21      	ldr	r3, [pc, #132]	; (10fa0 <_mqtt_recv_handler+0x1b8>)
   10f1c:	4798      	blx	r3
   10f1e:	2800      	cmp	r0, #0
   10f20:	d03a      	beq.n	10f98 <_mqtt_recv_handler+0x1b0>
   10f22:	1c23      	adds	r3, r4, #0
   10f24:	3348      	adds	r3, #72	; 0x48
   10f26:	2250      	movs	r2, #80	; 0x50
   10f28:	344a      	adds	r4, #74	; 0x4a
   10f2a:	701a      	strb	r2, [r3, #0]
   10f2c:	8026      	strh	r6, [r4, #0]
   10f2e:	e033      	b.n	10f98 <_mqtt_recv_handler+0x1b0>
   10f30:	7885      	ldrb	r5, [r0, #2]
   10f32:	78c3      	ldrb	r3, [r0, #3]
   10f34:	022d      	lsls	r5, r5, #8
   10f36:	431d      	orrs	r5, r3
   10f38:	1c20      	adds	r0, r4, #0
   10f3a:	2162      	movs	r1, #98	; 0x62
   10f3c:	1c2a      	adds	r2, r5, #0
   10f3e:	4b18      	ldr	r3, [pc, #96]	; (10fa0 <_mqtt_recv_handler+0x1b8>)
   10f40:	4798      	blx	r3
   10f42:	2800      	cmp	r0, #0
   10f44:	d028      	beq.n	10f98 <_mqtt_recv_handler+0x1b0>
   10f46:	1c23      	adds	r3, r4, #0
   10f48:	3348      	adds	r3, #72	; 0x48
   10f4a:	2260      	movs	r2, #96	; 0x60
   10f4c:	e00d      	b.n	10f6a <_mqtt_recv_handler+0x182>
   10f4e:	7885      	ldrb	r5, [r0, #2]
   10f50:	78c3      	ldrb	r3, [r0, #3]
   10f52:	022d      	lsls	r5, r5, #8
   10f54:	431d      	orrs	r5, r3
   10f56:	1c20      	adds	r0, r4, #0
   10f58:	2170      	movs	r1, #112	; 0x70
   10f5a:	1c2a      	adds	r2, r5, #0
   10f5c:	4b10      	ldr	r3, [pc, #64]	; (10fa0 <_mqtt_recv_handler+0x1b8>)
   10f5e:	4798      	blx	r3
   10f60:	2800      	cmp	r0, #0
   10f62:	d019      	beq.n	10f98 <_mqtt_recv_handler+0x1b0>
   10f64:	1c23      	adds	r3, r4, #0
   10f66:	3348      	adds	r3, #72	; 0x48
   10f68:	2270      	movs	r2, #112	; 0x70
   10f6a:	344a      	adds	r4, #74	; 0x4a
   10f6c:	701a      	strb	r2, [r3, #0]
   10f6e:	8025      	strh	r5, [r4, #0]
   10f70:	e012      	b.n	10f98 <_mqtt_recv_handler+0x1b0>
   10f72:	6d63      	ldr	r3, [r4, #84]	; 0x54
   10f74:	2b00      	cmp	r3, #0
   10f76:	d00f      	beq.n	10f98 <_mqtt_recv_handler+0x1b0>
   10f78:	1c20      	adds	r0, r4, #0
   10f7a:	2102      	movs	r1, #2
   10f7c:	e00a      	b.n	10f94 <_mqtt_recv_handler+0x1ac>
   10f7e:	6d63      	ldr	r3, [r4, #84]	; 0x54
   10f80:	2b00      	cmp	r3, #0
   10f82:	d009      	beq.n	10f98 <_mqtt_recv_handler+0x1b0>
   10f84:	1c20      	adds	r0, r4, #0
   10f86:	2103      	movs	r1, #3
   10f88:	e004      	b.n	10f94 <_mqtt_recv_handler+0x1ac>
   10f8a:	6d63      	ldr	r3, [r4, #84]	; 0x54
   10f8c:	2b00      	cmp	r3, #0
   10f8e:	d003      	beq.n	10f98 <_mqtt_recv_handler+0x1b0>
   10f90:	1c20      	adds	r0, r4, #0
   10f92:	2104      	movs	r1, #4
   10f94:	aa01      	add	r2, sp, #4
   10f96:	4798      	blx	r3
   10f98:	b007      	add	sp, #28
   10f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10f9c:	00010d45 	.word	0x00010d45
   10fa0:	00010c91 	.word	0x00010c91

00010fa4 <mqtt_recv_packet>:
   10fa4:	b538      	push	{r3, r4, r5, lr}
   10fa6:	1e04      	subs	r4, r0, #0
   10fa8:	d017      	beq.n	10fda <mqtt_recv_packet+0x36>
   10faa:	6c42      	ldr	r2, [r0, #68]	; 0x44
   10fac:	6e83      	ldr	r3, [r0, #104]	; 0x68
   10fae:	429a      	cmp	r2, r3
   10fb0:	d906      	bls.n	10fc0 <mqtt_recv_packet+0x1c>
   10fb2:	238b      	movs	r3, #139	; 0x8b
   10fb4:	425b      	negs	r3, r3
   10fb6:	64c3      	str	r3, [r0, #76]	; 0x4c
   10fb8:	2100      	movs	r1, #0
   10fba:	4b08      	ldr	r3, [pc, #32]	; (10fdc <mqtt_recv_packet+0x38>)
   10fbc:	4798      	blx	r3
   10fbe:	e00c      	b.n	10fda <mqtt_recv_packet+0x36>
   10fc0:	6c62      	ldr	r2, [r4, #68]	; 0x44
   10fc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
   10fc4:	2002      	movs	r0, #2
   10fc6:	1899      	adds	r1, r3, r2
   10fc8:	6ea3      	ldr	r3, [r4, #104]	; 0x68
   10fca:	5620      	ldrsb	r0, [r4, r0]
   10fcc:	1a9a      	subs	r2, r3, r2
   10fce:	b292      	uxth	r2, r2
   10fd0:	2300      	movs	r3, #0
   10fd2:	4d03      	ldr	r5, [pc, #12]	; (10fe0 <mqtt_recv_packet+0x3c>)
   10fd4:	47a8      	blx	r5
   10fd6:	2800      	cmp	r0, #0
   10fd8:	d1f2      	bne.n	10fc0 <mqtt_recv_packet+0x1c>
   10fda:	bd38      	pop	{r3, r4, r5, pc}
   10fdc:	00010d45 	.word	0x00010d45
   10fe0:	0000b9d9 	.word	0x0000b9d9

00010fe4 <mqtt_recved_packet>:
   10fe4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   10fe6:	1e04      	subs	r4, r0, #0
   10fe8:	d042      	beq.n	11070 <mqtt_recved_packet+0x8c>
   10fea:	6c63      	ldr	r3, [r4, #68]	; 0x44
   10fec:	6e67      	ldr	r7, [r4, #100]	; 0x64
   10fee:	18ca      	adds	r2, r1, r3
   10ff0:	2301      	movs	r3, #1
   10ff2:	9701      	str	r7, [sp, #4]
   10ff4:	6462      	str	r2, [r4, #68]	; 0x44
   10ff6:	2600      	movs	r6, #0
   10ff8:	1c1d      	adds	r5, r3, #0
   10ffa:	42a9      	cmp	r1, r5
   10ffc:	dc03      	bgt.n	11006 <mqtt_recved_packet+0x22>
   10ffe:	1c20      	adds	r0, r4, #0
   11000:	4b1c      	ldr	r3, [pc, #112]	; (11074 <mqtt_recved_packet+0x90>)
   11002:	4798      	blx	r3
   11004:	e034      	b.n	11070 <mqtt_recved_packet+0x8c>
   11006:	9f01      	ldr	r7, [sp, #4]
   11008:	5d78      	ldrb	r0, [r7, r5]
   1100a:	01df      	lsls	r7, r3, #7
   1100c:	46bc      	mov	ip, r7
   1100e:	2d03      	cmp	r5, #3
   11010:	d101      	bne.n	11016 <mqtt_recved_packet+0x32>
   11012:	234d      	movs	r3, #77	; 0x4d
   11014:	e00e      	b.n	11034 <mqtt_recved_packet+0x50>
   11016:	277f      	movs	r7, #127	; 0x7f
   11018:	4007      	ands	r7, r0
   1101a:	437b      	muls	r3, r7
   1101c:	b240      	sxtb	r0, r0
   1101e:	3501      	adds	r5, #1
   11020:	18f6      	adds	r6, r6, r3
   11022:	2800      	cmp	r0, #0
   11024:	da01      	bge.n	1102a <mqtt_recved_packet+0x46>
   11026:	4663      	mov	r3, ip
   11028:	e7e7      	b.n	10ffa <mqtt_recved_packet+0x16>
   1102a:	6ea3      	ldr	r3, [r4, #104]	; 0x68
   1102c:	19af      	adds	r7, r5, r6
   1102e:	429f      	cmp	r7, r3
   11030:	d907      	bls.n	11042 <mqtt_recved_packet+0x5e>
   11032:	238b      	movs	r3, #139	; 0x8b
   11034:	425b      	negs	r3, r3
   11036:	64e3      	str	r3, [r4, #76]	; 0x4c
   11038:	1c20      	adds	r0, r4, #0
   1103a:	2100      	movs	r1, #0
   1103c:	4b0e      	ldr	r3, [pc, #56]	; (11078 <mqtt_recved_packet+0x94>)
   1103e:	4798      	blx	r3
   11040:	e016      	b.n	11070 <mqtt_recved_packet+0x8c>
   11042:	42ba      	cmp	r2, r7
   11044:	d314      	bcc.n	11070 <mqtt_recved_packet+0x8c>
   11046:	4b0d      	ldr	r3, [pc, #52]	; (1107c <mqtt_recved_packet+0x98>)
   11048:	1c20      	adds	r0, r4, #0
   1104a:	1c31      	adds	r1, r6, #0
   1104c:	4798      	blx	r3
   1104e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   11050:	42bb      	cmp	r3, r7
   11052:	d102      	bne.n	1105a <mqtt_recved_packet+0x76>
   11054:	2300      	movs	r3, #0
   11056:	6463      	str	r3, [r4, #68]	; 0x44
   11058:	e00a      	b.n	11070 <mqtt_recved_packet+0x8c>
   1105a:	1b9e      	subs	r6, r3, r6
   1105c:	9b01      	ldr	r3, [sp, #4]
   1105e:	1b75      	subs	r5, r6, r5
   11060:	19d9      	adds	r1, r3, r7
   11062:	1c18      	adds	r0, r3, #0
   11064:	1c2a      	adds	r2, r5, #0
   11066:	4b06      	ldr	r3, [pc, #24]	; (11080 <mqtt_recved_packet+0x9c>)
   11068:	4798      	blx	r3
   1106a:	6465      	str	r5, [r4, #68]	; 0x44
   1106c:	2100      	movs	r1, #0
   1106e:	e7bc      	b.n	10fea <mqtt_recved_packet+0x6>
   11070:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   11072:	46c0      	nop			; (mov r8, r8)
   11074:	00010fa5 	.word	0x00010fa5
   11078:	00010d45 	.word	0x00010d45
   1107c:	00010de9 	.word	0x00010de9
   11080:	0001156f 	.word	0x0001156f

00011084 <mqtt_socket_event_handler>:
   11084:	b570      	push	{r4, r5, r6, lr}
   11086:	4d37      	ldr	r5, [pc, #220]	; (11164 <mqtt_socket_event_handler+0xe0>)
   11088:	0086      	lsls	r6, r0, #2
   1108a:	5974      	ldr	r4, [r6, r5]
   1108c:	b086      	sub	sp, #24
   1108e:	2c00      	cmp	r4, #0
   11090:	d066      	beq.n	11160 <mqtt_socket_event_handler+0xdc>
   11092:	2906      	cmp	r1, #6
   11094:	d02b      	beq.n	110ee <mqtt_socket_event_handler+0x6a>
   11096:	2907      	cmp	r1, #7
   11098:	d039      	beq.n	1110e <mqtt_socket_event_handler+0x8a>
   1109a:	2905      	cmp	r1, #5
   1109c:	d160      	bne.n	11160 <mqtt_socket_event_handler+0xdc>
   1109e:	2001      	movs	r0, #1
   110a0:	5610      	ldrsb	r0, [r2, r0]
   110a2:	4b31      	ldr	r3, [pc, #196]	; (11168 <mqtt_socket_event_handler+0xe4>)
   110a4:	4798      	blx	r3
   110a6:	9001      	str	r0, [sp, #4]
   110a8:	2800      	cmp	r0, #0
   110aa:	da06      	bge.n	110ba <mqtt_socket_event_handler+0x36>
   110ac:	2002      	movs	r0, #2
   110ae:	4b2f      	ldr	r3, [pc, #188]	; (1116c <mqtt_socket_event_handler+0xe8>)
   110b0:	5620      	ldrsb	r0, [r4, r0]
   110b2:	4798      	blx	r3
   110b4:	2300      	movs	r3, #0
   110b6:	5173      	str	r3, [r6, r5]
   110b8:	e011      	b.n	110de <mqtt_socket_event_handler+0x5a>
   110ba:	1c23      	adds	r3, r4, #0
   110bc:	3343      	adds	r3, #67	; 0x43
   110be:	781a      	ldrb	r2, [r3, #0]
   110c0:	2101      	movs	r1, #1
   110c2:	430a      	orrs	r2, r1
   110c4:	701a      	strb	r2, [r3, #0]
   110c6:	331d      	adds	r3, #29
   110c8:	881b      	ldrh	r3, [r3, #0]
   110ca:	2b00      	cmp	r3, #0
   110cc:	d004      	beq.n	110d8 <mqtt_socket_event_handler+0x54>
   110ce:	6de0      	ldr	r0, [r4, #92]	; 0x5c
   110d0:	6d21      	ldr	r1, [r4, #80]	; 0x50
   110d2:	2200      	movs	r2, #0
   110d4:	4b26      	ldr	r3, [pc, #152]	; (11170 <mqtt_socket_event_handler+0xec>)
   110d6:	4798      	blx	r3
   110d8:	1c20      	adds	r0, r4, #0
   110da:	4b26      	ldr	r3, [pc, #152]	; (11174 <mqtt_socket_event_handler+0xf0>)
   110dc:	4798      	blx	r3
   110de:	6d63      	ldr	r3, [r4, #84]	; 0x54
   110e0:	2b00      	cmp	r3, #0
   110e2:	d03d      	beq.n	11160 <mqtt_socket_event_handler+0xdc>
   110e4:	1c20      	adds	r0, r4, #0
   110e6:	2100      	movs	r1, #0
   110e8:	aa01      	add	r2, sp, #4
   110ea:	4798      	blx	r3
   110ec:	e038      	b.n	11160 <mqtt_socket_event_handler+0xdc>
   110ee:	2304      	movs	r3, #4
   110f0:	5ed1      	ldrsh	r1, [r2, r3]
   110f2:	2900      	cmp	r1, #0
   110f4:	dd03      	ble.n	110fe <mqtt_socket_event_handler+0x7a>
   110f6:	1c20      	adds	r0, r4, #0
   110f8:	4b1f      	ldr	r3, [pc, #124]	; (11178 <mqtt_socket_event_handler+0xf4>)
   110fa:	4798      	blx	r3
   110fc:	e003      	b.n	11106 <mqtt_socket_event_handler+0x82>
   110fe:	1c0b      	adds	r3, r1, #0
   11100:	1c08      	adds	r0, r1, #0
   11102:	330d      	adds	r3, #13
   11104:	d11a      	bne.n	1113c <mqtt_socket_event_handler+0xb8>
   11106:	4b1b      	ldr	r3, [pc, #108]	; (11174 <mqtt_socket_event_handler+0xf0>)
   11108:	1c20      	adds	r0, r4, #0
   1110a:	4798      	blx	r3
   1110c:	e028      	b.n	11160 <mqtt_socket_event_handler+0xdc>
   1110e:	1c23      	adds	r3, r4, #0
   11110:	3343      	adds	r3, #67	; 0x43
   11112:	8810      	ldrh	r0, [r2, #0]
   11114:	781a      	ldrb	r2, [r3, #0]
   11116:	0751      	lsls	r1, r2, #29
   11118:	d402      	bmi.n	11120 <mqtt_socket_event_handler+0x9c>
   1111a:	2108      	movs	r1, #8
   1111c:	438a      	bics	r2, r1
   1111e:	701a      	strb	r2, [r3, #0]
   11120:	781a      	ldrb	r2, [r3, #0]
   11122:	2104      	movs	r1, #4
   11124:	438a      	bics	r2, r1
   11126:	701a      	strb	r2, [r3, #0]
   11128:	06d3      	lsls	r3, r2, #27
   1112a:	0fde      	lsrs	r6, r3, #31
   1112c:	b200      	sxth	r0, r0
   1112e:	2b00      	cmp	r3, #0
   11130:	db02      	blt.n	11138 <mqtt_socket_event_handler+0xb4>
   11132:	2800      	cmp	r0, #0
   11134:	da08      	bge.n	11148 <mqtt_socket_event_handler+0xc4>
   11136:	e001      	b.n	1113c <mqtt_socket_event_handler+0xb8>
   11138:	2800      	cmp	r0, #0
   1113a:	da02      	bge.n	11142 <mqtt_socket_event_handler+0xbe>
   1113c:	4b0a      	ldr	r3, [pc, #40]	; (11168 <mqtt_socket_event_handler+0xe4>)
   1113e:	4798      	blx	r3
   11140:	64e0      	str	r0, [r4, #76]	; 0x4c
   11142:	1c20      	adds	r0, r4, #0
   11144:	4b0d      	ldr	r3, [pc, #52]	; (1117c <mqtt_socket_event_handler+0xf8>)
   11146:	e7e0      	b.n	1110a <mqtt_socket_event_handler+0x86>
   11148:	1c25      	adds	r5, r4, #0
   1114a:	3548      	adds	r5, #72	; 0x48
   1114c:	7829      	ldrb	r1, [r5, #0]
   1114e:	2900      	cmp	r1, #0
   11150:	d006      	beq.n	11160 <mqtt_socket_event_handler+0xdc>
   11152:	1c23      	adds	r3, r4, #0
   11154:	334a      	adds	r3, #74	; 0x4a
   11156:	881a      	ldrh	r2, [r3, #0]
   11158:	1c20      	adds	r0, r4, #0
   1115a:	4b09      	ldr	r3, [pc, #36]	; (11180 <mqtt_socket_event_handler+0xfc>)
   1115c:	4798      	blx	r3
   1115e:	702e      	strb	r6, [r5, #0]
   11160:	b006      	add	sp, #24
   11162:	bd70      	pop	{r4, r5, r6, pc}
   11164:	200002e0 	.word	0x200002e0
   11168:	00010331 	.word	0x00010331
   1116c:	0000ba6d 	.word	0x0000ba6d
   11170:	0000f441 	.word	0x0000f441
   11174:	00010fa5 	.word	0x00010fa5
   11178:	00010fe5 	.word	0x00010fe5
   1117c:	00010cf5 	.word	0x00010cf5
   11180:	00010c91 	.word	0x00010c91

00011184 <__gnu_thumb1_case_uqi>:
   11184:	b402      	push	{r1}
   11186:	4671      	mov	r1, lr
   11188:	0849      	lsrs	r1, r1, #1
   1118a:	0049      	lsls	r1, r1, #1
   1118c:	5c09      	ldrb	r1, [r1, r0]
   1118e:	0049      	lsls	r1, r1, #1
   11190:	448e      	add	lr, r1
   11192:	bc02      	pop	{r1}
   11194:	4770      	bx	lr
   11196:	46c0      	nop			; (mov r8, r8)

00011198 <__aeabi_uidiv>:
   11198:	2200      	movs	r2, #0
   1119a:	0843      	lsrs	r3, r0, #1
   1119c:	428b      	cmp	r3, r1
   1119e:	d374      	bcc.n	1128a <__aeabi_uidiv+0xf2>
   111a0:	0903      	lsrs	r3, r0, #4
   111a2:	428b      	cmp	r3, r1
   111a4:	d35f      	bcc.n	11266 <__aeabi_uidiv+0xce>
   111a6:	0a03      	lsrs	r3, r0, #8
   111a8:	428b      	cmp	r3, r1
   111aa:	d344      	bcc.n	11236 <__aeabi_uidiv+0x9e>
   111ac:	0b03      	lsrs	r3, r0, #12
   111ae:	428b      	cmp	r3, r1
   111b0:	d328      	bcc.n	11204 <__aeabi_uidiv+0x6c>
   111b2:	0c03      	lsrs	r3, r0, #16
   111b4:	428b      	cmp	r3, r1
   111b6:	d30d      	bcc.n	111d4 <__aeabi_uidiv+0x3c>
   111b8:	22ff      	movs	r2, #255	; 0xff
   111ba:	0209      	lsls	r1, r1, #8
   111bc:	ba12      	rev	r2, r2
   111be:	0c03      	lsrs	r3, r0, #16
   111c0:	428b      	cmp	r3, r1
   111c2:	d302      	bcc.n	111ca <__aeabi_uidiv+0x32>
   111c4:	1212      	asrs	r2, r2, #8
   111c6:	0209      	lsls	r1, r1, #8
   111c8:	d065      	beq.n	11296 <__aeabi_uidiv+0xfe>
   111ca:	0b03      	lsrs	r3, r0, #12
   111cc:	428b      	cmp	r3, r1
   111ce:	d319      	bcc.n	11204 <__aeabi_uidiv+0x6c>
   111d0:	e000      	b.n	111d4 <__aeabi_uidiv+0x3c>
   111d2:	0a09      	lsrs	r1, r1, #8
   111d4:	0bc3      	lsrs	r3, r0, #15
   111d6:	428b      	cmp	r3, r1
   111d8:	d301      	bcc.n	111de <__aeabi_uidiv+0x46>
   111da:	03cb      	lsls	r3, r1, #15
   111dc:	1ac0      	subs	r0, r0, r3
   111de:	4152      	adcs	r2, r2
   111e0:	0b83      	lsrs	r3, r0, #14
   111e2:	428b      	cmp	r3, r1
   111e4:	d301      	bcc.n	111ea <__aeabi_uidiv+0x52>
   111e6:	038b      	lsls	r3, r1, #14
   111e8:	1ac0      	subs	r0, r0, r3
   111ea:	4152      	adcs	r2, r2
   111ec:	0b43      	lsrs	r3, r0, #13
   111ee:	428b      	cmp	r3, r1
   111f0:	d301      	bcc.n	111f6 <__aeabi_uidiv+0x5e>
   111f2:	034b      	lsls	r3, r1, #13
   111f4:	1ac0      	subs	r0, r0, r3
   111f6:	4152      	adcs	r2, r2
   111f8:	0b03      	lsrs	r3, r0, #12
   111fa:	428b      	cmp	r3, r1
   111fc:	d301      	bcc.n	11202 <__aeabi_uidiv+0x6a>
   111fe:	030b      	lsls	r3, r1, #12
   11200:	1ac0      	subs	r0, r0, r3
   11202:	4152      	adcs	r2, r2
   11204:	0ac3      	lsrs	r3, r0, #11
   11206:	428b      	cmp	r3, r1
   11208:	d301      	bcc.n	1120e <__aeabi_uidiv+0x76>
   1120a:	02cb      	lsls	r3, r1, #11
   1120c:	1ac0      	subs	r0, r0, r3
   1120e:	4152      	adcs	r2, r2
   11210:	0a83      	lsrs	r3, r0, #10
   11212:	428b      	cmp	r3, r1
   11214:	d301      	bcc.n	1121a <__aeabi_uidiv+0x82>
   11216:	028b      	lsls	r3, r1, #10
   11218:	1ac0      	subs	r0, r0, r3
   1121a:	4152      	adcs	r2, r2
   1121c:	0a43      	lsrs	r3, r0, #9
   1121e:	428b      	cmp	r3, r1
   11220:	d301      	bcc.n	11226 <__aeabi_uidiv+0x8e>
   11222:	024b      	lsls	r3, r1, #9
   11224:	1ac0      	subs	r0, r0, r3
   11226:	4152      	adcs	r2, r2
   11228:	0a03      	lsrs	r3, r0, #8
   1122a:	428b      	cmp	r3, r1
   1122c:	d301      	bcc.n	11232 <__aeabi_uidiv+0x9a>
   1122e:	020b      	lsls	r3, r1, #8
   11230:	1ac0      	subs	r0, r0, r3
   11232:	4152      	adcs	r2, r2
   11234:	d2cd      	bcs.n	111d2 <__aeabi_uidiv+0x3a>
   11236:	09c3      	lsrs	r3, r0, #7
   11238:	428b      	cmp	r3, r1
   1123a:	d301      	bcc.n	11240 <__aeabi_uidiv+0xa8>
   1123c:	01cb      	lsls	r3, r1, #7
   1123e:	1ac0      	subs	r0, r0, r3
   11240:	4152      	adcs	r2, r2
   11242:	0983      	lsrs	r3, r0, #6
   11244:	428b      	cmp	r3, r1
   11246:	d301      	bcc.n	1124c <__aeabi_uidiv+0xb4>
   11248:	018b      	lsls	r3, r1, #6
   1124a:	1ac0      	subs	r0, r0, r3
   1124c:	4152      	adcs	r2, r2
   1124e:	0943      	lsrs	r3, r0, #5
   11250:	428b      	cmp	r3, r1
   11252:	d301      	bcc.n	11258 <__aeabi_uidiv+0xc0>
   11254:	014b      	lsls	r3, r1, #5
   11256:	1ac0      	subs	r0, r0, r3
   11258:	4152      	adcs	r2, r2
   1125a:	0903      	lsrs	r3, r0, #4
   1125c:	428b      	cmp	r3, r1
   1125e:	d301      	bcc.n	11264 <__aeabi_uidiv+0xcc>
   11260:	010b      	lsls	r3, r1, #4
   11262:	1ac0      	subs	r0, r0, r3
   11264:	4152      	adcs	r2, r2
   11266:	08c3      	lsrs	r3, r0, #3
   11268:	428b      	cmp	r3, r1
   1126a:	d301      	bcc.n	11270 <__aeabi_uidiv+0xd8>
   1126c:	00cb      	lsls	r3, r1, #3
   1126e:	1ac0      	subs	r0, r0, r3
   11270:	4152      	adcs	r2, r2
   11272:	0883      	lsrs	r3, r0, #2
   11274:	428b      	cmp	r3, r1
   11276:	d301      	bcc.n	1127c <__aeabi_uidiv+0xe4>
   11278:	008b      	lsls	r3, r1, #2
   1127a:	1ac0      	subs	r0, r0, r3
   1127c:	4152      	adcs	r2, r2
   1127e:	0843      	lsrs	r3, r0, #1
   11280:	428b      	cmp	r3, r1
   11282:	d301      	bcc.n	11288 <__aeabi_uidiv+0xf0>
   11284:	004b      	lsls	r3, r1, #1
   11286:	1ac0      	subs	r0, r0, r3
   11288:	4152      	adcs	r2, r2
   1128a:	1a41      	subs	r1, r0, r1
   1128c:	d200      	bcs.n	11290 <__aeabi_uidiv+0xf8>
   1128e:	4601      	mov	r1, r0
   11290:	4152      	adcs	r2, r2
   11292:	4610      	mov	r0, r2
   11294:	4770      	bx	lr
   11296:	e7ff      	b.n	11298 <__aeabi_uidiv+0x100>
   11298:	b501      	push	{r0, lr}
   1129a:	2000      	movs	r0, #0
   1129c:	f000 f8f0 	bl	11480 <__aeabi_idiv0>
   112a0:	bd02      	pop	{r1, pc}
   112a2:	46c0      	nop			; (mov r8, r8)

000112a4 <__aeabi_uidivmod>:
   112a4:	2900      	cmp	r1, #0
   112a6:	d0f7      	beq.n	11298 <__aeabi_uidiv+0x100>
   112a8:	e776      	b.n	11198 <__aeabi_uidiv>
   112aa:	4770      	bx	lr

000112ac <__aeabi_idiv>:
   112ac:	4603      	mov	r3, r0
   112ae:	430b      	orrs	r3, r1
   112b0:	d47f      	bmi.n	113b2 <__aeabi_idiv+0x106>
   112b2:	2200      	movs	r2, #0
   112b4:	0843      	lsrs	r3, r0, #1
   112b6:	428b      	cmp	r3, r1
   112b8:	d374      	bcc.n	113a4 <__aeabi_idiv+0xf8>
   112ba:	0903      	lsrs	r3, r0, #4
   112bc:	428b      	cmp	r3, r1
   112be:	d35f      	bcc.n	11380 <__aeabi_idiv+0xd4>
   112c0:	0a03      	lsrs	r3, r0, #8
   112c2:	428b      	cmp	r3, r1
   112c4:	d344      	bcc.n	11350 <__aeabi_idiv+0xa4>
   112c6:	0b03      	lsrs	r3, r0, #12
   112c8:	428b      	cmp	r3, r1
   112ca:	d328      	bcc.n	1131e <__aeabi_idiv+0x72>
   112cc:	0c03      	lsrs	r3, r0, #16
   112ce:	428b      	cmp	r3, r1
   112d0:	d30d      	bcc.n	112ee <__aeabi_idiv+0x42>
   112d2:	22ff      	movs	r2, #255	; 0xff
   112d4:	0209      	lsls	r1, r1, #8
   112d6:	ba12      	rev	r2, r2
   112d8:	0c03      	lsrs	r3, r0, #16
   112da:	428b      	cmp	r3, r1
   112dc:	d302      	bcc.n	112e4 <__aeabi_idiv+0x38>
   112de:	1212      	asrs	r2, r2, #8
   112e0:	0209      	lsls	r1, r1, #8
   112e2:	d065      	beq.n	113b0 <__aeabi_idiv+0x104>
   112e4:	0b03      	lsrs	r3, r0, #12
   112e6:	428b      	cmp	r3, r1
   112e8:	d319      	bcc.n	1131e <__aeabi_idiv+0x72>
   112ea:	e000      	b.n	112ee <__aeabi_idiv+0x42>
   112ec:	0a09      	lsrs	r1, r1, #8
   112ee:	0bc3      	lsrs	r3, r0, #15
   112f0:	428b      	cmp	r3, r1
   112f2:	d301      	bcc.n	112f8 <__aeabi_idiv+0x4c>
   112f4:	03cb      	lsls	r3, r1, #15
   112f6:	1ac0      	subs	r0, r0, r3
   112f8:	4152      	adcs	r2, r2
   112fa:	0b83      	lsrs	r3, r0, #14
   112fc:	428b      	cmp	r3, r1
   112fe:	d301      	bcc.n	11304 <__aeabi_idiv+0x58>
   11300:	038b      	lsls	r3, r1, #14
   11302:	1ac0      	subs	r0, r0, r3
   11304:	4152      	adcs	r2, r2
   11306:	0b43      	lsrs	r3, r0, #13
   11308:	428b      	cmp	r3, r1
   1130a:	d301      	bcc.n	11310 <__aeabi_idiv+0x64>
   1130c:	034b      	lsls	r3, r1, #13
   1130e:	1ac0      	subs	r0, r0, r3
   11310:	4152      	adcs	r2, r2
   11312:	0b03      	lsrs	r3, r0, #12
   11314:	428b      	cmp	r3, r1
   11316:	d301      	bcc.n	1131c <__aeabi_idiv+0x70>
   11318:	030b      	lsls	r3, r1, #12
   1131a:	1ac0      	subs	r0, r0, r3
   1131c:	4152      	adcs	r2, r2
   1131e:	0ac3      	lsrs	r3, r0, #11
   11320:	428b      	cmp	r3, r1
   11322:	d301      	bcc.n	11328 <__aeabi_idiv+0x7c>
   11324:	02cb      	lsls	r3, r1, #11
   11326:	1ac0      	subs	r0, r0, r3
   11328:	4152      	adcs	r2, r2
   1132a:	0a83      	lsrs	r3, r0, #10
   1132c:	428b      	cmp	r3, r1
   1132e:	d301      	bcc.n	11334 <__aeabi_idiv+0x88>
   11330:	028b      	lsls	r3, r1, #10
   11332:	1ac0      	subs	r0, r0, r3
   11334:	4152      	adcs	r2, r2
   11336:	0a43      	lsrs	r3, r0, #9
   11338:	428b      	cmp	r3, r1
   1133a:	d301      	bcc.n	11340 <__aeabi_idiv+0x94>
   1133c:	024b      	lsls	r3, r1, #9
   1133e:	1ac0      	subs	r0, r0, r3
   11340:	4152      	adcs	r2, r2
   11342:	0a03      	lsrs	r3, r0, #8
   11344:	428b      	cmp	r3, r1
   11346:	d301      	bcc.n	1134c <__aeabi_idiv+0xa0>
   11348:	020b      	lsls	r3, r1, #8
   1134a:	1ac0      	subs	r0, r0, r3
   1134c:	4152      	adcs	r2, r2
   1134e:	d2cd      	bcs.n	112ec <__aeabi_idiv+0x40>
   11350:	09c3      	lsrs	r3, r0, #7
   11352:	428b      	cmp	r3, r1
   11354:	d301      	bcc.n	1135a <__aeabi_idiv+0xae>
   11356:	01cb      	lsls	r3, r1, #7
   11358:	1ac0      	subs	r0, r0, r3
   1135a:	4152      	adcs	r2, r2
   1135c:	0983      	lsrs	r3, r0, #6
   1135e:	428b      	cmp	r3, r1
   11360:	d301      	bcc.n	11366 <__aeabi_idiv+0xba>
   11362:	018b      	lsls	r3, r1, #6
   11364:	1ac0      	subs	r0, r0, r3
   11366:	4152      	adcs	r2, r2
   11368:	0943      	lsrs	r3, r0, #5
   1136a:	428b      	cmp	r3, r1
   1136c:	d301      	bcc.n	11372 <__aeabi_idiv+0xc6>
   1136e:	014b      	lsls	r3, r1, #5
   11370:	1ac0      	subs	r0, r0, r3
   11372:	4152      	adcs	r2, r2
   11374:	0903      	lsrs	r3, r0, #4
   11376:	428b      	cmp	r3, r1
   11378:	d301      	bcc.n	1137e <__aeabi_idiv+0xd2>
   1137a:	010b      	lsls	r3, r1, #4
   1137c:	1ac0      	subs	r0, r0, r3
   1137e:	4152      	adcs	r2, r2
   11380:	08c3      	lsrs	r3, r0, #3
   11382:	428b      	cmp	r3, r1
   11384:	d301      	bcc.n	1138a <__aeabi_idiv+0xde>
   11386:	00cb      	lsls	r3, r1, #3
   11388:	1ac0      	subs	r0, r0, r3
   1138a:	4152      	adcs	r2, r2
   1138c:	0883      	lsrs	r3, r0, #2
   1138e:	428b      	cmp	r3, r1
   11390:	d301      	bcc.n	11396 <__aeabi_idiv+0xea>
   11392:	008b      	lsls	r3, r1, #2
   11394:	1ac0      	subs	r0, r0, r3
   11396:	4152      	adcs	r2, r2
   11398:	0843      	lsrs	r3, r0, #1
   1139a:	428b      	cmp	r3, r1
   1139c:	d301      	bcc.n	113a2 <__aeabi_idiv+0xf6>
   1139e:	004b      	lsls	r3, r1, #1
   113a0:	1ac0      	subs	r0, r0, r3
   113a2:	4152      	adcs	r2, r2
   113a4:	1a41      	subs	r1, r0, r1
   113a6:	d200      	bcs.n	113aa <__aeabi_idiv+0xfe>
   113a8:	4601      	mov	r1, r0
   113aa:	4152      	adcs	r2, r2
   113ac:	4610      	mov	r0, r2
   113ae:	4770      	bx	lr
   113b0:	e05d      	b.n	1146e <__aeabi_idiv+0x1c2>
   113b2:	0fca      	lsrs	r2, r1, #31
   113b4:	d000      	beq.n	113b8 <__aeabi_idiv+0x10c>
   113b6:	4249      	negs	r1, r1
   113b8:	1003      	asrs	r3, r0, #32
   113ba:	d300      	bcc.n	113be <__aeabi_idiv+0x112>
   113bc:	4240      	negs	r0, r0
   113be:	4053      	eors	r3, r2
   113c0:	2200      	movs	r2, #0
   113c2:	469c      	mov	ip, r3
   113c4:	0903      	lsrs	r3, r0, #4
   113c6:	428b      	cmp	r3, r1
   113c8:	d32d      	bcc.n	11426 <__aeabi_idiv+0x17a>
   113ca:	0a03      	lsrs	r3, r0, #8
   113cc:	428b      	cmp	r3, r1
   113ce:	d312      	bcc.n	113f6 <__aeabi_idiv+0x14a>
   113d0:	22fc      	movs	r2, #252	; 0xfc
   113d2:	0189      	lsls	r1, r1, #6
   113d4:	ba12      	rev	r2, r2
   113d6:	0a03      	lsrs	r3, r0, #8
   113d8:	428b      	cmp	r3, r1
   113da:	d30c      	bcc.n	113f6 <__aeabi_idiv+0x14a>
   113dc:	0189      	lsls	r1, r1, #6
   113de:	1192      	asrs	r2, r2, #6
   113e0:	428b      	cmp	r3, r1
   113e2:	d308      	bcc.n	113f6 <__aeabi_idiv+0x14a>
   113e4:	0189      	lsls	r1, r1, #6
   113e6:	1192      	asrs	r2, r2, #6
   113e8:	428b      	cmp	r3, r1
   113ea:	d304      	bcc.n	113f6 <__aeabi_idiv+0x14a>
   113ec:	0189      	lsls	r1, r1, #6
   113ee:	d03a      	beq.n	11466 <__aeabi_idiv+0x1ba>
   113f0:	1192      	asrs	r2, r2, #6
   113f2:	e000      	b.n	113f6 <__aeabi_idiv+0x14a>
   113f4:	0989      	lsrs	r1, r1, #6
   113f6:	09c3      	lsrs	r3, r0, #7
   113f8:	428b      	cmp	r3, r1
   113fa:	d301      	bcc.n	11400 <__aeabi_idiv+0x154>
   113fc:	01cb      	lsls	r3, r1, #7
   113fe:	1ac0      	subs	r0, r0, r3
   11400:	4152      	adcs	r2, r2
   11402:	0983      	lsrs	r3, r0, #6
   11404:	428b      	cmp	r3, r1
   11406:	d301      	bcc.n	1140c <__aeabi_idiv+0x160>
   11408:	018b      	lsls	r3, r1, #6
   1140a:	1ac0      	subs	r0, r0, r3
   1140c:	4152      	adcs	r2, r2
   1140e:	0943      	lsrs	r3, r0, #5
   11410:	428b      	cmp	r3, r1
   11412:	d301      	bcc.n	11418 <__aeabi_idiv+0x16c>
   11414:	014b      	lsls	r3, r1, #5
   11416:	1ac0      	subs	r0, r0, r3
   11418:	4152      	adcs	r2, r2
   1141a:	0903      	lsrs	r3, r0, #4
   1141c:	428b      	cmp	r3, r1
   1141e:	d301      	bcc.n	11424 <__aeabi_idiv+0x178>
   11420:	010b      	lsls	r3, r1, #4
   11422:	1ac0      	subs	r0, r0, r3
   11424:	4152      	adcs	r2, r2
   11426:	08c3      	lsrs	r3, r0, #3
   11428:	428b      	cmp	r3, r1
   1142a:	d301      	bcc.n	11430 <__aeabi_idiv+0x184>
   1142c:	00cb      	lsls	r3, r1, #3
   1142e:	1ac0      	subs	r0, r0, r3
   11430:	4152      	adcs	r2, r2
   11432:	0883      	lsrs	r3, r0, #2
   11434:	428b      	cmp	r3, r1
   11436:	d301      	bcc.n	1143c <__aeabi_idiv+0x190>
   11438:	008b      	lsls	r3, r1, #2
   1143a:	1ac0      	subs	r0, r0, r3
   1143c:	4152      	adcs	r2, r2
   1143e:	d2d9      	bcs.n	113f4 <__aeabi_idiv+0x148>
   11440:	0843      	lsrs	r3, r0, #1
   11442:	428b      	cmp	r3, r1
   11444:	d301      	bcc.n	1144a <__aeabi_idiv+0x19e>
   11446:	004b      	lsls	r3, r1, #1
   11448:	1ac0      	subs	r0, r0, r3
   1144a:	4152      	adcs	r2, r2
   1144c:	1a41      	subs	r1, r0, r1
   1144e:	d200      	bcs.n	11452 <__aeabi_idiv+0x1a6>
   11450:	4601      	mov	r1, r0
   11452:	4663      	mov	r3, ip
   11454:	4152      	adcs	r2, r2
   11456:	105b      	asrs	r3, r3, #1
   11458:	4610      	mov	r0, r2
   1145a:	d301      	bcc.n	11460 <__aeabi_idiv+0x1b4>
   1145c:	4240      	negs	r0, r0
   1145e:	2b00      	cmp	r3, #0
   11460:	d500      	bpl.n	11464 <__aeabi_idiv+0x1b8>
   11462:	4249      	negs	r1, r1
   11464:	4770      	bx	lr
   11466:	4663      	mov	r3, ip
   11468:	105b      	asrs	r3, r3, #1
   1146a:	d300      	bcc.n	1146e <__aeabi_idiv+0x1c2>
   1146c:	4240      	negs	r0, r0
   1146e:	b501      	push	{r0, lr}
   11470:	2000      	movs	r0, #0
   11472:	f000 f805 	bl	11480 <__aeabi_idiv0>
   11476:	bd02      	pop	{r1, pc}

00011478 <__aeabi_idivmod>:
   11478:	2900      	cmp	r1, #0
   1147a:	d0f8      	beq.n	1146e <__aeabi_idiv+0x1c2>
   1147c:	e716      	b.n	112ac <__aeabi_idiv>
   1147e:	4770      	bx	lr

00011480 <__aeabi_idiv0>:
   11480:	4770      	bx	lr
   11482:	46c0      	nop			; (mov r8, r8)

00011484 <__aeabi_lmul>:
   11484:	b5f0      	push	{r4, r5, r6, r7, lr}
   11486:	464f      	mov	r7, r9
   11488:	4646      	mov	r6, r8
   1148a:	b4c0      	push	{r6, r7}
   1148c:	0416      	lsls	r6, r2, #16
   1148e:	0c36      	lsrs	r6, r6, #16
   11490:	4699      	mov	r9, r3
   11492:	0033      	movs	r3, r6
   11494:	0405      	lsls	r5, r0, #16
   11496:	0c2c      	lsrs	r4, r5, #16
   11498:	0c07      	lsrs	r7, r0, #16
   1149a:	0c15      	lsrs	r5, r2, #16
   1149c:	4363      	muls	r3, r4
   1149e:	437e      	muls	r6, r7
   114a0:	436f      	muls	r7, r5
   114a2:	4365      	muls	r5, r4
   114a4:	0c1c      	lsrs	r4, r3, #16
   114a6:	19ad      	adds	r5, r5, r6
   114a8:	1964      	adds	r4, r4, r5
   114aa:	469c      	mov	ip, r3
   114ac:	42a6      	cmp	r6, r4
   114ae:	d903      	bls.n	114b8 <__aeabi_lmul+0x34>
   114b0:	2380      	movs	r3, #128	; 0x80
   114b2:	025b      	lsls	r3, r3, #9
   114b4:	4698      	mov	r8, r3
   114b6:	4447      	add	r7, r8
   114b8:	4663      	mov	r3, ip
   114ba:	0c25      	lsrs	r5, r4, #16
   114bc:	19ef      	adds	r7, r5, r7
   114be:	041d      	lsls	r5, r3, #16
   114c0:	464b      	mov	r3, r9
   114c2:	434a      	muls	r2, r1
   114c4:	4343      	muls	r3, r0
   114c6:	0c2d      	lsrs	r5, r5, #16
   114c8:	0424      	lsls	r4, r4, #16
   114ca:	1964      	adds	r4, r4, r5
   114cc:	1899      	adds	r1, r3, r2
   114ce:	19c9      	adds	r1, r1, r7
   114d0:	0020      	movs	r0, r4
   114d2:	bc0c      	pop	{r2, r3}
   114d4:	4690      	mov	r8, r2
   114d6:	4699      	mov	r9, r3
   114d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   114da:	46c0      	nop			; (mov r8, r8)

000114dc <atoi>:
   114dc:	b510      	push	{r4, lr}
   114de:	220a      	movs	r2, #10
   114e0:	2100      	movs	r1, #0
   114e2:	f000 fb7b 	bl	11bdc <strtol>
   114e6:	bd10      	pop	{r4, pc}

000114e8 <__libc_init_array>:
   114e8:	4b0e      	ldr	r3, [pc, #56]	; (11524 <__libc_init_array+0x3c>)
   114ea:	b570      	push	{r4, r5, r6, lr}
   114ec:	2500      	movs	r5, #0
   114ee:	001e      	movs	r6, r3
   114f0:	4c0d      	ldr	r4, [pc, #52]	; (11528 <__libc_init_array+0x40>)
   114f2:	1ae4      	subs	r4, r4, r3
   114f4:	10a4      	asrs	r4, r4, #2
   114f6:	42a5      	cmp	r5, r4
   114f8:	d004      	beq.n	11504 <__libc_init_array+0x1c>
   114fa:	00ab      	lsls	r3, r5, #2
   114fc:	58f3      	ldr	r3, [r6, r3]
   114fe:	4798      	blx	r3
   11500:	3501      	adds	r5, #1
   11502:	e7f8      	b.n	114f6 <__libc_init_array+0xe>
   11504:	f003 fa80 	bl	14a08 <_init>
   11508:	4b08      	ldr	r3, [pc, #32]	; (1152c <__libc_init_array+0x44>)
   1150a:	2500      	movs	r5, #0
   1150c:	001e      	movs	r6, r3
   1150e:	4c08      	ldr	r4, [pc, #32]	; (11530 <__libc_init_array+0x48>)
   11510:	1ae4      	subs	r4, r4, r3
   11512:	10a4      	asrs	r4, r4, #2
   11514:	42a5      	cmp	r5, r4
   11516:	d004      	beq.n	11522 <__libc_init_array+0x3a>
   11518:	00ab      	lsls	r3, r5, #2
   1151a:	58f3      	ldr	r3, [r6, r3]
   1151c:	4798      	blx	r3
   1151e:	3501      	adds	r5, #1
   11520:	e7f8      	b.n	11514 <__libc_init_array+0x2c>
   11522:	bd70      	pop	{r4, r5, r6, pc}
   11524:	00014a14 	.word	0x00014a14
   11528:	00014a14 	.word	0x00014a14
   1152c:	00014a14 	.word	0x00014a14
   11530:	00014a18 	.word	0x00014a18

00011534 <malloc>:
   11534:	b510      	push	{r4, lr}
   11536:	4b03      	ldr	r3, [pc, #12]	; (11544 <malloc+0x10>)
   11538:	0001      	movs	r1, r0
   1153a:	6818      	ldr	r0, [r3, #0]
   1153c:	f000 f87a 	bl	11634 <_malloc_r>
   11540:	bd10      	pop	{r4, pc}
   11542:	46c0      	nop			; (mov r8, r8)
   11544:	2000007c 	.word	0x2000007c

00011548 <free>:
   11548:	b510      	push	{r4, lr}
   1154a:	4b03      	ldr	r3, [pc, #12]	; (11558 <free+0x10>)
   1154c:	0001      	movs	r1, r0
   1154e:	6818      	ldr	r0, [r3, #0]
   11550:	f000 f82a 	bl	115a8 <_free_r>
   11554:	bd10      	pop	{r4, pc}
   11556:	46c0      	nop			; (mov r8, r8)
   11558:	2000007c 	.word	0x2000007c

0001155c <memcpy>:
   1155c:	2300      	movs	r3, #0
   1155e:	b510      	push	{r4, lr}
   11560:	429a      	cmp	r2, r3
   11562:	d003      	beq.n	1156c <memcpy+0x10>
   11564:	5ccc      	ldrb	r4, [r1, r3]
   11566:	54c4      	strb	r4, [r0, r3]
   11568:	3301      	adds	r3, #1
   1156a:	e7f9      	b.n	11560 <memcpy+0x4>
   1156c:	bd10      	pop	{r4, pc}

0001156e <memmove>:
   1156e:	b510      	push	{r4, lr}
   11570:	4288      	cmp	r0, r1
   11572:	d902      	bls.n	1157a <memmove+0xc>
   11574:	188b      	adds	r3, r1, r2
   11576:	4298      	cmp	r0, r3
   11578:	d301      	bcc.n	1157e <memmove+0x10>
   1157a:	2300      	movs	r3, #0
   1157c:	e005      	b.n	1158a <memmove+0x1c>
   1157e:	1a9b      	subs	r3, r3, r2
   11580:	3a01      	subs	r2, #1
   11582:	d308      	bcc.n	11596 <memmove+0x28>
   11584:	5c99      	ldrb	r1, [r3, r2]
   11586:	5481      	strb	r1, [r0, r2]
   11588:	e7fa      	b.n	11580 <memmove+0x12>
   1158a:	4293      	cmp	r3, r2
   1158c:	d003      	beq.n	11596 <memmove+0x28>
   1158e:	5ccc      	ldrb	r4, [r1, r3]
   11590:	54c4      	strb	r4, [r0, r3]
   11592:	3301      	adds	r3, #1
   11594:	e7f9      	b.n	1158a <memmove+0x1c>
   11596:	bd10      	pop	{r4, pc}

00011598 <memset>:
   11598:	0003      	movs	r3, r0
   1159a:	1882      	adds	r2, r0, r2
   1159c:	4293      	cmp	r3, r2
   1159e:	d002      	beq.n	115a6 <memset+0xe>
   115a0:	7019      	strb	r1, [r3, #0]
   115a2:	3301      	adds	r3, #1
   115a4:	e7fa      	b.n	1159c <memset+0x4>
   115a6:	4770      	bx	lr

000115a8 <_free_r>:
   115a8:	b530      	push	{r4, r5, lr}
   115aa:	2900      	cmp	r1, #0
   115ac:	d03e      	beq.n	1162c <_free_r+0x84>
   115ae:	3904      	subs	r1, #4
   115b0:	680b      	ldr	r3, [r1, #0]
   115b2:	2b00      	cmp	r3, #0
   115b4:	da00      	bge.n	115b8 <_free_r+0x10>
   115b6:	18c9      	adds	r1, r1, r3
   115b8:	4a1d      	ldr	r2, [pc, #116]	; (11630 <_free_r+0x88>)
   115ba:	6813      	ldr	r3, [r2, #0]
   115bc:	0014      	movs	r4, r2
   115be:	2b00      	cmp	r3, #0
   115c0:	d102      	bne.n	115c8 <_free_r+0x20>
   115c2:	604b      	str	r3, [r1, #4]
   115c4:	6011      	str	r1, [r2, #0]
   115c6:	e031      	b.n	1162c <_free_r+0x84>
   115c8:	428b      	cmp	r3, r1
   115ca:	d90d      	bls.n	115e8 <_free_r+0x40>
   115cc:	680a      	ldr	r2, [r1, #0]
   115ce:	1888      	adds	r0, r1, r2
   115d0:	4283      	cmp	r3, r0
   115d2:	d103      	bne.n	115dc <_free_r+0x34>
   115d4:	6818      	ldr	r0, [r3, #0]
   115d6:	685b      	ldr	r3, [r3, #4]
   115d8:	1882      	adds	r2, r0, r2
   115da:	600a      	str	r2, [r1, #0]
   115dc:	604b      	str	r3, [r1, #4]
   115de:	6021      	str	r1, [r4, #0]
   115e0:	e024      	b.n	1162c <_free_r+0x84>
   115e2:	428a      	cmp	r2, r1
   115e4:	d803      	bhi.n	115ee <_free_r+0x46>
   115e6:	0013      	movs	r3, r2
   115e8:	685a      	ldr	r2, [r3, #4]
   115ea:	2a00      	cmp	r2, #0
   115ec:	d1f9      	bne.n	115e2 <_free_r+0x3a>
   115ee:	681d      	ldr	r5, [r3, #0]
   115f0:	195c      	adds	r4, r3, r5
   115f2:	428c      	cmp	r4, r1
   115f4:	d10b      	bne.n	1160e <_free_r+0x66>
   115f6:	6809      	ldr	r1, [r1, #0]
   115f8:	1869      	adds	r1, r5, r1
   115fa:	1858      	adds	r0, r3, r1
   115fc:	6019      	str	r1, [r3, #0]
   115fe:	4282      	cmp	r2, r0
   11600:	d114      	bne.n	1162c <_free_r+0x84>
   11602:	6810      	ldr	r0, [r2, #0]
   11604:	6852      	ldr	r2, [r2, #4]
   11606:	1841      	adds	r1, r0, r1
   11608:	6019      	str	r1, [r3, #0]
   1160a:	605a      	str	r2, [r3, #4]
   1160c:	e00e      	b.n	1162c <_free_r+0x84>
   1160e:	428c      	cmp	r4, r1
   11610:	d902      	bls.n	11618 <_free_r+0x70>
   11612:	230c      	movs	r3, #12
   11614:	6003      	str	r3, [r0, #0]
   11616:	e009      	b.n	1162c <_free_r+0x84>
   11618:	6808      	ldr	r0, [r1, #0]
   1161a:	180c      	adds	r4, r1, r0
   1161c:	42a2      	cmp	r2, r4
   1161e:	d103      	bne.n	11628 <_free_r+0x80>
   11620:	6814      	ldr	r4, [r2, #0]
   11622:	6852      	ldr	r2, [r2, #4]
   11624:	1820      	adds	r0, r4, r0
   11626:	6008      	str	r0, [r1, #0]
   11628:	604a      	str	r2, [r1, #4]
   1162a:	6059      	str	r1, [r3, #4]
   1162c:	bd30      	pop	{r4, r5, pc}
   1162e:	46c0      	nop			; (mov r8, r8)
   11630:	20000300 	.word	0x20000300

00011634 <_malloc_r>:
   11634:	2303      	movs	r3, #3
   11636:	b570      	push	{r4, r5, r6, lr}
   11638:	1ccd      	adds	r5, r1, #3
   1163a:	439d      	bics	r5, r3
   1163c:	3508      	adds	r5, #8
   1163e:	0006      	movs	r6, r0
   11640:	2d0c      	cmp	r5, #12
   11642:	d201      	bcs.n	11648 <_malloc_r+0x14>
   11644:	250c      	movs	r5, #12
   11646:	e005      	b.n	11654 <_malloc_r+0x20>
   11648:	2d00      	cmp	r5, #0
   1164a:	da03      	bge.n	11654 <_malloc_r+0x20>
   1164c:	230c      	movs	r3, #12
   1164e:	2000      	movs	r0, #0
   11650:	6033      	str	r3, [r6, #0]
   11652:	e040      	b.n	116d6 <_malloc_r+0xa2>
   11654:	42a9      	cmp	r1, r5
   11656:	d8f9      	bhi.n	1164c <_malloc_r+0x18>
   11658:	4b1f      	ldr	r3, [pc, #124]	; (116d8 <_malloc_r+0xa4>)
   1165a:	681c      	ldr	r4, [r3, #0]
   1165c:	001a      	movs	r2, r3
   1165e:	0021      	movs	r1, r4
   11660:	2900      	cmp	r1, #0
   11662:	d013      	beq.n	1168c <_malloc_r+0x58>
   11664:	680b      	ldr	r3, [r1, #0]
   11666:	1b5b      	subs	r3, r3, r5
   11668:	d40d      	bmi.n	11686 <_malloc_r+0x52>
   1166a:	2b0b      	cmp	r3, #11
   1166c:	d902      	bls.n	11674 <_malloc_r+0x40>
   1166e:	600b      	str	r3, [r1, #0]
   11670:	18cc      	adds	r4, r1, r3
   11672:	e01e      	b.n	116b2 <_malloc_r+0x7e>
   11674:	428c      	cmp	r4, r1
   11676:	d102      	bne.n	1167e <_malloc_r+0x4a>
   11678:	6863      	ldr	r3, [r4, #4]
   1167a:	6013      	str	r3, [r2, #0]
   1167c:	e01a      	b.n	116b4 <_malloc_r+0x80>
   1167e:	684b      	ldr	r3, [r1, #4]
   11680:	6063      	str	r3, [r4, #4]
   11682:	000c      	movs	r4, r1
   11684:	e016      	b.n	116b4 <_malloc_r+0x80>
   11686:	000c      	movs	r4, r1
   11688:	6849      	ldr	r1, [r1, #4]
   1168a:	e7e9      	b.n	11660 <_malloc_r+0x2c>
   1168c:	4c13      	ldr	r4, [pc, #76]	; (116dc <_malloc_r+0xa8>)
   1168e:	6823      	ldr	r3, [r4, #0]
   11690:	2b00      	cmp	r3, #0
   11692:	d103      	bne.n	1169c <_malloc_r+0x68>
   11694:	0030      	movs	r0, r6
   11696:	f000 f8bd 	bl	11814 <_sbrk_r>
   1169a:	6020      	str	r0, [r4, #0]
   1169c:	0029      	movs	r1, r5
   1169e:	0030      	movs	r0, r6
   116a0:	f000 f8b8 	bl	11814 <_sbrk_r>
   116a4:	1c43      	adds	r3, r0, #1
   116a6:	d0d1      	beq.n	1164c <_malloc_r+0x18>
   116a8:	2303      	movs	r3, #3
   116aa:	1cc4      	adds	r4, r0, #3
   116ac:	439c      	bics	r4, r3
   116ae:	42a0      	cmp	r0, r4
   116b0:	d10a      	bne.n	116c8 <_malloc_r+0x94>
   116b2:	6025      	str	r5, [r4, #0]
   116b4:	0020      	movs	r0, r4
   116b6:	2207      	movs	r2, #7
   116b8:	300b      	adds	r0, #11
   116ba:	1d23      	adds	r3, r4, #4
   116bc:	4390      	bics	r0, r2
   116be:	1ac3      	subs	r3, r0, r3
   116c0:	d009      	beq.n	116d6 <_malloc_r+0xa2>
   116c2:	425a      	negs	r2, r3
   116c4:	50e2      	str	r2, [r4, r3]
   116c6:	e006      	b.n	116d6 <_malloc_r+0xa2>
   116c8:	1a21      	subs	r1, r4, r0
   116ca:	0030      	movs	r0, r6
   116cc:	f000 f8a2 	bl	11814 <_sbrk_r>
   116d0:	1c43      	adds	r3, r0, #1
   116d2:	d1ee      	bne.n	116b2 <_malloc_r+0x7e>
   116d4:	e7ba      	b.n	1164c <_malloc_r+0x18>
   116d6:	bd70      	pop	{r4, r5, r6, pc}
   116d8:	20000300 	.word	0x20000300
   116dc:	200002fc 	.word	0x200002fc

000116e0 <iprintf>:
   116e0:	b40f      	push	{r0, r1, r2, r3}
   116e2:	4b0b      	ldr	r3, [pc, #44]	; (11710 <iprintf+0x30>)
   116e4:	b513      	push	{r0, r1, r4, lr}
   116e6:	681c      	ldr	r4, [r3, #0]
   116e8:	2c00      	cmp	r4, #0
   116ea:	d005      	beq.n	116f8 <iprintf+0x18>
   116ec:	69a3      	ldr	r3, [r4, #24]
   116ee:	2b00      	cmp	r3, #0
   116f0:	d102      	bne.n	116f8 <iprintf+0x18>
   116f2:	0020      	movs	r0, r4
   116f4:	f000 fc40 	bl	11f78 <__sinit>
   116f8:	ab05      	add	r3, sp, #20
   116fa:	9a04      	ldr	r2, [sp, #16]
   116fc:	68a1      	ldr	r1, [r4, #8]
   116fe:	0020      	movs	r0, r4
   11700:	9301      	str	r3, [sp, #4]
   11702:	f000 feb9 	bl	12478 <_vfiprintf_r>
   11706:	bc16      	pop	{r1, r2, r4}
   11708:	bc08      	pop	{r3}
   1170a:	b004      	add	sp, #16
   1170c:	4718      	bx	r3
   1170e:	46c0      	nop			; (mov r8, r8)
   11710:	2000007c 	.word	0x2000007c

00011714 <putchar>:
   11714:	4b08      	ldr	r3, [pc, #32]	; (11738 <putchar+0x24>)
   11716:	b570      	push	{r4, r5, r6, lr}
   11718:	681c      	ldr	r4, [r3, #0]
   1171a:	0005      	movs	r5, r0
   1171c:	2c00      	cmp	r4, #0
   1171e:	d005      	beq.n	1172c <putchar+0x18>
   11720:	69a3      	ldr	r3, [r4, #24]
   11722:	2b00      	cmp	r3, #0
   11724:	d102      	bne.n	1172c <putchar+0x18>
   11726:	0020      	movs	r0, r4
   11728:	f000 fc26 	bl	11f78 <__sinit>
   1172c:	0029      	movs	r1, r5
   1172e:	68a2      	ldr	r2, [r4, #8]
   11730:	0020      	movs	r0, r4
   11732:	f001 f94d 	bl	129d0 <_putc_r>
   11736:	bd70      	pop	{r4, r5, r6, pc}
   11738:	2000007c 	.word	0x2000007c

0001173c <_puts_r>:
   1173c:	b570      	push	{r4, r5, r6, lr}
   1173e:	0005      	movs	r5, r0
   11740:	000e      	movs	r6, r1
   11742:	2800      	cmp	r0, #0
   11744:	d004      	beq.n	11750 <_puts_r+0x14>
   11746:	6983      	ldr	r3, [r0, #24]
   11748:	2b00      	cmp	r3, #0
   1174a:	d101      	bne.n	11750 <_puts_r+0x14>
   1174c:	f000 fc14 	bl	11f78 <__sinit>
   11750:	69ab      	ldr	r3, [r5, #24]
   11752:	68ac      	ldr	r4, [r5, #8]
   11754:	2b00      	cmp	r3, #0
   11756:	d102      	bne.n	1175e <_puts_r+0x22>
   11758:	0028      	movs	r0, r5
   1175a:	f000 fc0d 	bl	11f78 <__sinit>
   1175e:	4b25      	ldr	r3, [pc, #148]	; (117f4 <_puts_r+0xb8>)
   11760:	429c      	cmp	r4, r3
   11762:	d101      	bne.n	11768 <_puts_r+0x2c>
   11764:	686c      	ldr	r4, [r5, #4]
   11766:	e008      	b.n	1177a <_puts_r+0x3e>
   11768:	4b23      	ldr	r3, [pc, #140]	; (117f8 <_puts_r+0xbc>)
   1176a:	429c      	cmp	r4, r3
   1176c:	d101      	bne.n	11772 <_puts_r+0x36>
   1176e:	68ac      	ldr	r4, [r5, #8]
   11770:	e003      	b.n	1177a <_puts_r+0x3e>
   11772:	4b22      	ldr	r3, [pc, #136]	; (117fc <_puts_r+0xc0>)
   11774:	429c      	cmp	r4, r3
   11776:	d100      	bne.n	1177a <_puts_r+0x3e>
   11778:	68ec      	ldr	r4, [r5, #12]
   1177a:	89a3      	ldrh	r3, [r4, #12]
   1177c:	071b      	lsls	r3, r3, #28
   1177e:	d502      	bpl.n	11786 <_puts_r+0x4a>
   11780:	6923      	ldr	r3, [r4, #16]
   11782:	2b00      	cmp	r3, #0
   11784:	d111      	bne.n	117aa <_puts_r+0x6e>
   11786:	0021      	movs	r1, r4
   11788:	0028      	movs	r0, r5
   1178a:	f000 fa8b 	bl	11ca4 <__swsetup_r>
   1178e:	2800      	cmp	r0, #0
   11790:	d00b      	beq.n	117aa <_puts_r+0x6e>
   11792:	2001      	movs	r0, #1
   11794:	4240      	negs	r0, r0
   11796:	e02b      	b.n	117f0 <_puts_r+0xb4>
   11798:	3b01      	subs	r3, #1
   1179a:	3601      	adds	r6, #1
   1179c:	60a3      	str	r3, [r4, #8]
   1179e:	2b00      	cmp	r3, #0
   117a0:	db08      	blt.n	117b4 <_puts_r+0x78>
   117a2:	6823      	ldr	r3, [r4, #0]
   117a4:	1c5a      	adds	r2, r3, #1
   117a6:	6022      	str	r2, [r4, #0]
   117a8:	7019      	strb	r1, [r3, #0]
   117aa:	7831      	ldrb	r1, [r6, #0]
   117ac:	68a3      	ldr	r3, [r4, #8]
   117ae:	2900      	cmp	r1, #0
   117b0:	d1f2      	bne.n	11798 <_puts_r+0x5c>
   117b2:	e00b      	b.n	117cc <_puts_r+0x90>
   117b4:	69a2      	ldr	r2, [r4, #24]
   117b6:	4293      	cmp	r3, r2
   117b8:	db01      	blt.n	117be <_puts_r+0x82>
   117ba:	290a      	cmp	r1, #10
   117bc:	d1f1      	bne.n	117a2 <_puts_r+0x66>
   117be:	0022      	movs	r2, r4
   117c0:	0028      	movs	r0, r5
   117c2:	f000 fa17 	bl	11bf4 <__swbuf_r>
   117c6:	1c43      	adds	r3, r0, #1
   117c8:	d1ef      	bne.n	117aa <_puts_r+0x6e>
   117ca:	e7e2      	b.n	11792 <_puts_r+0x56>
   117cc:	3b01      	subs	r3, #1
   117ce:	60a3      	str	r3, [r4, #8]
   117d0:	2b00      	cmp	r3, #0
   117d2:	da08      	bge.n	117e6 <_puts_r+0xaa>
   117d4:	0022      	movs	r2, r4
   117d6:	310a      	adds	r1, #10
   117d8:	0028      	movs	r0, r5
   117da:	f000 fa0b 	bl	11bf4 <__swbuf_r>
   117de:	1c43      	adds	r3, r0, #1
   117e0:	d0d7      	beq.n	11792 <_puts_r+0x56>
   117e2:	200a      	movs	r0, #10
   117e4:	e004      	b.n	117f0 <_puts_r+0xb4>
   117e6:	200a      	movs	r0, #10
   117e8:	6823      	ldr	r3, [r4, #0]
   117ea:	1c5a      	adds	r2, r3, #1
   117ec:	6022      	str	r2, [r4, #0]
   117ee:	7018      	strb	r0, [r3, #0]
   117f0:	bd70      	pop	{r4, r5, r6, pc}
   117f2:	46c0      	nop			; (mov r8, r8)
   117f4:	00014974 	.word	0x00014974
   117f8:	00014994 	.word	0x00014994
   117fc:	000149b4 	.word	0x000149b4

00011800 <puts>:
   11800:	b510      	push	{r4, lr}
   11802:	4b03      	ldr	r3, [pc, #12]	; (11810 <puts+0x10>)
   11804:	0001      	movs	r1, r0
   11806:	6818      	ldr	r0, [r3, #0]
   11808:	f7ff ff98 	bl	1173c <_puts_r>
   1180c:	bd10      	pop	{r4, pc}
   1180e:	46c0      	nop			; (mov r8, r8)
   11810:	2000007c 	.word	0x2000007c

00011814 <_sbrk_r>:
   11814:	2300      	movs	r3, #0
   11816:	b570      	push	{r4, r5, r6, lr}
   11818:	4c06      	ldr	r4, [pc, #24]	; (11834 <_sbrk_r+0x20>)
   1181a:	0005      	movs	r5, r0
   1181c:	0008      	movs	r0, r1
   1181e:	6023      	str	r3, [r4, #0]
   11820:	f7fc fd1c 	bl	e25c <_sbrk>
   11824:	1c43      	adds	r3, r0, #1
   11826:	d103      	bne.n	11830 <_sbrk_r+0x1c>
   11828:	6823      	ldr	r3, [r4, #0]
   1182a:	2b00      	cmp	r3, #0
   1182c:	d000      	beq.n	11830 <_sbrk_r+0x1c>
   1182e:	602b      	str	r3, [r5, #0]
   11830:	bd70      	pop	{r4, r5, r6, pc}
   11832:	46c0      	nop			; (mov r8, r8)
   11834:	20000e38 	.word	0x20000e38

00011838 <setbuf>:
   11838:	424a      	negs	r2, r1
   1183a:	414a      	adcs	r2, r1
   1183c:	2380      	movs	r3, #128	; 0x80
   1183e:	b510      	push	{r4, lr}
   11840:	0052      	lsls	r2, r2, #1
   11842:	00db      	lsls	r3, r3, #3
   11844:	f000 f802 	bl	1184c <setvbuf>
   11848:	bd10      	pop	{r4, pc}
	...

0001184c <setvbuf>:
   1184c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1184e:	001d      	movs	r5, r3
   11850:	4b51      	ldr	r3, [pc, #324]	; (11998 <setvbuf+0x14c>)
   11852:	b085      	sub	sp, #20
   11854:	681e      	ldr	r6, [r3, #0]
   11856:	0004      	movs	r4, r0
   11858:	000f      	movs	r7, r1
   1185a:	9200      	str	r2, [sp, #0]
   1185c:	2e00      	cmp	r6, #0
   1185e:	d005      	beq.n	1186c <setvbuf+0x20>
   11860:	69b3      	ldr	r3, [r6, #24]
   11862:	2b00      	cmp	r3, #0
   11864:	d102      	bne.n	1186c <setvbuf+0x20>
   11866:	0030      	movs	r0, r6
   11868:	f000 fb86 	bl	11f78 <__sinit>
   1186c:	4b4b      	ldr	r3, [pc, #300]	; (1199c <setvbuf+0x150>)
   1186e:	429c      	cmp	r4, r3
   11870:	d101      	bne.n	11876 <setvbuf+0x2a>
   11872:	6874      	ldr	r4, [r6, #4]
   11874:	e008      	b.n	11888 <setvbuf+0x3c>
   11876:	4b4a      	ldr	r3, [pc, #296]	; (119a0 <setvbuf+0x154>)
   11878:	429c      	cmp	r4, r3
   1187a:	d101      	bne.n	11880 <setvbuf+0x34>
   1187c:	68b4      	ldr	r4, [r6, #8]
   1187e:	e003      	b.n	11888 <setvbuf+0x3c>
   11880:	4b48      	ldr	r3, [pc, #288]	; (119a4 <setvbuf+0x158>)
   11882:	429c      	cmp	r4, r3
   11884:	d100      	bne.n	11888 <setvbuf+0x3c>
   11886:	68f4      	ldr	r4, [r6, #12]
   11888:	9b00      	ldr	r3, [sp, #0]
   1188a:	2b02      	cmp	r3, #2
   1188c:	d005      	beq.n	1189a <setvbuf+0x4e>
   1188e:	2b01      	cmp	r3, #1
   11890:	d900      	bls.n	11894 <setvbuf+0x48>
   11892:	e07c      	b.n	1198e <setvbuf+0x142>
   11894:	2d00      	cmp	r5, #0
   11896:	da00      	bge.n	1189a <setvbuf+0x4e>
   11898:	e079      	b.n	1198e <setvbuf+0x142>
   1189a:	0021      	movs	r1, r4
   1189c:	0030      	movs	r0, r6
   1189e:	f000 fafd 	bl	11e9c <_fflush_r>
   118a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
   118a4:	2900      	cmp	r1, #0
   118a6:	d008      	beq.n	118ba <setvbuf+0x6e>
   118a8:	0023      	movs	r3, r4
   118aa:	3344      	adds	r3, #68	; 0x44
   118ac:	4299      	cmp	r1, r3
   118ae:	d002      	beq.n	118b6 <setvbuf+0x6a>
   118b0:	0030      	movs	r0, r6
   118b2:	f7ff fe79 	bl	115a8 <_free_r>
   118b6:	2300      	movs	r3, #0
   118b8:	6363      	str	r3, [r4, #52]	; 0x34
   118ba:	2300      	movs	r3, #0
   118bc:	61a3      	str	r3, [r4, #24]
   118be:	6063      	str	r3, [r4, #4]
   118c0:	89a3      	ldrh	r3, [r4, #12]
   118c2:	061b      	lsls	r3, r3, #24
   118c4:	d503      	bpl.n	118ce <setvbuf+0x82>
   118c6:	6921      	ldr	r1, [r4, #16]
   118c8:	0030      	movs	r0, r6
   118ca:	f7ff fe6d 	bl	115a8 <_free_r>
   118ce:	89a2      	ldrh	r2, [r4, #12]
   118d0:	4b35      	ldr	r3, [pc, #212]	; (119a8 <setvbuf+0x15c>)
   118d2:	4013      	ands	r3, r2
   118d4:	81a3      	strh	r3, [r4, #12]
   118d6:	9b00      	ldr	r3, [sp, #0]
   118d8:	2b02      	cmp	r3, #2
   118da:	d021      	beq.n	11920 <setvbuf+0xd4>
   118dc:	ab03      	add	r3, sp, #12
   118de:	aa02      	add	r2, sp, #8
   118e0:	0021      	movs	r1, r4
   118e2:	0030      	movs	r0, r6
   118e4:	f000 fbdc 	bl	120a0 <__swhatbuf_r>
   118e8:	89a3      	ldrh	r3, [r4, #12]
   118ea:	4318      	orrs	r0, r3
   118ec:	81a0      	strh	r0, [r4, #12]
   118ee:	2d00      	cmp	r5, #0
   118f0:	d101      	bne.n	118f6 <setvbuf+0xaa>
   118f2:	9d02      	ldr	r5, [sp, #8]
   118f4:	e001      	b.n	118fa <setvbuf+0xae>
   118f6:	2f00      	cmp	r7, #0
   118f8:	d125      	bne.n	11946 <setvbuf+0xfa>
   118fa:	0028      	movs	r0, r5
   118fc:	f7ff fe1a 	bl	11534 <malloc>
   11900:	9501      	str	r5, [sp, #4]
   11902:	1e07      	subs	r7, r0, #0
   11904:	d11a      	bne.n	1193c <setvbuf+0xf0>
   11906:	9b02      	ldr	r3, [sp, #8]
   11908:	9301      	str	r3, [sp, #4]
   1190a:	42ab      	cmp	r3, r5
   1190c:	d102      	bne.n	11914 <setvbuf+0xc8>
   1190e:	2001      	movs	r0, #1
   11910:	4240      	negs	r0, r0
   11912:	e006      	b.n	11922 <setvbuf+0xd6>
   11914:	9801      	ldr	r0, [sp, #4]
   11916:	f7ff fe0d 	bl	11534 <malloc>
   1191a:	1e07      	subs	r7, r0, #0
   1191c:	d10e      	bne.n	1193c <setvbuf+0xf0>
   1191e:	e7f6      	b.n	1190e <setvbuf+0xc2>
   11920:	2000      	movs	r0, #0
   11922:	2202      	movs	r2, #2
   11924:	89a3      	ldrh	r3, [r4, #12]
   11926:	4313      	orrs	r3, r2
   11928:	81a3      	strh	r3, [r4, #12]
   1192a:	2300      	movs	r3, #0
   1192c:	60a3      	str	r3, [r4, #8]
   1192e:	0023      	movs	r3, r4
   11930:	3347      	adds	r3, #71	; 0x47
   11932:	6023      	str	r3, [r4, #0]
   11934:	6123      	str	r3, [r4, #16]
   11936:	2301      	movs	r3, #1
   11938:	6163      	str	r3, [r4, #20]
   1193a:	e02a      	b.n	11992 <setvbuf+0x146>
   1193c:	2280      	movs	r2, #128	; 0x80
   1193e:	89a3      	ldrh	r3, [r4, #12]
   11940:	9d01      	ldr	r5, [sp, #4]
   11942:	4313      	orrs	r3, r2
   11944:	81a3      	strh	r3, [r4, #12]
   11946:	69b3      	ldr	r3, [r6, #24]
   11948:	2b00      	cmp	r3, #0
   1194a:	d102      	bne.n	11952 <setvbuf+0x106>
   1194c:	0030      	movs	r0, r6
   1194e:	f000 fb13 	bl	11f78 <__sinit>
   11952:	9b00      	ldr	r3, [sp, #0]
   11954:	2b01      	cmp	r3, #1
   11956:	d103      	bne.n	11960 <setvbuf+0x114>
   11958:	89a3      	ldrh	r3, [r4, #12]
   1195a:	9a00      	ldr	r2, [sp, #0]
   1195c:	431a      	orrs	r2, r3
   1195e:	81a2      	strh	r2, [r4, #12]
   11960:	2308      	movs	r3, #8
   11962:	89a2      	ldrh	r2, [r4, #12]
   11964:	6027      	str	r7, [r4, #0]
   11966:	4013      	ands	r3, r2
   11968:	6127      	str	r7, [r4, #16]
   1196a:	6165      	str	r5, [r4, #20]
   1196c:	1e18      	subs	r0, r3, #0
   1196e:	d00c      	beq.n	1198a <setvbuf+0x13e>
   11970:	2301      	movs	r3, #1
   11972:	401a      	ands	r2, r3
   11974:	2300      	movs	r3, #0
   11976:	1e10      	subs	r0, r2, #0
   11978:	4298      	cmp	r0, r3
   1197a:	d004      	beq.n	11986 <setvbuf+0x13a>
   1197c:	426d      	negs	r5, r5
   1197e:	60a3      	str	r3, [r4, #8]
   11980:	61a5      	str	r5, [r4, #24]
   11982:	0018      	movs	r0, r3
   11984:	e005      	b.n	11992 <setvbuf+0x146>
   11986:	60a5      	str	r5, [r4, #8]
   11988:	e003      	b.n	11992 <setvbuf+0x146>
   1198a:	60a3      	str	r3, [r4, #8]
   1198c:	e001      	b.n	11992 <setvbuf+0x146>
   1198e:	2001      	movs	r0, #1
   11990:	4240      	negs	r0, r0
   11992:	b005      	add	sp, #20
   11994:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11996:	46c0      	nop			; (mov r8, r8)
   11998:	2000007c 	.word	0x2000007c
   1199c:	00014974 	.word	0x00014974
   119a0:	00014994 	.word	0x00014994
   119a4:	000149b4 	.word	0x000149b4
   119a8:	fffff35c 	.word	0xfffff35c

000119ac <siprintf>:
   119ac:	b40e      	push	{r1, r2, r3}
   119ae:	b510      	push	{r4, lr}
   119b0:	b09d      	sub	sp, #116	; 0x74
   119b2:	a902      	add	r1, sp, #8
   119b4:	9002      	str	r0, [sp, #8]
   119b6:	6108      	str	r0, [r1, #16]
   119b8:	480b      	ldr	r0, [pc, #44]	; (119e8 <siprintf+0x3c>)
   119ba:	2482      	movs	r4, #130	; 0x82
   119bc:	6088      	str	r0, [r1, #8]
   119be:	6148      	str	r0, [r1, #20]
   119c0:	2001      	movs	r0, #1
   119c2:	4240      	negs	r0, r0
   119c4:	ab1f      	add	r3, sp, #124	; 0x7c
   119c6:	81c8      	strh	r0, [r1, #14]
   119c8:	4808      	ldr	r0, [pc, #32]	; (119ec <siprintf+0x40>)
   119ca:	cb04      	ldmia	r3!, {r2}
   119cc:	00a4      	lsls	r4, r4, #2
   119ce:	6800      	ldr	r0, [r0, #0]
   119d0:	9301      	str	r3, [sp, #4]
   119d2:	818c      	strh	r4, [r1, #12]
   119d4:	f000 fc2a 	bl	1222c <_svfiprintf_r>
   119d8:	2300      	movs	r3, #0
   119da:	9a02      	ldr	r2, [sp, #8]
   119dc:	7013      	strb	r3, [r2, #0]
   119de:	b01d      	add	sp, #116	; 0x74
   119e0:	bc10      	pop	{r4}
   119e2:	bc08      	pop	{r3}
   119e4:	b003      	add	sp, #12
   119e6:	4718      	bx	r3
   119e8:	7fffffff 	.word	0x7fffffff
   119ec:	2000007c 	.word	0x2000007c

000119f0 <strcmp>:
   119f0:	7802      	ldrb	r2, [r0, #0]
   119f2:	780b      	ldrb	r3, [r1, #0]
   119f4:	2a00      	cmp	r2, #0
   119f6:	d003      	beq.n	11a00 <strcmp+0x10>
   119f8:	3001      	adds	r0, #1
   119fa:	3101      	adds	r1, #1
   119fc:	429a      	cmp	r2, r3
   119fe:	d0f7      	beq.n	119f0 <strcmp>
   11a00:	1ad0      	subs	r0, r2, r3
   11a02:	4770      	bx	lr

00011a04 <strcpy>:
   11a04:	1c03      	adds	r3, r0, #0
   11a06:	780a      	ldrb	r2, [r1, #0]
   11a08:	3101      	adds	r1, #1
   11a0a:	701a      	strb	r2, [r3, #0]
   11a0c:	3301      	adds	r3, #1
   11a0e:	2a00      	cmp	r2, #0
   11a10:	d1f9      	bne.n	11a06 <strcpy+0x2>
   11a12:	4770      	bx	lr

00011a14 <strdup>:
   11a14:	b510      	push	{r4, lr}
   11a16:	4b03      	ldr	r3, [pc, #12]	; (11a24 <strdup+0x10>)
   11a18:	0001      	movs	r1, r0
   11a1a:	6818      	ldr	r0, [r3, #0]
   11a1c:	f000 f804 	bl	11a28 <_strdup_r>
   11a20:	bd10      	pop	{r4, pc}
   11a22:	46c0      	nop			; (mov r8, r8)
   11a24:	2000007c 	.word	0x2000007c

00011a28 <_strdup_r>:
   11a28:	b570      	push	{r4, r5, r6, lr}
   11a2a:	0005      	movs	r5, r0
   11a2c:	0008      	movs	r0, r1
   11a2e:	000e      	movs	r6, r1
   11a30:	f000 f80d 	bl	11a4e <strlen>
   11a34:	1c44      	adds	r4, r0, #1
   11a36:	0021      	movs	r1, r4
   11a38:	0028      	movs	r0, r5
   11a3a:	f7ff fdfb 	bl	11634 <_malloc_r>
   11a3e:	1e05      	subs	r5, r0, #0
   11a40:	d003      	beq.n	11a4a <_strdup_r+0x22>
   11a42:	0022      	movs	r2, r4
   11a44:	0031      	movs	r1, r6
   11a46:	f7ff fd89 	bl	1155c <memcpy>
   11a4a:	0028      	movs	r0, r5
   11a4c:	bd70      	pop	{r4, r5, r6, pc}

00011a4e <strlen>:
   11a4e:	2300      	movs	r3, #0
   11a50:	5cc2      	ldrb	r2, [r0, r3]
   11a52:	3301      	adds	r3, #1
   11a54:	2a00      	cmp	r2, #0
   11a56:	d1fb      	bne.n	11a50 <strlen+0x2>
   11a58:	1e58      	subs	r0, r3, #1
   11a5a:	4770      	bx	lr

00011a5c <strncmp>:
   11a5c:	2300      	movs	r3, #0
   11a5e:	b530      	push	{r4, r5, lr}
   11a60:	429a      	cmp	r2, r3
   11a62:	d00b      	beq.n	11a7c <strncmp+0x20>
   11a64:	3a01      	subs	r2, #1
   11a66:	5cc4      	ldrb	r4, [r0, r3]
   11a68:	5ccd      	ldrb	r5, [r1, r3]
   11a6a:	42ac      	cmp	r4, r5
   11a6c:	d105      	bne.n	11a7a <strncmp+0x1e>
   11a6e:	429a      	cmp	r2, r3
   11a70:	d002      	beq.n	11a78 <strncmp+0x1c>
   11a72:	3301      	adds	r3, #1
   11a74:	2c00      	cmp	r4, #0
   11a76:	d1f6      	bne.n	11a66 <strncmp+0xa>
   11a78:	0025      	movs	r5, r4
   11a7a:	1b63      	subs	r3, r4, r5
   11a7c:	0018      	movs	r0, r3
   11a7e:	bd30      	pop	{r4, r5, pc}

00011a80 <strstr>:
   11a80:	b510      	push	{r4, lr}
   11a82:	7803      	ldrb	r3, [r0, #0]
   11a84:	0002      	movs	r2, r0
   11a86:	2b00      	cmp	r3, #0
   11a88:	d105      	bne.n	11a96 <strstr+0x16>
   11a8a:	7809      	ldrb	r1, [r1, #0]
   11a8c:	0018      	movs	r0, r3
   11a8e:	2900      	cmp	r1, #0
   11a90:	d00d      	beq.n	11aae <strstr+0x2e>
   11a92:	e00f      	b.n	11ab4 <strstr+0x34>
   11a94:	3201      	adds	r2, #1
   11a96:	7813      	ldrb	r3, [r2, #0]
   11a98:	2b00      	cmp	r3, #0
   11a9a:	d00a      	beq.n	11ab2 <strstr+0x32>
   11a9c:	2300      	movs	r3, #0
   11a9e:	5cc8      	ldrb	r0, [r1, r3]
   11aa0:	2800      	cmp	r0, #0
   11aa2:	d004      	beq.n	11aae <strstr+0x2e>
   11aa4:	5cd4      	ldrb	r4, [r2, r3]
   11aa6:	4284      	cmp	r4, r0
   11aa8:	d1f4      	bne.n	11a94 <strstr+0x14>
   11aaa:	3301      	adds	r3, #1
   11aac:	e7f7      	b.n	11a9e <strstr+0x1e>
   11aae:	0010      	movs	r0, r2
   11ab0:	e000      	b.n	11ab4 <strstr+0x34>
   11ab2:	0018      	movs	r0, r3
   11ab4:	bd10      	pop	{r4, pc}
	...

00011ab8 <_strtol_r>:
   11ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
   11aba:	001e      	movs	r6, r3
   11abc:	4b45      	ldr	r3, [pc, #276]	; (11bd4 <_strtol_r+0x11c>)
   11abe:	b087      	sub	sp, #28
   11ac0:	681b      	ldr	r3, [r3, #0]
   11ac2:	9201      	str	r2, [sp, #4]
   11ac4:	9302      	str	r3, [sp, #8]
   11ac6:	2208      	movs	r2, #8
   11ac8:	000b      	movs	r3, r1
   11aca:	9005      	str	r0, [sp, #20]
   11acc:	9103      	str	r1, [sp, #12]
   11ace:	781c      	ldrb	r4, [r3, #0]
   11ad0:	9902      	ldr	r1, [sp, #8]
   11ad2:	1c5d      	adds	r5, r3, #1
   11ad4:	1909      	adds	r1, r1, r4
   11ad6:	7848      	ldrb	r0, [r1, #1]
   11ad8:	4010      	ands	r0, r2
   11ada:	d001      	beq.n	11ae0 <_strtol_r+0x28>
   11adc:	002b      	movs	r3, r5
   11ade:	e7f6      	b.n	11ace <_strtol_r+0x16>
   11ae0:	2c2d      	cmp	r4, #45	; 0x2d
   11ae2:	d104      	bne.n	11aee <_strtol_r+0x36>
   11ae4:	1c9d      	adds	r5, r3, #2
   11ae6:	785c      	ldrb	r4, [r3, #1]
   11ae8:	2301      	movs	r3, #1
   11aea:	9300      	str	r3, [sp, #0]
   11aec:	e004      	b.n	11af8 <_strtol_r+0x40>
   11aee:	9000      	str	r0, [sp, #0]
   11af0:	2c2b      	cmp	r4, #43	; 0x2b
   11af2:	d101      	bne.n	11af8 <_strtol_r+0x40>
   11af4:	785c      	ldrb	r4, [r3, #1]
   11af6:	1c9d      	adds	r5, r3, #2
   11af8:	2e00      	cmp	r6, #0
   11afa:	d002      	beq.n	11b02 <_strtol_r+0x4a>
   11afc:	2e10      	cmp	r6, #16
   11afe:	d10a      	bne.n	11b16 <_strtol_r+0x5e>
   11b00:	e062      	b.n	11bc8 <_strtol_r+0x110>
   11b02:	2c30      	cmp	r4, #48	; 0x30
   11b04:	d15e      	bne.n	11bc4 <_strtol_r+0x10c>
   11b06:	2220      	movs	r2, #32
   11b08:	782b      	ldrb	r3, [r5, #0]
   11b0a:	4393      	bics	r3, r2
   11b0c:	2b58      	cmp	r3, #88	; 0x58
   11b0e:	d154      	bne.n	11bba <_strtol_r+0x102>
   11b10:	2610      	movs	r6, #16
   11b12:	786c      	ldrb	r4, [r5, #1]
   11b14:	3502      	adds	r5, #2
   11b16:	9f00      	ldr	r7, [sp, #0]
   11b18:	0031      	movs	r1, r6
   11b1a:	1e7b      	subs	r3, r7, #1
   11b1c:	419f      	sbcs	r7, r3
   11b1e:	4b2e      	ldr	r3, [pc, #184]	; (11bd8 <_strtol_r+0x120>)
   11b20:	18ff      	adds	r7, r7, r3
   11b22:	0038      	movs	r0, r7
   11b24:	f7ff fbbe 	bl	112a4 <__aeabi_uidivmod>
   11b28:	0038      	movs	r0, r7
   11b2a:	9104      	str	r1, [sp, #16]
   11b2c:	0031      	movs	r1, r6
   11b2e:	f7ff fb33 	bl	11198 <__aeabi_uidiv>
   11b32:	2300      	movs	r3, #0
   11b34:	2203      	movs	r2, #3
   11b36:	0007      	movs	r7, r0
   11b38:	4694      	mov	ip, r2
   11b3a:	0018      	movs	r0, r3
   11b3c:	9a02      	ldr	r2, [sp, #8]
   11b3e:	1912      	adds	r2, r2, r4
   11b40:	7851      	ldrb	r1, [r2, #1]
   11b42:	2204      	movs	r2, #4
   11b44:	4211      	tst	r1, r2
   11b46:	d001      	beq.n	11b4c <_strtol_r+0x94>
   11b48:	3c30      	subs	r4, #48	; 0x30
   11b4a:	e007      	b.n	11b5c <_strtol_r+0xa4>
   11b4c:	4662      	mov	r2, ip
   11b4e:	4011      	ands	r1, r2
   11b50:	d017      	beq.n	11b82 <_strtol_r+0xca>
   11b52:	2237      	movs	r2, #55	; 0x37
   11b54:	2901      	cmp	r1, #1
   11b56:	d000      	beq.n	11b5a <_strtol_r+0xa2>
   11b58:	3220      	adds	r2, #32
   11b5a:	1aa4      	subs	r4, r4, r2
   11b5c:	42a6      	cmp	r6, r4
   11b5e:	dd10      	ble.n	11b82 <_strtol_r+0xca>
   11b60:	1c5a      	adds	r2, r3, #1
   11b62:	d00b      	beq.n	11b7c <_strtol_r+0xc4>
   11b64:	42b8      	cmp	r0, r7
   11b66:	d807      	bhi.n	11b78 <_strtol_r+0xc0>
   11b68:	d102      	bne.n	11b70 <_strtol_r+0xb8>
   11b6a:	9b04      	ldr	r3, [sp, #16]
   11b6c:	429c      	cmp	r4, r3
   11b6e:	dc03      	bgt.n	11b78 <_strtol_r+0xc0>
   11b70:	4370      	muls	r0, r6
   11b72:	2301      	movs	r3, #1
   11b74:	1820      	adds	r0, r4, r0
   11b76:	e001      	b.n	11b7c <_strtol_r+0xc4>
   11b78:	2301      	movs	r3, #1
   11b7a:	425b      	negs	r3, r3
   11b7c:	782c      	ldrb	r4, [r5, #0]
   11b7e:	3501      	adds	r5, #1
   11b80:	e7dc      	b.n	11b3c <_strtol_r+0x84>
   11b82:	1c5a      	adds	r2, r3, #1
   11b84:	d10b      	bne.n	11b9e <_strtol_r+0xe6>
   11b86:	9800      	ldr	r0, [sp, #0]
   11b88:	9a05      	ldr	r2, [sp, #20]
   11b8a:	1e43      	subs	r3, r0, #1
   11b8c:	4198      	sbcs	r0, r3
   11b8e:	4b12      	ldr	r3, [pc, #72]	; (11bd8 <_strtol_r+0x120>)
   11b90:	18c0      	adds	r0, r0, r3
   11b92:	2322      	movs	r3, #34	; 0x22
   11b94:	6013      	str	r3, [r2, #0]
   11b96:	9b01      	ldr	r3, [sp, #4]
   11b98:	2b00      	cmp	r3, #0
   11b9a:	d10a      	bne.n	11bb2 <_strtol_r+0xfa>
   11b9c:	e017      	b.n	11bce <_strtol_r+0x116>
   11b9e:	9a00      	ldr	r2, [sp, #0]
   11ba0:	2a00      	cmp	r2, #0
   11ba2:	d000      	beq.n	11ba6 <_strtol_r+0xee>
   11ba4:	4240      	negs	r0, r0
   11ba6:	9a01      	ldr	r2, [sp, #4]
   11ba8:	2a00      	cmp	r2, #0
   11baa:	d010      	beq.n	11bce <_strtol_r+0x116>
   11bac:	9a03      	ldr	r2, [sp, #12]
   11bae:	2b00      	cmp	r3, #0
   11bb0:	d000      	beq.n	11bb4 <_strtol_r+0xfc>
   11bb2:	1e6a      	subs	r2, r5, #1
   11bb4:	9b01      	ldr	r3, [sp, #4]
   11bb6:	601a      	str	r2, [r3, #0]
   11bb8:	e009      	b.n	11bce <_strtol_r+0x116>
   11bba:	2430      	movs	r4, #48	; 0x30
   11bbc:	2e00      	cmp	r6, #0
   11bbe:	d1aa      	bne.n	11b16 <_strtol_r+0x5e>
   11bc0:	2608      	movs	r6, #8
   11bc2:	e7a8      	b.n	11b16 <_strtol_r+0x5e>
   11bc4:	260a      	movs	r6, #10
   11bc6:	e7a6      	b.n	11b16 <_strtol_r+0x5e>
   11bc8:	2c30      	cmp	r4, #48	; 0x30
   11bca:	d09c      	beq.n	11b06 <_strtol_r+0x4e>
   11bcc:	e7a3      	b.n	11b16 <_strtol_r+0x5e>
   11bce:	b007      	add	sp, #28
   11bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11bd2:	46c0      	nop			; (mov r8, r8)
   11bd4:	20000080 	.word	0x20000080
   11bd8:	7fffffff 	.word	0x7fffffff

00011bdc <strtol>:
   11bdc:	b510      	push	{r4, lr}
   11bde:	0013      	movs	r3, r2
   11be0:	000a      	movs	r2, r1
   11be2:	0001      	movs	r1, r0
   11be4:	4802      	ldr	r0, [pc, #8]	; (11bf0 <strtol+0x14>)
   11be6:	6800      	ldr	r0, [r0, #0]
   11be8:	f7ff ff66 	bl	11ab8 <_strtol_r>
   11bec:	bd10      	pop	{r4, pc}
   11bee:	46c0      	nop			; (mov r8, r8)
   11bf0:	2000007c 	.word	0x2000007c

00011bf4 <__swbuf_r>:
   11bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11bf6:	0005      	movs	r5, r0
   11bf8:	000f      	movs	r7, r1
   11bfa:	0014      	movs	r4, r2
   11bfc:	2800      	cmp	r0, #0
   11bfe:	d004      	beq.n	11c0a <__swbuf_r+0x16>
   11c00:	6983      	ldr	r3, [r0, #24]
   11c02:	2b00      	cmp	r3, #0
   11c04:	d101      	bne.n	11c0a <__swbuf_r+0x16>
   11c06:	f000 f9b7 	bl	11f78 <__sinit>
   11c0a:	4b23      	ldr	r3, [pc, #140]	; (11c98 <__swbuf_r+0xa4>)
   11c0c:	429c      	cmp	r4, r3
   11c0e:	d101      	bne.n	11c14 <__swbuf_r+0x20>
   11c10:	686c      	ldr	r4, [r5, #4]
   11c12:	e008      	b.n	11c26 <__swbuf_r+0x32>
   11c14:	4b21      	ldr	r3, [pc, #132]	; (11c9c <__swbuf_r+0xa8>)
   11c16:	429c      	cmp	r4, r3
   11c18:	d101      	bne.n	11c1e <__swbuf_r+0x2a>
   11c1a:	68ac      	ldr	r4, [r5, #8]
   11c1c:	e003      	b.n	11c26 <__swbuf_r+0x32>
   11c1e:	4b20      	ldr	r3, [pc, #128]	; (11ca0 <__swbuf_r+0xac>)
   11c20:	429c      	cmp	r4, r3
   11c22:	d100      	bne.n	11c26 <__swbuf_r+0x32>
   11c24:	68ec      	ldr	r4, [r5, #12]
   11c26:	69a3      	ldr	r3, [r4, #24]
   11c28:	60a3      	str	r3, [r4, #8]
   11c2a:	89a3      	ldrh	r3, [r4, #12]
   11c2c:	071b      	lsls	r3, r3, #28
   11c2e:	d50a      	bpl.n	11c46 <__swbuf_r+0x52>
   11c30:	6923      	ldr	r3, [r4, #16]
   11c32:	2b00      	cmp	r3, #0
   11c34:	d007      	beq.n	11c46 <__swbuf_r+0x52>
   11c36:	6823      	ldr	r3, [r4, #0]
   11c38:	6922      	ldr	r2, [r4, #16]
   11c3a:	b2fe      	uxtb	r6, r7
   11c3c:	1a98      	subs	r0, r3, r2
   11c3e:	6963      	ldr	r3, [r4, #20]
   11c40:	4298      	cmp	r0, r3
   11c42:	db0f      	blt.n	11c64 <__swbuf_r+0x70>
   11c44:	e008      	b.n	11c58 <__swbuf_r+0x64>
   11c46:	0021      	movs	r1, r4
   11c48:	0028      	movs	r0, r5
   11c4a:	f000 f82b 	bl	11ca4 <__swsetup_r>
   11c4e:	2800      	cmp	r0, #0
   11c50:	d0f1      	beq.n	11c36 <__swbuf_r+0x42>
   11c52:	2001      	movs	r0, #1
   11c54:	4240      	negs	r0, r0
   11c56:	e01d      	b.n	11c94 <__swbuf_r+0xa0>
   11c58:	0021      	movs	r1, r4
   11c5a:	0028      	movs	r0, r5
   11c5c:	f000 f91e 	bl	11e9c <_fflush_r>
   11c60:	2800      	cmp	r0, #0
   11c62:	d1f6      	bne.n	11c52 <__swbuf_r+0x5e>
   11c64:	68a3      	ldr	r3, [r4, #8]
   11c66:	3001      	adds	r0, #1
   11c68:	3b01      	subs	r3, #1
   11c6a:	60a3      	str	r3, [r4, #8]
   11c6c:	6823      	ldr	r3, [r4, #0]
   11c6e:	1c5a      	adds	r2, r3, #1
   11c70:	6022      	str	r2, [r4, #0]
   11c72:	701f      	strb	r7, [r3, #0]
   11c74:	6963      	ldr	r3, [r4, #20]
   11c76:	4298      	cmp	r0, r3
   11c78:	d005      	beq.n	11c86 <__swbuf_r+0x92>
   11c7a:	89a3      	ldrh	r3, [r4, #12]
   11c7c:	0030      	movs	r0, r6
   11c7e:	07db      	lsls	r3, r3, #31
   11c80:	d508      	bpl.n	11c94 <__swbuf_r+0xa0>
   11c82:	2e0a      	cmp	r6, #10
   11c84:	d106      	bne.n	11c94 <__swbuf_r+0xa0>
   11c86:	0021      	movs	r1, r4
   11c88:	0028      	movs	r0, r5
   11c8a:	f000 f907 	bl	11e9c <_fflush_r>
   11c8e:	2800      	cmp	r0, #0
   11c90:	d1df      	bne.n	11c52 <__swbuf_r+0x5e>
   11c92:	0030      	movs	r0, r6
   11c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11c96:	46c0      	nop			; (mov r8, r8)
   11c98:	00014974 	.word	0x00014974
   11c9c:	00014994 	.word	0x00014994
   11ca0:	000149b4 	.word	0x000149b4

00011ca4 <__swsetup_r>:
   11ca4:	4b36      	ldr	r3, [pc, #216]	; (11d80 <__swsetup_r+0xdc>)
   11ca6:	b570      	push	{r4, r5, r6, lr}
   11ca8:	681d      	ldr	r5, [r3, #0]
   11caa:	0006      	movs	r6, r0
   11cac:	000c      	movs	r4, r1
   11cae:	2d00      	cmp	r5, #0
   11cb0:	d005      	beq.n	11cbe <__swsetup_r+0x1a>
   11cb2:	69ab      	ldr	r3, [r5, #24]
   11cb4:	2b00      	cmp	r3, #0
   11cb6:	d102      	bne.n	11cbe <__swsetup_r+0x1a>
   11cb8:	0028      	movs	r0, r5
   11cba:	f000 f95d 	bl	11f78 <__sinit>
   11cbe:	4b31      	ldr	r3, [pc, #196]	; (11d84 <__swsetup_r+0xe0>)
   11cc0:	429c      	cmp	r4, r3
   11cc2:	d101      	bne.n	11cc8 <__swsetup_r+0x24>
   11cc4:	686c      	ldr	r4, [r5, #4]
   11cc6:	e008      	b.n	11cda <__swsetup_r+0x36>
   11cc8:	4b2f      	ldr	r3, [pc, #188]	; (11d88 <__swsetup_r+0xe4>)
   11cca:	429c      	cmp	r4, r3
   11ccc:	d101      	bne.n	11cd2 <__swsetup_r+0x2e>
   11cce:	68ac      	ldr	r4, [r5, #8]
   11cd0:	e003      	b.n	11cda <__swsetup_r+0x36>
   11cd2:	4b2e      	ldr	r3, [pc, #184]	; (11d8c <__swsetup_r+0xe8>)
   11cd4:	429c      	cmp	r4, r3
   11cd6:	d100      	bne.n	11cda <__swsetup_r+0x36>
   11cd8:	68ec      	ldr	r4, [r5, #12]
   11cda:	220c      	movs	r2, #12
   11cdc:	5ea3      	ldrsh	r3, [r4, r2]
   11cde:	b29a      	uxth	r2, r3
   11ce0:	0711      	lsls	r1, r2, #28
   11ce2:	d423      	bmi.n	11d2c <__swsetup_r+0x88>
   11ce4:	06d1      	lsls	r1, r2, #27
   11ce6:	d407      	bmi.n	11cf8 <__swsetup_r+0x54>
   11ce8:	2209      	movs	r2, #9
   11cea:	2001      	movs	r0, #1
   11cec:	6032      	str	r2, [r6, #0]
   11cee:	3237      	adds	r2, #55	; 0x37
   11cf0:	4313      	orrs	r3, r2
   11cf2:	81a3      	strh	r3, [r4, #12]
   11cf4:	4240      	negs	r0, r0
   11cf6:	e042      	b.n	11d7e <__swsetup_r+0xda>
   11cf8:	0753      	lsls	r3, r2, #29
   11cfa:	d513      	bpl.n	11d24 <__swsetup_r+0x80>
   11cfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
   11cfe:	2900      	cmp	r1, #0
   11d00:	d008      	beq.n	11d14 <__swsetup_r+0x70>
   11d02:	0023      	movs	r3, r4
   11d04:	3344      	adds	r3, #68	; 0x44
   11d06:	4299      	cmp	r1, r3
   11d08:	d002      	beq.n	11d10 <__swsetup_r+0x6c>
   11d0a:	0030      	movs	r0, r6
   11d0c:	f7ff fc4c 	bl	115a8 <_free_r>
   11d10:	2300      	movs	r3, #0
   11d12:	6363      	str	r3, [r4, #52]	; 0x34
   11d14:	2224      	movs	r2, #36	; 0x24
   11d16:	89a3      	ldrh	r3, [r4, #12]
   11d18:	4393      	bics	r3, r2
   11d1a:	81a3      	strh	r3, [r4, #12]
   11d1c:	2300      	movs	r3, #0
   11d1e:	6063      	str	r3, [r4, #4]
   11d20:	6923      	ldr	r3, [r4, #16]
   11d22:	6023      	str	r3, [r4, #0]
   11d24:	2208      	movs	r2, #8
   11d26:	89a3      	ldrh	r3, [r4, #12]
   11d28:	4313      	orrs	r3, r2
   11d2a:	81a3      	strh	r3, [r4, #12]
   11d2c:	6923      	ldr	r3, [r4, #16]
   11d2e:	2b00      	cmp	r3, #0
   11d30:	d10b      	bne.n	11d4a <__swsetup_r+0xa6>
   11d32:	23a0      	movs	r3, #160	; 0xa0
   11d34:	89a2      	ldrh	r2, [r4, #12]
   11d36:	009b      	lsls	r3, r3, #2
   11d38:	4013      	ands	r3, r2
   11d3a:	2280      	movs	r2, #128	; 0x80
   11d3c:	0092      	lsls	r2, r2, #2
   11d3e:	4293      	cmp	r3, r2
   11d40:	d003      	beq.n	11d4a <__swsetup_r+0xa6>
   11d42:	0021      	movs	r1, r4
   11d44:	0030      	movs	r0, r6
   11d46:	f000 f9d1 	bl	120ec <__smakebuf_r>
   11d4a:	2301      	movs	r3, #1
   11d4c:	89a2      	ldrh	r2, [r4, #12]
   11d4e:	4013      	ands	r3, r2
   11d50:	d005      	beq.n	11d5e <__swsetup_r+0xba>
   11d52:	2300      	movs	r3, #0
   11d54:	60a3      	str	r3, [r4, #8]
   11d56:	6963      	ldr	r3, [r4, #20]
   11d58:	425b      	negs	r3, r3
   11d5a:	61a3      	str	r3, [r4, #24]
   11d5c:	e003      	b.n	11d66 <__swsetup_r+0xc2>
   11d5e:	0792      	lsls	r2, r2, #30
   11d60:	d400      	bmi.n	11d64 <__swsetup_r+0xc0>
   11d62:	6963      	ldr	r3, [r4, #20]
   11d64:	60a3      	str	r3, [r4, #8]
   11d66:	2000      	movs	r0, #0
   11d68:	6923      	ldr	r3, [r4, #16]
   11d6a:	4283      	cmp	r3, r0
   11d6c:	d107      	bne.n	11d7e <__swsetup_r+0xda>
   11d6e:	220c      	movs	r2, #12
   11d70:	5ea3      	ldrsh	r3, [r4, r2]
   11d72:	061a      	lsls	r2, r3, #24
   11d74:	d503      	bpl.n	11d7e <__swsetup_r+0xda>
   11d76:	2240      	movs	r2, #64	; 0x40
   11d78:	4313      	orrs	r3, r2
   11d7a:	81a3      	strh	r3, [r4, #12]
   11d7c:	3801      	subs	r0, #1
   11d7e:	bd70      	pop	{r4, r5, r6, pc}
   11d80:	2000007c 	.word	0x2000007c
   11d84:	00014974 	.word	0x00014974
   11d88:	00014994 	.word	0x00014994
   11d8c:	000149b4 	.word	0x000149b4

00011d90 <__sflush_r>:
   11d90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   11d92:	898a      	ldrh	r2, [r1, #12]
   11d94:	0005      	movs	r5, r0
   11d96:	000c      	movs	r4, r1
   11d98:	0713      	lsls	r3, r2, #28
   11d9a:	d45a      	bmi.n	11e52 <__sflush_r+0xc2>
   11d9c:	684b      	ldr	r3, [r1, #4]
   11d9e:	2b00      	cmp	r3, #0
   11da0:	dc02      	bgt.n	11da8 <__sflush_r+0x18>
   11da2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   11da4:	2b00      	cmp	r3, #0
   11da6:	dd19      	ble.n	11ddc <__sflush_r+0x4c>
   11da8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   11daa:	2f00      	cmp	r7, #0
   11dac:	d016      	beq.n	11ddc <__sflush_r+0x4c>
   11dae:	2300      	movs	r3, #0
   11db0:	682e      	ldr	r6, [r5, #0]
   11db2:	602b      	str	r3, [r5, #0]
   11db4:	2380      	movs	r3, #128	; 0x80
   11db6:	015b      	lsls	r3, r3, #5
   11db8:	401a      	ands	r2, r3
   11dba:	d001      	beq.n	11dc0 <__sflush_r+0x30>
   11dbc:	6d60      	ldr	r0, [r4, #84]	; 0x54
   11dbe:	e014      	b.n	11dea <__sflush_r+0x5a>
   11dc0:	2301      	movs	r3, #1
   11dc2:	6a21      	ldr	r1, [r4, #32]
   11dc4:	0028      	movs	r0, r5
   11dc6:	47b8      	blx	r7
   11dc8:	1c43      	adds	r3, r0, #1
   11dca:	d10e      	bne.n	11dea <__sflush_r+0x5a>
   11dcc:	682b      	ldr	r3, [r5, #0]
   11dce:	2b00      	cmp	r3, #0
   11dd0:	d00b      	beq.n	11dea <__sflush_r+0x5a>
   11dd2:	2b1d      	cmp	r3, #29
   11dd4:	d001      	beq.n	11dda <__sflush_r+0x4a>
   11dd6:	2b16      	cmp	r3, #22
   11dd8:	d102      	bne.n	11de0 <__sflush_r+0x50>
   11dda:	602e      	str	r6, [r5, #0]
   11ddc:	2000      	movs	r0, #0
   11dde:	e05a      	b.n	11e96 <__sflush_r+0x106>
   11de0:	2240      	movs	r2, #64	; 0x40
   11de2:	89a3      	ldrh	r3, [r4, #12]
   11de4:	4313      	orrs	r3, r2
   11de6:	81a3      	strh	r3, [r4, #12]
   11de8:	e055      	b.n	11e96 <__sflush_r+0x106>
   11dea:	89a3      	ldrh	r3, [r4, #12]
   11dec:	075b      	lsls	r3, r3, #29
   11dee:	d506      	bpl.n	11dfe <__sflush_r+0x6e>
   11df0:	6863      	ldr	r3, [r4, #4]
   11df2:	1ac0      	subs	r0, r0, r3
   11df4:	6b63      	ldr	r3, [r4, #52]	; 0x34
   11df6:	2b00      	cmp	r3, #0
   11df8:	d001      	beq.n	11dfe <__sflush_r+0x6e>
   11dfa:	6c23      	ldr	r3, [r4, #64]	; 0x40
   11dfc:	1ac0      	subs	r0, r0, r3
   11dfe:	2300      	movs	r3, #0
   11e00:	0002      	movs	r2, r0
   11e02:	6a21      	ldr	r1, [r4, #32]
   11e04:	0028      	movs	r0, r5
   11e06:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   11e08:	47b8      	blx	r7
   11e0a:	89a3      	ldrh	r3, [r4, #12]
   11e0c:	1c42      	adds	r2, r0, #1
   11e0e:	d106      	bne.n	11e1e <__sflush_r+0x8e>
   11e10:	6829      	ldr	r1, [r5, #0]
   11e12:	291d      	cmp	r1, #29
   11e14:	d83a      	bhi.n	11e8c <__sflush_r+0xfc>
   11e16:	4a20      	ldr	r2, [pc, #128]	; (11e98 <__sflush_r+0x108>)
   11e18:	40ca      	lsrs	r2, r1
   11e1a:	07d2      	lsls	r2, r2, #31
   11e1c:	d536      	bpl.n	11e8c <__sflush_r+0xfc>
   11e1e:	2200      	movs	r2, #0
   11e20:	6062      	str	r2, [r4, #4]
   11e22:	6922      	ldr	r2, [r4, #16]
   11e24:	6022      	str	r2, [r4, #0]
   11e26:	04db      	lsls	r3, r3, #19
   11e28:	d505      	bpl.n	11e36 <__sflush_r+0xa6>
   11e2a:	1c43      	adds	r3, r0, #1
   11e2c:	d102      	bne.n	11e34 <__sflush_r+0xa4>
   11e2e:	682b      	ldr	r3, [r5, #0]
   11e30:	2b00      	cmp	r3, #0
   11e32:	d100      	bne.n	11e36 <__sflush_r+0xa6>
   11e34:	6560      	str	r0, [r4, #84]	; 0x54
   11e36:	6b61      	ldr	r1, [r4, #52]	; 0x34
   11e38:	602e      	str	r6, [r5, #0]
   11e3a:	2900      	cmp	r1, #0
   11e3c:	d0ce      	beq.n	11ddc <__sflush_r+0x4c>
   11e3e:	0023      	movs	r3, r4
   11e40:	3344      	adds	r3, #68	; 0x44
   11e42:	4299      	cmp	r1, r3
   11e44:	d002      	beq.n	11e4c <__sflush_r+0xbc>
   11e46:	0028      	movs	r0, r5
   11e48:	f7ff fbae 	bl	115a8 <_free_r>
   11e4c:	2000      	movs	r0, #0
   11e4e:	6360      	str	r0, [r4, #52]	; 0x34
   11e50:	e021      	b.n	11e96 <__sflush_r+0x106>
   11e52:	690f      	ldr	r7, [r1, #16]
   11e54:	2f00      	cmp	r7, #0
   11e56:	d0c1      	beq.n	11ddc <__sflush_r+0x4c>
   11e58:	680b      	ldr	r3, [r1, #0]
   11e5a:	600f      	str	r7, [r1, #0]
   11e5c:	1bdb      	subs	r3, r3, r7
   11e5e:	9301      	str	r3, [sp, #4]
   11e60:	2300      	movs	r3, #0
   11e62:	0792      	lsls	r2, r2, #30
   11e64:	d100      	bne.n	11e68 <__sflush_r+0xd8>
   11e66:	694b      	ldr	r3, [r1, #20]
   11e68:	60a3      	str	r3, [r4, #8]
   11e6a:	e003      	b.n	11e74 <__sflush_r+0xe4>
   11e6c:	9b01      	ldr	r3, [sp, #4]
   11e6e:	183f      	adds	r7, r7, r0
   11e70:	1a1b      	subs	r3, r3, r0
   11e72:	9301      	str	r3, [sp, #4]
   11e74:	9b01      	ldr	r3, [sp, #4]
   11e76:	2b00      	cmp	r3, #0
   11e78:	ddb0      	ble.n	11ddc <__sflush_r+0x4c>
   11e7a:	9b01      	ldr	r3, [sp, #4]
   11e7c:	003a      	movs	r2, r7
   11e7e:	6a21      	ldr	r1, [r4, #32]
   11e80:	0028      	movs	r0, r5
   11e82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   11e84:	47b0      	blx	r6
   11e86:	2800      	cmp	r0, #0
   11e88:	dcf0      	bgt.n	11e6c <__sflush_r+0xdc>
   11e8a:	89a3      	ldrh	r3, [r4, #12]
   11e8c:	2240      	movs	r2, #64	; 0x40
   11e8e:	2001      	movs	r0, #1
   11e90:	4313      	orrs	r3, r2
   11e92:	81a3      	strh	r3, [r4, #12]
   11e94:	4240      	negs	r0, r0
   11e96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   11e98:	20400001 	.word	0x20400001

00011e9c <_fflush_r>:
   11e9c:	690b      	ldr	r3, [r1, #16]
   11e9e:	b570      	push	{r4, r5, r6, lr}
   11ea0:	0005      	movs	r5, r0
   11ea2:	000c      	movs	r4, r1
   11ea4:	2b00      	cmp	r3, #0
   11ea6:	d101      	bne.n	11eac <_fflush_r+0x10>
   11ea8:	2000      	movs	r0, #0
   11eaa:	e01c      	b.n	11ee6 <_fflush_r+0x4a>
   11eac:	2800      	cmp	r0, #0
   11eae:	d004      	beq.n	11eba <_fflush_r+0x1e>
   11eb0:	6983      	ldr	r3, [r0, #24]
   11eb2:	2b00      	cmp	r3, #0
   11eb4:	d101      	bne.n	11eba <_fflush_r+0x1e>
   11eb6:	f000 f85f 	bl	11f78 <__sinit>
   11eba:	4b0b      	ldr	r3, [pc, #44]	; (11ee8 <_fflush_r+0x4c>)
   11ebc:	429c      	cmp	r4, r3
   11ebe:	d101      	bne.n	11ec4 <_fflush_r+0x28>
   11ec0:	686c      	ldr	r4, [r5, #4]
   11ec2:	e008      	b.n	11ed6 <_fflush_r+0x3a>
   11ec4:	4b09      	ldr	r3, [pc, #36]	; (11eec <_fflush_r+0x50>)
   11ec6:	429c      	cmp	r4, r3
   11ec8:	d101      	bne.n	11ece <_fflush_r+0x32>
   11eca:	68ac      	ldr	r4, [r5, #8]
   11ecc:	e003      	b.n	11ed6 <_fflush_r+0x3a>
   11ece:	4b08      	ldr	r3, [pc, #32]	; (11ef0 <_fflush_r+0x54>)
   11ed0:	429c      	cmp	r4, r3
   11ed2:	d100      	bne.n	11ed6 <_fflush_r+0x3a>
   11ed4:	68ec      	ldr	r4, [r5, #12]
   11ed6:	220c      	movs	r2, #12
   11ed8:	5ea3      	ldrsh	r3, [r4, r2]
   11eda:	2b00      	cmp	r3, #0
   11edc:	d0e4      	beq.n	11ea8 <_fflush_r+0xc>
   11ede:	0021      	movs	r1, r4
   11ee0:	0028      	movs	r0, r5
   11ee2:	f7ff ff55 	bl	11d90 <__sflush_r>
   11ee6:	bd70      	pop	{r4, r5, r6, pc}
   11ee8:	00014974 	.word	0x00014974
   11eec:	00014994 	.word	0x00014994
   11ef0:	000149b4 	.word	0x000149b4

00011ef4 <_cleanup_r>:
   11ef4:	b510      	push	{r4, lr}
   11ef6:	4902      	ldr	r1, [pc, #8]	; (11f00 <_cleanup_r+0xc>)
   11ef8:	f000 f8b0 	bl	1205c <_fwalk_reent>
   11efc:	bd10      	pop	{r4, pc}
   11efe:	46c0      	nop			; (mov r8, r8)
   11f00:	00011e9d 	.word	0x00011e9d

00011f04 <std.isra.0>:
   11f04:	2300      	movs	r3, #0
   11f06:	b510      	push	{r4, lr}
   11f08:	0004      	movs	r4, r0
   11f0a:	6003      	str	r3, [r0, #0]
   11f0c:	6043      	str	r3, [r0, #4]
   11f0e:	6083      	str	r3, [r0, #8]
   11f10:	8181      	strh	r1, [r0, #12]
   11f12:	6643      	str	r3, [r0, #100]	; 0x64
   11f14:	81c2      	strh	r2, [r0, #14]
   11f16:	6103      	str	r3, [r0, #16]
   11f18:	6143      	str	r3, [r0, #20]
   11f1a:	6183      	str	r3, [r0, #24]
   11f1c:	0019      	movs	r1, r3
   11f1e:	2208      	movs	r2, #8
   11f20:	305c      	adds	r0, #92	; 0x5c
   11f22:	f7ff fb39 	bl	11598 <memset>
   11f26:	4b05      	ldr	r3, [pc, #20]	; (11f3c <std.isra.0+0x38>)
   11f28:	6224      	str	r4, [r4, #32]
   11f2a:	6263      	str	r3, [r4, #36]	; 0x24
   11f2c:	4b04      	ldr	r3, [pc, #16]	; (11f40 <std.isra.0+0x3c>)
   11f2e:	62a3      	str	r3, [r4, #40]	; 0x28
   11f30:	4b04      	ldr	r3, [pc, #16]	; (11f44 <std.isra.0+0x40>)
   11f32:	62e3      	str	r3, [r4, #44]	; 0x2c
   11f34:	4b04      	ldr	r3, [pc, #16]	; (11f48 <std.isra.0+0x44>)
   11f36:	6323      	str	r3, [r4, #48]	; 0x30
   11f38:	bd10      	pop	{r4, pc}
   11f3a:	46c0      	nop			; (mov r8, r8)
   11f3c:	00012a3d 	.word	0x00012a3d
   11f40:	00012a65 	.word	0x00012a65
   11f44:	00012a9d 	.word	0x00012a9d
   11f48:	00012ac9 	.word	0x00012ac9

00011f4c <__sfmoreglue>:
   11f4c:	b570      	push	{r4, r5, r6, lr}
   11f4e:	2568      	movs	r5, #104	; 0x68
   11f50:	1e4b      	subs	r3, r1, #1
   11f52:	435d      	muls	r5, r3
   11f54:	000e      	movs	r6, r1
   11f56:	0029      	movs	r1, r5
   11f58:	3174      	adds	r1, #116	; 0x74
   11f5a:	f7ff fb6b 	bl	11634 <_malloc_r>
   11f5e:	1e04      	subs	r4, r0, #0
   11f60:	d008      	beq.n	11f74 <__sfmoreglue+0x28>
   11f62:	2100      	movs	r1, #0
   11f64:	002a      	movs	r2, r5
   11f66:	6001      	str	r1, [r0, #0]
   11f68:	6046      	str	r6, [r0, #4]
   11f6a:	300c      	adds	r0, #12
   11f6c:	60a0      	str	r0, [r4, #8]
   11f6e:	3268      	adds	r2, #104	; 0x68
   11f70:	f7ff fb12 	bl	11598 <memset>
   11f74:	0020      	movs	r0, r4
   11f76:	bd70      	pop	{r4, r5, r6, pc}

00011f78 <__sinit>:
   11f78:	6983      	ldr	r3, [r0, #24]
   11f7a:	b513      	push	{r0, r1, r4, lr}
   11f7c:	0004      	movs	r4, r0
   11f7e:	2b00      	cmp	r3, #0
   11f80:	d128      	bne.n	11fd4 <__sinit+0x5c>
   11f82:	6483      	str	r3, [r0, #72]	; 0x48
   11f84:	64c3      	str	r3, [r0, #76]	; 0x4c
   11f86:	6503      	str	r3, [r0, #80]	; 0x50
   11f88:	4b13      	ldr	r3, [pc, #76]	; (11fd8 <__sinit+0x60>)
   11f8a:	4a14      	ldr	r2, [pc, #80]	; (11fdc <__sinit+0x64>)
   11f8c:	681b      	ldr	r3, [r3, #0]
   11f8e:	6282      	str	r2, [r0, #40]	; 0x28
   11f90:	9301      	str	r3, [sp, #4]
   11f92:	4298      	cmp	r0, r3
   11f94:	d101      	bne.n	11f9a <__sinit+0x22>
   11f96:	2301      	movs	r3, #1
   11f98:	6183      	str	r3, [r0, #24]
   11f9a:	0020      	movs	r0, r4
   11f9c:	f000 f820 	bl	11fe0 <__sfp>
   11fa0:	6060      	str	r0, [r4, #4]
   11fa2:	0020      	movs	r0, r4
   11fa4:	f000 f81c 	bl	11fe0 <__sfp>
   11fa8:	60a0      	str	r0, [r4, #8]
   11faa:	0020      	movs	r0, r4
   11fac:	f000 f818 	bl	11fe0 <__sfp>
   11fb0:	2200      	movs	r2, #0
   11fb2:	60e0      	str	r0, [r4, #12]
   11fb4:	2104      	movs	r1, #4
   11fb6:	6860      	ldr	r0, [r4, #4]
   11fb8:	f7ff ffa4 	bl	11f04 <std.isra.0>
   11fbc:	2201      	movs	r2, #1
   11fbe:	2109      	movs	r1, #9
   11fc0:	68a0      	ldr	r0, [r4, #8]
   11fc2:	f7ff ff9f 	bl	11f04 <std.isra.0>
   11fc6:	2202      	movs	r2, #2
   11fc8:	2112      	movs	r1, #18
   11fca:	68e0      	ldr	r0, [r4, #12]
   11fcc:	f7ff ff9a 	bl	11f04 <std.isra.0>
   11fd0:	2301      	movs	r3, #1
   11fd2:	61a3      	str	r3, [r4, #24]
   11fd4:	bd13      	pop	{r0, r1, r4, pc}
   11fd6:	46c0      	nop			; (mov r8, r8)
   11fd8:	0001486c 	.word	0x0001486c
   11fdc:	00011ef5 	.word	0x00011ef5

00011fe0 <__sfp>:
   11fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11fe2:	4b1d      	ldr	r3, [pc, #116]	; (12058 <__sfp+0x78>)
   11fe4:	0006      	movs	r6, r0
   11fe6:	681d      	ldr	r5, [r3, #0]
   11fe8:	69ab      	ldr	r3, [r5, #24]
   11fea:	2b00      	cmp	r3, #0
   11fec:	d102      	bne.n	11ff4 <__sfp+0x14>
   11fee:	0028      	movs	r0, r5
   11ff0:	f7ff ffc2 	bl	11f78 <__sinit>
   11ff4:	3548      	adds	r5, #72	; 0x48
   11ff6:	68ac      	ldr	r4, [r5, #8]
   11ff8:	686b      	ldr	r3, [r5, #4]
   11ffa:	3b01      	subs	r3, #1
   11ffc:	d405      	bmi.n	1200a <__sfp+0x2a>
   11ffe:	220c      	movs	r2, #12
   12000:	5ea7      	ldrsh	r7, [r4, r2]
   12002:	2f00      	cmp	r7, #0
   12004:	d010      	beq.n	12028 <__sfp+0x48>
   12006:	3468      	adds	r4, #104	; 0x68
   12008:	e7f7      	b.n	11ffa <__sfp+0x1a>
   1200a:	682b      	ldr	r3, [r5, #0]
   1200c:	2b00      	cmp	r3, #0
   1200e:	d001      	beq.n	12014 <__sfp+0x34>
   12010:	682d      	ldr	r5, [r5, #0]
   12012:	e7f0      	b.n	11ff6 <__sfp+0x16>
   12014:	2104      	movs	r1, #4
   12016:	0030      	movs	r0, r6
   12018:	f7ff ff98 	bl	11f4c <__sfmoreglue>
   1201c:	6028      	str	r0, [r5, #0]
   1201e:	2800      	cmp	r0, #0
   12020:	d1f6      	bne.n	12010 <__sfp+0x30>
   12022:	230c      	movs	r3, #12
   12024:	6033      	str	r3, [r6, #0]
   12026:	e016      	b.n	12056 <__sfp+0x76>
   12028:	2301      	movs	r3, #1
   1202a:	0020      	movs	r0, r4
   1202c:	425b      	negs	r3, r3
   1202e:	81e3      	strh	r3, [r4, #14]
   12030:	3302      	adds	r3, #2
   12032:	81a3      	strh	r3, [r4, #12]
   12034:	6667      	str	r7, [r4, #100]	; 0x64
   12036:	6027      	str	r7, [r4, #0]
   12038:	60a7      	str	r7, [r4, #8]
   1203a:	6067      	str	r7, [r4, #4]
   1203c:	6127      	str	r7, [r4, #16]
   1203e:	6167      	str	r7, [r4, #20]
   12040:	61a7      	str	r7, [r4, #24]
   12042:	305c      	adds	r0, #92	; 0x5c
   12044:	2208      	movs	r2, #8
   12046:	0039      	movs	r1, r7
   12048:	f7ff faa6 	bl	11598 <memset>
   1204c:	0020      	movs	r0, r4
   1204e:	6367      	str	r7, [r4, #52]	; 0x34
   12050:	63a7      	str	r7, [r4, #56]	; 0x38
   12052:	64a7      	str	r7, [r4, #72]	; 0x48
   12054:	64e7      	str	r7, [r4, #76]	; 0x4c
   12056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12058:	0001486c 	.word	0x0001486c

0001205c <_fwalk_reent>:
   1205c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1205e:	0004      	movs	r4, r0
   12060:	0007      	movs	r7, r0
   12062:	2600      	movs	r6, #0
   12064:	9101      	str	r1, [sp, #4]
   12066:	3448      	adds	r4, #72	; 0x48
   12068:	2c00      	cmp	r4, #0
   1206a:	d016      	beq.n	1209a <_fwalk_reent+0x3e>
   1206c:	6863      	ldr	r3, [r4, #4]
   1206e:	68a5      	ldr	r5, [r4, #8]
   12070:	9300      	str	r3, [sp, #0]
   12072:	9b00      	ldr	r3, [sp, #0]
   12074:	3b01      	subs	r3, #1
   12076:	9300      	str	r3, [sp, #0]
   12078:	d40d      	bmi.n	12096 <_fwalk_reent+0x3a>
   1207a:	89ab      	ldrh	r3, [r5, #12]
   1207c:	2b01      	cmp	r3, #1
   1207e:	d908      	bls.n	12092 <_fwalk_reent+0x36>
   12080:	220e      	movs	r2, #14
   12082:	5eab      	ldrsh	r3, [r5, r2]
   12084:	3301      	adds	r3, #1
   12086:	d004      	beq.n	12092 <_fwalk_reent+0x36>
   12088:	0029      	movs	r1, r5
   1208a:	0038      	movs	r0, r7
   1208c:	9b01      	ldr	r3, [sp, #4]
   1208e:	4798      	blx	r3
   12090:	4306      	orrs	r6, r0
   12092:	3568      	adds	r5, #104	; 0x68
   12094:	e7ed      	b.n	12072 <_fwalk_reent+0x16>
   12096:	6824      	ldr	r4, [r4, #0]
   12098:	e7e6      	b.n	12068 <_fwalk_reent+0xc>
   1209a:	0030      	movs	r0, r6
   1209c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

000120a0 <__swhatbuf_r>:
   120a0:	b570      	push	{r4, r5, r6, lr}
   120a2:	000e      	movs	r6, r1
   120a4:	001d      	movs	r5, r3
   120a6:	230e      	movs	r3, #14
   120a8:	5ec9      	ldrsh	r1, [r1, r3]
   120aa:	b090      	sub	sp, #64	; 0x40
   120ac:	0014      	movs	r4, r2
   120ae:	2900      	cmp	r1, #0
   120b0:	da06      	bge.n	120c0 <__swhatbuf_r+0x20>
   120b2:	2300      	movs	r3, #0
   120b4:	602b      	str	r3, [r5, #0]
   120b6:	89b3      	ldrh	r3, [r6, #12]
   120b8:	061b      	lsls	r3, r3, #24
   120ba:	d50f      	bpl.n	120dc <__swhatbuf_r+0x3c>
   120bc:	2340      	movs	r3, #64	; 0x40
   120be:	e00f      	b.n	120e0 <__swhatbuf_r+0x40>
   120c0:	aa01      	add	r2, sp, #4
   120c2:	f000 fd2d 	bl	12b20 <_fstat_r>
   120c6:	2800      	cmp	r0, #0
   120c8:	dbf3      	blt.n	120b2 <__swhatbuf_r+0x12>
   120ca:	23f0      	movs	r3, #240	; 0xf0
   120cc:	9a02      	ldr	r2, [sp, #8]
   120ce:	021b      	lsls	r3, r3, #8
   120d0:	4013      	ands	r3, r2
   120d2:	4a05      	ldr	r2, [pc, #20]	; (120e8 <__swhatbuf_r+0x48>)
   120d4:	189b      	adds	r3, r3, r2
   120d6:	425a      	negs	r2, r3
   120d8:	4153      	adcs	r3, r2
   120da:	602b      	str	r3, [r5, #0]
   120dc:	2380      	movs	r3, #128	; 0x80
   120de:	00db      	lsls	r3, r3, #3
   120e0:	2000      	movs	r0, #0
   120e2:	6023      	str	r3, [r4, #0]
   120e4:	b010      	add	sp, #64	; 0x40
   120e6:	bd70      	pop	{r4, r5, r6, pc}
   120e8:	ffffe000 	.word	0xffffe000

000120ec <__smakebuf_r>:
   120ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   120ee:	2602      	movs	r6, #2
   120f0:	898b      	ldrh	r3, [r1, #12]
   120f2:	0005      	movs	r5, r0
   120f4:	000c      	movs	r4, r1
   120f6:	4233      	tst	r3, r6
   120f8:	d110      	bne.n	1211c <__smakebuf_r+0x30>
   120fa:	ab01      	add	r3, sp, #4
   120fc:	466a      	mov	r2, sp
   120fe:	f7ff ffcf 	bl	120a0 <__swhatbuf_r>
   12102:	9900      	ldr	r1, [sp, #0]
   12104:	0007      	movs	r7, r0
   12106:	0028      	movs	r0, r5
   12108:	f7ff fa94 	bl	11634 <_malloc_r>
   1210c:	2800      	cmp	r0, #0
   1210e:	d10c      	bne.n	1212a <__smakebuf_r+0x3e>
   12110:	220c      	movs	r2, #12
   12112:	5ea3      	ldrsh	r3, [r4, r2]
   12114:	059a      	lsls	r2, r3, #22
   12116:	d423      	bmi.n	12160 <__smakebuf_r+0x74>
   12118:	4333      	orrs	r3, r6
   1211a:	81a3      	strh	r3, [r4, #12]
   1211c:	0023      	movs	r3, r4
   1211e:	3347      	adds	r3, #71	; 0x47
   12120:	6023      	str	r3, [r4, #0]
   12122:	6123      	str	r3, [r4, #16]
   12124:	2301      	movs	r3, #1
   12126:	6163      	str	r3, [r4, #20]
   12128:	e01a      	b.n	12160 <__smakebuf_r+0x74>
   1212a:	2280      	movs	r2, #128	; 0x80
   1212c:	4b0d      	ldr	r3, [pc, #52]	; (12164 <__smakebuf_r+0x78>)
   1212e:	62ab      	str	r3, [r5, #40]	; 0x28
   12130:	89a3      	ldrh	r3, [r4, #12]
   12132:	6020      	str	r0, [r4, #0]
   12134:	4313      	orrs	r3, r2
   12136:	81a3      	strh	r3, [r4, #12]
   12138:	9b00      	ldr	r3, [sp, #0]
   1213a:	6120      	str	r0, [r4, #16]
   1213c:	6163      	str	r3, [r4, #20]
   1213e:	9b01      	ldr	r3, [sp, #4]
   12140:	2b00      	cmp	r3, #0
   12142:	d00a      	beq.n	1215a <__smakebuf_r+0x6e>
   12144:	230e      	movs	r3, #14
   12146:	5ee1      	ldrsh	r1, [r4, r3]
   12148:	0028      	movs	r0, r5
   1214a:	f000 fcfb 	bl	12b44 <_isatty_r>
   1214e:	2800      	cmp	r0, #0
   12150:	d003      	beq.n	1215a <__smakebuf_r+0x6e>
   12152:	2201      	movs	r2, #1
   12154:	89a3      	ldrh	r3, [r4, #12]
   12156:	4313      	orrs	r3, r2
   12158:	81a3      	strh	r3, [r4, #12]
   1215a:	89a3      	ldrh	r3, [r4, #12]
   1215c:	431f      	orrs	r7, r3
   1215e:	81a7      	strh	r7, [r4, #12]
   12160:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   12162:	46c0      	nop			; (mov r8, r8)
   12164:	00011ef5 	.word	0x00011ef5

00012168 <__ssputs_r>:
   12168:	b5f0      	push	{r4, r5, r6, r7, lr}
   1216a:	688e      	ldr	r6, [r1, #8]
   1216c:	b085      	sub	sp, #20
   1216e:	0007      	movs	r7, r0
   12170:	000c      	movs	r4, r1
   12172:	9203      	str	r2, [sp, #12]
   12174:	9301      	str	r3, [sp, #4]
   12176:	429e      	cmp	r6, r3
   12178:	d843      	bhi.n	12202 <__ssputs_r+0x9a>
   1217a:	2390      	movs	r3, #144	; 0x90
   1217c:	898a      	ldrh	r2, [r1, #12]
   1217e:	00db      	lsls	r3, r3, #3
   12180:	421a      	tst	r2, r3
   12182:	d03e      	beq.n	12202 <__ssputs_r+0x9a>
   12184:	2503      	movs	r5, #3
   12186:	6909      	ldr	r1, [r1, #16]
   12188:	6823      	ldr	r3, [r4, #0]
   1218a:	9801      	ldr	r0, [sp, #4]
   1218c:	1a5b      	subs	r3, r3, r1
   1218e:	9302      	str	r3, [sp, #8]
   12190:	6963      	ldr	r3, [r4, #20]
   12192:	435d      	muls	r5, r3
   12194:	0feb      	lsrs	r3, r5, #31
   12196:	195d      	adds	r5, r3, r5
   12198:	9b02      	ldr	r3, [sp, #8]
   1219a:	106d      	asrs	r5, r5, #1
   1219c:	3301      	adds	r3, #1
   1219e:	181b      	adds	r3, r3, r0
   121a0:	42ab      	cmp	r3, r5
   121a2:	d900      	bls.n	121a6 <__ssputs_r+0x3e>
   121a4:	001d      	movs	r5, r3
   121a6:	0553      	lsls	r3, r2, #21
   121a8:	d510      	bpl.n	121cc <__ssputs_r+0x64>
   121aa:	0029      	movs	r1, r5
   121ac:	0038      	movs	r0, r7
   121ae:	f7ff fa41 	bl	11634 <_malloc_r>
   121b2:	1e06      	subs	r6, r0, #0
   121b4:	d014      	beq.n	121e0 <__ssputs_r+0x78>
   121b6:	9a02      	ldr	r2, [sp, #8]
   121b8:	6921      	ldr	r1, [r4, #16]
   121ba:	f7ff f9cf 	bl	1155c <memcpy>
   121be:	89a2      	ldrh	r2, [r4, #12]
   121c0:	4b19      	ldr	r3, [pc, #100]	; (12228 <__ssputs_r+0xc0>)
   121c2:	4013      	ands	r3, r2
   121c4:	2280      	movs	r2, #128	; 0x80
   121c6:	4313      	orrs	r3, r2
   121c8:	81a3      	strh	r3, [r4, #12]
   121ca:	e012      	b.n	121f2 <__ssputs_r+0x8a>
   121cc:	002a      	movs	r2, r5
   121ce:	0038      	movs	r0, r7
   121d0:	f000 fce9 	bl	12ba6 <_realloc_r>
   121d4:	1e06      	subs	r6, r0, #0
   121d6:	d10c      	bne.n	121f2 <__ssputs_r+0x8a>
   121d8:	6921      	ldr	r1, [r4, #16]
   121da:	0038      	movs	r0, r7
   121dc:	f7ff f9e4 	bl	115a8 <_free_r>
   121e0:	230c      	movs	r3, #12
   121e2:	2240      	movs	r2, #64	; 0x40
   121e4:	2001      	movs	r0, #1
   121e6:	603b      	str	r3, [r7, #0]
   121e8:	89a3      	ldrh	r3, [r4, #12]
   121ea:	4240      	negs	r0, r0
   121ec:	4313      	orrs	r3, r2
   121ee:	81a3      	strh	r3, [r4, #12]
   121f0:	e017      	b.n	12222 <__ssputs_r+0xba>
   121f2:	9b02      	ldr	r3, [sp, #8]
   121f4:	6126      	str	r6, [r4, #16]
   121f6:	18f6      	adds	r6, r6, r3
   121f8:	6026      	str	r6, [r4, #0]
   121fa:	6165      	str	r5, [r4, #20]
   121fc:	9e01      	ldr	r6, [sp, #4]
   121fe:	1aed      	subs	r5, r5, r3
   12200:	60a5      	str	r5, [r4, #8]
   12202:	9b01      	ldr	r3, [sp, #4]
   12204:	42b3      	cmp	r3, r6
   12206:	d200      	bcs.n	1220a <__ssputs_r+0xa2>
   12208:	001e      	movs	r6, r3
   1220a:	0032      	movs	r2, r6
   1220c:	9903      	ldr	r1, [sp, #12]
   1220e:	6820      	ldr	r0, [r4, #0]
   12210:	f7ff f9ad 	bl	1156e <memmove>
   12214:	2000      	movs	r0, #0
   12216:	68a3      	ldr	r3, [r4, #8]
   12218:	1b9b      	subs	r3, r3, r6
   1221a:	60a3      	str	r3, [r4, #8]
   1221c:	6823      	ldr	r3, [r4, #0]
   1221e:	199e      	adds	r6, r3, r6
   12220:	6026      	str	r6, [r4, #0]
   12222:	b005      	add	sp, #20
   12224:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12226:	46c0      	nop			; (mov r8, r8)
   12228:	fffffb7f 	.word	0xfffffb7f

0001222c <_svfiprintf_r>:
   1222c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1222e:	b09f      	sub	sp, #124	; 0x7c
   12230:	9002      	str	r0, [sp, #8]
   12232:	9305      	str	r3, [sp, #20]
   12234:	898b      	ldrh	r3, [r1, #12]
   12236:	000f      	movs	r7, r1
   12238:	0016      	movs	r6, r2
   1223a:	061b      	lsls	r3, r3, #24
   1223c:	d510      	bpl.n	12260 <_svfiprintf_r+0x34>
   1223e:	690b      	ldr	r3, [r1, #16]
   12240:	2b00      	cmp	r3, #0
   12242:	d10d      	bne.n	12260 <_svfiprintf_r+0x34>
   12244:	2140      	movs	r1, #64	; 0x40
   12246:	f7ff f9f5 	bl	11634 <_malloc_r>
   1224a:	6038      	str	r0, [r7, #0]
   1224c:	6138      	str	r0, [r7, #16]
   1224e:	2800      	cmp	r0, #0
   12250:	d104      	bne.n	1225c <_svfiprintf_r+0x30>
   12252:	230c      	movs	r3, #12
   12254:	9a02      	ldr	r2, [sp, #8]
   12256:	3801      	subs	r0, #1
   12258:	6013      	str	r3, [r2, #0]
   1225a:	e0d8      	b.n	1240e <_svfiprintf_r+0x1e2>
   1225c:	2340      	movs	r3, #64	; 0x40
   1225e:	617b      	str	r3, [r7, #20]
   12260:	2300      	movs	r3, #0
   12262:	ad06      	add	r5, sp, #24
   12264:	616b      	str	r3, [r5, #20]
   12266:	3320      	adds	r3, #32
   12268:	766b      	strb	r3, [r5, #25]
   1226a:	3310      	adds	r3, #16
   1226c:	76ab      	strb	r3, [r5, #26]
   1226e:	0034      	movs	r4, r6
   12270:	7823      	ldrb	r3, [r4, #0]
   12272:	2b00      	cmp	r3, #0
   12274:	d103      	bne.n	1227e <_svfiprintf_r+0x52>
   12276:	1ba3      	subs	r3, r4, r6
   12278:	9304      	str	r3, [sp, #16]
   1227a:	d012      	beq.n	122a2 <_svfiprintf_r+0x76>
   1227c:	e003      	b.n	12286 <_svfiprintf_r+0x5a>
   1227e:	2b25      	cmp	r3, #37	; 0x25
   12280:	d0f9      	beq.n	12276 <_svfiprintf_r+0x4a>
   12282:	3401      	adds	r4, #1
   12284:	e7f4      	b.n	12270 <_svfiprintf_r+0x44>
   12286:	1ba3      	subs	r3, r4, r6
   12288:	0032      	movs	r2, r6
   1228a:	0039      	movs	r1, r7
   1228c:	9802      	ldr	r0, [sp, #8]
   1228e:	f7ff ff6b 	bl	12168 <__ssputs_r>
   12292:	1c43      	adds	r3, r0, #1
   12294:	d100      	bne.n	12298 <_svfiprintf_r+0x6c>
   12296:	e0b4      	b.n	12402 <_svfiprintf_r+0x1d6>
   12298:	696a      	ldr	r2, [r5, #20]
   1229a:	9b04      	ldr	r3, [sp, #16]
   1229c:	4694      	mov	ip, r2
   1229e:	4463      	add	r3, ip
   122a0:	616b      	str	r3, [r5, #20]
   122a2:	7823      	ldrb	r3, [r4, #0]
   122a4:	2b00      	cmp	r3, #0
   122a6:	d100      	bne.n	122aa <_svfiprintf_r+0x7e>
   122a8:	e0ab      	b.n	12402 <_svfiprintf_r+0x1d6>
   122aa:	2201      	movs	r2, #1
   122ac:	2300      	movs	r3, #0
   122ae:	4252      	negs	r2, r2
   122b0:	606a      	str	r2, [r5, #4]
   122b2:	a902      	add	r1, sp, #8
   122b4:	3254      	adds	r2, #84	; 0x54
   122b6:	1852      	adds	r2, r2, r1
   122b8:	3401      	adds	r4, #1
   122ba:	602b      	str	r3, [r5, #0]
   122bc:	60eb      	str	r3, [r5, #12]
   122be:	60ab      	str	r3, [r5, #8]
   122c0:	7013      	strb	r3, [r2, #0]
   122c2:	65ab      	str	r3, [r5, #88]	; 0x58
   122c4:	4e53      	ldr	r6, [pc, #332]	; (12414 <_svfiprintf_r+0x1e8>)
   122c6:	7821      	ldrb	r1, [r4, #0]
   122c8:	2205      	movs	r2, #5
   122ca:	0030      	movs	r0, r6
   122cc:	f000 fc60 	bl	12b90 <memchr>
   122d0:	2800      	cmp	r0, #0
   122d2:	d007      	beq.n	122e4 <_svfiprintf_r+0xb8>
   122d4:	2301      	movs	r3, #1
   122d6:	1b80      	subs	r0, r0, r6
   122d8:	4083      	lsls	r3, r0
   122da:	682a      	ldr	r2, [r5, #0]
   122dc:	3401      	adds	r4, #1
   122de:	4313      	orrs	r3, r2
   122e0:	602b      	str	r3, [r5, #0]
   122e2:	e7ef      	b.n	122c4 <_svfiprintf_r+0x98>
   122e4:	682b      	ldr	r3, [r5, #0]
   122e6:	06da      	lsls	r2, r3, #27
   122e8:	d504      	bpl.n	122f4 <_svfiprintf_r+0xc8>
   122ea:	2253      	movs	r2, #83	; 0x53
   122ec:	2120      	movs	r1, #32
   122ee:	a802      	add	r0, sp, #8
   122f0:	1812      	adds	r2, r2, r0
   122f2:	7011      	strb	r1, [r2, #0]
   122f4:	071a      	lsls	r2, r3, #28
   122f6:	d504      	bpl.n	12302 <_svfiprintf_r+0xd6>
   122f8:	2253      	movs	r2, #83	; 0x53
   122fa:	212b      	movs	r1, #43	; 0x2b
   122fc:	a802      	add	r0, sp, #8
   122fe:	1812      	adds	r2, r2, r0
   12300:	7011      	strb	r1, [r2, #0]
   12302:	7822      	ldrb	r2, [r4, #0]
   12304:	2a2a      	cmp	r2, #42	; 0x2a
   12306:	d003      	beq.n	12310 <_svfiprintf_r+0xe4>
   12308:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1230a:	2000      	movs	r0, #0
   1230c:	210a      	movs	r1, #10
   1230e:	e00e      	b.n	1232e <_svfiprintf_r+0x102>
   12310:	9a05      	ldr	r2, [sp, #20]
   12312:	1d11      	adds	r1, r2, #4
   12314:	6812      	ldr	r2, [r2, #0]
   12316:	9105      	str	r1, [sp, #20]
   12318:	2a00      	cmp	r2, #0
   1231a:	db01      	blt.n	12320 <_svfiprintf_r+0xf4>
   1231c:	9209      	str	r2, [sp, #36]	; 0x24
   1231e:	e004      	b.n	1232a <_svfiprintf_r+0xfe>
   12320:	4252      	negs	r2, r2
   12322:	60ea      	str	r2, [r5, #12]
   12324:	2202      	movs	r2, #2
   12326:	4313      	orrs	r3, r2
   12328:	602b      	str	r3, [r5, #0]
   1232a:	3401      	adds	r4, #1
   1232c:	e00b      	b.n	12346 <_svfiprintf_r+0x11a>
   1232e:	7822      	ldrb	r2, [r4, #0]
   12330:	3a30      	subs	r2, #48	; 0x30
   12332:	2a09      	cmp	r2, #9
   12334:	d804      	bhi.n	12340 <_svfiprintf_r+0x114>
   12336:	434b      	muls	r3, r1
   12338:	3401      	adds	r4, #1
   1233a:	189b      	adds	r3, r3, r2
   1233c:	2001      	movs	r0, #1
   1233e:	e7f6      	b.n	1232e <_svfiprintf_r+0x102>
   12340:	2800      	cmp	r0, #0
   12342:	d000      	beq.n	12346 <_svfiprintf_r+0x11a>
   12344:	9309      	str	r3, [sp, #36]	; 0x24
   12346:	7823      	ldrb	r3, [r4, #0]
   12348:	2b2e      	cmp	r3, #46	; 0x2e
   1234a:	d11e      	bne.n	1238a <_svfiprintf_r+0x15e>
   1234c:	7863      	ldrb	r3, [r4, #1]
   1234e:	2b2a      	cmp	r3, #42	; 0x2a
   12350:	d10a      	bne.n	12368 <_svfiprintf_r+0x13c>
   12352:	9b05      	ldr	r3, [sp, #20]
   12354:	3402      	adds	r4, #2
   12356:	1d1a      	adds	r2, r3, #4
   12358:	681b      	ldr	r3, [r3, #0]
   1235a:	9205      	str	r2, [sp, #20]
   1235c:	2b00      	cmp	r3, #0
   1235e:	da01      	bge.n	12364 <_svfiprintf_r+0x138>
   12360:	2301      	movs	r3, #1
   12362:	425b      	negs	r3, r3
   12364:	9307      	str	r3, [sp, #28]
   12366:	e010      	b.n	1238a <_svfiprintf_r+0x15e>
   12368:	2300      	movs	r3, #0
   1236a:	200a      	movs	r0, #10
   1236c:	001a      	movs	r2, r3
   1236e:	3401      	adds	r4, #1
   12370:	606b      	str	r3, [r5, #4]
   12372:	7821      	ldrb	r1, [r4, #0]
   12374:	3930      	subs	r1, #48	; 0x30
   12376:	2909      	cmp	r1, #9
   12378:	d804      	bhi.n	12384 <_svfiprintf_r+0x158>
   1237a:	4342      	muls	r2, r0
   1237c:	3401      	adds	r4, #1
   1237e:	1852      	adds	r2, r2, r1
   12380:	2301      	movs	r3, #1
   12382:	e7f6      	b.n	12372 <_svfiprintf_r+0x146>
   12384:	2b00      	cmp	r3, #0
   12386:	d000      	beq.n	1238a <_svfiprintf_r+0x15e>
   12388:	9207      	str	r2, [sp, #28]
   1238a:	4e23      	ldr	r6, [pc, #140]	; (12418 <_svfiprintf_r+0x1ec>)
   1238c:	7821      	ldrb	r1, [r4, #0]
   1238e:	2203      	movs	r2, #3
   12390:	0030      	movs	r0, r6
   12392:	f000 fbfd 	bl	12b90 <memchr>
   12396:	2800      	cmp	r0, #0
   12398:	d006      	beq.n	123a8 <_svfiprintf_r+0x17c>
   1239a:	2340      	movs	r3, #64	; 0x40
   1239c:	1b80      	subs	r0, r0, r6
   1239e:	4083      	lsls	r3, r0
   123a0:	682a      	ldr	r2, [r5, #0]
   123a2:	3401      	adds	r4, #1
   123a4:	4313      	orrs	r3, r2
   123a6:	602b      	str	r3, [r5, #0]
   123a8:	7821      	ldrb	r1, [r4, #0]
   123aa:	2206      	movs	r2, #6
   123ac:	481b      	ldr	r0, [pc, #108]	; (1241c <_svfiprintf_r+0x1f0>)
   123ae:	1c66      	adds	r6, r4, #1
   123b0:	7629      	strb	r1, [r5, #24]
   123b2:	f000 fbed 	bl	12b90 <memchr>
   123b6:	2800      	cmp	r0, #0
   123b8:	d012      	beq.n	123e0 <_svfiprintf_r+0x1b4>
   123ba:	4b19      	ldr	r3, [pc, #100]	; (12420 <_svfiprintf_r+0x1f4>)
   123bc:	2b00      	cmp	r3, #0
   123be:	d106      	bne.n	123ce <_svfiprintf_r+0x1a2>
   123c0:	2207      	movs	r2, #7
   123c2:	9b05      	ldr	r3, [sp, #20]
   123c4:	3307      	adds	r3, #7
   123c6:	4393      	bics	r3, r2
   123c8:	3308      	adds	r3, #8
   123ca:	9305      	str	r3, [sp, #20]
   123cc:	e014      	b.n	123f8 <_svfiprintf_r+0x1cc>
   123ce:	ab05      	add	r3, sp, #20
   123d0:	9300      	str	r3, [sp, #0]
   123d2:	003a      	movs	r2, r7
   123d4:	4b13      	ldr	r3, [pc, #76]	; (12424 <_svfiprintf_r+0x1f8>)
   123d6:	0029      	movs	r1, r5
   123d8:	9802      	ldr	r0, [sp, #8]
   123da:	e000      	b.n	123de <_svfiprintf_r+0x1b2>
   123dc:	bf00      	nop
   123de:	e007      	b.n	123f0 <_svfiprintf_r+0x1c4>
   123e0:	ab05      	add	r3, sp, #20
   123e2:	9300      	str	r3, [sp, #0]
   123e4:	003a      	movs	r2, r7
   123e6:	4b0f      	ldr	r3, [pc, #60]	; (12424 <_svfiprintf_r+0x1f8>)
   123e8:	0029      	movs	r1, r5
   123ea:	9802      	ldr	r0, [sp, #8]
   123ec:	f000 f9ce 	bl	1278c <_printf_i>
   123f0:	9003      	str	r0, [sp, #12]
   123f2:	9b03      	ldr	r3, [sp, #12]
   123f4:	3301      	adds	r3, #1
   123f6:	d004      	beq.n	12402 <_svfiprintf_r+0x1d6>
   123f8:	696b      	ldr	r3, [r5, #20]
   123fa:	9a03      	ldr	r2, [sp, #12]
   123fc:	189b      	adds	r3, r3, r2
   123fe:	616b      	str	r3, [r5, #20]
   12400:	e735      	b.n	1226e <_svfiprintf_r+0x42>
   12402:	89bb      	ldrh	r3, [r7, #12]
   12404:	980b      	ldr	r0, [sp, #44]	; 0x2c
   12406:	065b      	lsls	r3, r3, #25
   12408:	d501      	bpl.n	1240e <_svfiprintf_r+0x1e2>
   1240a:	2001      	movs	r0, #1
   1240c:	4240      	negs	r0, r0
   1240e:	b01f      	add	sp, #124	; 0x7c
   12410:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12412:	46c0      	nop			; (mov r8, r8)
   12414:	000149d4 	.word	0x000149d4
   12418:	000149da 	.word	0x000149da
   1241c:	000149de 	.word	0x000149de
   12420:	00000000 	.word	0x00000000
   12424:	00012169 	.word	0x00012169

00012428 <__sfputc_r>:
   12428:	6893      	ldr	r3, [r2, #8]
   1242a:	b510      	push	{r4, lr}
   1242c:	3b01      	subs	r3, #1
   1242e:	6093      	str	r3, [r2, #8]
   12430:	2b00      	cmp	r3, #0
   12432:	da05      	bge.n	12440 <__sfputc_r+0x18>
   12434:	6994      	ldr	r4, [r2, #24]
   12436:	42a3      	cmp	r3, r4
   12438:	db08      	blt.n	1244c <__sfputc_r+0x24>
   1243a:	b2cb      	uxtb	r3, r1
   1243c:	2b0a      	cmp	r3, #10
   1243e:	d005      	beq.n	1244c <__sfputc_r+0x24>
   12440:	6813      	ldr	r3, [r2, #0]
   12442:	1c58      	adds	r0, r3, #1
   12444:	6010      	str	r0, [r2, #0]
   12446:	7019      	strb	r1, [r3, #0]
   12448:	b2c8      	uxtb	r0, r1
   1244a:	e001      	b.n	12450 <__sfputc_r+0x28>
   1244c:	f7ff fbd2 	bl	11bf4 <__swbuf_r>
   12450:	bd10      	pop	{r4, pc}

00012452 <__sfputs_r>:
   12452:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12454:	0006      	movs	r6, r0
   12456:	000f      	movs	r7, r1
   12458:	0014      	movs	r4, r2
   1245a:	18d5      	adds	r5, r2, r3
   1245c:	42ac      	cmp	r4, r5
   1245e:	d008      	beq.n	12472 <__sfputs_r+0x20>
   12460:	7821      	ldrb	r1, [r4, #0]
   12462:	003a      	movs	r2, r7
   12464:	0030      	movs	r0, r6
   12466:	f7ff ffdf 	bl	12428 <__sfputc_r>
   1246a:	3401      	adds	r4, #1
   1246c:	1c43      	adds	r3, r0, #1
   1246e:	d1f5      	bne.n	1245c <__sfputs_r+0xa>
   12470:	e000      	b.n	12474 <__sfputs_r+0x22>
   12472:	2000      	movs	r0, #0
   12474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00012478 <_vfiprintf_r>:
   12478:	b5f0      	push	{r4, r5, r6, r7, lr}
   1247a:	b09f      	sub	sp, #124	; 0x7c
   1247c:	0006      	movs	r6, r0
   1247e:	000f      	movs	r7, r1
   12480:	9202      	str	r2, [sp, #8]
   12482:	9305      	str	r3, [sp, #20]
   12484:	2800      	cmp	r0, #0
   12486:	d004      	beq.n	12492 <_vfiprintf_r+0x1a>
   12488:	6983      	ldr	r3, [r0, #24]
   1248a:	2b00      	cmp	r3, #0
   1248c:	d101      	bne.n	12492 <_vfiprintf_r+0x1a>
   1248e:	f7ff fd73 	bl	11f78 <__sinit>
   12492:	4b7f      	ldr	r3, [pc, #508]	; (12690 <_vfiprintf_r+0x218>)
   12494:	429f      	cmp	r7, r3
   12496:	d101      	bne.n	1249c <_vfiprintf_r+0x24>
   12498:	6877      	ldr	r7, [r6, #4]
   1249a:	e008      	b.n	124ae <_vfiprintf_r+0x36>
   1249c:	4b7d      	ldr	r3, [pc, #500]	; (12694 <_vfiprintf_r+0x21c>)
   1249e:	429f      	cmp	r7, r3
   124a0:	d101      	bne.n	124a6 <_vfiprintf_r+0x2e>
   124a2:	68b7      	ldr	r7, [r6, #8]
   124a4:	e003      	b.n	124ae <_vfiprintf_r+0x36>
   124a6:	4b7c      	ldr	r3, [pc, #496]	; (12698 <_vfiprintf_r+0x220>)
   124a8:	429f      	cmp	r7, r3
   124aa:	d100      	bne.n	124ae <_vfiprintf_r+0x36>
   124ac:	68f7      	ldr	r7, [r6, #12]
   124ae:	89bb      	ldrh	r3, [r7, #12]
   124b0:	071b      	lsls	r3, r3, #28
   124b2:	d50a      	bpl.n	124ca <_vfiprintf_r+0x52>
   124b4:	693b      	ldr	r3, [r7, #16]
   124b6:	2b00      	cmp	r3, #0
   124b8:	d007      	beq.n	124ca <_vfiprintf_r+0x52>
   124ba:	2300      	movs	r3, #0
   124bc:	ad06      	add	r5, sp, #24
   124be:	616b      	str	r3, [r5, #20]
   124c0:	3320      	adds	r3, #32
   124c2:	766b      	strb	r3, [r5, #25]
   124c4:	3310      	adds	r3, #16
   124c6:	76ab      	strb	r3, [r5, #26]
   124c8:	e03d      	b.n	12546 <_vfiprintf_r+0xce>
   124ca:	0039      	movs	r1, r7
   124cc:	0030      	movs	r0, r6
   124ce:	f7ff fbe9 	bl	11ca4 <__swsetup_r>
   124d2:	2800      	cmp	r0, #0
   124d4:	d0f1      	beq.n	124ba <_vfiprintf_r+0x42>
   124d6:	2001      	movs	r0, #1
   124d8:	4240      	negs	r0, r0
   124da:	e0d6      	b.n	1268a <_vfiprintf_r+0x212>
   124dc:	9a05      	ldr	r2, [sp, #20]
   124de:	1d11      	adds	r1, r2, #4
   124e0:	6812      	ldr	r2, [r2, #0]
   124e2:	9105      	str	r1, [sp, #20]
   124e4:	2a00      	cmp	r2, #0
   124e6:	da00      	bge.n	124ea <_vfiprintf_r+0x72>
   124e8:	e07f      	b.n	125ea <_vfiprintf_r+0x172>
   124ea:	9209      	str	r2, [sp, #36]	; 0x24
   124ec:	3401      	adds	r4, #1
   124ee:	7823      	ldrb	r3, [r4, #0]
   124f0:	2b2e      	cmp	r3, #46	; 0x2e
   124f2:	d100      	bne.n	124f6 <_vfiprintf_r+0x7e>
   124f4:	e08d      	b.n	12612 <_vfiprintf_r+0x19a>
   124f6:	7821      	ldrb	r1, [r4, #0]
   124f8:	2203      	movs	r2, #3
   124fa:	4868      	ldr	r0, [pc, #416]	; (1269c <_vfiprintf_r+0x224>)
   124fc:	f000 fb48 	bl	12b90 <memchr>
   12500:	2800      	cmp	r0, #0
   12502:	d007      	beq.n	12514 <_vfiprintf_r+0x9c>
   12504:	4b65      	ldr	r3, [pc, #404]	; (1269c <_vfiprintf_r+0x224>)
   12506:	682a      	ldr	r2, [r5, #0]
   12508:	1ac0      	subs	r0, r0, r3
   1250a:	2340      	movs	r3, #64	; 0x40
   1250c:	4083      	lsls	r3, r0
   1250e:	4313      	orrs	r3, r2
   12510:	602b      	str	r3, [r5, #0]
   12512:	3401      	adds	r4, #1
   12514:	7821      	ldrb	r1, [r4, #0]
   12516:	1c63      	adds	r3, r4, #1
   12518:	2206      	movs	r2, #6
   1251a:	4861      	ldr	r0, [pc, #388]	; (126a0 <_vfiprintf_r+0x228>)
   1251c:	9302      	str	r3, [sp, #8]
   1251e:	7629      	strb	r1, [r5, #24]
   12520:	f000 fb36 	bl	12b90 <memchr>
   12524:	2800      	cmp	r0, #0
   12526:	d100      	bne.n	1252a <_vfiprintf_r+0xb2>
   12528:	e09d      	b.n	12666 <_vfiprintf_r+0x1ee>
   1252a:	4b5e      	ldr	r3, [pc, #376]	; (126a4 <_vfiprintf_r+0x22c>)
   1252c:	2b00      	cmp	r3, #0
   1252e:	d000      	beq.n	12532 <_vfiprintf_r+0xba>
   12530:	e090      	b.n	12654 <_vfiprintf_r+0x1dc>
   12532:	2207      	movs	r2, #7
   12534:	9b05      	ldr	r3, [sp, #20]
   12536:	3307      	adds	r3, #7
   12538:	4393      	bics	r3, r2
   1253a:	3308      	adds	r3, #8
   1253c:	9305      	str	r3, [sp, #20]
   1253e:	696b      	ldr	r3, [r5, #20]
   12540:	9a03      	ldr	r2, [sp, #12]
   12542:	189b      	adds	r3, r3, r2
   12544:	616b      	str	r3, [r5, #20]
   12546:	9c02      	ldr	r4, [sp, #8]
   12548:	7823      	ldrb	r3, [r4, #0]
   1254a:	2b00      	cmp	r3, #0
   1254c:	d104      	bne.n	12558 <_vfiprintf_r+0xe0>
   1254e:	9b02      	ldr	r3, [sp, #8]
   12550:	1ae3      	subs	r3, r4, r3
   12552:	9304      	str	r3, [sp, #16]
   12554:	d012      	beq.n	1257c <_vfiprintf_r+0x104>
   12556:	e003      	b.n	12560 <_vfiprintf_r+0xe8>
   12558:	2b25      	cmp	r3, #37	; 0x25
   1255a:	d0f8      	beq.n	1254e <_vfiprintf_r+0xd6>
   1255c:	3401      	adds	r4, #1
   1255e:	e7f3      	b.n	12548 <_vfiprintf_r+0xd0>
   12560:	9b04      	ldr	r3, [sp, #16]
   12562:	9a02      	ldr	r2, [sp, #8]
   12564:	0039      	movs	r1, r7
   12566:	0030      	movs	r0, r6
   12568:	f7ff ff73 	bl	12452 <__sfputs_r>
   1256c:	1c43      	adds	r3, r0, #1
   1256e:	d100      	bne.n	12572 <_vfiprintf_r+0xfa>
   12570:	e086      	b.n	12680 <_vfiprintf_r+0x208>
   12572:	696a      	ldr	r2, [r5, #20]
   12574:	9b04      	ldr	r3, [sp, #16]
   12576:	4694      	mov	ip, r2
   12578:	4463      	add	r3, ip
   1257a:	616b      	str	r3, [r5, #20]
   1257c:	7823      	ldrb	r3, [r4, #0]
   1257e:	2b00      	cmp	r3, #0
   12580:	d07e      	beq.n	12680 <_vfiprintf_r+0x208>
   12582:	2201      	movs	r2, #1
   12584:	2300      	movs	r3, #0
   12586:	4252      	negs	r2, r2
   12588:	606a      	str	r2, [r5, #4]
   1258a:	a902      	add	r1, sp, #8
   1258c:	3254      	adds	r2, #84	; 0x54
   1258e:	1852      	adds	r2, r2, r1
   12590:	3401      	adds	r4, #1
   12592:	602b      	str	r3, [r5, #0]
   12594:	60eb      	str	r3, [r5, #12]
   12596:	60ab      	str	r3, [r5, #8]
   12598:	7013      	strb	r3, [r2, #0]
   1259a:	65ab      	str	r3, [r5, #88]	; 0x58
   1259c:	7821      	ldrb	r1, [r4, #0]
   1259e:	2205      	movs	r2, #5
   125a0:	4841      	ldr	r0, [pc, #260]	; (126a8 <_vfiprintf_r+0x230>)
   125a2:	f000 faf5 	bl	12b90 <memchr>
   125a6:	2800      	cmp	r0, #0
   125a8:	d008      	beq.n	125bc <_vfiprintf_r+0x144>
   125aa:	4b3f      	ldr	r3, [pc, #252]	; (126a8 <_vfiprintf_r+0x230>)
   125ac:	682a      	ldr	r2, [r5, #0]
   125ae:	1ac0      	subs	r0, r0, r3
   125b0:	2301      	movs	r3, #1
   125b2:	4083      	lsls	r3, r0
   125b4:	4313      	orrs	r3, r2
   125b6:	602b      	str	r3, [r5, #0]
   125b8:	3401      	adds	r4, #1
   125ba:	e7ef      	b.n	1259c <_vfiprintf_r+0x124>
   125bc:	682b      	ldr	r3, [r5, #0]
   125be:	06da      	lsls	r2, r3, #27
   125c0:	d504      	bpl.n	125cc <_vfiprintf_r+0x154>
   125c2:	2253      	movs	r2, #83	; 0x53
   125c4:	2120      	movs	r1, #32
   125c6:	a802      	add	r0, sp, #8
   125c8:	1812      	adds	r2, r2, r0
   125ca:	7011      	strb	r1, [r2, #0]
   125cc:	071a      	lsls	r2, r3, #28
   125ce:	d504      	bpl.n	125da <_vfiprintf_r+0x162>
   125d0:	2253      	movs	r2, #83	; 0x53
   125d2:	212b      	movs	r1, #43	; 0x2b
   125d4:	a802      	add	r0, sp, #8
   125d6:	1812      	adds	r2, r2, r0
   125d8:	7011      	strb	r1, [r2, #0]
   125da:	7822      	ldrb	r2, [r4, #0]
   125dc:	2a2a      	cmp	r2, #42	; 0x2a
   125de:	d100      	bne.n	125e2 <_vfiprintf_r+0x16a>
   125e0:	e77c      	b.n	124dc <_vfiprintf_r+0x64>
   125e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   125e4:	2000      	movs	r0, #0
   125e6:	210a      	movs	r1, #10
   125e8:	e005      	b.n	125f6 <_vfiprintf_r+0x17e>
   125ea:	4252      	negs	r2, r2
   125ec:	60ea      	str	r2, [r5, #12]
   125ee:	2202      	movs	r2, #2
   125f0:	4313      	orrs	r3, r2
   125f2:	602b      	str	r3, [r5, #0]
   125f4:	e77a      	b.n	124ec <_vfiprintf_r+0x74>
   125f6:	7822      	ldrb	r2, [r4, #0]
   125f8:	3a30      	subs	r2, #48	; 0x30
   125fa:	2a09      	cmp	r2, #9
   125fc:	d804      	bhi.n	12608 <_vfiprintf_r+0x190>
   125fe:	434b      	muls	r3, r1
   12600:	3401      	adds	r4, #1
   12602:	189b      	adds	r3, r3, r2
   12604:	2001      	movs	r0, #1
   12606:	e7f6      	b.n	125f6 <_vfiprintf_r+0x17e>
   12608:	2800      	cmp	r0, #0
   1260a:	d100      	bne.n	1260e <_vfiprintf_r+0x196>
   1260c:	e76f      	b.n	124ee <_vfiprintf_r+0x76>
   1260e:	9309      	str	r3, [sp, #36]	; 0x24
   12610:	e76d      	b.n	124ee <_vfiprintf_r+0x76>
   12612:	7863      	ldrb	r3, [r4, #1]
   12614:	2b2a      	cmp	r3, #42	; 0x2a
   12616:	d10a      	bne.n	1262e <_vfiprintf_r+0x1b6>
   12618:	9b05      	ldr	r3, [sp, #20]
   1261a:	3402      	adds	r4, #2
   1261c:	1d1a      	adds	r2, r3, #4
   1261e:	681b      	ldr	r3, [r3, #0]
   12620:	9205      	str	r2, [sp, #20]
   12622:	2b00      	cmp	r3, #0
   12624:	da01      	bge.n	1262a <_vfiprintf_r+0x1b2>
   12626:	2301      	movs	r3, #1
   12628:	425b      	negs	r3, r3
   1262a:	9307      	str	r3, [sp, #28]
   1262c:	e763      	b.n	124f6 <_vfiprintf_r+0x7e>
   1262e:	2300      	movs	r3, #0
   12630:	200a      	movs	r0, #10
   12632:	001a      	movs	r2, r3
   12634:	3401      	adds	r4, #1
   12636:	606b      	str	r3, [r5, #4]
   12638:	7821      	ldrb	r1, [r4, #0]
   1263a:	3930      	subs	r1, #48	; 0x30
   1263c:	2909      	cmp	r1, #9
   1263e:	d804      	bhi.n	1264a <_vfiprintf_r+0x1d2>
   12640:	4342      	muls	r2, r0
   12642:	3401      	adds	r4, #1
   12644:	1852      	adds	r2, r2, r1
   12646:	2301      	movs	r3, #1
   12648:	e7f6      	b.n	12638 <_vfiprintf_r+0x1c0>
   1264a:	2b00      	cmp	r3, #0
   1264c:	d100      	bne.n	12650 <_vfiprintf_r+0x1d8>
   1264e:	e752      	b.n	124f6 <_vfiprintf_r+0x7e>
   12650:	9207      	str	r2, [sp, #28]
   12652:	e750      	b.n	124f6 <_vfiprintf_r+0x7e>
   12654:	ab05      	add	r3, sp, #20
   12656:	9300      	str	r3, [sp, #0]
   12658:	003a      	movs	r2, r7
   1265a:	4b14      	ldr	r3, [pc, #80]	; (126ac <_vfiprintf_r+0x234>)
   1265c:	0029      	movs	r1, r5
   1265e:	0030      	movs	r0, r6
   12660:	e000      	b.n	12664 <_vfiprintf_r+0x1ec>
   12662:	bf00      	nop
   12664:	e007      	b.n	12676 <_vfiprintf_r+0x1fe>
   12666:	ab05      	add	r3, sp, #20
   12668:	9300      	str	r3, [sp, #0]
   1266a:	003a      	movs	r2, r7
   1266c:	4b0f      	ldr	r3, [pc, #60]	; (126ac <_vfiprintf_r+0x234>)
   1266e:	0029      	movs	r1, r5
   12670:	0030      	movs	r0, r6
   12672:	f000 f88b 	bl	1278c <_printf_i>
   12676:	9003      	str	r0, [sp, #12]
   12678:	9b03      	ldr	r3, [sp, #12]
   1267a:	3301      	adds	r3, #1
   1267c:	d000      	beq.n	12680 <_vfiprintf_r+0x208>
   1267e:	e75e      	b.n	1253e <_vfiprintf_r+0xc6>
   12680:	89bb      	ldrh	r3, [r7, #12]
   12682:	065b      	lsls	r3, r3, #25
   12684:	d500      	bpl.n	12688 <_vfiprintf_r+0x210>
   12686:	e726      	b.n	124d6 <_vfiprintf_r+0x5e>
   12688:	980b      	ldr	r0, [sp, #44]	; 0x2c
   1268a:	b01f      	add	sp, #124	; 0x7c
   1268c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1268e:	46c0      	nop			; (mov r8, r8)
   12690:	00014974 	.word	0x00014974
   12694:	00014994 	.word	0x00014994
   12698:	000149b4 	.word	0x000149b4
   1269c:	000149da 	.word	0x000149da
   126a0:	000149de 	.word	0x000149de
   126a4:	00000000 	.word	0x00000000
   126a8:	000149d4 	.word	0x000149d4
   126ac:	00012453 	.word	0x00012453

000126b0 <_printf_common>:
   126b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   126b2:	0017      	movs	r7, r2
   126b4:	9301      	str	r3, [sp, #4]
   126b6:	688a      	ldr	r2, [r1, #8]
   126b8:	690b      	ldr	r3, [r1, #16]
   126ba:	9000      	str	r0, [sp, #0]
   126bc:	000c      	movs	r4, r1
   126be:	4293      	cmp	r3, r2
   126c0:	da00      	bge.n	126c4 <_printf_common+0x14>
   126c2:	0013      	movs	r3, r2
   126c4:	0022      	movs	r2, r4
   126c6:	603b      	str	r3, [r7, #0]
   126c8:	3243      	adds	r2, #67	; 0x43
   126ca:	7812      	ldrb	r2, [r2, #0]
   126cc:	2a00      	cmp	r2, #0
   126ce:	d001      	beq.n	126d4 <_printf_common+0x24>
   126d0:	3301      	adds	r3, #1
   126d2:	603b      	str	r3, [r7, #0]
   126d4:	6823      	ldr	r3, [r4, #0]
   126d6:	069b      	lsls	r3, r3, #26
   126d8:	d502      	bpl.n	126e0 <_printf_common+0x30>
   126da:	683b      	ldr	r3, [r7, #0]
   126dc:	3302      	adds	r3, #2
   126de:	603b      	str	r3, [r7, #0]
   126e0:	2506      	movs	r5, #6
   126e2:	6823      	ldr	r3, [r4, #0]
   126e4:	401d      	ands	r5, r3
   126e6:	d01e      	beq.n	12726 <_printf_common+0x76>
   126e8:	0023      	movs	r3, r4
   126ea:	3343      	adds	r3, #67	; 0x43
   126ec:	781b      	ldrb	r3, [r3, #0]
   126ee:	1e5a      	subs	r2, r3, #1
   126f0:	4193      	sbcs	r3, r2
   126f2:	6822      	ldr	r2, [r4, #0]
   126f4:	0692      	lsls	r2, r2, #26
   126f6:	d51c      	bpl.n	12732 <_printf_common+0x82>
   126f8:	2030      	movs	r0, #48	; 0x30
   126fa:	18e1      	adds	r1, r4, r3
   126fc:	3143      	adds	r1, #67	; 0x43
   126fe:	7008      	strb	r0, [r1, #0]
   12700:	0021      	movs	r1, r4
   12702:	1c5a      	adds	r2, r3, #1
   12704:	3145      	adds	r1, #69	; 0x45
   12706:	7809      	ldrb	r1, [r1, #0]
   12708:	18a2      	adds	r2, r4, r2
   1270a:	3243      	adds	r2, #67	; 0x43
   1270c:	3302      	adds	r3, #2
   1270e:	7011      	strb	r1, [r2, #0]
   12710:	e00f      	b.n	12732 <_printf_common+0x82>
   12712:	0022      	movs	r2, r4
   12714:	2301      	movs	r3, #1
   12716:	3219      	adds	r2, #25
   12718:	9901      	ldr	r1, [sp, #4]
   1271a:	9800      	ldr	r0, [sp, #0]
   1271c:	9e08      	ldr	r6, [sp, #32]
   1271e:	47b0      	blx	r6
   12720:	1c43      	adds	r3, r0, #1
   12722:	d00e      	beq.n	12742 <_printf_common+0x92>
   12724:	3501      	adds	r5, #1
   12726:	68e3      	ldr	r3, [r4, #12]
   12728:	683a      	ldr	r2, [r7, #0]
   1272a:	1a9b      	subs	r3, r3, r2
   1272c:	429d      	cmp	r5, r3
   1272e:	dbf0      	blt.n	12712 <_printf_common+0x62>
   12730:	e7da      	b.n	126e8 <_printf_common+0x38>
   12732:	0022      	movs	r2, r4
   12734:	9901      	ldr	r1, [sp, #4]
   12736:	3243      	adds	r2, #67	; 0x43
   12738:	9800      	ldr	r0, [sp, #0]
   1273a:	9d08      	ldr	r5, [sp, #32]
   1273c:	47a8      	blx	r5
   1273e:	1c43      	adds	r3, r0, #1
   12740:	d102      	bne.n	12748 <_printf_common+0x98>
   12742:	2001      	movs	r0, #1
   12744:	4240      	negs	r0, r0
   12746:	e020      	b.n	1278a <_printf_common+0xda>
   12748:	2306      	movs	r3, #6
   1274a:	6820      	ldr	r0, [r4, #0]
   1274c:	68e1      	ldr	r1, [r4, #12]
   1274e:	683a      	ldr	r2, [r7, #0]
   12750:	4003      	ands	r3, r0
   12752:	2500      	movs	r5, #0
   12754:	2b04      	cmp	r3, #4
   12756:	d103      	bne.n	12760 <_printf_common+0xb0>
   12758:	1a8d      	subs	r5, r1, r2
   1275a:	43eb      	mvns	r3, r5
   1275c:	17db      	asrs	r3, r3, #31
   1275e:	401d      	ands	r5, r3
   12760:	68a3      	ldr	r3, [r4, #8]
   12762:	6922      	ldr	r2, [r4, #16]
   12764:	4293      	cmp	r3, r2
   12766:	dd01      	ble.n	1276c <_printf_common+0xbc>
   12768:	1a9b      	subs	r3, r3, r2
   1276a:	18ed      	adds	r5, r5, r3
   1276c:	2700      	movs	r7, #0
   1276e:	42bd      	cmp	r5, r7
   12770:	d00a      	beq.n	12788 <_printf_common+0xd8>
   12772:	0022      	movs	r2, r4
   12774:	2301      	movs	r3, #1
   12776:	321a      	adds	r2, #26
   12778:	9901      	ldr	r1, [sp, #4]
   1277a:	9800      	ldr	r0, [sp, #0]
   1277c:	9e08      	ldr	r6, [sp, #32]
   1277e:	47b0      	blx	r6
   12780:	1c43      	adds	r3, r0, #1
   12782:	d0de      	beq.n	12742 <_printf_common+0x92>
   12784:	3701      	adds	r7, #1
   12786:	e7f2      	b.n	1276e <_printf_common+0xbe>
   12788:	2000      	movs	r0, #0
   1278a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0001278c <_printf_i>:
   1278c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1278e:	b08b      	sub	sp, #44	; 0x2c
   12790:	9206      	str	r2, [sp, #24]
   12792:	000a      	movs	r2, r1
   12794:	3243      	adds	r2, #67	; 0x43
   12796:	9307      	str	r3, [sp, #28]
   12798:	9005      	str	r0, [sp, #20]
   1279a:	9204      	str	r2, [sp, #16]
   1279c:	7e0a      	ldrb	r2, [r1, #24]
   1279e:	000c      	movs	r4, r1
   127a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
   127a2:	2a6e      	cmp	r2, #110	; 0x6e
   127a4:	d100      	bne.n	127a8 <_printf_i+0x1c>
   127a6:	e0ab      	b.n	12900 <_printf_i+0x174>
   127a8:	d811      	bhi.n	127ce <_printf_i+0x42>
   127aa:	2a63      	cmp	r2, #99	; 0x63
   127ac:	d022      	beq.n	127f4 <_printf_i+0x68>
   127ae:	d809      	bhi.n	127c4 <_printf_i+0x38>
   127b0:	2a00      	cmp	r2, #0
   127b2:	d100      	bne.n	127b6 <_printf_i+0x2a>
   127b4:	e0b5      	b.n	12922 <_printf_i+0x196>
   127b6:	2a58      	cmp	r2, #88	; 0x58
   127b8:	d000      	beq.n	127bc <_printf_i+0x30>
   127ba:	e0c5      	b.n	12948 <_printf_i+0x1bc>
   127bc:	3145      	adds	r1, #69	; 0x45
   127be:	700a      	strb	r2, [r1, #0]
   127c0:	4a81      	ldr	r2, [pc, #516]	; (129c8 <_printf_i+0x23c>)
   127c2:	e04f      	b.n	12864 <_printf_i+0xd8>
   127c4:	2a64      	cmp	r2, #100	; 0x64
   127c6:	d01d      	beq.n	12804 <_printf_i+0x78>
   127c8:	2a69      	cmp	r2, #105	; 0x69
   127ca:	d01b      	beq.n	12804 <_printf_i+0x78>
   127cc:	e0bc      	b.n	12948 <_printf_i+0x1bc>
   127ce:	2a73      	cmp	r2, #115	; 0x73
   127d0:	d100      	bne.n	127d4 <_printf_i+0x48>
   127d2:	e0aa      	b.n	1292a <_printf_i+0x19e>
   127d4:	d809      	bhi.n	127ea <_printf_i+0x5e>
   127d6:	2a6f      	cmp	r2, #111	; 0x6f
   127d8:	d029      	beq.n	1282e <_printf_i+0xa2>
   127da:	2a70      	cmp	r2, #112	; 0x70
   127dc:	d000      	beq.n	127e0 <_printf_i+0x54>
   127de:	e0b3      	b.n	12948 <_printf_i+0x1bc>
   127e0:	2220      	movs	r2, #32
   127e2:	6809      	ldr	r1, [r1, #0]
   127e4:	430a      	orrs	r2, r1
   127e6:	6022      	str	r2, [r4, #0]
   127e8:	e037      	b.n	1285a <_printf_i+0xce>
   127ea:	2a75      	cmp	r2, #117	; 0x75
   127ec:	d01f      	beq.n	1282e <_printf_i+0xa2>
   127ee:	2a78      	cmp	r2, #120	; 0x78
   127f0:	d033      	beq.n	1285a <_printf_i+0xce>
   127f2:	e0a9      	b.n	12948 <_printf_i+0x1bc>
   127f4:	000e      	movs	r6, r1
   127f6:	681a      	ldr	r2, [r3, #0]
   127f8:	3642      	adds	r6, #66	; 0x42
   127fa:	1d11      	adds	r1, r2, #4
   127fc:	6019      	str	r1, [r3, #0]
   127fe:	6813      	ldr	r3, [r2, #0]
   12800:	7033      	strb	r3, [r6, #0]
   12802:	e0a4      	b.n	1294e <_printf_i+0x1c2>
   12804:	6821      	ldr	r1, [r4, #0]
   12806:	681a      	ldr	r2, [r3, #0]
   12808:	0608      	lsls	r0, r1, #24
   1280a:	d406      	bmi.n	1281a <_printf_i+0x8e>
   1280c:	0649      	lsls	r1, r1, #25
   1280e:	d504      	bpl.n	1281a <_printf_i+0x8e>
   12810:	1d11      	adds	r1, r2, #4
   12812:	6019      	str	r1, [r3, #0]
   12814:	2300      	movs	r3, #0
   12816:	5ed5      	ldrsh	r5, [r2, r3]
   12818:	e002      	b.n	12820 <_printf_i+0x94>
   1281a:	1d11      	adds	r1, r2, #4
   1281c:	6019      	str	r1, [r3, #0]
   1281e:	6815      	ldr	r5, [r2, #0]
   12820:	2d00      	cmp	r5, #0
   12822:	da3b      	bge.n	1289c <_printf_i+0x110>
   12824:	232d      	movs	r3, #45	; 0x2d
   12826:	9a04      	ldr	r2, [sp, #16]
   12828:	426d      	negs	r5, r5
   1282a:	7013      	strb	r3, [r2, #0]
   1282c:	e036      	b.n	1289c <_printf_i+0x110>
   1282e:	6821      	ldr	r1, [r4, #0]
   12830:	681a      	ldr	r2, [r3, #0]
   12832:	0608      	lsls	r0, r1, #24
   12834:	d406      	bmi.n	12844 <_printf_i+0xb8>
   12836:	0649      	lsls	r1, r1, #25
   12838:	d504      	bpl.n	12844 <_printf_i+0xb8>
   1283a:	6815      	ldr	r5, [r2, #0]
   1283c:	1d11      	adds	r1, r2, #4
   1283e:	6019      	str	r1, [r3, #0]
   12840:	b2ad      	uxth	r5, r5
   12842:	e002      	b.n	1284a <_printf_i+0xbe>
   12844:	1d11      	adds	r1, r2, #4
   12846:	6019      	str	r1, [r3, #0]
   12848:	6815      	ldr	r5, [r2, #0]
   1284a:	4b5f      	ldr	r3, [pc, #380]	; (129c8 <_printf_i+0x23c>)
   1284c:	7e22      	ldrb	r2, [r4, #24]
   1284e:	9303      	str	r3, [sp, #12]
   12850:	2708      	movs	r7, #8
   12852:	2a6f      	cmp	r2, #111	; 0x6f
   12854:	d01d      	beq.n	12892 <_printf_i+0x106>
   12856:	270a      	movs	r7, #10
   12858:	e01b      	b.n	12892 <_printf_i+0x106>
   1285a:	0022      	movs	r2, r4
   1285c:	2178      	movs	r1, #120	; 0x78
   1285e:	3245      	adds	r2, #69	; 0x45
   12860:	7011      	strb	r1, [r2, #0]
   12862:	4a5a      	ldr	r2, [pc, #360]	; (129cc <_printf_i+0x240>)
   12864:	6819      	ldr	r1, [r3, #0]
   12866:	9203      	str	r2, [sp, #12]
   12868:	1d08      	adds	r0, r1, #4
   1286a:	6822      	ldr	r2, [r4, #0]
   1286c:	6018      	str	r0, [r3, #0]
   1286e:	680d      	ldr	r5, [r1, #0]
   12870:	0610      	lsls	r0, r2, #24
   12872:	d402      	bmi.n	1287a <_printf_i+0xee>
   12874:	0650      	lsls	r0, r2, #25
   12876:	d500      	bpl.n	1287a <_printf_i+0xee>
   12878:	b2ad      	uxth	r5, r5
   1287a:	07d3      	lsls	r3, r2, #31
   1287c:	d502      	bpl.n	12884 <_printf_i+0xf8>
   1287e:	2320      	movs	r3, #32
   12880:	431a      	orrs	r2, r3
   12882:	6022      	str	r2, [r4, #0]
   12884:	2710      	movs	r7, #16
   12886:	2d00      	cmp	r5, #0
   12888:	d103      	bne.n	12892 <_printf_i+0x106>
   1288a:	2320      	movs	r3, #32
   1288c:	6822      	ldr	r2, [r4, #0]
   1288e:	439a      	bics	r2, r3
   12890:	6022      	str	r2, [r4, #0]
   12892:	0023      	movs	r3, r4
   12894:	2200      	movs	r2, #0
   12896:	3343      	adds	r3, #67	; 0x43
   12898:	701a      	strb	r2, [r3, #0]
   1289a:	e002      	b.n	128a2 <_printf_i+0x116>
   1289c:	270a      	movs	r7, #10
   1289e:	4b4a      	ldr	r3, [pc, #296]	; (129c8 <_printf_i+0x23c>)
   128a0:	9303      	str	r3, [sp, #12]
   128a2:	6863      	ldr	r3, [r4, #4]
   128a4:	60a3      	str	r3, [r4, #8]
   128a6:	2b00      	cmp	r3, #0
   128a8:	db09      	blt.n	128be <_printf_i+0x132>
   128aa:	2204      	movs	r2, #4
   128ac:	6821      	ldr	r1, [r4, #0]
   128ae:	4391      	bics	r1, r2
   128b0:	6021      	str	r1, [r4, #0]
   128b2:	2d00      	cmp	r5, #0
   128b4:	d105      	bne.n	128c2 <_printf_i+0x136>
   128b6:	9e04      	ldr	r6, [sp, #16]
   128b8:	2b00      	cmp	r3, #0
   128ba:	d011      	beq.n	128e0 <_printf_i+0x154>
   128bc:	e07b      	b.n	129b6 <_printf_i+0x22a>
   128be:	2d00      	cmp	r5, #0
   128c0:	d079      	beq.n	129b6 <_printf_i+0x22a>
   128c2:	9e04      	ldr	r6, [sp, #16]
   128c4:	0028      	movs	r0, r5
   128c6:	0039      	movs	r1, r7
   128c8:	f7fe fcec 	bl	112a4 <__aeabi_uidivmod>
   128cc:	9b03      	ldr	r3, [sp, #12]
   128ce:	3e01      	subs	r6, #1
   128d0:	5c5b      	ldrb	r3, [r3, r1]
   128d2:	0028      	movs	r0, r5
   128d4:	7033      	strb	r3, [r6, #0]
   128d6:	0039      	movs	r1, r7
   128d8:	f7fe fc5e 	bl	11198 <__aeabi_uidiv>
   128dc:	1e05      	subs	r5, r0, #0
   128de:	d1f1      	bne.n	128c4 <_printf_i+0x138>
   128e0:	2f08      	cmp	r7, #8
   128e2:	d109      	bne.n	128f8 <_printf_i+0x16c>
   128e4:	6823      	ldr	r3, [r4, #0]
   128e6:	07db      	lsls	r3, r3, #31
   128e8:	d506      	bpl.n	128f8 <_printf_i+0x16c>
   128ea:	6863      	ldr	r3, [r4, #4]
   128ec:	6922      	ldr	r2, [r4, #16]
   128ee:	4293      	cmp	r3, r2
   128f0:	dc02      	bgt.n	128f8 <_printf_i+0x16c>
   128f2:	2330      	movs	r3, #48	; 0x30
   128f4:	3e01      	subs	r6, #1
   128f6:	7033      	strb	r3, [r6, #0]
   128f8:	9b04      	ldr	r3, [sp, #16]
   128fa:	1b9b      	subs	r3, r3, r6
   128fc:	6123      	str	r3, [r4, #16]
   128fe:	e02b      	b.n	12958 <_printf_i+0x1cc>
   12900:	6809      	ldr	r1, [r1, #0]
   12902:	681a      	ldr	r2, [r3, #0]
   12904:	0608      	lsls	r0, r1, #24
   12906:	d407      	bmi.n	12918 <_printf_i+0x18c>
   12908:	0649      	lsls	r1, r1, #25
   1290a:	d505      	bpl.n	12918 <_printf_i+0x18c>
   1290c:	1d11      	adds	r1, r2, #4
   1290e:	6019      	str	r1, [r3, #0]
   12910:	6813      	ldr	r3, [r2, #0]
   12912:	8aa2      	ldrh	r2, [r4, #20]
   12914:	801a      	strh	r2, [r3, #0]
   12916:	e004      	b.n	12922 <_printf_i+0x196>
   12918:	1d11      	adds	r1, r2, #4
   1291a:	6019      	str	r1, [r3, #0]
   1291c:	6813      	ldr	r3, [r2, #0]
   1291e:	6962      	ldr	r2, [r4, #20]
   12920:	601a      	str	r2, [r3, #0]
   12922:	2300      	movs	r3, #0
   12924:	9e04      	ldr	r6, [sp, #16]
   12926:	6123      	str	r3, [r4, #16]
   12928:	e016      	b.n	12958 <_printf_i+0x1cc>
   1292a:	681a      	ldr	r2, [r3, #0]
   1292c:	1d11      	adds	r1, r2, #4
   1292e:	6019      	str	r1, [r3, #0]
   12930:	6816      	ldr	r6, [r2, #0]
   12932:	2100      	movs	r1, #0
   12934:	6862      	ldr	r2, [r4, #4]
   12936:	0030      	movs	r0, r6
   12938:	f000 f92a 	bl	12b90 <memchr>
   1293c:	2800      	cmp	r0, #0
   1293e:	d001      	beq.n	12944 <_printf_i+0x1b8>
   12940:	1b80      	subs	r0, r0, r6
   12942:	6060      	str	r0, [r4, #4]
   12944:	6863      	ldr	r3, [r4, #4]
   12946:	e003      	b.n	12950 <_printf_i+0x1c4>
   12948:	0026      	movs	r6, r4
   1294a:	3642      	adds	r6, #66	; 0x42
   1294c:	7032      	strb	r2, [r6, #0]
   1294e:	2301      	movs	r3, #1
   12950:	6123      	str	r3, [r4, #16]
   12952:	2300      	movs	r3, #0
   12954:	9a04      	ldr	r2, [sp, #16]
   12956:	7013      	strb	r3, [r2, #0]
   12958:	9b07      	ldr	r3, [sp, #28]
   1295a:	aa09      	add	r2, sp, #36	; 0x24
   1295c:	9300      	str	r3, [sp, #0]
   1295e:	0021      	movs	r1, r4
   12960:	9b06      	ldr	r3, [sp, #24]
   12962:	9805      	ldr	r0, [sp, #20]
   12964:	f7ff fea4 	bl	126b0 <_printf_common>
   12968:	1c43      	adds	r3, r0, #1
   1296a:	d102      	bne.n	12972 <_printf_i+0x1e6>
   1296c:	2001      	movs	r0, #1
   1296e:	4240      	negs	r0, r0
   12970:	e027      	b.n	129c2 <_printf_i+0x236>
   12972:	6923      	ldr	r3, [r4, #16]
   12974:	0032      	movs	r2, r6
   12976:	9906      	ldr	r1, [sp, #24]
   12978:	9805      	ldr	r0, [sp, #20]
   1297a:	9d07      	ldr	r5, [sp, #28]
   1297c:	47a8      	blx	r5
   1297e:	1c43      	adds	r3, r0, #1
   12980:	d0f4      	beq.n	1296c <_printf_i+0x1e0>
   12982:	6823      	ldr	r3, [r4, #0]
   12984:	2500      	movs	r5, #0
   12986:	079b      	lsls	r3, r3, #30
   12988:	d40f      	bmi.n	129aa <_printf_i+0x21e>
   1298a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1298c:	68e0      	ldr	r0, [r4, #12]
   1298e:	4298      	cmp	r0, r3
   12990:	da17      	bge.n	129c2 <_printf_i+0x236>
   12992:	0018      	movs	r0, r3
   12994:	e015      	b.n	129c2 <_printf_i+0x236>
   12996:	0022      	movs	r2, r4
   12998:	2301      	movs	r3, #1
   1299a:	3219      	adds	r2, #25
   1299c:	9906      	ldr	r1, [sp, #24]
   1299e:	9805      	ldr	r0, [sp, #20]
   129a0:	9e07      	ldr	r6, [sp, #28]
   129a2:	47b0      	blx	r6
   129a4:	1c43      	adds	r3, r0, #1
   129a6:	d0e1      	beq.n	1296c <_printf_i+0x1e0>
   129a8:	3501      	adds	r5, #1
   129aa:	68e3      	ldr	r3, [r4, #12]
   129ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
   129ae:	1a9b      	subs	r3, r3, r2
   129b0:	429d      	cmp	r5, r3
   129b2:	dbf0      	blt.n	12996 <_printf_i+0x20a>
   129b4:	e7e9      	b.n	1298a <_printf_i+0x1fe>
   129b6:	0026      	movs	r6, r4
   129b8:	9b03      	ldr	r3, [sp, #12]
   129ba:	3642      	adds	r6, #66	; 0x42
   129bc:	781b      	ldrb	r3, [r3, #0]
   129be:	7033      	strb	r3, [r6, #0]
   129c0:	e78e      	b.n	128e0 <_printf_i+0x154>
   129c2:	b00b      	add	sp, #44	; 0x2c
   129c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   129c6:	46c0      	nop			; (mov r8, r8)
   129c8:	000149e5 	.word	0x000149e5
   129cc:	000149f6 	.word	0x000149f6

000129d0 <_putc_r>:
   129d0:	b570      	push	{r4, r5, r6, lr}
   129d2:	0006      	movs	r6, r0
   129d4:	000d      	movs	r5, r1
   129d6:	0014      	movs	r4, r2
   129d8:	2800      	cmp	r0, #0
   129da:	d004      	beq.n	129e6 <_putc_r+0x16>
   129dc:	6983      	ldr	r3, [r0, #24]
   129de:	2b00      	cmp	r3, #0
   129e0:	d101      	bne.n	129e6 <_putc_r+0x16>
   129e2:	f7ff fac9 	bl	11f78 <__sinit>
   129e6:	4b12      	ldr	r3, [pc, #72]	; (12a30 <_putc_r+0x60>)
   129e8:	429c      	cmp	r4, r3
   129ea:	d101      	bne.n	129f0 <_putc_r+0x20>
   129ec:	6874      	ldr	r4, [r6, #4]
   129ee:	e008      	b.n	12a02 <_putc_r+0x32>
   129f0:	4b10      	ldr	r3, [pc, #64]	; (12a34 <_putc_r+0x64>)
   129f2:	429c      	cmp	r4, r3
   129f4:	d101      	bne.n	129fa <_putc_r+0x2a>
   129f6:	68b4      	ldr	r4, [r6, #8]
   129f8:	e003      	b.n	12a02 <_putc_r+0x32>
   129fa:	4b0f      	ldr	r3, [pc, #60]	; (12a38 <_putc_r+0x68>)
   129fc:	429c      	cmp	r4, r3
   129fe:	d100      	bne.n	12a02 <_putc_r+0x32>
   12a00:	68f4      	ldr	r4, [r6, #12]
   12a02:	68a3      	ldr	r3, [r4, #8]
   12a04:	3b01      	subs	r3, #1
   12a06:	60a3      	str	r3, [r4, #8]
   12a08:	2b00      	cmp	r3, #0
   12a0a:	da05      	bge.n	12a18 <_putc_r+0x48>
   12a0c:	69a2      	ldr	r2, [r4, #24]
   12a0e:	4293      	cmp	r3, r2
   12a10:	db08      	blt.n	12a24 <_putc_r+0x54>
   12a12:	b2eb      	uxtb	r3, r5
   12a14:	2b0a      	cmp	r3, #10
   12a16:	d005      	beq.n	12a24 <_putc_r+0x54>
   12a18:	6823      	ldr	r3, [r4, #0]
   12a1a:	b2e8      	uxtb	r0, r5
   12a1c:	1c5a      	adds	r2, r3, #1
   12a1e:	6022      	str	r2, [r4, #0]
   12a20:	701d      	strb	r5, [r3, #0]
   12a22:	e004      	b.n	12a2e <_putc_r+0x5e>
   12a24:	0022      	movs	r2, r4
   12a26:	0029      	movs	r1, r5
   12a28:	0030      	movs	r0, r6
   12a2a:	f7ff f8e3 	bl	11bf4 <__swbuf_r>
   12a2e:	bd70      	pop	{r4, r5, r6, pc}
   12a30:	00014974 	.word	0x00014974
   12a34:	00014994 	.word	0x00014994
   12a38:	000149b4 	.word	0x000149b4

00012a3c <__sread>:
   12a3c:	b570      	push	{r4, r5, r6, lr}
   12a3e:	000c      	movs	r4, r1
   12a40:	250e      	movs	r5, #14
   12a42:	5f49      	ldrsh	r1, [r1, r5]
   12a44:	f000 f8d6 	bl	12bf4 <_read_r>
   12a48:	2800      	cmp	r0, #0
   12a4a:	db03      	blt.n	12a54 <__sread+0x18>
   12a4c:	6d63      	ldr	r3, [r4, #84]	; 0x54
   12a4e:	181b      	adds	r3, r3, r0
   12a50:	6563      	str	r3, [r4, #84]	; 0x54
   12a52:	e003      	b.n	12a5c <__sread+0x20>
   12a54:	89a2      	ldrh	r2, [r4, #12]
   12a56:	4b02      	ldr	r3, [pc, #8]	; (12a60 <__sread+0x24>)
   12a58:	4013      	ands	r3, r2
   12a5a:	81a3      	strh	r3, [r4, #12]
   12a5c:	bd70      	pop	{r4, r5, r6, pc}
   12a5e:	46c0      	nop			; (mov r8, r8)
   12a60:	ffffefff 	.word	0xffffefff

00012a64 <__swrite>:
   12a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12a66:	001f      	movs	r7, r3
   12a68:	898b      	ldrh	r3, [r1, #12]
   12a6a:	0005      	movs	r5, r0
   12a6c:	000c      	movs	r4, r1
   12a6e:	0016      	movs	r6, r2
   12a70:	05db      	lsls	r3, r3, #23
   12a72:	d505      	bpl.n	12a80 <__swrite+0x1c>
   12a74:	230e      	movs	r3, #14
   12a76:	5ec9      	ldrsh	r1, [r1, r3]
   12a78:	2200      	movs	r2, #0
   12a7a:	2302      	movs	r3, #2
   12a7c:	f000 f874 	bl	12b68 <_lseek_r>
   12a80:	89a2      	ldrh	r2, [r4, #12]
   12a82:	4b05      	ldr	r3, [pc, #20]	; (12a98 <__swrite+0x34>)
   12a84:	0028      	movs	r0, r5
   12a86:	4013      	ands	r3, r2
   12a88:	81a3      	strh	r3, [r4, #12]
   12a8a:	0032      	movs	r2, r6
   12a8c:	230e      	movs	r3, #14
   12a8e:	5ee1      	ldrsh	r1, [r4, r3]
   12a90:	003b      	movs	r3, r7
   12a92:	f000 f81f 	bl	12ad4 <_write_r>
   12a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12a98:	ffffefff 	.word	0xffffefff

00012a9c <__sseek>:
   12a9c:	b570      	push	{r4, r5, r6, lr}
   12a9e:	000c      	movs	r4, r1
   12aa0:	250e      	movs	r5, #14
   12aa2:	5f49      	ldrsh	r1, [r1, r5]
   12aa4:	f000 f860 	bl	12b68 <_lseek_r>
   12aa8:	89a3      	ldrh	r3, [r4, #12]
   12aaa:	1c42      	adds	r2, r0, #1
   12aac:	d103      	bne.n	12ab6 <__sseek+0x1a>
   12aae:	4a05      	ldr	r2, [pc, #20]	; (12ac4 <__sseek+0x28>)
   12ab0:	4013      	ands	r3, r2
   12ab2:	81a3      	strh	r3, [r4, #12]
   12ab4:	e004      	b.n	12ac0 <__sseek+0x24>
   12ab6:	2280      	movs	r2, #128	; 0x80
   12ab8:	0152      	lsls	r2, r2, #5
   12aba:	4313      	orrs	r3, r2
   12abc:	81a3      	strh	r3, [r4, #12]
   12abe:	6560      	str	r0, [r4, #84]	; 0x54
   12ac0:	bd70      	pop	{r4, r5, r6, pc}
   12ac2:	46c0      	nop			; (mov r8, r8)
   12ac4:	ffffefff 	.word	0xffffefff

00012ac8 <__sclose>:
   12ac8:	b510      	push	{r4, lr}
   12aca:	230e      	movs	r3, #14
   12acc:	5ec9      	ldrsh	r1, [r1, r3]
   12ace:	f000 f815 	bl	12afc <_close_r>
   12ad2:	bd10      	pop	{r4, pc}

00012ad4 <_write_r>:
   12ad4:	b570      	push	{r4, r5, r6, lr}
   12ad6:	0005      	movs	r5, r0
   12ad8:	0008      	movs	r0, r1
   12ada:	0011      	movs	r1, r2
   12adc:	2200      	movs	r2, #0
   12ade:	4c06      	ldr	r4, [pc, #24]	; (12af8 <_write_r+0x24>)
   12ae0:	6022      	str	r2, [r4, #0]
   12ae2:	001a      	movs	r2, r3
   12ae4:	f7fb fb92 	bl	e20c <_write>
   12ae8:	1c43      	adds	r3, r0, #1
   12aea:	d103      	bne.n	12af4 <_write_r+0x20>
   12aec:	6823      	ldr	r3, [r4, #0]
   12aee:	2b00      	cmp	r3, #0
   12af0:	d000      	beq.n	12af4 <_write_r+0x20>
   12af2:	602b      	str	r3, [r5, #0]
   12af4:	bd70      	pop	{r4, r5, r6, pc}
   12af6:	46c0      	nop			; (mov r8, r8)
   12af8:	20000e38 	.word	0x20000e38

00012afc <_close_r>:
   12afc:	2300      	movs	r3, #0
   12afe:	b570      	push	{r4, r5, r6, lr}
   12b00:	4c06      	ldr	r4, [pc, #24]	; (12b1c <_close_r+0x20>)
   12b02:	0005      	movs	r5, r0
   12b04:	0008      	movs	r0, r1
   12b06:	6023      	str	r3, [r4, #0]
   12b08:	f7fb fbba 	bl	e280 <_close>
   12b0c:	1c43      	adds	r3, r0, #1
   12b0e:	d103      	bne.n	12b18 <_close_r+0x1c>
   12b10:	6823      	ldr	r3, [r4, #0]
   12b12:	2b00      	cmp	r3, #0
   12b14:	d000      	beq.n	12b18 <_close_r+0x1c>
   12b16:	602b      	str	r3, [r5, #0]
   12b18:	bd70      	pop	{r4, r5, r6, pc}
   12b1a:	46c0      	nop			; (mov r8, r8)
   12b1c:	20000e38 	.word	0x20000e38

00012b20 <_fstat_r>:
   12b20:	2300      	movs	r3, #0
   12b22:	b570      	push	{r4, r5, r6, lr}
   12b24:	4c06      	ldr	r4, [pc, #24]	; (12b40 <_fstat_r+0x20>)
   12b26:	0005      	movs	r5, r0
   12b28:	0008      	movs	r0, r1
   12b2a:	0011      	movs	r1, r2
   12b2c:	6023      	str	r3, [r4, #0]
   12b2e:	f7fb fbab 	bl	e288 <_fstat>
   12b32:	1c43      	adds	r3, r0, #1
   12b34:	d103      	bne.n	12b3e <_fstat_r+0x1e>
   12b36:	6823      	ldr	r3, [r4, #0]
   12b38:	2b00      	cmp	r3, #0
   12b3a:	d000      	beq.n	12b3e <_fstat_r+0x1e>
   12b3c:	602b      	str	r3, [r5, #0]
   12b3e:	bd70      	pop	{r4, r5, r6, pc}
   12b40:	20000e38 	.word	0x20000e38

00012b44 <_isatty_r>:
   12b44:	2300      	movs	r3, #0
   12b46:	b570      	push	{r4, r5, r6, lr}
   12b48:	4c06      	ldr	r4, [pc, #24]	; (12b64 <_isatty_r+0x20>)
   12b4a:	0005      	movs	r5, r0
   12b4c:	0008      	movs	r0, r1
   12b4e:	6023      	str	r3, [r4, #0]
   12b50:	f7fb fba0 	bl	e294 <_isatty>
   12b54:	1c43      	adds	r3, r0, #1
   12b56:	d103      	bne.n	12b60 <_isatty_r+0x1c>
   12b58:	6823      	ldr	r3, [r4, #0]
   12b5a:	2b00      	cmp	r3, #0
   12b5c:	d000      	beq.n	12b60 <_isatty_r+0x1c>
   12b5e:	602b      	str	r3, [r5, #0]
   12b60:	bd70      	pop	{r4, r5, r6, pc}
   12b62:	46c0      	nop			; (mov r8, r8)
   12b64:	20000e38 	.word	0x20000e38

00012b68 <_lseek_r>:
   12b68:	b570      	push	{r4, r5, r6, lr}
   12b6a:	0005      	movs	r5, r0
   12b6c:	0008      	movs	r0, r1
   12b6e:	0011      	movs	r1, r2
   12b70:	2200      	movs	r2, #0
   12b72:	4c06      	ldr	r4, [pc, #24]	; (12b8c <_lseek_r+0x24>)
   12b74:	6022      	str	r2, [r4, #0]
   12b76:	001a      	movs	r2, r3
   12b78:	f7fb fb8e 	bl	e298 <_lseek>
   12b7c:	1c43      	adds	r3, r0, #1
   12b7e:	d103      	bne.n	12b88 <_lseek_r+0x20>
   12b80:	6823      	ldr	r3, [r4, #0]
   12b82:	2b00      	cmp	r3, #0
   12b84:	d000      	beq.n	12b88 <_lseek_r+0x20>
   12b86:	602b      	str	r3, [r5, #0]
   12b88:	bd70      	pop	{r4, r5, r6, pc}
   12b8a:	46c0      	nop			; (mov r8, r8)
   12b8c:	20000e38 	.word	0x20000e38

00012b90 <memchr>:
   12b90:	b2c9      	uxtb	r1, r1
   12b92:	1882      	adds	r2, r0, r2
   12b94:	4290      	cmp	r0, r2
   12b96:	d004      	beq.n	12ba2 <memchr+0x12>
   12b98:	7803      	ldrb	r3, [r0, #0]
   12b9a:	428b      	cmp	r3, r1
   12b9c:	d002      	beq.n	12ba4 <memchr+0x14>
   12b9e:	3001      	adds	r0, #1
   12ba0:	e7f8      	b.n	12b94 <memchr+0x4>
   12ba2:	2000      	movs	r0, #0
   12ba4:	4770      	bx	lr

00012ba6 <_realloc_r>:
   12ba6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12ba8:	0006      	movs	r6, r0
   12baa:	000c      	movs	r4, r1
   12bac:	0015      	movs	r5, r2
   12bae:	2900      	cmp	r1, #0
   12bb0:	d104      	bne.n	12bbc <_realloc_r+0x16>
   12bb2:	0011      	movs	r1, r2
   12bb4:	f7fe fd3e 	bl	11634 <_malloc_r>
   12bb8:	0004      	movs	r4, r0
   12bba:	e018      	b.n	12bee <_realloc_r+0x48>
   12bbc:	2a00      	cmp	r2, #0
   12bbe:	d103      	bne.n	12bc8 <_realloc_r+0x22>
   12bc0:	f7fe fcf2 	bl	115a8 <_free_r>
   12bc4:	002c      	movs	r4, r5
   12bc6:	e012      	b.n	12bee <_realloc_r+0x48>
   12bc8:	f000 f828 	bl	12c1c <_malloc_usable_size_r>
   12bcc:	4285      	cmp	r5, r0
   12bce:	d90e      	bls.n	12bee <_realloc_r+0x48>
   12bd0:	0029      	movs	r1, r5
   12bd2:	0030      	movs	r0, r6
   12bd4:	f7fe fd2e 	bl	11634 <_malloc_r>
   12bd8:	1e07      	subs	r7, r0, #0
   12bda:	d007      	beq.n	12bec <_realloc_r+0x46>
   12bdc:	0021      	movs	r1, r4
   12bde:	002a      	movs	r2, r5
   12be0:	f7fe fcbc 	bl	1155c <memcpy>
   12be4:	0021      	movs	r1, r4
   12be6:	0030      	movs	r0, r6
   12be8:	f7fe fcde 	bl	115a8 <_free_r>
   12bec:	003c      	movs	r4, r7
   12bee:	0020      	movs	r0, r4
   12bf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00012bf4 <_read_r>:
   12bf4:	b570      	push	{r4, r5, r6, lr}
   12bf6:	0005      	movs	r5, r0
   12bf8:	0008      	movs	r0, r1
   12bfa:	0011      	movs	r1, r2
   12bfc:	2200      	movs	r2, #0
   12bfe:	4c06      	ldr	r4, [pc, #24]	; (12c18 <_read_r+0x24>)
   12c00:	6022      	str	r2, [r4, #0]
   12c02:	001a      	movs	r2, r3
   12c04:	f7fb fae2 	bl	e1cc <_read>
   12c08:	1c43      	adds	r3, r0, #1
   12c0a:	d103      	bne.n	12c14 <_read_r+0x20>
   12c0c:	6823      	ldr	r3, [r4, #0]
   12c0e:	2b00      	cmp	r3, #0
   12c10:	d000      	beq.n	12c14 <_read_r+0x20>
   12c12:	602b      	str	r3, [r5, #0]
   12c14:	bd70      	pop	{r4, r5, r6, pc}
   12c16:	46c0      	nop			; (mov r8, r8)
   12c18:	20000e38 	.word	0x20000e38

00012c1c <_malloc_usable_size_r>:
   12c1c:	1f0b      	subs	r3, r1, #4
   12c1e:	681a      	ldr	r2, [r3, #0]
   12c20:	1f10      	subs	r0, r2, #4
   12c22:	2a00      	cmp	r2, #0
   12c24:	da04      	bge.n	12c30 <_malloc_usable_size_r+0x14>
   12c26:	1889      	adds	r1, r1, r2
   12c28:	3904      	subs	r1, #4
   12c2a:	680b      	ldr	r3, [r1, #0]
   12c2c:	18d0      	adds	r0, r2, r3
   12c2e:	3804      	subs	r0, #4
   12c30:	4770      	bx	lr
   12c32:	0000      	movs	r0, r0
   12c34:	000081c6 	.word	0x000081c6
   12c38:	0000819e 	.word	0x0000819e
   12c3c:	000081a2 	.word	0x000081a2
   12c40:	000081a6 	.word	0x000081a6
   12c44:	000081aa 	.word	0x000081aa
   12c48:	000081ae 	.word	0x000081ae
   12c4c:	000081b2 	.word	0x000081b2
   12c50:	000081b6 	.word	0x000081b6
   12c54:	000081ba 	.word	0x000081ba
   12c58:	000081be 	.word	0x000081be
   12c5c:	00000100 	.word	0x00000100
   12c60:	0000826e 	.word	0x0000826e
   12c64:	00008246 	.word	0x00008246
   12c68:	0000824c 	.word	0x0000824c
   12c6c:	00008252 	.word	0x00008252
   12c70:	00008252 	.word	0x00008252
   12c74:	00008258 	.word	0x00008258
   12c78:	00008258 	.word	0x00008258
   12c7c:	00008258 	.word	0x00008258
   12c80:	0000825e 	.word	0x0000825e
   12c84:	00008264 	.word	0x00008264
   12c88:	0000868a 	.word	0x0000868a
   12c8c:	00008666 	.word	0x00008666
   12c90:	0000866c 	.word	0x0000866c
   12c94:	00008672 	.word	0x00008672
   12c98:	00008672 	.word	0x00008672
   12c9c:	00008678 	.word	0x00008678
   12ca0:	00008678 	.word	0x00008678
   12ca4:	00008678 	.word	0x00008678
   12ca8:	0000867e 	.word	0x0000867e
   12cac:	00008684 	.word	0x00008684

00012cb0 <__FUNCTION__.14217>:
   12cb0:	625f6d6e 695f7375 6c74636f 00000000     nm_bus_ioctl....
   12cc0:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
   12cd0:	00005d64 61766e69 6564696c 636f6920     d]..invalide ioc
   12ce0:	6320746c 0000646d 00009778 00009748     lt cmd..x...H...
   12cf0:	00009740 00009758 00009750 00009770     @...X...P...p...
   12d00:	00009760 00009768                       `...h...

00012d08 <__FUNCTION__.13096>:
   12d08:	5f666968 65636572 00657669              hif_receive.

00012d14 <__FUNCTION__.13112>:
   12d14:	5f666968 69676572 72657473 0062635f     hif_register_cb.
   12d24:	50504128 4e492829 00294f46 776f6c53     (APP)(INFO).Slow
   12d34:	20676e69 6e776f64 002e2e2e 46494828     ing down....(HIF
   12d44:	69614629 6f74206c 6b617720 74207075     )Fail to wakup t
   12d54:	63206568 00706968 66696828 49572029     he chip.(hif) WI
   12d64:	485f4946 5f54534f 5f564352 4c525443     FI_HOST_RCV_CTRL
   12d74:	6220315f 66207375 006c6961 66696828     _1 bus fail.(hif
   12d84:	64612029 73657264 75622073 61662073     ) address bus fa
   12d94:	00006c69 66696828 6f432029 70757272     il..(hif) Corrup
   12da4:	20646574 6b636170 53207465 20657a69     ted packet Size 
   12db4:	7525203d 204c3c20 7525203d 2047202c     = %u <L = %u, G 
   12dc4:	7525203d 504f202c 25203d20 3e583230     = %u, OP = %02X>
   12dd4:	0000000a 49464957 6c616320 6361626c     ....WIFI callbac
   12de4:	7369206b 746f6e20 67657220 65747369     k is not registe
   12df4:	00646572 6b6f6353 63207465 626c6c61     red.Scoket callb
   12e04:	206b6361 6e207369 7220746f 73696765     ack is not regis
   12e14:	65726574 00000064 2061744f 6c6c6163     tered...Ota call
   12e24:	6b636162 20736920 20746f6e 69676572     back is not regi
   12e34:	72657473 00006465 70797243 63206f74     stered..Crypto c
   12e44:	626c6c61 206b6361 6e207369 7220746f     allback is not r
   12e54:	73696765 65726574 00000064 6d676953     egistered...Sigm
   12e64:	61632061 61626c6c 69206b63 6f6e2073     a callback is no
   12e74:	65722074 74736967 64657265 00000000     t registered....
   12e84:	66696828 6e692029 696c6176 72672064     (hif) invalid gr
   12e94:	2070756f 00004449 66696828 6f682029     oup ID..(hif) ho
   12ea4:	61207473 64207070 276e6469 65732074     st app didn't se
   12eb4:	58522074 6e6f4420 253c2065 253c3e75     t RX Done <%u><%
   12ec4:	000a3e58 66696828 72572029 20676e6f     X>..(hif) Wrong 
   12ed4:	657a6953 00000000 66696828 61462029     Size....(hif) Fa
   12ee4:	2065736c 65746e69 70757272 6c252074     lse interrupt %l
   12ef4:	00000078 66696828 61462029 74206c69     x...(hif) Fail t
   12f04:	6552206f 69206461 7265746e 74707572     o Read interrupt
   12f14:	67657220 00000000 46494828 61462029      reg....(HIF) Fa
   12f24:	74206c69 6168206f 656c646e 746e6920     il to handle int
   12f34:	75727265 25207470 72742064 67412079     errupt %d try Ag
   12f44:	2e6e6961 00000a2e 66696820 6365725f     ain..... hif_rec
   12f54:	65766965 6e49203a 696c6176 72612064     eive: Invalid ar
   12f64:	656d7567 0000746e 20505041 75716552     gument..APP Requ
   12f74:	65747365 69532064 6920657a 616c2073     ested Size is la
   12f84:	72656772 61687420 6874206e 65722065     rger than the re
   12f94:	65766963 75622064 72656666 7a697320     cived buffer siz
   12fa4:	253c2065 253c3e75 0a3e756c 00000000     e <%u><%lu>.....
   12fb4:	20505041 75716552 65747365 64412064     APP Requested Ad
   12fc4:	73657264 65622073 646e6f79 65687420     dress beyond the
   12fd4:	63657220 64657669 66756220 20726566      recived buffer 
   12fe4:	72646461 20737365 20646e61 676e656c     address and leng
   12ff4:	00006874 20705247 6425203f 0000000a     th..GRp ? %d....

00013004 <__FUNCTION__.13068>:
   13004:	5f666968 646e6573 00000000              hif_send....

00013010 <__FUNCTION__.13078>:
   13010:	5f666968 00727369                       hif_isr.

00013018 <__FUNCTION__.13084>:
   13018:	5f666968 646e6168 695f656c 00007273     hif_handle_isr..

00013028 <__FUNCTION__.13076>:
   13028:	5f6d326d 69666977 696e695f 00000074     m2m_wifi_init...

00013038 <__FUNCTION__.13047>:
   13038:	5f6d326d 69666977 0062635f              m2m_wifi_cb.

00013044 <__FUNCTION__.13104>:
   13044:	5f6d326d 69666977 6e6f635f 7463656e     m2m_wifi_connect
   13054:	0063735f 666e6f43 7463696c 49206465     _sc.Conflicted I
   13064:	20222050 252e7525 75252e75 2075252e     P " %u.%u.%u.%u 
   13074:	000a2022 20514552 20746f4e 69666564     " ..REQ Not defi
   13084:	2064656e 000a6425 41564e49 2044494c     ned %d..INVALID 
   13094:	4e494f50 00524554 41564e49 2044494c     POINTER.INVALID 
   130a4:	44495353 00000000 41564e49 2044494c     SSID....INVALID 
   130b4:	00004843 41564e49 2044494c 50434844     CH..INVALID DHCP
   130c4:	52455320 20524556 00005049 41564e49      SERVER IP..INVA
   130d4:	2044494c 2059454b 45444e49 00000058     LID KEY INDEX...
   130e4:	41564e49 2044494c 2059454b 49525453     INVALID KEY STRI
   130f4:	5320474e 00455a49 41564e49 2044494c     NG SIZE.INVALID 
   13104:	2059454b 455a4953 00000000 41564e49     KEY SIZE....INVA
   13114:	2044494c 20415057 2059454b 455a4953     LID WPA KEY SIZE
   13124:	00000000 41564e49 2044494c 48545541     ....INVALID AUTH
   13134:	49544e45 49544143 4d204e4f 0045444f     ENTICATION MODE.
   13144:	6d726946 65726177 72657620 3a202020     Firmware ver   :
   13154:	2e752520 252e7525 76532075 7665726e      %u.%u.%u Svnrev
   13164:	0a752520 00000000 6d726946 65726177      %u.....Firmware
   13174:	69754220 2520646c 69542073 2520656d      Build %s Time %
   13184:	00000a73 6d726946 65726177 6e694d20     s...Firmware Min
   13194:	69726420 20726576 20726576 7525203a      driver ver : %u
   131a4:	2e75252e 000a7525 76697244 76207265     .%u.%u..Driver v
   131b4:	203a7265 252e7525 75252e75 0000000a     er: %u.%u.%u....
   131c4:	303a3231 37303a30 00000000 20727041     12:00:07....Apr 
   131d4:	32203032 00373130 76697244 62207265     20 2017.Driver b
   131e4:	746c6975 20746120 25097325 00000a73     uilt at %s.%s...
   131f4:	6d73694d 68637461 72694620 7277616d     Mismatch Firmawr
   13204:	65562065 6f697372 0000006e 2079654b     e Version...Key 
   13214:	6e207369 7620746f 64696c61 00000000     is not valid....
   13224:	61766e49 2064696c 0079654b 44495353     Invalid Key.SSID
   13234:	4e454c20 564e4920 44494c41 00000000      LEN INVALID....
   13244:	49204843 4c41564e 00004449 61766e49     CH INVALID..Inva
   13254:	2064696c 20706557 2079656b 65646e69     lid Wep key inde
   13264:	64252078 0000000a 61766e49 2064696c     x %d....Invalid 
   13274:	20706557 2079656b 676e656c 25206874     Wep key length %
   13284:	00000a64 6f636e49 63657272 53502074     d...Incorrect PS
   13294:	656b204b 656c2079 6874676e 00000000     K key length....
   132a4:	65646e75 656e6966 65732064 79742063     undefined sec ty
   132b4:	00006570 41564e49 2044494c 6f206f4e     pe..INVALID No o
   132c4:	63732066 73206e61 73746f6c 64252021     f scan slots! %d
   132d4:	0000000a 41564e49 2044494c 6e616373     ....INVALID scan
   132e4:	6f6c7320 69742074 2021656d 000a6425      slot time! %d..
   132f4:	41564e49 2044494c 6f206f4e 72702066     INVALID No of pr
   13304:	2065626f 75716572 73747365 72657020     obe requests per
   13314:	61637320 6c73206e 2520746f 00000a64      scan slot %d...
   13324:	41564e49 2044494c 49535352 72687420     INVALID RSSI thr
   13334:	6f687365 2520646c 000a2064 5f53505f     eshold %d .._PS_
   13344:	56524553 205f5245 6e207369 6420746f     SERVER_ is not d
   13354:	6e696665 00006465 7473694c 63206e65     efined..Listen c
   13364:	6e6e6168 73206c65 6c756f68 6e6f2064     hannel should on
   13374:	6220796c 324d2065 49575f4d 435f4946     ly be M2M_WIFI_C
   13384:	2f315f48 31312f36 00000020 45574f50     H_1/6/11 ...POWE
   13394:	41532052 25204556 00000a64 41564e49     R SAVE %d...INVA
   133a4:	2044494c 414d4f44 4e204e49 00454d41     LID DOMAIN NAME.
   133b4:	474e5250 66754220 20726566 65637865     PRNG Buffer exce
   133c4:	64656465 78616d20 6d756d69 7a697320     eded maximum siz
   133d4:	64252065 20726f20 4c4c554e 66754220     e %d or NULL Buf
   133e4:	0a726566 00000000 20737542 6f727265     fer.....Bus erro
   133f4:	35282072 64252e29 786c2520 0000000a     r (5).%d %lx....
   13404:	6c696146 74206465 6177206f 2070756b     Failed to wakup 
   13414:	20656874 70696863 00000000 76697244     the chip....Driv
   13424:	65567265 666e4972 30203a6f 38302578     erVerInfo: 0x%08
   13434:	000a786c 6c696166 74206465 6564206f     lx..failed to de
   13444:	696e692d 6c616974 00657a69              -initialize.

00013450 <__FUNCTION__.12959>:
   13450:	70696863 6965645f 0074696e              chip_deinit.

0001345c <__FUNCTION__.12910>:
   1345c:	70696863 6b61775f 00000065 696d6e5b     chip_wake...[nmi
   1346c:	61747320 3a5d7472 69616620 6e69206c      start]: fail in
   1347c:	62207469 00007375 70696843 20444920     it bus..Chip ID 
   1348c:	0a786c25 00000000 6c696166 74206465     %lx.....failed t
   1349c:	6e65206f 656c6261 746e6920 75727265     o enable interru
   134ac:	2e737470 0000002e 696d6e5b 6f747320     pts.....[nmi sto
   134bc:	203a5d70 70696863 6965645f 2074696e     p]: chip_deinit 
   134cc:	6c696166 00000000 696d6e5b 6f747320     fail....[nmi sto
   134dc:	203a5d70 20495053 73616c66 69642068     p]: SPI flash di
   134ec:	6c626173 61662065 00006c69 696d6e5b     sable fail..[nmi
   134fc:	6f747320 203a5d70 6c696166 696e6920      stop]: fail ini
   1350c:	75622074 00000073                       t bus...

00013514 <__FUNCTION__.12957>:
   13514:	645f6d6e 695f7672 0074696e              nm_drv_init.

00013520 <__FUNCTION__.12964>:
   13520:	645f6d6e 645f7672 696e6965 00000074     nm_drv_deinit...
   13530:	0000a738 0000a738 0000a768 0000a6ea     8...8...h.......
   13540:	0000a70e 0000a71c 0000a74e 0000a74e     ........N...N...
   13550:	0000a796 0000a6da 0000a7f8 0000a7f8     ................
   13560:	0000a7f8 0000a7f8 0000a72a cac4c9c3     ........*.......

00013570 <__FUNCTION__.12310>:
   13570:	5f697073 61746164 6972775f 00006574     spi_data_write..

00013580 <__FUNCTION__.12263>:
   13580:	5f697073 00646d63                       spi_cmd.

00013588 <__FUNCTION__.12270>:
   13588:	5f697073 61746164 7073725f 00000000     spi_data_rsp....

00013598 <__FUNCTION__.12322>:
   13598:	5f697073 74697277 65725f65 00000067     spi_write_reg...

000135a8 <__FUNCTION__.12379>:
   135a8:	735f6d6e 695f6970 0074696e              nm_spi_init.

000135b4 <__FUNCTION__.12333>:
   135b4:	735f6d6e 775f6970 65746972 00000000     nm_spi_write....

000135c4 <__FUNCTION__.12279>:
   135c4:	5f697073 5f646d63 00707372 696d6e5b     spi_cmd_rsp.[nmi
   135d4:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
   135e4:	72772064 2c657469 73756220 72726520     d write, bus err
   135f4:	2e2e726f 0000002e 696d6e5b 69707320     or......[nmi spi
   13604:	46203a5d 656c6961 6d632064 65722064     ]: Failed cmd re
   13614:	6e6f7073 72206573 2c646165 73756220     sponse read, bus
   13624:	72726520 2e2e726f 0000002e 696d6e5b      error......[nmi
   13634:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
   13644:	72206174 6f707365 2065736e 64616572     ta response read
   13654:	7562202c 72652073 2e726f72 00002e2e     , bus error.....
   13664:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   13674:	61642064 72206174 6f707365 2065736e     d data response 
   13684:	64616572 282e2e2e 78323025 00000a29     read...(%02x)...
   13694:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   136a4:	61642064 62206174 6b636f6c 61657220     d data block rea
   136b4:	62202c64 65207375 726f7272 002e2e2e     d, bus error....
   136c4:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   136d4:	61642064 62206174 6b636f6c 63726320     d data block crc
   136e4:	61657220 62202c64 65207375 726f7272      read, bus error
   136f4:	002e2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   13704:	656c6961 6d632064 77202c64 65746972     ailed cmd, write
   13714:	67657220 30252820 2e297838 000a2e2e      reg (%08x).....
   13724:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   13734:	6d632064 65722064 6e6f7073 202c6573     d cmd response, 
   13744:	74697277 65722065 25282067 29783830     write reg (%08x)
   13754:	0a2e2e2e 00000000 65736552 6e612074     ........Reset an
   13764:	65722064 20797274 25206425 2520786c     d retry %d %lx %
   13774:	000a786c 696d6e5b 69707320 46203a5d     lx..[nmi spi]: F
   13784:	656c6961 6d632064 72202c64 20646165     ailed cmd, read 
   13794:	20676572 38302528 2e2e2978 00000a2e     reg (%08x)......
   137a4:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   137b4:	6d632064 65722064 6e6f7073 202c6573     d cmd response, 
   137c4:	64616572 67657220 30252820 2e297838     read reg (%08x).
   137d4:	000a2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   137e4:	656c6961 61642064 72206174 2e646165     ailed data read.
   137f4:	00002e2e 65736552 6e612074 65722064     ....Reset and re
   13804:	20797274 25206425 000a786c 696d6e5b     try %d %lx..[nmi
   13814:	69707320 46203a5d 656c6961 6e692064      spi]: Failed in
   13824:	6e726574 72206c61 20646165 746f7270     ternal read prot
   13834:	6c6f636f 74697720 52432068 6e6f2043     ocol with CRC on
   13844:	6572202c 69727974 7720676e 20687469     , retyring with 
   13854:	20435243 2e66666f 00002e2e 696d6e5b     CRC off.....[nmi
   13864:	69707320 46203a5d 656c6961 6e692064      spi]: Failed in
   13874:	6e726574 72206c61 20646165 746f7270     ternal read prot
   13884:	6c6f636f 002e2e2e 696d6e5b 69707320     ocol....[nmi spi
   13894:	46203a5d 656c6961 6e692064 6e726574     ]: Failed intern
   138a4:	77206c61 65746972 6f727020 6f636f74     al write protoco
   138b4:	6572206c 2e2e2e67 00000000 696d6e5b     l reg.......[nmi
   138c4:	69707320 46203a5d 206c6961 20646d63      spi]: Fail cmd 
   138d4:	64616572 69686320 64692070 002e2e2e     read chip id....
   138e4:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   138f4:	6d632064 72202c64 20646165 636f6c62     d cmd, read bloc
   13904:	2528206b 29783830 0a2e2e2e 00000000     k (%08x)........
   13914:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   13924:	6d632064 65722064 6e6f7073 202c6573     d cmd response, 
   13934:	64616572 6f6c6220 28206b63 78383025     read block (%08x
   13944:	2e2e2e29 0000000a 696d6e5b 69707320     ).......[nmi spi
   13954:	46203a5d 656c6961 6c622064 206b636f     ]: Failed block 
   13964:	61746164 61657220 2e2e2e64 00000000     data read.......
   13974:	65736552 6e612074 65722064 20797274     Reset and retry 
   13984:	25206425 2520786c 00000a64 696d6e5b     %d %lx %d...[nmi
   13994:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
   139a4:	77202c64 65746972 6f6c6220 28206b63     d, write block (
   139b4:	78383025 2e2e2e29 0000000a 696d6e5b     %08x).......[nmi
   139c4:	69707320 203a5d20 6c696146 63206465      spi ]: Failed c
   139d4:	7220646d 6f707365 2c65736e 69727720     md response, wri
   139e4:	62206574 6b636f6c 30252820 2e297838     te block (%08x).
   139f4:	000a2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   13a04:	656c6961 61642064 62206174 6b636f6c     ailed data block
   13a14:	646d6320 69727720 202c6574 20737562      cmd write, bus 
   13a24:	6f727265 2e2e2e72 00000000 696d6e5b     error.......[nmi
   13a34:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
   13a44:	62206174 6b636f6c 69727720 202c6574     ta block write, 
   13a54:	20737562 6f727265 2e2e2e72 00000000     bus error.......
   13a64:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   13a74:	61642064 62206174 6b636f6c 63726320     d data block crc
   13a84:	69727720 202c6574 20737562 6f727265      write, bus erro
   13a94:	2e2e2e72 00000000 696d6e5b 69707320     r.......[nmi spi
   13aa4:	46203a5d 656c6961 75622064 72652073     ]: Failed bus er
   13ab4:	2e726f72 00002e2e 696d6e5b 69707320     ror.....[nmi spi
   13ac4:	46203a5d 656c6961 61642064 72206174     ]: Failed data r
   13ad4:	6f707365 2065736e 64616572 7825202c     esponse read, %x
   13ae4:	20782520 000a7825 696d6e5b 69707320      %x %x..[nmi spi
   13af4:	46203a5d 656c6961 6c622064 206b636f     ]: Failed block 
   13b04:	61746164 69727720 2e2e6574 0000002e     data write......

00013b14 <__FUNCTION__.12345>:
   13b14:	5f697073 64616572 6765725f 00000000     spi_read_reg....

00013b24 <__FUNCTION__.12295>:
   13b24:	5f697073 61746164 6165725f 00000064     spi_data_read...

00013b34 <crc7_syndrome_table>:
   13b34:	1b120900 3f362d24 535a4148 777e656c     ....$-6?HAZSle~w
   13b44:	020b1019 262f343d 4a435851 6e677c75     ....=4/&QXCJu|gn
   13b54:	29203b32 0d041f16 6168737a 454c575e     2; )....zsha^WLE
   13b64:	3039222b 141d060f 78716a63 5c554e47     +"90....cjqxGNU\
   13b74:	7f766d64 5b524940 373e252c 131a0108     dmv.@IR[,%>7....
   13b84:	666f747d 424b5059 2e273c35 0a031811     }tofYPKB5<'.....
   13b94:	4d445f56 69607b72 050c171e 2128333a     V_DMr{`i....:3(!
   13ba4:	545d464f 7079626b 1c150e07 38312a23     OF]Tkbyp....#*18
   13bb4:	5a534841 7e776c65 121b0009 363f242d     AHSZelw~....-$?6
   13bc4:	434a5158 676e757c 0b021910 2f263d34     XQJC|ung....4=&/
   13bd4:	68617a73 4c455e57 2029323b 040d161f     szahW^EL;2) ....
   13be4:	7178636a 555c474e 39302b22 1d140f06     jcxqNG\U"+09....
   13bf4:	3e372c25 1a130801 767f646d 525b4049     %,7>....md.vI@[R
   13c04:	272e353c 030a1118 6f667d74 4b425950     <5.'....t}foPYBK
   13c14:	0c051e17 28213a33 444d565f 6069727b     ....3:!(_VMD{ri`
   13c24:	151c070e 3138232a 5d544f46 79706b62     ....*#81FOT]bkpy

00013c34 <__FUNCTION__.12358>:
   13c34:	735f6d6e 725f6970 00646165 52524528     nm_spi_read.(ERR
   13c44:	75432952 6e657272 253c2074 000a3e64     R)Current <%d>..
   13c54:	6b636f53 25207465 65732064 6f697373     Socket %d sessio
   13c64:	4449206e 25203d20 000a0d64 6b636f53     n ID = %d...Sock
   13c74:	206f7420 656c6564 3c206574 0a3e6425      to delete <%d>.
   13c84:	00000000 20494e53 65637845 20736465     ....SNI Exceeds 
   13c94:	2078614d 676e654c 00006874 6e6b6e55     Max Length..Unkn
   13ca4:	206e776f 204c5353 6b636f53 4f207465     own SSL Socket O
   13cb4:	6f697470 6425206e 0000000a 20746f4e     ption %d....Not 
   13cc4:	204c5353 6b636f53 00007465 0000c0e6     SSL Socket......
   13cd4:	0000c0e6 0000c0dc 0000c0e6 0000c0dc     ................
   13ce4:	0000c0c2 0000c0c2 0000c0e6 0000c0e6     ................
   13cf4:	0000c0e6 0000c0e6 0000c0e6 0000c0e6     ................
   13d04:	0000c0e6 0000c0e6 0000c0e6 0000c0e6     ................
   13d14:	0000c0e6 0000c0e6 0000c0e6 0000c0e6     ................
   13d24:	0000c0e6 0000c0e6 0000c0e6 0000c0e6     ................
   13d34:	0000c0e6 0000c0e6 0000c0e6 0000c0e6     ................
   13d44:	0000c0e6 0000c0e6 0000c0e6 0000c0e6     ................
   13d54:	0000c0e6 0000c0e6 0000c0e6 0000c0e6     ................
   13d64:	0000c0e6 0000c0e6 0000c0e6 0000c0e6     ................
   13d74:	0000c0e6 0000c0e6 0000c0e6 0000c0e6     ................
   13d84:	0000c0e6 0000c0e6 0000c0e6 0000c0e6     ................
   13d94:	0000c0e6 0000c0e6 0000c0e6 0000c0e6     ................
   13da4:	0000c0e6 0000c0e6 0000c0e6 0000c0e6     ................
   13db4:	0000c0e6 0000c0e6 0000c0e6 0000c0e6     ................
   13dc4:	0000c0e6 0000c0e6 0000c0e6 0000c0dc     ................
   13dd4:	0000c0dc 0000c0ee 0000c0ee 0000c0ee     ................
   13de4:	0000c0ee 42000800 42000c00 42001000     .......B...B...B
   13df4:	42001400 42001800 42001c00 0c0b0a09     ...B...B...B....
   13e04:	00000e0d 0000d2d6 0000d2d2 0000d2d2     ................
   13e14:	0000d330 0000d330 0000d2ea 0000d2dc     0...0...........
   13e24:	0000d2f0 0000d31e 0000d518 0000d4f8     ................
   13e34:	0000d4f8 0000d584 0000d50a 0000d526     ............&...
   13e44:	0000d4fc 0000d534 0000d574              ....4...t...

00013e50 <_tcc_gclk_ids>:
   13e50:	001b1a1a                                ....

00013e54 <_tcc_apbcmasks>:
   13e54:	00000100 00000200 00000400              ............

00013e60 <_tcc_maxs>:
   13e60:	00ffffff 00ffffff 0000ffff              ............

00013e6c <_tcc_cc_nums>:
   13e6c:	00020204                                ....

00013e70 <_tcc_ow_nums>:
   13e70:	00020408                                ....

00013e74 <_tcc_intflag>:
   13e74:	00000001 00000002 00000004 00000008     ................
   13e84:	00001000 00002000 00004000 00008000     ..... ...@......
   13e94:	00010000 00020000 00040000 00080000     ................

00013ea4 <tcc_interrupt_vectors.12452>:
   13ea4:	0011100f 0000f13e 0000f138 0000f132     ....>...8...2...
   13eb4:	0000f12c 0000f144 0000f14c 0000f144     ,...D...L...D...
   13ec4:	0000f126 0000f120 0000f144 0000f11a     &... ...D.......
   13ed4:	0000f11a 0000f114 0000f10e 0000f14c     ............L...
   13ee4:	0000f1dc 0000f1d6 0000f1d0 0000f1ca     ................
   13ef4:	0000f1e2 0000f1ea 0000f1e2 0000f1c4     ................
   13f04:	0000f1be 0000f1e2 0000f1b8 0000f1b8     ................
   13f14:	0000f1b2 0000f1ac 0000f1ea 0000f24a     ............J...
   13f24:	0000f244 0000f23e 0000f238 0000f250     D...>...8...P...
   13f34:	0000f250 0000f250 0000f232 0000f22c     P...P...2...,...
   13f44:	0000f250 0000f226 0000f226 0000f220     P...&...&... ...
   13f54:	0000f21a 33323130 37363534 62613938     ....0123456789ab
   13f64:	66656463 656d7461 2e312f6c 00322e30     cdefatmel/1.0.2.
   13f74:	20544547 00000000 54534f50 00000020     GET ....POST ...
   13f84:	454c4544 00204554 20545550 00000000     DELETE .PUT ....
   13f94:	4954504f 20534e4f 00000000 44414548     OPTIONS ....HEAD
   13fa4:	00000020 54544820 2e312f50 000a0d31      ... HTTP/1.1...
   13fb4:	72657355 6567412d 203a746e 00000000     User-Agent: ....
   13fc4:	74736f48 0000203a 6e6e6f43 69746365     Host: ..Connecti
   13fd4:	203a6e6f 7065654b 696c412d 0a0d6576     on: Keep-Alive..
   13fe4:	00000000 65636341 452d7470 646f636e     ....Accept-Encod
   13ff4:	3a676e69 000a0d20 65636341 432d7470     ing: ...Accept-C
   14004:	73726168 203a7465 2d667475 000a0d38     harset: utf-8...
   14014:	6e617254 72656673 636e452d 6e69646f     Transfer-Encodin
   14024:	63203a67 6b6e7568 0a0d6465 00000000     g: chunked......
   14034:	00007525 746e6f43 2d746e65 676e654c     %u..Content-Leng
   14044:	203a6874 00000000 70747468 002f2f3a     th: ....http://.
   14054:	70747468 2f2f3a73 00000000 6e617254     https://....Tran
   14064:	72656673 636e452d 6e69646f 00203a67     sfer-Encoding: .
   14074:	6e6e6f43 69746365 203a6e6f 00000000     Connection: ....
   14084:	50545448 0000002f 00000d31 42002000     HTTP/...1.... .B
   14094:	42002400 42002800 0000f980 0000f988     .$.B.(.B........
   140a4:	0000f99a 0000f9fc 0000fb5a              ........Z...

000140b0 <main_mqtt_broker>:
   140b0:	2e31316d 756f6c63 74716d64 6f632e74     m11.cloudmqtt.co
   140c0:	0000006d 6f736572 5f65766c 203a6263     m...resolve_cb: 
   140d0:	49207325 64612050 73657264 73692073     %s IP address is
   140e0:	2e642520 252e6425 64252e64 0a0d0a0d      %d.%d.%d.%d....
   140f0:	00000000 72617473 6f645f74 6f6c6e77     ....start_downlo
   14100:	203a6461 462d6957 73692069 746f6e20     ad: Wi-Fi is not
   14110:	6e6f6320 7463656e 0d2e6465 00000000      connected......
   14120:	72617473 6f645f74 6f6c6e77 203a6461     start_download: 
   14130:	75716572 20747365 73207369 20746e65     request is sent 
   14140:	65726c61 2e796461 0000000d 72617473     already.....star
   14150:	6f645f74 6f6c6e77 203a6461 6e6e7572     t_download: runn
   14160:	20676e69 6e776f64 64616f6c 726c6120     ing download alr
   14170:	79646165 00000d2e 72617473 6f645f74     eady....start_do
   14180:	6f6c6e77 203a6461 646e6573 20676e69     wnload: sending 
   14190:	50545448 71657220 74736575 0d2e2e2e     HTTP request....
   141a0:	00000000 70747468 2f2f3a73 2e777777     ....https://www.
   141b0:	73616573 6570752e 652e6e6e 7e2f7564     seas.upenn.edu/~
   141c0:	6863696e 2f736e69 74747562 6c5f6e6f     nichins/button_l
   141d0:	2e326465 006e6962 72617473 6f645f74     ed2.bin.start_do
   141e0:	6f6c6e77 43206461 203a4352 646e6573     wnload CRC: send
   141f0:	20676e69 50545448 71657220 74736575     ing HTTP request
   14200:	0d2e2e2e 00000000 70747468 2f2f3a73     ........https://
   14210:	2e777777 73616573 6570752e 652e6e6e     www.seas.upenn.e
   14220:	7e2f7564 6863696e 2f736e69 74747562     du/~nichins/butt
   14230:	6c5f6e6f 5f326465 2e637263 006e6962     on_led2_crc.bin.
   14240:	462d6957 6f632069 63656e6e 0d646574     Wi-Fi connected.
   14250:	00000000 462d6957 69642069 6e6f6373     ....Wi-Fi discon
   14260:	7463656e 000d6465 656b6163 73736f62     nected..cakeboss
   14270:	00000000 796f7254 41646e41 49646562     ....TroyAndAbedI
   14280:	6568546e 65646f4d 0000006d 462d6957     nTheModem...Wi-F
   14290:	50492069 20736920 252e7525 75252e75     i IP is %u.%u.%u
   142a0:	0d75252e 0000000a 6e6e6f43 20746365     .%u.....Connect 
   142b0:	6c696166 206f7420 76726573 25287265     fail to server(%
   142c0:	20212973 72746572 74692079 74756120     s)! retry it aut
   142d0:	74616d6f 6c616369 0d2e796c 0000000a     omatically......
   142e0:	69797254 7420676e 7573206f 2e2e2e62     Trying to sub...
   142f0:	0000000d 74616863 00000000 74736150     ....chat....Past
   14300:	61686320 75732074 00000d62 736e6573      chat sub...sens
   14310:	0000726f 74736150 6e657320 20726f73     or..Past sensor 
   14320:	0d627573 00000000 75746361 726f7461     sub.....actuator
   14330:	00000000 74736150 74636120 6f746175     ....Past actuato
   14340:	75732072 00000d62 70657250 74617261     r sub...Preparat
   14350:	206e6f69 7420666f 63206568 20746168     ion of the chat 
   14360:	20736168 6e656562 6d6f6320 74656c70     has been complet
   14370:	0d2e6465 00000000 5454514d 6f726220     ed......MQTT bro
   14380:	2072656b 6c636564 20656e69 72756f79     ker decline your
   14390:	63636120 21737365 72726520 6320726f      access! error c
   143a0:	2065646f 0a0d6425 00000000 203e3e20     ode %d...... >> 
   143b0:	00000000 5454514d 73696420 6e6e6f63     ....MQTT disconn
   143c0:	65746365 00000d64 69666977 3a62635f     ected...wifi_cb:
   143d0:	4d324d20 4649575f 4f435f49 43454e4e      M2M_WIFI_CONNEC
   143e0:	0d444554 00000000 69666977 3a62635f     TED.....wifi_cb:
   143f0:	4d324d20 4649575f 49445f49 4e4f4353      M2M_WIFI_DISCON
   14400:	5443454e 000d4445 69666977 3a62635f     NECTED..wifi_cb:
   14410:	20504920 72646461 20737365 25207369      IP address is %
   14420:	75252e75 2e75252e 0a0d7525 00000000     u.%u.%u.%u......
   14430:	70696843 64696420 7720746e 20656b61     Chip didnt wake 
   14440:	0000000d 70747468 696c635f 5f746e65     ....http_client_
   14450:	6c6c6163 6b636162 5448203a 63205054     callback: HTTP c
   14460:	6e65696c 6f732074 74656b63 6e6f6320     lient socket con
   14470:	7463656e 0d2e6465 00000000 70747468     nected......http
   14480:	696c635f 5f746e65 6c6c6163 6b636162     _client_callback
   14490:	6572203a 73657571 6f632074 656c706d     : request comple
   144a0:	2e646574 0000000d 70747468 696c635f     ted.....http_cli
   144b0:	5f746e65 6c6c6163 6b636162 6572203a     ent_callback: re
   144c0:	76696563 72206465 6f707365 2065736e     ceived response 
   144d0:	64207525 20617461 657a6973 0d752520     %u data size %u.
   144e0:	0000000a 6c6c6143 6b636162 5243203a     ....Callback: CR
   144f0:	6f642043 6f6c6e77 2e2e6461 2e2e2e2e     C download......
   14500:	0000000d 65636552 64657669 0d782520     ....Received %x.
   14510:	0000000a 70747468 696c635f 5f746e65     ....http_client_
   14520:	6c6c6163 6b636162 5548435f 44454b4e     callback_CHUNKED
   14530:	54414420 72203a41 69656365 20646576      DATA: received 
   14540:	70736572 65736e6f 74616420 69732061     response data si
   14550:	2520657a 000a0d75 73726946 6c622074     ze %u...First bl
   14560:	206b636f 676e656c 25206874 52432064     ock length %d CR
   14570:	25203a43 000a0d75 636f6c42 656c206b     C: %u...Block le
   14580:	6874676e 20642520 3a435243 0d752520     ngth %d CRC: %u.
   14590:	0000000a 70747468 696c635f 5f746e65     ....http_client_
   145a0:	6c6c6163 6b636162 6964203a 6e6f6373     callback: discon
   145b0:	7463656e 206e6f69 73616572 253a6e6f     nection reason:%
   145c0:	000a0d64 5454514d 696e6920 6c616974     d...MQTT initial
   145d0:	74617a69 206e6f69 6c696166 202e6465     ization failed. 
   145e0:	6f727245 6f632072 69206564 25282073     Error code is (%
   145f0:	0a0d2964 00000000 5454514d 67657220     d)......MQTT reg
   14600:	65747369 61632072 61626c6c 66206b63     ister callback f
   14610:	656c6961 45202e64 726f7272 646f6320     ailed. Error cod
   14620:	73692065 64252820 000a0d29 72657355     e is (%d)...User
   14630:	25203a20 000a0d73 73736150 64726f77      : %s...Password
   14640:	25203a20 000a0d73 69706f54 203a2063      : %s...Topic : 
   14650:	0a0d7325 00000000 6e69616d 326d203a     %s......main: m2
   14660:	69775f6d 695f6966 2074696e 6c6c6163     m_wifi_init call
   14670:	72726520 2821726f 0d296425 0000000a      error!(%d).....
   14680:	00006425 74697257 69665f65 61776d72     %d..Write_firmwa
   14690:	77206572 74207361 0d657572 00000000     re was true.....
   146a0:	6e69616d 326d203a 69775f6d 645f6966     main: m2m_wifi_d
   146b0:	696e6965 61632074 65206c6c 726f7272     einit call error
   146c0:	64252821 000a0d29 666e6f63 72756769     !(%d)...configur
   146d0:	74685f65 635f7074 6e65696c 48203a74     e_http_client: H
   146e0:	20505454 65696c63 6920746e 6974696e     TTP client initi
   146f0:	7a696c61 6f697461 6166206e 64656c69     alization failed
   14700:	72282021 25207365 0a0d2964 00000000     ! (res %d)......
   14710:	6e69616d 326d203a 69775f6d 695f6966     main: m2m_wifi_i
   14720:	2074696e 6c6c6163 72726520 2021726f     nit call error! 
   14730:	73657228 29642520 00000a0d 76727553     (res %d)....Surv
   14740:	64657669 74746820 6c632070 746e6569     ived http client
   14750:	74657320 000d7075 63657845 6e697475      setup..Executin
   14760:	6d692067 3a656761 2c642520 204c4420     g image: %d, DL 
   14770:	203a6f74 0a0d6425 00000000 6e776f64     to: %d......down
   14780:	64616f6c 7269665f 7261776d 63203a65     load_firmware: c
   14790:	656e6e6f 6e697463 6f742067 46695720     onnecting to WiF
   147a0:	50412069 2e732520 0a0d2e2e 00000000     i AP %s.........
   147b0:	6e776f64 64616f6c 7269665f 7261776d     download_firmwar
   147c0:	64203a65 2e656e6f 0000000d 636c6143     e: done.....Calc
   147d0:	74616c75 43206465 203a4352 0a0d7825     ulated CRC: %x..
   147e0:	00000000 614d0d0a 203a6e69 656e6f44     ......Main: Done
   147f0:	776f6420 616f6c6e 676e6964 72696620      downloading fir
   14800:	7261776d 6e612065 52432064 000d0a43     mware and CRC...
   14810:	614d0d0a 203a6e69 20435243 4354414d     ..Main: CRC MATC
   14820:	21444548 61747320 6e697472 69662067     HED! starting fi
   14830:	61776d72 75206572 61726770 202e6564     rmware upgrade. 
   14840:	00000d0a 4d200d0a 3a6e6961 43524320     ...... Main: CRC
   14850:	65684320 46206b63 216c6961 00000d0a      Check Fail!....
   14860:	7349514d 43007064 00000000              MQIsdp.C....

0001486c <_global_impure_ptr>:
   1486c:	2000001c                                ... 

00014870 <_ctype_>:
   14870:	20202000 20202020 28282020 20282828     .         ((((( 
   14880:	20202020 20202020 20202020 20202020                     
   14890:	10108820 10101010 10101010 10101010      ...............
   148a0:	04040410 04040404 10040404 10101010     ................
   148b0:	41411010 41414141 01010101 01010101     ..AAAAAA........
   148c0:	01010101 01010101 01010101 10101010     ................
   148d0:	42421010 42424242 02020202 02020202     ..BBBBBB........
   148e0:	02020202 02020202 02020202 10101010     ................
   148f0:	00000020 00000000 00000000 00000000      ...............
	...

00014974 <__sf_fake_stdin>:
	...

00014994 <__sf_fake_stdout>:
	...

000149b4 <__sf_fake_stderr>:
	...
   149d4:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
   149e4:	32313000 36353433 41393837 45444342     .0123456789ABCDE
   149f4:	31300046 35343332 39383736 64636261     F.0123456789abcd
   14a04:	00006665                                ef..

00014a08 <_init>:
   14a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14a0a:	46c0      	nop			; (mov r8, r8)
   14a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   14a0e:	bc08      	pop	{r3}
   14a10:	469e      	mov	lr, r3
   14a12:	4770      	bx	lr

00014a14 <__init_array_start>:
   14a14:	000080dd 	.word	0x000080dd

00014a18 <_fini>:
   14a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14a1a:	46c0      	nop			; (mov r8, r8)
   14a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   14a1e:	bc08      	pop	{r3}
   14a20:	469e      	mov	lr, r3
   14a22:	4770      	bx	lr

00014a24 <__fini_array_start>:
   14a24:	000080b5 	.word	0x000080b5
