
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.13

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.08 source latency float_adder_pipereg_2to3_aligned_mant_msb_59[2]$_SDFF_PP0_/CK ^
  -0.09 target latency tmp1107[4]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_1to2_sign_b_46$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_2to3_sign_b_54$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.68    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
    14   17.08    0.02    0.04    0.09 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.02    0.00    0.09 ^ float_adder_pipereg_1to2_sign_b_46$_SDFF_PP0_/CK (DFF_X1)
     1    0.98    0.01    0.08    0.17 v float_adder_pipereg_1to2_sign_b_46$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_1to2_sign_b_46 (net)
                  0.01    0.00    0.17 v _605_/A2 (AND2_X1)
     1    1.17    0.01    0.03    0.20 v _605_/ZN (AND2_X1)
                                         _055_ (net)
                  0.01    0.00    0.20 v float_adder_pipereg_2to3_sign_b_54$_SDFF_PP0_/D (DFF_X1)
                                  0.20   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.68    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_5__f_clk/A (CLKBUF_X3)
    13   18.25    0.02    0.05    0.09 ^ clkbuf_3_5__f_clk/Z (CLKBUF_X3)
                                         clknet_3_5__leaf_clk (net)
                  0.02    0.00    0.09 ^ float_adder_pipereg_2to3_sign_b_54$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.09   clock reconvergence pessimism
                          0.01    0.09   library hold time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_sign_xor_55$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp1107[4]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.68    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_6__f_clk/A (CLKBUF_X3)
    11   16.71    0.02    0.04    0.08 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
                                         clknet_3_6__leaf_clk (net)
                  0.02    0.00    0.08 ^ float_adder_pipereg_2to3_sign_xor_55$_SDFF_PP0_/CK (DFF_X1)
     1    1.92    0.01    0.09    0.18 ^ float_adder_pipereg_2to3_sign_xor_55$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_2to3_sign_xor_55 (net)
                  0.01    0.00    0.18 ^ _437_/A (CLKBUF_X2)
     5   11.31    0.02    0.04    0.21 ^ _437_/Z (CLKBUF_X2)
                                         _097_ (net)
                  0.02    0.00    0.21 ^ _444_/A1 (AND2_X1)
     1    3.56    0.01    0.04    0.25 ^ _444_/ZN (AND2_X1)
                                         _395_ (net)
                  0.01    0.00    0.25 ^ _737_/B (HA_X1)
     2    7.30    0.02    0.05    0.30 ^ _737_/CO (HA_X1)
                                         _354_ (net)
                  0.02    0.00    0.30 ^ _724_/B (FA_X1)
     3    4.86    0.02    0.10    0.40 v _724_/S (FA_X1)
                                         _357_ (net)
                  0.02    0.00    0.40 v _445_/A (INV_X1)
     1    3.54    0.01    0.02    0.42 ^ _445_/ZN (INV_X1)
                                         _397_ (net)
                  0.01    0.00    0.42 ^ _738_/B (HA_X1)
     2    3.70    0.01    0.04    0.46 ^ _738_/CO (HA_X1)
                                         _398_ (net)
                  0.01    0.00    0.46 ^ _668_/A (INV_X1)
     2    1.89    0.00    0.01    0.47 v _668_/ZN (INV_X1)
                                         _225_ (net)
                  0.00    0.00    0.47 v _676_/A1 (OR3_X1)
     1    1.43    0.01    0.06    0.53 v _676_/ZN (OR3_X1)
                                         _233_ (net)
                  0.01    0.00    0.53 v _677_/B2 (AOI21_X1)
     1    2.06    0.02    0.03    0.57 ^ _677_/ZN (AOI21_X1)
                                         _234_ (net)
                  0.02    0.00    0.57 ^ _678_/A (INV_X1)
     1    0.99    0.01    0.01    0.57 v _678_/ZN (INV_X1)
                                         _235_ (net)
                  0.01    0.00    0.57 v _681_/B (MUX2_X1)
     1    1.68    0.01    0.06    0.63 v _681_/Z (MUX2_X1)
                                         _238_ (net)
                  0.01    0.00    0.63 v _682_/B2 (OAI22_X1)
     1    1.40    0.03    0.04    0.67 ^ _682_/ZN (OAI22_X1)
                                         _090_ (net)
                  0.03    0.00    0.67 ^ tmp1107[4]$_SDFF_PP0_/D (DFF_X1)
                                  0.67   data arrival time

                          0.75    0.75   clock clk (rise edge)
                          0.00    0.75   clock source latency
     1    6.97    0.00    0.00    0.75 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.75 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.68    0.02    0.04    0.79 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.79 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
    15   19.02    0.02    0.05    0.84 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.02    0.00    0.84 ^ tmp1107[4]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.84   clock reconvergence pessimism
                         -0.03    0.80   library setup time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_sign_xor_55$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp1107[4]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    6.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.68    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_6__f_clk/A (CLKBUF_X3)
    11   16.71    0.02    0.04    0.08 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
                                         clknet_3_6__leaf_clk (net)
                  0.02    0.00    0.08 ^ float_adder_pipereg_2to3_sign_xor_55$_SDFF_PP0_/CK (DFF_X1)
     1    1.92    0.01    0.09    0.18 ^ float_adder_pipereg_2to3_sign_xor_55$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_2to3_sign_xor_55 (net)
                  0.01    0.00    0.18 ^ _437_/A (CLKBUF_X2)
     5   11.31    0.02    0.04    0.21 ^ _437_/Z (CLKBUF_X2)
                                         _097_ (net)
                  0.02    0.00    0.21 ^ _444_/A1 (AND2_X1)
     1    3.56    0.01    0.04    0.25 ^ _444_/ZN (AND2_X1)
                                         _395_ (net)
                  0.01    0.00    0.25 ^ _737_/B (HA_X1)
     2    7.30    0.02    0.05    0.30 ^ _737_/CO (HA_X1)
                                         _354_ (net)
                  0.02    0.00    0.30 ^ _724_/B (FA_X1)
     3    4.86    0.02    0.10    0.40 v _724_/S (FA_X1)
                                         _357_ (net)
                  0.02    0.00    0.40 v _445_/A (INV_X1)
     1    3.54    0.01    0.02    0.42 ^ _445_/ZN (INV_X1)
                                         _397_ (net)
                  0.01    0.00    0.42 ^ _738_/B (HA_X1)
     2    3.70    0.01    0.04    0.46 ^ _738_/CO (HA_X1)
                                         _398_ (net)
                  0.01    0.00    0.46 ^ _668_/A (INV_X1)
     2    1.89    0.00    0.01    0.47 v _668_/ZN (INV_X1)
                                         _225_ (net)
                  0.00    0.00    0.47 v _676_/A1 (OR3_X1)
     1    1.43    0.01    0.06    0.53 v _676_/ZN (OR3_X1)
                                         _233_ (net)
                  0.01    0.00    0.53 v _677_/B2 (AOI21_X1)
     1    2.06    0.02    0.03    0.57 ^ _677_/ZN (AOI21_X1)
                                         _234_ (net)
                  0.02    0.00    0.57 ^ _678_/A (INV_X1)
     1    0.99    0.01    0.01    0.57 v _678_/ZN (INV_X1)
                                         _235_ (net)
                  0.01    0.00    0.57 v _681_/B (MUX2_X1)
     1    1.68    0.01    0.06    0.63 v _681_/Z (MUX2_X1)
                                         _238_ (net)
                  0.01    0.00    0.63 v _682_/B2 (OAI22_X1)
     1    1.40    0.03    0.04    0.67 ^ _682_/ZN (OAI22_X1)
                                         _090_ (net)
                  0.03    0.00    0.67 ^ tmp1107[4]$_SDFF_PP0_/D (DFF_X1)
                                  0.67   data arrival time

                          0.75    0.75   clock clk (rise edge)
                          0.00    0.75   clock source latency
     1    6.97    0.00    0.00    0.75 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.75 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.68    0.02    0.04    0.79 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.79 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
    15   19.02    0.02    0.05    0.84 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.02    0.00    0.84 ^ tmp1107[4]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.84   clock reconvergence pessimism
                         -0.03    0.80   library setup time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.14093290269374847

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7099

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
7.777038097381592

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7427

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_sign_xor_55$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp1107[4]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ float_adder_pipereg_2to3_sign_xor_55$_SDFF_PP0_/CK (DFF_X1)
   0.09    0.18 ^ float_adder_pipereg_2to3_sign_xor_55$_SDFF_PP0_/Q (DFF_X1)
   0.04    0.21 ^ _437_/Z (CLKBUF_X2)
   0.04    0.25 ^ _444_/ZN (AND2_X1)
   0.05    0.30 ^ _737_/CO (HA_X1)
   0.10    0.40 v _724_/S (FA_X1)
   0.02    0.42 ^ _445_/ZN (INV_X1)
   0.04    0.46 ^ _738_/CO (HA_X1)
   0.01    0.47 v _668_/ZN (INV_X1)
   0.06    0.53 v _676_/ZN (OR3_X1)
   0.03    0.57 ^ _677_/ZN (AOI21_X1)
   0.01    0.57 v _678_/ZN (INV_X1)
   0.06    0.63 v _681_/Z (MUX2_X1)
   0.04    0.67 ^ _682_/ZN (OAI22_X1)
   0.00    0.67 ^ tmp1107[4]$_SDFF_PP0_/D (DFF_X1)
           0.67   data arrival time

   0.75    0.75   clock clk (rise edge)
   0.00    0.75   clock source latency
   0.00    0.75 ^ clk (in)
   0.04    0.79 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.84 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.00    0.84 ^ tmp1107[4]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.84   clock reconvergence pessimism
  -0.03    0.80   library setup time
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -0.67   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_1to2_sign_b_46$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_2to3_sign_b_54$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.09 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ float_adder_pipereg_1to2_sign_b_46$_SDFF_PP0_/CK (DFF_X1)
   0.08    0.17 v float_adder_pipereg_1to2_sign_b_46$_SDFF_PP0_/Q (DFF_X1)
   0.03    0.20 v _605_/ZN (AND2_X1)
   0.00    0.20 v float_adder_pipereg_2to3_sign_b_54$_SDFF_PP0_/D (DFF_X1)
           0.20   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.09 ^ clkbuf_3_5__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ float_adder_pipereg_2to3_sign_b_54$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.09   clock reconvergence pessimism
   0.01    0.09   library hold time
           0.09   data required time
---------------------------------------------------------
           0.09   data required time
          -0.20   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.6716

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.1311

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
19.520548

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.15e-04   3.46e-05   7.09e-06   8.56e-04  51.6%
Combinational          1.98e-04   1.81e-04   1.01e-05   3.89e-04  23.4%
Clock                  1.61e-04   2.54e-04   4.90e-07   4.16e-04  25.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.17e-03   4.70e-04   1.76e-05   1.66e-03 100.0%
                          70.6%      28.3%       1.1%
