/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [34:0] celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_6z ? celloutsig_1_5z[0] : celloutsig_1_6z;
  assign celloutsig_0_8z = in_data[93] ? celloutsig_0_5z : in_data[86];
  assign celloutsig_0_10z = celloutsig_0_8z ? celloutsig_0_2z : celloutsig_0_6z[30];
  assign celloutsig_0_11z = celloutsig_0_2z ? celloutsig_0_9z[2] : celloutsig_0_0z[2];
  assign celloutsig_0_12z = celloutsig_0_4z ? celloutsig_0_2z : celloutsig_0_0z[3];
  assign celloutsig_0_18z = celloutsig_0_16z[0] ? celloutsig_0_5z : out_data[33];
  assign celloutsig_1_0z = in_data[191] ? in_data[145] : in_data[146];
  assign celloutsig_1_7z = ~((celloutsig_1_4z | celloutsig_1_1z[2]) & celloutsig_1_5z[0]);
  assign celloutsig_0_4z = { celloutsig_0_0z[7:1], celloutsig_0_3z } == celloutsig_0_0z[8:1];
  assign celloutsig_1_10z = { celloutsig_1_1z[3:1], celloutsig_1_7z } == { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[161:145] === { in_data[124:119], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z } <= { celloutsig_1_3z[5:3], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_3z = { in_data[31:4], celloutsig_0_0z } <= { in_data[86:68], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_15z = { in_data[112:111], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_12z } || celloutsig_1_5z;
  assign celloutsig_0_5z = { celloutsig_0_1z[3:2], celloutsig_0_2z, celloutsig_0_3z } || celloutsig_0_1z[7:4];
  assign celloutsig_1_9z = { celloutsig_1_5z[3:0], celloutsig_1_6z } || celloutsig_1_5z;
  assign celloutsig_0_0z = in_data[45:37] % { 1'h1, in_data[51:44] };
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_0z } % { 1'h1, celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_0_16z = { celloutsig_0_14z[7], 1'h0, celloutsig_0_14z[5], celloutsig_0_11z, celloutsig_0_12z } % { 1'h1, celloutsig_0_9z[6:4], celloutsig_0_10z };
  assign celloutsig_1_5z = celloutsig_1_3z[7:3] % { 1'h1, celloutsig_1_3z[3:0] };
  assign celloutsig_0_2z = | celloutsig_0_1z[6:3];
  assign celloutsig_1_6z = | { celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_7z & celloutsig_1_5z[3];
  assign celloutsig_0_9z = celloutsig_0_6z[14:5] - { in_data[11:8], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_1z = celloutsig_0_0z[7:0] - in_data[42:35];
  assign celloutsig_1_1z = { in_data[123:116], celloutsig_1_0z } - { in_data[184:177], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z } ^ { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_14z = { celloutsig_1_3z[7], celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_6z } ^ { in_data[122:119], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_17z = { celloutsig_1_3z[6:5], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_11z } ^ { in_data[130:124], celloutsig_1_15z };
  assign celloutsig_1_3z = { celloutsig_1_1z[5:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } ^ { in_data[127:121], celloutsig_1_0z };
  always_latch
    if (clkin_data[0]) celloutsig_0_6z = 35'h000000000;
    else if (celloutsig_1_19z) celloutsig_0_6z = in_data[71:37];
  always_latch
    if (!clkin_data[0]) celloutsig_0_7z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_7z = { celloutsig_0_6z[9:6], celloutsig_0_5z };
  assign celloutsig_1_19z = ~((celloutsig_1_11z[2] & celloutsig_1_14z[1]) | (celloutsig_1_17z[0] & celloutsig_1_15z));
  assign celloutsig_1_2z = ~((in_data[108] & in_data[139]) | (in_data[109] & celloutsig_1_1z[1]));
  assign { celloutsig_0_14z[4:0], celloutsig_0_14z[14:8], celloutsig_0_14z[5], celloutsig_0_14z[7] } = { celloutsig_0_7z, celloutsig_0_6z[9:3], celloutsig_0_4z, celloutsig_0_3z } ^ { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_8z, in_data[48:42], celloutsig_0_2z, in_data[41] };
  assign { out_data[32], out_data[42:39], out_data[37:33], out_data[47:43], out_data[51:48] } = { celloutsig_0_12z, celloutsig_0_9z[9:6], celloutsig_0_9z[4:0], celloutsig_0_7z, in_data[14:11] } | { celloutsig_0_14z[0], celloutsig_0_14z[10:7], celloutsig_0_14z[5:1], celloutsig_0_16z[0], celloutsig_0_14z[14:11], celloutsig_0_16z[4:1] };
  assign celloutsig_0_14z[6] = 1'h0;
  assign { out_data[137:128], out_data[96], out_data[38], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z[5], celloutsig_0_18z };
endmodule
