# Tiny Tapeout project information
project:
  title:        "YM2413"
  author:       "IKA Microelectronics Inc. & Renaldas Zioma"
  discord:      "rzioma"
  description:  "YM2413 FM Synth (IKA OPLL core)"
  language:     "Verilog"
  clock_hz:     3579545   # NTSC clock frequency as master clock

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "3x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_rejunity_ym2413_ika_opll"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "IKAOPLL.v"
    - "IKAOPLL_dac.v"
    - "IKAOPLL_eg.v"
    - "IKAOPLL_lfo.v"
    - "IKAOPLL_op.v"
    - "IKAOPLL_pg.v"
    - "IKAOPLL_primitives.v"
    - "IKAOPLL_reg.v"
    - "IKAOPLL_timinggen.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "D0 data bus"
  ui[1]: "D1 data bus"
  ui[2]: "D2 data bus"
  ui[3]: "D3 data bus"
  ui[4]: "D4 data bus"
  ui[5]: "D5 data bus"
  ui[6]: "D6 data bus"
  ui[7]: "D7 data bus"

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "(in) **A0** register latch"
  uio[1]: "(in) **CS** chip select"
  uio[2]: "(in) **WR** write"
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
