// Seed: 539764729
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input supply1 id_2,
    output tri id_3,
    input tri1 id_4,
    input wire id_5,
    input wor id_6,
    input wire id_7,
    input tri0 id_8,
    output tri0 id_9,
    input supply1 id_10,
    input wand id_11,
    input wor id_12,
    output wire id_13,
    output wor id_14,
    output tri id_15,
    output supply0 id_16,
    output supply0 id_17
);
  assign id_3  = id_4;
  assign id_1  = 1'b0 == id_8;
  assign id_15 = 1'b0;
  module_0();
  supply0 id_19 = id_6;
  wire id_20;
endmodule
