
==============================================================================
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:19
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2023.1) on 2023-05-04-06:32:48
   Version:                2.15.225
   Kernels:                glay_kernel
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          03c239b3-150d-948f-6265-68c1061b4e11
   UUID (IINTF):           fb2b2c5a19ed63593fea95f51fbc8eb9
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   gen3x16_xdma_1
   Version:                202211.1
   Generated Version:      Vivado 2022.1.1 (SW Build: 3557992)
   Created:
               Tue Jul 12 12:59:20 2022   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.3
   Board Part:             xilinx.com:au280:part0:1.3
   Platform VBNV:          xilinx_u280_gen3x16_xdma_1_202211_1
   Static UUID:            fb2b2c5a-19ed-6359-3fea-95f51fbc8eb9
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 235 MHz

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 300 MHz
   Achieved Freq:  235.2 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         bank0
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         bank1
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HOST[0]
   Index:        40
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: glay_kernel

Definition
----------
   Signature: glay_kernel (void* buffer_0, void* buffer_1, void* buffer_2, void* buffer_3, void* buffer_4, void* buffer_5, void* buffer_6, void* buffer_7, void* buffer_8, void* buffer_9)

Ports
-----
   Port:          m00_axi
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        glay_kernel_1
   Base Address: 0x800000

   Argument:          buffer_0
   Register Offset:   0x10
   Port:              m00_axi
   Memory:            HBM[0] (MEM_HBM)
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          buffer_1
   Register Offset:   0x1c
   Port:              m00_axi
   Memory:            HBM[0] (MEM_HBM)
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          buffer_2
   Register Offset:   0x28
   Port:              m00_axi
   Memory:            HBM[0] (MEM_HBM)
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          buffer_3
   Register Offset:   0x34
   Port:              m00_axi
   Memory:            HBM[0] (MEM_HBM)
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          buffer_4
   Register Offset:   0x40
   Port:              m00_axi
   Memory:            HBM[0] (MEM_HBM)
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          buffer_5
   Register Offset:   0x4c
   Port:              m00_axi
   Memory:            HBM[0] (MEM_HBM)
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          buffer_6
   Register Offset:   0x58
   Port:              m00_axi
   Memory:            HBM[0] (MEM_HBM)
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          buffer_7
   Register Offset:   0x64
   Port:              m00_axi
   Memory:            HBM[0] (MEM_HBM)
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          buffer_8
   Register Offset:   0x70
   Port:              m00_axi
   Memory:            HBM[0] (MEM_HBM)
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          buffer_9
   Register Offset:   0x7c
   Port:              m00_axi
   Memory:            HBM[0] (MEM_HBM)
   Memory:            HBM[1] (MEM_DRAM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2023.1 - 2023-05-04-06:32:48 (SW BUILD: 3860322)
   Command Line:  v++ --advanced.param compiler.skipTimingCheckAndFrequencyScaling=0 --advanced.param compiler.multiStrategiesWaitOnAllRuns=1 --config /home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/glay_kernel_rtl_hw.cfg --connectivity.nk glay_kernel:1:glay_kernel_1 --connectivity.slr glay_kernel_1:SLR0 --connectivity.sp glay_kernel_1.buffer_0:HBM[0:1] --connectivity.sp glay_kernel_1.buffer_1:HBM[0:1] --connectivity.sp glay_kernel_1.buffer_2:HBM[0:1] --connectivity.sp glay_kernel_1.buffer_3:HBM[0:1] --connectivity.sp glay_kernel_1.buffer_4:HBM[0:1] --connectivity.sp glay_kernel_1.buffer_5:HBM[0:1] --connectivity.sp glay_kernel_1.buffer_6:HBM[0:1] --connectivity.sp glay_kernel_1.buffer_7:HBM[0:1] --connectivity.sp glay_kernel_1.buffer_8:HBM[0:1] --connectivity.sp glay_kernel_1.buffer_9:HBM[0:1] --input_files /home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.pkg/glay_kernel.xo --link --log_dir glay_kernel.build/logs --messageDb glay_kernel.mdb --optimize 0 --output /home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.hw/glay_kernel_hw.xclbin --platform xilinx_u280_gen3x16_xdma_1_202211_1 --report_dir glay_kernel.build/reports --report_level 0 --save-temps --target hw --temp_dir glay_kernel.build --vivado.impl.jobs 16 --vivado.param general.maxThreads=16 --vivado.prop run.my_rm_synth_1.{STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY}={rebuilt} --vivado.prop run.my_rm_synth_1.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} --vivado.prop run.my_rm_synth_1.{STEPS.SYNTH_DESIGN.TCL.PRE}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_read_qor_pre_synth.tcl} --vivado.prop run.my_rm_synth_1.{STEPS.SYNTH_DESIGN.TCL.POST}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_generate_qor_post_synth.tcl} --vivado.prop run.impl_1.{STEPS.OPT_DESIGN.IS_ENABLED}={true} --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.{STEPS.OPT_DESIGN.TCL.PRE}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_read_qor_pre_opt.tcl} --vivado.prop run.impl_1.{STEPS.OPT_DESIGN.TCL.POST}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_generate_qor_post_opt.tcl} --vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming} --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=ExtraTimingOpt --vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.TCL.PRE}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_read_qor_pre_place.tcl} --vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.TCL.POST}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_generate_qor_post_place.tcl} --vivado.prop run.impl_1.{STEPS.PHYS_OPT_DESIGN.IS_ENABLED}={true} --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.{STEPS.PHYS_OPT_DESIGN.TCL.PRE}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_read_qor_pre_phys_opt.tcl} --vivado.prop run.impl_1.{STEPS.PHYS_OPT_DESIGN.TCL.POST}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_generate_qor_post_phys_opt.tcl} --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.{STEPS.ROUTE_DESIGN.TCL.PRE}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_read_qor_pre_route.tcl} --vivado.prop run.impl_1.{STEPS.ROUTE_DESIGN.TCL.POST}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_generate_qor_post_route.tcl} --vivado.prop run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED}={true} --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore --vivado.prop run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.PRE}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_read_qor_pre_post_route_phys_opt.tcl} --vivado.prop run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.POST}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_generate_qor_post_post_route_phys_opt.tcl} --vivado.synth.jobs 16 
   Options:       --advanced.param compiler.skipTimingCheckAndFrequencyScaling=0
                  --advanced.param compiler.multiStrategiesWaitOnAllRuns=1
                  --config /home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/glay_kernel_rtl_hw.cfg
                  --connectivity.nk glay_kernel:1:glay_kernel_1
                  --connectivity.slr glay_kernel_1:SLR0
                  --connectivity.sp glay_kernel_1.buffer_0:HBM[0:1]
                  --connectivity.sp glay_kernel_1.buffer_1:HBM[0:1]
                  --connectivity.sp glay_kernel_1.buffer_2:HBM[0:1]
                  --connectivity.sp glay_kernel_1.buffer_3:HBM[0:1]
                  --connectivity.sp glay_kernel_1.buffer_4:HBM[0:1]
                  --connectivity.sp glay_kernel_1.buffer_5:HBM[0:1]
                  --connectivity.sp glay_kernel_1.buffer_6:HBM[0:1]
                  --connectivity.sp glay_kernel_1.buffer_7:HBM[0:1]
                  --connectivity.sp glay_kernel_1.buffer_8:HBM[0:1]
                  --connectivity.sp glay_kernel_1.buffer_9:HBM[0:1]
                  --input_files /home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.pkg/glay_kernel.xo
                  --link
                  --log_dir glay_kernel.build/logs
                  --messageDb glay_kernel.mdb
                  --optimize 0
                  --output /home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.hw/glay_kernel_hw.xclbin
                  --platform xilinx_u280_gen3x16_xdma_1_202211_1
                  --report_dir glay_kernel.build/reports
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir glay_kernel.build
                  --vivado.impl.jobs 16
                  --vivado.param general.maxThreads=16
                  --vivado.prop run.my_rm_synth_1.{STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY}={rebuilt}
                  --vivado.prop run.my_rm_synth_1.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
                  --vivado.prop run.my_rm_synth_1.{STEPS.SYNTH_DESIGN.TCL.PRE}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_read_qor_pre_synth.tcl}
                  --vivado.prop run.my_rm_synth_1.{STEPS.SYNTH_DESIGN.TCL.POST}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_generate_qor_post_synth.tcl}
                  --vivado.prop run.impl_1.{STEPS.OPT_DESIGN.IS_ENABLED}={true}
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.{STEPS.OPT_DESIGN.TCL.PRE}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_read_qor_pre_opt.tcl}
                  --vivado.prop run.impl_1.{STEPS.OPT_DESIGN.TCL.POST}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_generate_qor_post_opt.tcl}
                  --vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
                  --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=ExtraTimingOpt
                  --vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.TCL.PRE}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_read_qor_pre_place.tcl}
                  --vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.TCL.POST}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_generate_qor_post_place.tcl}
                  --vivado.prop run.impl_1.{STEPS.PHYS_OPT_DESIGN.IS_ENABLED}={true}
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.{STEPS.PHYS_OPT_DESIGN.TCL.PRE}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_read_qor_pre_phys_opt.tcl}
                  --vivado.prop run.impl_1.{STEPS.PHYS_OPT_DESIGN.TCL.POST}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_generate_qor_post_phys_opt.tcl}
                  --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.{STEPS.ROUTE_DESIGN.TCL.PRE}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_read_qor_pre_route.tcl}
                  --vivado.prop run.impl_1.{STEPS.ROUTE_DESIGN.TCL.POST}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_generate_qor_post_route.tcl}
                  --vivado.prop run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED}={true}
                  --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
                  --vivado.prop run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.PRE}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_read_qor_pre_post_route_phys_opt.tcl}
                  --vivado.prop run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.POST}={/home/ab/Documents/00_github_repos/00_GLay/alg_1_GLay_Single_1_4_hw_1048576_1_300000000Hz/02_device/xilinx_project_glay_kernel_GLay_Single_PR_5ba4c50c_a73442bd/vivado_glay_kernel.utils/utils.tcl/project_generate_qor_post_post_route_phys_opt.tcl}
                  --vivado.synth.jobs 16 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
