// Seed: 1819131271
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    input wire id_3,
    input tri1 id_4,
    inout tri0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    output supply1 id_8,
    output supply1 id_9
);
  supply1 id_11 = 1;
  wire id_12;
  module_0(
      id_11, id_11, id_11, id_12
  );
endmodule
