{
  "creator": "Yosys 0.9+1706 (git sha1 cd044a2b, clang 6.0.0-1ubuntu2 -fPIC -Os)",
  "modules": {
    "ALU54B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:44"
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SIGNEDIA": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SIGNEDIB": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SIGNEDCIN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "A18": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "A19": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "A20": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "A21": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "A22": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "A23": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "A24": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "A25": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "A26": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "A27": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "A28": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "A29": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "A30": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "A31": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "A32": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "A33": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "A34": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "A35": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "B18": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "B19": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "B20": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "B21": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "B22": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "B23": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "B24": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "B25": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "B26": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "B27": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "B28": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "B29": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "B30": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "B31": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "B32": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "B33": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "B34": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "B35": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "C18": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "C19": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "C20": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "C21": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "C22": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "C23": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "C24": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "C25": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "C26": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "C27": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "C28": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "C29": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "C30": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "C31": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "C32": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "C33": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "C34": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "C35": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "C36": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "C37": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "C38": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "C39": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "C40": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "C41": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "C42": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "C43": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "C44": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "C45": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "C46": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "C47": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "C48": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "C49": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "C50": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "C51": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "C52": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "C53": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "CFB0": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "CFB1": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "CFB2": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "CFB3": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "CFB4": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "CFB5": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "CFB6": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "CFB7": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "CFB8": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "CFB9": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "CFB10": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "CFB11": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "CFB12": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "CFB13": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "CFB14": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "CFB15": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "CFB16": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "CFB17": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "CFB18": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "CFB19": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CFB20": {
          "direction": "input",
          "bits": [ 163 ]
        },
        "CFB21": {
          "direction": "input",
          "bits": [ 164 ]
        },
        "CFB22": {
          "direction": "input",
          "bits": [ 165 ]
        },
        "CFB23": {
          "direction": "input",
          "bits": [ 166 ]
        },
        "CFB24": {
          "direction": "input",
          "bits": [ 167 ]
        },
        "CFB25": {
          "direction": "input",
          "bits": [ 168 ]
        },
        "CFB26": {
          "direction": "input",
          "bits": [ 169 ]
        },
        "CFB27": {
          "direction": "input",
          "bits": [ 170 ]
        },
        "CFB28": {
          "direction": "input",
          "bits": [ 171 ]
        },
        "CFB29": {
          "direction": "input",
          "bits": [ 172 ]
        },
        "CFB30": {
          "direction": "input",
          "bits": [ 173 ]
        },
        "CFB31": {
          "direction": "input",
          "bits": [ 174 ]
        },
        "CFB32": {
          "direction": "input",
          "bits": [ 175 ]
        },
        "CFB33": {
          "direction": "input",
          "bits": [ 176 ]
        },
        "CFB34": {
          "direction": "input",
          "bits": [ 177 ]
        },
        "CFB35": {
          "direction": "input",
          "bits": [ 178 ]
        },
        "CFB36": {
          "direction": "input",
          "bits": [ 179 ]
        },
        "CFB37": {
          "direction": "input",
          "bits": [ 180 ]
        },
        "CFB38": {
          "direction": "input",
          "bits": [ 181 ]
        },
        "CFB39": {
          "direction": "input",
          "bits": [ 182 ]
        },
        "CFB40": {
          "direction": "input",
          "bits": [ 183 ]
        },
        "CFB41": {
          "direction": "input",
          "bits": [ 184 ]
        },
        "CFB42": {
          "direction": "input",
          "bits": [ 185 ]
        },
        "CFB43": {
          "direction": "input",
          "bits": [ 186 ]
        },
        "CFB44": {
          "direction": "input",
          "bits": [ 187 ]
        },
        "CFB45": {
          "direction": "input",
          "bits": [ 188 ]
        },
        "CFB46": {
          "direction": "input",
          "bits": [ 189 ]
        },
        "CFB47": {
          "direction": "input",
          "bits": [ 190 ]
        },
        "CFB48": {
          "direction": "input",
          "bits": [ 191 ]
        },
        "CFB49": {
          "direction": "input",
          "bits": [ 192 ]
        },
        "CFB50": {
          "direction": "input",
          "bits": [ 193 ]
        },
        "CFB51": {
          "direction": "input",
          "bits": [ 194 ]
        },
        "CFB52": {
          "direction": "input",
          "bits": [ 195 ]
        },
        "CFB53": {
          "direction": "input",
          "bits": [ 196 ]
        },
        "MA0": {
          "direction": "input",
          "bits": [ 197 ]
        },
        "MA1": {
          "direction": "input",
          "bits": [ 198 ]
        },
        "MA2": {
          "direction": "input",
          "bits": [ 199 ]
        },
        "MA3": {
          "direction": "input",
          "bits": [ 200 ]
        },
        "MA4": {
          "direction": "input",
          "bits": [ 201 ]
        },
        "MA5": {
          "direction": "input",
          "bits": [ 202 ]
        },
        "MA6": {
          "direction": "input",
          "bits": [ 203 ]
        },
        "MA7": {
          "direction": "input",
          "bits": [ 204 ]
        },
        "MA8": {
          "direction": "input",
          "bits": [ 205 ]
        },
        "MA9": {
          "direction": "input",
          "bits": [ 206 ]
        },
        "MA10": {
          "direction": "input",
          "bits": [ 207 ]
        },
        "MA11": {
          "direction": "input",
          "bits": [ 208 ]
        },
        "MA12": {
          "direction": "input",
          "bits": [ 209 ]
        },
        "MA13": {
          "direction": "input",
          "bits": [ 210 ]
        },
        "MA14": {
          "direction": "input",
          "bits": [ 211 ]
        },
        "MA15": {
          "direction": "input",
          "bits": [ 212 ]
        },
        "MA16": {
          "direction": "input",
          "bits": [ 213 ]
        },
        "MA17": {
          "direction": "input",
          "bits": [ 214 ]
        },
        "MA18": {
          "direction": "input",
          "bits": [ 215 ]
        },
        "MA19": {
          "direction": "input",
          "bits": [ 216 ]
        },
        "MA20": {
          "direction": "input",
          "bits": [ 217 ]
        },
        "MA21": {
          "direction": "input",
          "bits": [ 218 ]
        },
        "MA22": {
          "direction": "input",
          "bits": [ 219 ]
        },
        "MA23": {
          "direction": "input",
          "bits": [ 220 ]
        },
        "MA24": {
          "direction": "input",
          "bits": [ 221 ]
        },
        "MA25": {
          "direction": "input",
          "bits": [ 222 ]
        },
        "MA26": {
          "direction": "input",
          "bits": [ 223 ]
        },
        "MA27": {
          "direction": "input",
          "bits": [ 224 ]
        },
        "MA28": {
          "direction": "input",
          "bits": [ 225 ]
        },
        "MA29": {
          "direction": "input",
          "bits": [ 226 ]
        },
        "MA30": {
          "direction": "input",
          "bits": [ 227 ]
        },
        "MA31": {
          "direction": "input",
          "bits": [ 228 ]
        },
        "MA32": {
          "direction": "input",
          "bits": [ 229 ]
        },
        "MA33": {
          "direction": "input",
          "bits": [ 230 ]
        },
        "MA34": {
          "direction": "input",
          "bits": [ 231 ]
        },
        "MA35": {
          "direction": "input",
          "bits": [ 232 ]
        },
        "MB0": {
          "direction": "input",
          "bits": [ 233 ]
        },
        "MB1": {
          "direction": "input",
          "bits": [ 234 ]
        },
        "MB2": {
          "direction": "input",
          "bits": [ 235 ]
        },
        "MB3": {
          "direction": "input",
          "bits": [ 236 ]
        },
        "MB4": {
          "direction": "input",
          "bits": [ 237 ]
        },
        "MB5": {
          "direction": "input",
          "bits": [ 238 ]
        },
        "MB6": {
          "direction": "input",
          "bits": [ 239 ]
        },
        "MB7": {
          "direction": "input",
          "bits": [ 240 ]
        },
        "MB8": {
          "direction": "input",
          "bits": [ 241 ]
        },
        "MB9": {
          "direction": "input",
          "bits": [ 242 ]
        },
        "MB10": {
          "direction": "input",
          "bits": [ 243 ]
        },
        "MB11": {
          "direction": "input",
          "bits": [ 244 ]
        },
        "MB12": {
          "direction": "input",
          "bits": [ 245 ]
        },
        "MB13": {
          "direction": "input",
          "bits": [ 246 ]
        },
        "MB14": {
          "direction": "input",
          "bits": [ 247 ]
        },
        "MB15": {
          "direction": "input",
          "bits": [ 248 ]
        },
        "MB16": {
          "direction": "input",
          "bits": [ 249 ]
        },
        "MB17": {
          "direction": "input",
          "bits": [ 250 ]
        },
        "MB18": {
          "direction": "input",
          "bits": [ 251 ]
        },
        "MB19": {
          "direction": "input",
          "bits": [ 252 ]
        },
        "MB20": {
          "direction": "input",
          "bits": [ 253 ]
        },
        "MB21": {
          "direction": "input",
          "bits": [ 254 ]
        },
        "MB22": {
          "direction": "input",
          "bits": [ 255 ]
        },
        "MB23": {
          "direction": "input",
          "bits": [ 256 ]
        },
        "MB24": {
          "direction": "input",
          "bits": [ 257 ]
        },
        "MB25": {
          "direction": "input",
          "bits": [ 258 ]
        },
        "MB26": {
          "direction": "input",
          "bits": [ 259 ]
        },
        "MB27": {
          "direction": "input",
          "bits": [ 260 ]
        },
        "MB28": {
          "direction": "input",
          "bits": [ 261 ]
        },
        "MB29": {
          "direction": "input",
          "bits": [ 262 ]
        },
        "MB30": {
          "direction": "input",
          "bits": [ 263 ]
        },
        "MB31": {
          "direction": "input",
          "bits": [ 264 ]
        },
        "MB32": {
          "direction": "input",
          "bits": [ 265 ]
        },
        "MB33": {
          "direction": "input",
          "bits": [ 266 ]
        },
        "MB34": {
          "direction": "input",
          "bits": [ 267 ]
        },
        "MB35": {
          "direction": "input",
          "bits": [ 268 ]
        },
        "CIN0": {
          "direction": "input",
          "bits": [ 269 ]
        },
        "CIN1": {
          "direction": "input",
          "bits": [ 270 ]
        },
        "CIN2": {
          "direction": "input",
          "bits": [ 271 ]
        },
        "CIN3": {
          "direction": "input",
          "bits": [ 272 ]
        },
        "CIN4": {
          "direction": "input",
          "bits": [ 273 ]
        },
        "CIN5": {
          "direction": "input",
          "bits": [ 274 ]
        },
        "CIN6": {
          "direction": "input",
          "bits": [ 275 ]
        },
        "CIN7": {
          "direction": "input",
          "bits": [ 276 ]
        },
        "CIN8": {
          "direction": "input",
          "bits": [ 277 ]
        },
        "CIN9": {
          "direction": "input",
          "bits": [ 278 ]
        },
        "CIN10": {
          "direction": "input",
          "bits": [ 279 ]
        },
        "CIN11": {
          "direction": "input",
          "bits": [ 280 ]
        },
        "CIN12": {
          "direction": "input",
          "bits": [ 281 ]
        },
        "CIN13": {
          "direction": "input",
          "bits": [ 282 ]
        },
        "CIN14": {
          "direction": "input",
          "bits": [ 283 ]
        },
        "CIN15": {
          "direction": "input",
          "bits": [ 284 ]
        },
        "CIN16": {
          "direction": "input",
          "bits": [ 285 ]
        },
        "CIN17": {
          "direction": "input",
          "bits": [ 286 ]
        },
        "CIN18": {
          "direction": "input",
          "bits": [ 287 ]
        },
        "CIN19": {
          "direction": "input",
          "bits": [ 288 ]
        },
        "CIN20": {
          "direction": "input",
          "bits": [ 289 ]
        },
        "CIN21": {
          "direction": "input",
          "bits": [ 290 ]
        },
        "CIN22": {
          "direction": "input",
          "bits": [ 291 ]
        },
        "CIN23": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "CIN24": {
          "direction": "input",
          "bits": [ 293 ]
        },
        "CIN25": {
          "direction": "input",
          "bits": [ 294 ]
        },
        "CIN26": {
          "direction": "input",
          "bits": [ 295 ]
        },
        "CIN27": {
          "direction": "input",
          "bits": [ 296 ]
        },
        "CIN28": {
          "direction": "input",
          "bits": [ 297 ]
        },
        "CIN29": {
          "direction": "input",
          "bits": [ 298 ]
        },
        "CIN30": {
          "direction": "input",
          "bits": [ 299 ]
        },
        "CIN31": {
          "direction": "input",
          "bits": [ 300 ]
        },
        "CIN32": {
          "direction": "input",
          "bits": [ 301 ]
        },
        "CIN33": {
          "direction": "input",
          "bits": [ 302 ]
        },
        "CIN34": {
          "direction": "input",
          "bits": [ 303 ]
        },
        "CIN35": {
          "direction": "input",
          "bits": [ 304 ]
        },
        "CIN36": {
          "direction": "input",
          "bits": [ 305 ]
        },
        "CIN37": {
          "direction": "input",
          "bits": [ 306 ]
        },
        "CIN38": {
          "direction": "input",
          "bits": [ 307 ]
        },
        "CIN39": {
          "direction": "input",
          "bits": [ 308 ]
        },
        "CIN40": {
          "direction": "input",
          "bits": [ 309 ]
        },
        "CIN41": {
          "direction": "input",
          "bits": [ 310 ]
        },
        "CIN42": {
          "direction": "input",
          "bits": [ 311 ]
        },
        "CIN43": {
          "direction": "input",
          "bits": [ 312 ]
        },
        "CIN44": {
          "direction": "input",
          "bits": [ 313 ]
        },
        "CIN45": {
          "direction": "input",
          "bits": [ 314 ]
        },
        "CIN46": {
          "direction": "input",
          "bits": [ 315 ]
        },
        "CIN47": {
          "direction": "input",
          "bits": [ 316 ]
        },
        "CIN48": {
          "direction": "input",
          "bits": [ 317 ]
        },
        "CIN49": {
          "direction": "input",
          "bits": [ 318 ]
        },
        "CIN50": {
          "direction": "input",
          "bits": [ 319 ]
        },
        "CIN51": {
          "direction": "input",
          "bits": [ 320 ]
        },
        "CIN52": {
          "direction": "input",
          "bits": [ 321 ]
        },
        "CIN53": {
          "direction": "input",
          "bits": [ 322 ]
        },
        "OP0": {
          "direction": "input",
          "bits": [ 323 ]
        },
        "OP1": {
          "direction": "input",
          "bits": [ 324 ]
        },
        "OP2": {
          "direction": "input",
          "bits": [ 325 ]
        },
        "OP3": {
          "direction": "input",
          "bits": [ 326 ]
        },
        "OP4": {
          "direction": "input",
          "bits": [ 327 ]
        },
        "OP5": {
          "direction": "input",
          "bits": [ 328 ]
        },
        "OP6": {
          "direction": "input",
          "bits": [ 329 ]
        },
        "OP7": {
          "direction": "input",
          "bits": [ 330 ]
        },
        "OP8": {
          "direction": "input",
          "bits": [ 331 ]
        },
        "OP9": {
          "direction": "input",
          "bits": [ 332 ]
        },
        "OP10": {
          "direction": "input",
          "bits": [ 333 ]
        },
        "R0": {
          "direction": "output",
          "bits": [ 334 ]
        },
        "R1": {
          "direction": "output",
          "bits": [ 335 ]
        },
        "R2": {
          "direction": "output",
          "bits": [ 336 ]
        },
        "R3": {
          "direction": "output",
          "bits": [ 337 ]
        },
        "R4": {
          "direction": "output",
          "bits": [ 338 ]
        },
        "R5": {
          "direction": "output",
          "bits": [ 339 ]
        },
        "R6": {
          "direction": "output",
          "bits": [ 340 ]
        },
        "R7": {
          "direction": "output",
          "bits": [ 341 ]
        },
        "R8": {
          "direction": "output",
          "bits": [ 342 ]
        },
        "R9": {
          "direction": "output",
          "bits": [ 343 ]
        },
        "R10": {
          "direction": "output",
          "bits": [ 344 ]
        },
        "R11": {
          "direction": "output",
          "bits": [ 345 ]
        },
        "R12": {
          "direction": "output",
          "bits": [ 346 ]
        },
        "R13": {
          "direction": "output",
          "bits": [ 347 ]
        },
        "R14": {
          "direction": "output",
          "bits": [ 348 ]
        },
        "R15": {
          "direction": "output",
          "bits": [ 349 ]
        },
        "R16": {
          "direction": "output",
          "bits": [ 350 ]
        },
        "R17": {
          "direction": "output",
          "bits": [ 351 ]
        },
        "R18": {
          "direction": "output",
          "bits": [ 352 ]
        },
        "R19": {
          "direction": "output",
          "bits": [ 353 ]
        },
        "R20": {
          "direction": "output",
          "bits": [ 354 ]
        },
        "R21": {
          "direction": "output",
          "bits": [ 355 ]
        },
        "R22": {
          "direction": "output",
          "bits": [ 356 ]
        },
        "R23": {
          "direction": "output",
          "bits": [ 357 ]
        },
        "R24": {
          "direction": "output",
          "bits": [ 358 ]
        },
        "R25": {
          "direction": "output",
          "bits": [ 359 ]
        },
        "R26": {
          "direction": "output",
          "bits": [ 360 ]
        },
        "R27": {
          "direction": "output",
          "bits": [ 361 ]
        },
        "R28": {
          "direction": "output",
          "bits": [ 362 ]
        },
        "R29": {
          "direction": "output",
          "bits": [ 363 ]
        },
        "R30": {
          "direction": "output",
          "bits": [ 364 ]
        },
        "R31": {
          "direction": "output",
          "bits": [ 365 ]
        },
        "R32": {
          "direction": "output",
          "bits": [ 366 ]
        },
        "R33": {
          "direction": "output",
          "bits": [ 367 ]
        },
        "R34": {
          "direction": "output",
          "bits": [ 368 ]
        },
        "R35": {
          "direction": "output",
          "bits": [ 369 ]
        },
        "R36": {
          "direction": "output",
          "bits": [ 370 ]
        },
        "R37": {
          "direction": "output",
          "bits": [ 371 ]
        },
        "R38": {
          "direction": "output",
          "bits": [ 372 ]
        },
        "R39": {
          "direction": "output",
          "bits": [ 373 ]
        },
        "R40": {
          "direction": "output",
          "bits": [ 374 ]
        },
        "R41": {
          "direction": "output",
          "bits": [ 375 ]
        },
        "R42": {
          "direction": "output",
          "bits": [ 376 ]
        },
        "R43": {
          "direction": "output",
          "bits": [ 377 ]
        },
        "R44": {
          "direction": "output",
          "bits": [ 378 ]
        },
        "R45": {
          "direction": "output",
          "bits": [ 379 ]
        },
        "R46": {
          "direction": "output",
          "bits": [ 380 ]
        },
        "R47": {
          "direction": "output",
          "bits": [ 381 ]
        },
        "R48": {
          "direction": "output",
          "bits": [ 382 ]
        },
        "R49": {
          "direction": "output",
          "bits": [ 383 ]
        },
        "R50": {
          "direction": "output",
          "bits": [ 384 ]
        },
        "R51": {
          "direction": "output",
          "bits": [ 385 ]
        },
        "R52": {
          "direction": "output",
          "bits": [ 386 ]
        },
        "R53": {
          "direction": "output",
          "bits": [ 387 ]
        },
        "CO0": {
          "direction": "output",
          "bits": [ 388 ]
        },
        "CO1": {
          "direction": "output",
          "bits": [ 389 ]
        },
        "CO2": {
          "direction": "output",
          "bits": [ 390 ]
        },
        "CO3": {
          "direction": "output",
          "bits": [ 391 ]
        },
        "CO4": {
          "direction": "output",
          "bits": [ 392 ]
        },
        "CO5": {
          "direction": "output",
          "bits": [ 393 ]
        },
        "CO6": {
          "direction": "output",
          "bits": [ 394 ]
        },
        "CO7": {
          "direction": "output",
          "bits": [ 395 ]
        },
        "CO8": {
          "direction": "output",
          "bits": [ 396 ]
        },
        "CO9": {
          "direction": "output",
          "bits": [ 397 ]
        },
        "CO10": {
          "direction": "output",
          "bits": [ 398 ]
        },
        "CO11": {
          "direction": "output",
          "bits": [ 399 ]
        },
        "CO12": {
          "direction": "output",
          "bits": [ 400 ]
        },
        "CO13": {
          "direction": "output",
          "bits": [ 401 ]
        },
        "CO14": {
          "direction": "output",
          "bits": [ 402 ]
        },
        "CO15": {
          "direction": "output",
          "bits": [ 403 ]
        },
        "CO16": {
          "direction": "output",
          "bits": [ 404 ]
        },
        "CO17": {
          "direction": "output",
          "bits": [ 405 ]
        },
        "CO18": {
          "direction": "output",
          "bits": [ 406 ]
        },
        "CO19": {
          "direction": "output",
          "bits": [ 407 ]
        },
        "CO20": {
          "direction": "output",
          "bits": [ 408 ]
        },
        "CO21": {
          "direction": "output",
          "bits": [ 409 ]
        },
        "CO22": {
          "direction": "output",
          "bits": [ 410 ]
        },
        "CO23": {
          "direction": "output",
          "bits": [ 411 ]
        },
        "CO24": {
          "direction": "output",
          "bits": [ 412 ]
        },
        "CO25": {
          "direction": "output",
          "bits": [ 413 ]
        },
        "CO26": {
          "direction": "output",
          "bits": [ 414 ]
        },
        "CO27": {
          "direction": "output",
          "bits": [ 415 ]
        },
        "CO28": {
          "direction": "output",
          "bits": [ 416 ]
        },
        "CO29": {
          "direction": "output",
          "bits": [ 417 ]
        },
        "CO30": {
          "direction": "output",
          "bits": [ 418 ]
        },
        "CO31": {
          "direction": "output",
          "bits": [ 419 ]
        },
        "CO32": {
          "direction": "output",
          "bits": [ 420 ]
        },
        "CO33": {
          "direction": "output",
          "bits": [ 421 ]
        },
        "CO34": {
          "direction": "output",
          "bits": [ 422 ]
        },
        "CO35": {
          "direction": "output",
          "bits": [ 423 ]
        },
        "CO36": {
          "direction": "output",
          "bits": [ 424 ]
        },
        "CO37": {
          "direction": "output",
          "bits": [ 425 ]
        },
        "CO38": {
          "direction": "output",
          "bits": [ 426 ]
        },
        "CO39": {
          "direction": "output",
          "bits": [ 427 ]
        },
        "CO40": {
          "direction": "output",
          "bits": [ 428 ]
        },
        "CO41": {
          "direction": "output",
          "bits": [ 429 ]
        },
        "CO42": {
          "direction": "output",
          "bits": [ 430 ]
        },
        "CO43": {
          "direction": "output",
          "bits": [ 431 ]
        },
        "CO44": {
          "direction": "output",
          "bits": [ 432 ]
        },
        "CO45": {
          "direction": "output",
          "bits": [ 433 ]
        },
        "CO46": {
          "direction": "output",
          "bits": [ 434 ]
        },
        "CO47": {
          "direction": "output",
          "bits": [ 435 ]
        },
        "CO48": {
          "direction": "output",
          "bits": [ 436 ]
        },
        "CO49": {
          "direction": "output",
          "bits": [ 437 ]
        },
        "CO50": {
          "direction": "output",
          "bits": [ 438 ]
        },
        "CO51": {
          "direction": "output",
          "bits": [ 439 ]
        },
        "CO52": {
          "direction": "output",
          "bits": [ 440 ]
        },
        "CO53": {
          "direction": "output",
          "bits": [ 441 ]
        },
        "EQZ": {
          "direction": "output",
          "bits": [ 442 ]
        },
        "EQZM": {
          "direction": "output",
          "bits": [ 443 ]
        },
        "EQOM": {
          "direction": "output",
          "bits": [ 444 ]
        },
        "EQPAT": {
          "direction": "output",
          "bits": [ 445 ]
        },
        "EQPATB": {
          "direction": "output",
          "bits": [ 446 ]
        },
        "OVER": {
          "direction": "output",
          "bits": [ 447 ]
        },
        "UNDER": {
          "direction": "output",
          "bits": [ 448 ]
        },
        "OVERUNDER": {
          "direction": "output",
          "bits": [ 449 ]
        },
        "SIGNEDR": {
          "direction": "output",
          "bits": [ 450 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A18": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A19": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A20": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A21": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A22": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A23": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A24": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A25": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A26": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A27": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A28": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A29": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A30": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A31": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A32": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A33": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A34": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A35": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:49"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B18": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B19": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B20": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B21": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B22": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B23": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B24": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B25": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B26": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B27": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B28": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B29": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B30": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B31": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B32": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B33": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B34": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B35": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:50"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C18": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C19": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C20": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C21": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C22": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C23": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C24": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C25": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C26": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C27": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C28": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C29": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C30": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C31": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C32": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C33": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C34": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C35": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C36": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C37": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C38": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C39": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C40": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C41": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C42": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C43": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C44": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C45": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C46": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C47": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C48": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C49": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C50": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C51": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C52": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C53": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:46"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:46"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:46"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:46"
          }
        },
        "CFB0": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB1": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB10": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB11": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB12": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB13": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB14": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB15": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB16": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB17": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB18": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB19": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB2": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB20": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB21": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB22": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB23": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB24": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB25": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB26": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB27": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB28": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB29": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB3": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB30": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB31": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB32": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB33": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB34": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB35": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB36": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB37": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB38": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB39": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB4": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB40": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB41": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB42": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB43": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB44": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB45": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB46": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB47": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB48": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB49": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB5": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB50": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB51": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB52": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB53": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB6": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB7": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB8": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CFB9": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52"
          }
        },
        "CIN0": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN1": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN10": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN11": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN12": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN13": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN14": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN15": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN16": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN17": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN18": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN19": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN2": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN20": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN21": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN22": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN23": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN24": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN25": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN26": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN27": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN28": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN29": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN3": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN30": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN31": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN32": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN33": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN34": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN35": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN36": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN37": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN38": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN39": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN4": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN40": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN41": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN42": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN43": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN44": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN45": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN46": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN47": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN48": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN49": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN5": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN50": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN51": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN52": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN53": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN6": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN7": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN8": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CIN9": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:45"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:45"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:45"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:45"
          }
        },
        "CO0": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO1": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO10": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO11": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO12": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO13": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO14": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO15": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO16": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO17": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO18": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO19": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO2": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO20": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO21": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO22": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO23": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO24": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO25": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO26": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO27": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO28": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO29": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO3": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO30": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO31": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO32": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO33": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO34": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO35": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO36": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO37": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO38": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO39": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO4": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO40": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO41": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO42": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO43": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO44": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO45": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO46": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO47": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO48": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO49": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO5": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO50": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO51": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO52": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO53": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO6": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO7": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO8": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "CO9": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58"
          }
        },
        "EQOM": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59"
          }
        },
        "EQPAT": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59"
          }
        },
        "EQPATB": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59"
          }
        },
        "EQZ": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59"
          }
        },
        "EQZM": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59"
          }
        },
        "MA0": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA1": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA10": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA11": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA12": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA15": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA16": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA17": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA18": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA19": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA2": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA20": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA21": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA22": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA23": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA24": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA25": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA26": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA27": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA28": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA29": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA3": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA30": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA31": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA32": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA33": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA34": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA35": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA4": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA5": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA6": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA7": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA8": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MA9": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53"
          }
        },
        "MB0": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB1": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB10": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB11": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB12": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB13": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB14": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB15": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB16": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB17": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB18": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB19": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB2": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB20": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB21": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB22": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB23": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB24": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB25": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB26": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB27": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB28": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB29": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB3": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB30": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB31": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB32": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB33": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB34": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB35": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB4": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB5": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB6": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB7": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB8": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "MB9": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54"
          }
        },
        "OP0": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP1": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP10": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP2": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP3": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP4": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP5": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP6": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP7": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP8": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OP9": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56"
          }
        },
        "OVER": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60"
          }
        },
        "OVERUNDER": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60"
          }
        },
        "R0": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R1": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R10": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R11": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R12": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R13": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R14": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R15": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R16": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R17": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R18": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R19": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R2": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R20": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R21": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R22": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R23": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R24": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R25": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R26": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R27": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R28": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R29": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R3": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R30": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R31": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R32": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R33": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R34": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R35": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R36": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R37": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R38": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R39": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R4": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R40": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R41": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R42": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R43": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R44": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R45": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R46": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R47": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R48": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R49": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R5": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R50": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R51": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R52": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R53": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R6": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R7": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R8": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "R9": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:47"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:47"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:47"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:47"
          }
        },
        "SIGNEDCIN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:48"
          }
        },
        "SIGNEDIA": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:48"
          }
        },
        "SIGNEDIB": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:48"
          }
        },
        "SIGNEDR": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61"
          }
        },
        "UNDER": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60"
          }
        }
      }
    },
    "BB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10"
          }
        }
      }
    },
    "BBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12"
          }
        }
      }
    },
    "BBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11"
          }
        }
      }
    },
    "CCU2C": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000001",
        "whitebox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:20"
      },
      "ports": {
        "CIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "S1": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41$111": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ "0" ],
            "Y": [ 15 ]
          }
        },
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41$112": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 2 ],
            "Y": [ 17 ]
          }
        },
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51$116": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18 ],
            "B": [ "0" ],
            "Y": [ 19 ]
          }
        },
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51$117": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 21 ],
            "Y": [ 22 ]
          }
        },
        "$not$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41$110": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "Y": [ 14 ]
          }
        },
        "$not$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51$115": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "Y": [ 18 ]
          }
        },
        "$or$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41$113": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 17 ],
            "Y": [ 21 ]
          }
        },
        "$or$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51$118": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 22 ],
            "Y": [ 13 ]
          }
        },
        "$xor$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:38$109": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ "0" ],
            "Y": [ 11 ]
          }
        },
        "$xor$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:48$114": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ "0" ],
            "Y": [ 12 ]
          }
        },
        "lut2_0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Z": [ 23 ]
          }
        },
        "lut2_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 8 ],
            "Z": [ 24 ]
          }
        },
        "lut4_0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "C": [ 5 ],
            "D": [ 6 ],
            "Z": [ 16 ]
          }
        },
        "lut4_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 8 ],
            "C": [ 9 ],
            "D": [ 10 ],
            "Z": [ 20 ]
          }
        }
      },
      "netnames": {
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41$111_Y": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41"
          }
        },
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41$112_Y": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41"
          }
        },
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51$116_Y": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51"
          }
        },
        "$and$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51$117_Y": {
          "hide_name": 1,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51"
          }
        },
        "$not$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41$110_Y": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41"
          }
        },
        "$not$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51$115_Y": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51"
          }
        },
        "$or$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41$113_Y": {
          "hide_name": 1,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41"
          }
        },
        "$or$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51$118_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51"
          }
        },
        "$xor$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:38$109_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:38"
          }
        },
        "$xor$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:48$114_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:48"
          }
        },
        "A0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:23"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:23"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:23"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:23"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:23"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:23"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:26"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:23"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:23"
          }
        },
        "LUT2_0": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:34"
          }
        },
        "LUT2_1": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:44"
          }
        },
        "LUT4_0": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:34"
          }
        },
        "LUT4_1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:44"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:24"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:24"
          }
        },
        "cout_0": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41"
          }
        },
        "gated_cin_0": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:37"
          }
        },
        "gated_cin_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:47"
          }
        },
        "gated_lut2_0": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:40"
          }
        },
        "gated_lut2_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:50"
          }
        }
      }
    },
    "CLKDIVF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:321"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:322"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:323"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:322"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:322"
          }
        }
      }
    },
    "DCCA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:344"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:345"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:345"
          }
        },
        "CLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:346"
          }
        }
      }
    },
    "DCUA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "keep": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:351"
      },
      "ports": {
        "CH0_HDINP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CH1_HDINP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CH0_HDINN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CH1_HDINN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_SYNC_ND": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_TXPLL_LOL_FROM_ND": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "CH0_RX_REFCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CH1_RX_REFCLK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CH0_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CH1_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CH0_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CH1_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CH0_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CH1_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "CH0_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CH1_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "CH0_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "CH1_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "CH0_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "CH1_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "CH0_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "CH1_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "CH0_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "CH1_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "CH0_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "CH1_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "CH0_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "CH1_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "CH0_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "CH1_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CH0_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "CH1_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CH0_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CH1_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CH0_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CH1_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CH0_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CH1_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "CH0_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "CH1_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "CH0_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "CH1_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "CH0_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "CH1_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "CH0_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "CH1_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "CH0_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CH1_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CH0_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CH1_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CH0_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CH1_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "CH0_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "CH1_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "CH0_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "CH1_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CH0_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CH1_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CH0_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CH1_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CH0_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CH1_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CH0_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CH1_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "CH0_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "CH1_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CH0_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "CH1_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CH0_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CH1_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "CH0_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "CH1_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CH0_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "CH1_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CH0_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CH1_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "CH0_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "CH1_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CH0_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CH1_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CH0_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CH1_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CH0_FFC_RRST": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "CH1_FFC_RRST": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "CH0_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "CH1_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "CH0_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CH1_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CH0_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CH1_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "D_SCIWDATA0": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "D_SCIWDATA1": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "D_SCIWDATA2": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "D_SCIWDATA3": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "D_SCIWDATA4": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "D_SCIWDATA5": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "D_SCIWDATA6": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "D_SCIWDATA7": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "D_SCIADDR0": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "D_SCIADDR1": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "D_SCIADDR2": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "D_SCIADDR3": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "D_SCIADDR4": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "D_SCIADDR5": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "D_SCIENAUX": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "D_SCISELAUX": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "CH0_SCIEN": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "CH1_SCIEN": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "CH0_SCISEL": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "CH1_SCISEL": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "D_SCIRD": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "D_SCIWSTN": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "D_CYAWSTN": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "D_FFC_SYNC_TOGGLE": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "D_FFC_DUAL_RST": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "D_FFC_MACRO_RST": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "D_FFC_MACROPDB": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "D_FFC_TRST": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "CH0_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "D_SCAN_ENABLE": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "D_SCAN_IN_0": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "D_SCAN_IN_1": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "D_SCAN_IN_2": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "D_SCAN_IN_3": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "D_SCAN_IN_4": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "D_SCAN_IN_5": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "D_SCAN_IN_6": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "D_SCAN_IN_7": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "D_SCAN_MODE": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "D_SCAN_RESET": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "D_CIN0": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "D_CIN1": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "D_CIN2": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "D_CIN3": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "D_CIN4": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "D_CIN5": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "D_CIN6": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "D_CIN7": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "D_CIN8": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "D_CIN9": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "D_CIN10": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "D_CIN11": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CH0_HDOUTP": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "CH1_HDOUTP": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "CH0_HDOUTN": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "CH1_HDOUTN": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "D_TXBIT_CLKP_TO_ND": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "D_TXBIT_CLKN_TO_ND": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "D_SYNC_PULSE2ND": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "D_TXPLL_LOL_TO_ND": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "CH0_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "CH1_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "CH0_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "CH1_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "CH0_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "CH1_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "CH0_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "CH1_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "CH0_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "CH1_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "CH0_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "CH1_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "CH0_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "CH1_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "CH0_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "CH1_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "CH0_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "CH1_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "CH0_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "CH1_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "CH0_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "CH1_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "CH0_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "CH1_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "CH0_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "CH1_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "CH0_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "CH1_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "CH0_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "CH1_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "CH0_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "CH1_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "CH0_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "CH1_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "CH0_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "CH1_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "CH0_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "CH1_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "CH0_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "CH1_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "CH0_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "CH1_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "CH0_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "CH1_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "CH0_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "CH1_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "CH0_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "CH1_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "CH0_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "CH1_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "CH0_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "CH1_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "CH0_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "CH1_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "CH0_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "CH1_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "CH0_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "CH1_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "CH0_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "CH1_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "CH0_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "CH1_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "CH0_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "CH1_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 234 ]
        },
        "CH0_FFS_RLOS": {
          "direction": "output",
          "bits": [ 235 ]
        },
        "CH1_FFS_RLOS": {
          "direction": "output",
          "bits": [ 236 ]
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 237 ]
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 238 ]
        },
        "CH0_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 239 ]
        },
        "CH1_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 240 ]
        },
        "CH0_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 241 ]
        },
        "CH1_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 242 ]
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 243 ]
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 244 ]
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 245 ]
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 246 ]
        },
        "CH0_FFS_RLOL": {
          "direction": "output",
          "bits": [ 247 ]
        },
        "CH1_FFS_RLOL": {
          "direction": "output",
          "bits": [ 248 ]
        },
        "CH0_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 249 ]
        },
        "CH1_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 250 ]
        },
        "CH0_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 251 ]
        },
        "CH1_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 252 ]
        },
        "CH0_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 253 ]
        },
        "CH1_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 254 ]
        },
        "D_SCIRDATA0": {
          "direction": "output",
          "bits": [ 255 ]
        },
        "D_SCIRDATA1": {
          "direction": "output",
          "bits": [ 256 ]
        },
        "D_SCIRDATA2": {
          "direction": "output",
          "bits": [ 257 ]
        },
        "D_SCIRDATA3": {
          "direction": "output",
          "bits": [ 258 ]
        },
        "D_SCIRDATA4": {
          "direction": "output",
          "bits": [ 259 ]
        },
        "D_SCIRDATA5": {
          "direction": "output",
          "bits": [ 260 ]
        },
        "D_SCIRDATA6": {
          "direction": "output",
          "bits": [ 261 ]
        },
        "D_SCIRDATA7": {
          "direction": "output",
          "bits": [ 262 ]
        },
        "D_SCIINT": {
          "direction": "output",
          "bits": [ 263 ]
        },
        "D_SCAN_OUT_0": {
          "direction": "output",
          "bits": [ 264 ]
        },
        "D_SCAN_OUT_1": {
          "direction": "output",
          "bits": [ 265 ]
        },
        "D_SCAN_OUT_2": {
          "direction": "output",
          "bits": [ 266 ]
        },
        "D_SCAN_OUT_3": {
          "direction": "output",
          "bits": [ 267 ]
        },
        "D_SCAN_OUT_4": {
          "direction": "output",
          "bits": [ 268 ]
        },
        "D_SCAN_OUT_5": {
          "direction": "output",
          "bits": [ 269 ]
        },
        "D_SCAN_OUT_6": {
          "direction": "output",
          "bits": [ 270 ]
        },
        "D_SCAN_OUT_7": {
          "direction": "output",
          "bits": [ 271 ]
        },
        "D_COUT0": {
          "direction": "output",
          "bits": [ 272 ]
        },
        "D_COUT1": {
          "direction": "output",
          "bits": [ 273 ]
        },
        "D_COUT2": {
          "direction": "output",
          "bits": [ 274 ]
        },
        "D_COUT3": {
          "direction": "output",
          "bits": [ 275 ]
        },
        "D_COUT4": {
          "direction": "output",
          "bits": [ 276 ]
        },
        "D_COUT5": {
          "direction": "output",
          "bits": [ 277 ]
        },
        "D_COUT6": {
          "direction": "output",
          "bits": [ 278 ]
        },
        "D_COUT7": {
          "direction": "output",
          "bits": [ 279 ]
        },
        "D_COUT8": {
          "direction": "output",
          "bits": [ 280 ]
        },
        "D_COUT9": {
          "direction": "output",
          "bits": [ 281 ]
        },
        "D_COUT10": {
          "direction": "output",
          "bits": [ 282 ]
        },
        "D_COUT11": {
          "direction": "output",
          "bits": [ 283 ]
        },
        "D_COUT12": {
          "direction": "output",
          "bits": [ 284 ]
        },
        "D_COUT13": {
          "direction": "output",
          "bits": [ 285 ]
        },
        "D_COUT14": {
          "direction": "output",
          "bits": [ 286 ]
        },
        "D_COUT15": {
          "direction": "output",
          "bits": [ 287 ]
        },
        "D_COUT16": {
          "direction": "output",
          "bits": [ 288 ]
        },
        "D_COUT17": {
          "direction": "output",
          "bits": [ 289 ]
        },
        "D_COUT18": {
          "direction": "output",
          "bits": [ 290 ]
        },
        "D_COUT19": {
          "direction": "output",
          "bits": [ 291 ]
        },
        "D_REFCLKI": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "D_FFS_PLOL": {
          "direction": "output",
          "bits": [ 293 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CH0_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH0_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH0_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH0_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH0_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH0_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH0_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH0_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH0_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH0_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH0_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH0_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH0_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH0_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH0_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH0_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH0_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH0_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH0_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH0_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH0_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH0_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH0_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH0_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH0_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH0_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH0_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH0_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH0_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH0_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH0_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH0_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH0_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH0_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH0_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH0_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH0_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH0_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH0_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH0_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH0_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH0_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH0_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH0_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH0_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH0_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH0_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH0_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH0_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH0_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH0_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH0_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH0_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH0_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH0_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH0_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH0_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH0_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH0_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH0_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH0_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH0_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH0_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH0_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH0_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH0_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH0_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH0_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH0_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH0_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH0_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH0_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH0_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH0_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH0_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH0_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH0_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH0_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH0_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH0_HDINN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:352"
          }
        },
        "CH0_HDINP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:352"
          }
        },
        "CH0_HDOUTN": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "CH0_HDOUTP": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "CH0_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH0_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "CH0_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH0_SCIEN": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "CH0_SCISEL": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH1_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH1_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH1_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH1_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:364"
          }
        },
        "CH1_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH1_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH1_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH1_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH1_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH1_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH1_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH1_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361"
          }
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362"
          }
        },
        "CH1_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:363"
          }
        },
        "CH1_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH1_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH1_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH1_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH1_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH1_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:381"
          }
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH1_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH1_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:382"
          }
        },
        "CH1_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH1_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH1_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH1_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH1_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH1_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH1_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH1_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377"
          }
        },
        "CH1_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH1_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH1_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH1_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378"
          }
        },
        "CH1_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH1_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH1_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH1_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH1_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:379"
          }
        },
        "CH1_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH1_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:380"
          }
        },
        "CH1_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH1_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH1_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:375"
          }
        },
        "CH1_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH1_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH1_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH1_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376"
          }
        },
        "CH1_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH1_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH1_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH1_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH1_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH1_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH1_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH1_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH1_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH1_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH1_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH1_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:358"
          }
        },
        "CH1_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH1_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH1_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH1_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:359"
          }
        },
        "CH1_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH1_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH1_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH1_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH1_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360"
          }
        },
        "CH1_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:355"
          }
        },
        "CH1_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH1_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH1_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH1_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:356"
          }
        },
        "CH1_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH1_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:357"
          }
        },
        "CH1_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH1_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:373"
          }
        },
        "CH1_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:374"
          }
        },
        "CH1_HDINN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:352"
          }
        },
        "CH1_HDINP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:352"
          }
        },
        "CH1_HDOUTN": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "CH1_HDOUTP": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "CH1_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:365"
          }
        },
        "CH1_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "CH1_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:354"
          }
        },
        "CH1_SCIEN": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "CH1_SCISEL": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "D_CIN0": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN1": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN10": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN11": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN2": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN3": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN4": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN5": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN6": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN7": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN8": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_CIN9": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_COUT0": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT1": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT10": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT11": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT12": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT13": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT14": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT15": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT16": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT17": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT18": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT19": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT2": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT3": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT4": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT5": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT6": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT7": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT8": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_COUT9": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385"
          }
        },
        "D_CYAWSTN": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "D_FFC_DUAL_RST": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "D_FFC_MACROPDB": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "D_FFC_MACRO_RST": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "D_FFC_SYNC_TOGGLE": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "D_FFC_TRST": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "D_FFS_PLOL": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:388"
          }
        },
        "D_REFCLKI": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:387"
          }
        },
        "D_SCAN_ENABLE": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "D_SCAN_IN_0": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369"
          }
        },
        "D_SCAN_IN_1": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_IN_2": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_IN_3": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_IN_4": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_IN_5": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_IN_6": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_IN_7": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_MODE": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370"
          }
        },
        "D_SCAN_OUT_0": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_1": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_2": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_3": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_4": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_5": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_6": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_OUT_7": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCAN_RESET": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371"
          }
        },
        "D_SCIADDR0": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIADDR1": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIADDR2": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIADDR3": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIADDR4": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIADDR5": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIENAUX": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIINT": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCIRD": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "D_SCIRDATA0": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "D_SCIRDATA1": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "D_SCIRDATA2": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "D_SCIRDATA3": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383"
          }
        },
        "D_SCIRDATA4": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCIRDATA5": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCIRDATA6": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCIRDATA7": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384"
          }
        },
        "D_SCISELAUX": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:367"
          }
        },
        "D_SCIWDATA0": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA2": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA3": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA4": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA5": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA6": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWDATA7": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:366"
          }
        },
        "D_SCIWSTN": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:368"
          }
        },
        "D_SYNC_ND": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:353"
          }
        },
        "D_SYNC_PULSE2ND": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:353"
          }
        },
        "D_TXBIT_CLKN_TO_ND": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:353"
          }
        },
        "D_TXBIT_CLKP_TO_ND": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        },
        "D_TXPLL_LOL_FROM_ND": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:353"
          }
        },
        "D_TXPLL_LOL_TO_ND": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:372"
          }
        }
      }
    },
    "DDRDLLA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:312"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "UDDCNTLN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "FREEZE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DDRDEL": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DCNTL7": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DCNTL6": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DCNTL5": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DCNTL4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "DCNTL3": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "DCNTL2": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "DCNTL1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DCNTL0": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:313"
          }
        },
        "DCNTL0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL6": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DCNTL7": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "FREEZE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:313"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:314"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:313"
          }
        },
        "UDDCNTLN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:313"
          }
        }
      }
    },
    "DELAYF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:177"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:178"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:179"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:178"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:178"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:178"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:179"
          }
        }
      }
    },
    "DELAYG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:186"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:187"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:188"
          }
        }
      }
    },
    "DP16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471"
      },
      "ports": {
        "DIA17": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DIA16": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DIA15": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIA14": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIA13": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DIA12": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DIA11": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DIA10": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIA9": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DIA8": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DIA7": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DIA6": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DIA5": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DIA4": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DIA3": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DIA2": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DIA1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DIA0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "ADA13": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "ADA12": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "ADA11": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "ADA10": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "ADA9": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "ADA8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "ADA7": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "ADA6": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "ADA5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "ADA4": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "ADA3": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "ADA2": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "ADA1": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "ADA0": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WEA": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "RSTA": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CSA2": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CSA1": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CSA0": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DOA17": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "DOA16": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "DOA15": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "DOA14": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "DOA13": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "DOA12": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "DOA11": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "DOA10": {
          "direction": "output",
          "bits": [ 49 ]
        },
        "DOA9": {
          "direction": "output",
          "bits": [ 50 ]
        },
        "DOA8": {
          "direction": "output",
          "bits": [ 51 ]
        },
        "DOA7": {
          "direction": "output",
          "bits": [ 52 ]
        },
        "DOA6": {
          "direction": "output",
          "bits": [ 53 ]
        },
        "DOA5": {
          "direction": "output",
          "bits": [ 54 ]
        },
        "DOA4": {
          "direction": "output",
          "bits": [ 55 ]
        },
        "DOA3": {
          "direction": "output",
          "bits": [ 56 ]
        },
        "DOA2": {
          "direction": "output",
          "bits": [ 57 ]
        },
        "DOA1": {
          "direction": "output",
          "bits": [ 58 ]
        },
        "DOA0": {
          "direction": "output",
          "bits": [ 59 ]
        },
        "DIB17": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "DIB16": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "DIB15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "DIB14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "DIB13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "DIB12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "DIB11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "DIB10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "DIB9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "DIB8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "DIB7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DIB6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "DIB5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "DIB4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "DIB3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "DIB2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "DIB1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DIB0": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADB13": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADB12": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "ADB11": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "ADB10": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "ADB9": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ADB8": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "ADB7": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "ADB6": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "ADB5": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "ADB4": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "ADB3": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "ADB2": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "ADB1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "ADB0": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "WEB": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "RSTB": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CSB2": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CSB1": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CSB0": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "DOB17": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DOB16": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DOB15": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DOB14": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DOB13": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DOB12": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DOB11": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DOB10": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DOB9": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DOB8": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DOB7": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DOB6": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DOB5": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "DOB4": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "DOB3": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "DOB2": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "DOB1": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "DOB0": {
          "direction": "output",
          "bits": [ 117 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADA1": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADA10": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADA11": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADA12": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADA13": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADA2": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADA3": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADA4": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADA5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADA6": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADA7": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADA8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADA9": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:473"
          }
        },
        "ADB0": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "ADB1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "ADB10": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "ADB11": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "ADB12": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "ADB13": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "ADB2": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "ADB3": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "ADB4": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "ADB5": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "ADB6": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "ADB7": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "ADB8": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "ADB9": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:479"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:474"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:474"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "CSA0": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:475"
          }
        },
        "CSA1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:475"
          }
        },
        "CSA2": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:475"
          }
        },
        "CSB0": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "CSB1": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "CSB2": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:481"
          }
        },
        "DIA0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA10": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA11": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA12": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA13": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA14": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA15": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA16": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA17": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA2": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA4": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA5": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA7": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA8": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIA9": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:472"
          }
        },
        "DIB0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB16": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB17": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DIB9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:478"
          }
        },
        "DOA0": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA1": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA10": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA11": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA12": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA13": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA14": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA15": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA16": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA17": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA2": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA4": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA5": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA6": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA7": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA8": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOA9": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:476"
          }
        },
        "DOB0": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB1": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB10": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB11": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB12": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB13": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB15": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB16": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB17": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB2": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB3": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB4": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB5": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB6": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB7": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB8": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "DOB9": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:482"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:474"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "RSTA": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:474"
          }
        },
        "RSTB": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        },
        "WEA": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:474"
          }
        },
        "WEB": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:480"
          }
        }
      }
    },
    "DPR16X4C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:144"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:145"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:149"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:147"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:148"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:146"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:146"
          }
        }
      }
    },
    "DQSBUFM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:294"
      },
      "ports": {
        "DQSI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "READ1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "READ0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "READCLKSEL2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "READCLKSEL1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "READCLKSEL0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DYNDELAY7": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DYNDELAY6": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DYNDELAY5": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DYNDELAY4": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DYNDELAY3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DYNDELAY2": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DYNDELAY1": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DYNDELAY0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RDLOADN": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RDMOVE": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RDDIRECTION": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WRLOADN": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WRMOVE": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WRDIRECTION": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "PAUSE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DQSR90": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "DQSW": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "DQSW270": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "RDPNTR2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "RDPNTR1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "RDPNTR0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "WRPNTR2": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "WRPNTR1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WRPNTR0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "DATAVALID": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "BURSTDET": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "RDCFLAG": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WRCFLAG": {
          "direction": "output",
          "bits": [ 39 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BURSTDET": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:302"
          }
        },
        "DATAVALID": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:302"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "DQSI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:300"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:300"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:300"
          }
        },
        "DYNDELAY0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:298"
          }
        },
        "DYNDELAY1": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:298"
          }
        },
        "DYNDELAY2": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:298"
          }
        },
        "DYNDELAY3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:298"
          }
        },
        "DYNDELAY4": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:297"
          }
        },
        "DYNDELAY5": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:297"
          }
        },
        "DYNDELAY6": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:297"
          }
        },
        "DYNDELAY7": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:297"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:296"
          }
        },
        "PAUSE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "RDCFLAG": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:302"
          }
        },
        "RDDIRECTION": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "RDLOADN": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "RDMOVE": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:301"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:301"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:301"
          }
        },
        "READ0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "READ1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "READCLKSEL0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "READCLKSEL1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "READCLKSEL2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:295"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:296"
          }
        },
        "WRCFLAG": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:302"
          }
        },
        "WRDIRECTION": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "WRLOADN": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "WRMOVE": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:301"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:301"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:301"
          }
        }
      }
    },
    "DTR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:146"
      },
      "ports": {
        "STARTPULSE": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DTROUT7": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "DTROUT6": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "DTROUT5": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "DTROUT4": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DTROUT3": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DTROUT2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DTROUT1": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DTROUT0": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DTROUT0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT5": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT6": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "DTROUT7": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:148"
          }
        },
        "STARTPULSE": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:147"
          }
        }
      }
    },
    "ECLKBRIDGECS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:337"
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECSOUT": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:338"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:338"
          }
        },
        "ECSOUT": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:339"
          }
        },
        "SEL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:338"
          }
        }
      }
    },
    "ECLKSYNCB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:330"
      },
      "ports": {
        "ECLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "STOP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ECLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:331"
          }
        },
        "ECLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:332"
          }
        },
        "STOP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:331"
          }
        }
      }
    },
    "EHXPLLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:98"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PHASESEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PHASESEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PHASEDIR": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "PHASESTEP": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "PHASELOADREG": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "STDBY": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PLLWAKESYNC": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ENCLKOP": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "ENCLKOS": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "ENCLKOS2": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "ENCLKOS3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CLKOP": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "CLKOS": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "CLKOS2": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "CLKOS3": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "INTLOCK": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "REFCLK": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "CLKINTFB": {
          "direction": "output",
          "bits": [ 23 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:99"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:99"
          }
        },
        "CLKINTFB": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:105"
          }
        },
        "CLKOP": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:103"
          }
        },
        "CLKOS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:103"
          }
        },
        "CLKOS2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:103"
          }
        },
        "CLKOS3": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:103"
          }
        },
        "ENCLKOP": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:102"
          }
        },
        "ENCLKOS": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:102"
          }
        },
        "ENCLKOS2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:102"
          }
        },
        "ENCLKOS3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:102"
          }
        },
        "INTLOCK": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:104"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:104"
          }
        },
        "PHASEDIR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:100"
          }
        },
        "PHASELOADREG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:100"
          }
        },
        "PHASESEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:100"
          }
        },
        "PHASESEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:100"
          }
        },
        "PHASESTEP": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:100"
          }
        },
        "PLLWAKESYNC": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:101"
          }
        },
        "REFCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:105"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:102"
          }
        },
        "STDBY": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:101"
          }
        }
      }
    },
    "EXTREFB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:658"
      },
      "ports": {
        "REFCLKP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "REFCLKN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "REFCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "REFCLKN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:659"
          }
        },
        "REFCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:660"
          }
        },
        "REFCLKP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:659"
          }
        }
      }
    },
    "FD1P3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2"
          }
        }
      }
    },
    "FD1P3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3"
          }
        }
      }
    },
    "FD1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4"
          }
        }
      }
    },
    "FD1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5"
          }
        }
      }
    },
    "FD1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6"
          }
        }
      }
    },
    "FD1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7"
          }
        }
      }
    },
    "FD1S3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:8"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:8"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:8"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:8"
          }
        }
      }
    },
    "FD1S3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:9"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:9"
          }
        }
      }
    },
    "FD1S3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10"
          }
        }
      }
    },
    "FD1S3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11"
          }
        }
      }
    },
    "FD1S3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12"
          }
        }
      }
    },
    "FD1S3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "keep": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:684"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:685"
          }
        }
      }
    },
    "IB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:2"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:2"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:2"
          }
        }
      }
    },
    "IBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:4"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:4"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:4"
          }
        }
      }
    },
    "IBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:3"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:3"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:3"
          }
        }
      }
    },
    "IDDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:211"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:212"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:212"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:212"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:213"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:212"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:212"
          }
        }
      }
    },
    "IDDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:195"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:196"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:197"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:197"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:196"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:196"
          }
        }
      }
    },
    "IDDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:219"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DQSR90": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RDPNTR2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RDPNTR1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RDPNTR0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "WRPNTR2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WRPNTR1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "WRPNTR0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "QWL": {
          "direction": "output",
          "bits": [ 17 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:220"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:220"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:220"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:222"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:222"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:222"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:222"
          }
        },
        "QWL": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:222"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:221"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:221"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:221"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:220"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:220"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:221"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:221"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:221"
          }
        }
      }
    },
    "IDDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:203"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:204"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:204"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:205"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:205"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:205"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:205"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:204"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:204"
          }
        }
      }
    },
    "IFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26"
          }
        }
      }
    },
    "IFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27"
          }
        }
      }
    },
    "IFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28"
          }
        }
      }
    },
    "IFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29"
          }
        }
      }
    },
    "ILVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:13"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "AN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:13"
          }
        },
        "AN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:13"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:13"
          }
        }
      }
    },
    "INV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:291"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:291"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:291"
          }
        }
      }
    },
    "JTAGG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "keep": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:167"
      },
      "ports": {
        "TCK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TMS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TDI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "JTDO2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "JTDO1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TDO": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "JTDI": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "JTCK": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "JRTI2": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "JRTI1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "JSHIFT": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "JUPDATE": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "JRSTN": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "JCE2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "JCE1": {
          "direction": "output",
          "bits": [ 16 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "JCE1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170"
          }
        },
        "JCE2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170"
          }
        },
        "JRSTN": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170"
          }
        },
        "JRTI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:169"
          }
        },
        "JRTI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:169"
          }
        },
        "JSHIFT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170"
          }
        },
        "JTCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:169"
          }
        },
        "JTDI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:169"
          }
        },
        "JTDO1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:168"
          }
        },
        "JTDO2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:168"
          }
        },
        "JUPDATE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170"
          }
        },
        "TCK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:168"
          }
        },
        "TDI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:168"
          }
        },
        "TDO": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:169"
          }
        },
        "TMS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:168"
          }
        }
      }
    },
    "L6MUX21": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000100",
        "whitebox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:14"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:15$108": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "S": [ 4 ],
            "Y": [ 5 ]
          }
        }
      },
      "netnames": {
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:15$108_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:15"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:14"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:14"
          }
        },
        "SD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:14"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:14"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:204"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:206$218": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:206"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ "0", "0" ],
            "S": [ 3 ],
            "Y": [ 5, 6 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$219": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 6 ],
            "S": [ 2 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:206$218_Y": {
          "hide_name": 1,
          "bits": [ 5, 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:206"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$219_Y": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:204"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:204"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:204"
          }
        },
        "s1": {
          "hide_name": 0,
          "bits": [ 5, 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:206"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "whitebox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:4"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:6$104": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 5 ],
            "Y": [ 7, 8, 9, 10, 11, 12, 13, 14 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:7$105": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:7"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8, 9, 10 ],
            "B": [ 11, 12, 13, 14 ],
            "S": [ 4 ],
            "Y": [ 15, 16, 17, 18 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:8$106": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15, 16 ],
            "B": [ 17, 18 ],
            "S": [ 3 ],
            "Y": [ 19, 20 ]
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:9$107": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 19 ],
            "B": [ 20 ],
            "S": [ 2 ],
            "Y": [ 6 ]
          }
        }
      },
      "netnames": {
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:6$104_Y": {
          "hide_name": 1,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:6"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:7$105_Y": {
          "hide_name": 1,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:7"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:8$106_Y": {
          "hide_name": 1,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:8"
          }
        },
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:9$107_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:9"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:4"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:4"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:4"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:4"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:4"
          }
        },
        "s1": {
          "hide_name": 0,
          "bits": [ 19, 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:8"
          }
        },
        "s2": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:7"
          }
        },
        "s3": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:6"
          }
        }
      }
    },
    "MULT18X18D": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:5"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "SIGNEDA": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "SIGNEDB": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "SOURCEA": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "SOURCEB": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "SRIA0": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "SRIA1": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "SRIA2": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "SRIA3": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "SRIA4": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "SRIA5": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "SRIA6": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "SRIA7": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "SRIA8": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "SRIA9": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "SRIA10": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "SRIA11": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SRIA12": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "SRIA13": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "SRIA14": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "SRIA15": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "SRIA16": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "SRIA17": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "SRIB0": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "SRIB1": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "SRIB2": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "SRIB3": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "SRIB4": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "SRIB5": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "SRIB6": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "SRIB7": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "SRIB8": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "SRIB9": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "SRIB10": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "SRIB11": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "SRIB12": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "SRIB13": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "SRIB14": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "SRIB15": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "SRIB16": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "SRIB17": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "SROA0": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "SROA1": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "SROA2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "SROA3": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "SROA4": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "SROA5": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "SROA6": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "SROA7": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "SROA8": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "SROA9": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "SROA10": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SROA11": {
          "direction": "output",
          "bits": [ 119 ]
        },
        "SROA12": {
          "direction": "output",
          "bits": [ 120 ]
        },
        "SROA13": {
          "direction": "output",
          "bits": [ 121 ]
        },
        "SROA14": {
          "direction": "output",
          "bits": [ 122 ]
        },
        "SROA15": {
          "direction": "output",
          "bits": [ 123 ]
        },
        "SROA16": {
          "direction": "output",
          "bits": [ 124 ]
        },
        "SROA17": {
          "direction": "output",
          "bits": [ 125 ]
        },
        "SROB0": {
          "direction": "output",
          "bits": [ 126 ]
        },
        "SROB1": {
          "direction": "output",
          "bits": [ 127 ]
        },
        "SROB2": {
          "direction": "output",
          "bits": [ 128 ]
        },
        "SROB3": {
          "direction": "output",
          "bits": [ 129 ]
        },
        "SROB4": {
          "direction": "output",
          "bits": [ 130 ]
        },
        "SROB5": {
          "direction": "output",
          "bits": [ 131 ]
        },
        "SROB6": {
          "direction": "output",
          "bits": [ 132 ]
        },
        "SROB7": {
          "direction": "output",
          "bits": [ 133 ]
        },
        "SROB8": {
          "direction": "output",
          "bits": [ 134 ]
        },
        "SROB9": {
          "direction": "output",
          "bits": [ 135 ]
        },
        "SROB10": {
          "direction": "output",
          "bits": [ 136 ]
        },
        "SROB11": {
          "direction": "output",
          "bits": [ 137 ]
        },
        "SROB12": {
          "direction": "output",
          "bits": [ 138 ]
        },
        "SROB13": {
          "direction": "output",
          "bits": [ 139 ]
        },
        "SROB14": {
          "direction": "output",
          "bits": [ 140 ]
        },
        "SROB15": {
          "direction": "output",
          "bits": [ 141 ]
        },
        "SROB16": {
          "direction": "output",
          "bits": [ 142 ]
        },
        "SROB17": {
          "direction": "output",
          "bits": [ 143 ]
        },
        "ROA0": {
          "direction": "output",
          "bits": [ 144 ]
        },
        "ROA1": {
          "direction": "output",
          "bits": [ 145 ]
        },
        "ROA2": {
          "direction": "output",
          "bits": [ 146 ]
        },
        "ROA3": {
          "direction": "output",
          "bits": [ 147 ]
        },
        "ROA4": {
          "direction": "output",
          "bits": [ 148 ]
        },
        "ROA5": {
          "direction": "output",
          "bits": [ 149 ]
        },
        "ROA6": {
          "direction": "output",
          "bits": [ 150 ]
        },
        "ROA7": {
          "direction": "output",
          "bits": [ 151 ]
        },
        "ROA8": {
          "direction": "output",
          "bits": [ 152 ]
        },
        "ROA9": {
          "direction": "output",
          "bits": [ 153 ]
        },
        "ROA10": {
          "direction": "output",
          "bits": [ 154 ]
        },
        "ROA11": {
          "direction": "output",
          "bits": [ 155 ]
        },
        "ROA12": {
          "direction": "output",
          "bits": [ 156 ]
        },
        "ROA13": {
          "direction": "output",
          "bits": [ 157 ]
        },
        "ROA14": {
          "direction": "output",
          "bits": [ 158 ]
        },
        "ROA15": {
          "direction": "output",
          "bits": [ 159 ]
        },
        "ROA16": {
          "direction": "output",
          "bits": [ 160 ]
        },
        "ROA17": {
          "direction": "output",
          "bits": [ 161 ]
        },
        "ROB0": {
          "direction": "output",
          "bits": [ 162 ]
        },
        "ROB1": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "ROB2": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "ROB3": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "ROB4": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "ROB5": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "ROB6": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "ROB7": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "ROB8": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "ROB9": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "ROB10": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "ROB11": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "ROB12": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "ROB13": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "ROB14": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "ROB15": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "ROB16": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "ROB17": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "ROC0": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "ROC1": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "ROC2": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "ROC3": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "ROC4": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "ROC5": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "ROC6": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "ROC7": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "ROC8": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "ROC9": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "ROC10": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "ROC11": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "ROC12": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "ROC13": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "ROC14": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "ROC15": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "ROC16": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "ROC17": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "P0": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "P1": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "P2": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "P3": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "P4": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "P5": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "P6": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "P7": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "P8": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "P9": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "P10": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "P11": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "P12": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "P13": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "P14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "P15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "P16": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "P17": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "P18": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "P19": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "P20": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "P21": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "P22": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "P23": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "P24": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "P25": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "P26": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "P27": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "P28": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "P29": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "P30": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "P31": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "P32": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "P33": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "P34": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "P35": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "SIGNEDP": {
          "direction": "output",
          "bits": [ 234 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:11"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:11"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:11"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:10"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:10"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:10"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:10"
          }
        },
        "P0": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P1": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P10": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P11": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P12": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P13": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P16": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P17": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P18": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P19": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P2": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P20": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P21": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P22": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P23": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P24": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P25": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P26": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P27": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P28": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P29": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P3": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P30": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P31": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P32": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P33": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P34": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P35": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P4": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P5": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P6": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P7": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P8": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "P9": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20"
          }
        },
        "ROA0": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA1": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA10": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA11": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA12": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA13": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA14": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA15": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA16": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA17": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA2": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA3": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA4": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA5": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA6": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA7": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA8": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROA9": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17"
          }
        },
        "ROB0": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB1": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB10": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB11": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB12": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB13": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB14": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB15": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB16": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB17": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB2": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB3": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB4": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB5": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB6": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB7": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB8": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROB9": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18"
          }
        },
        "ROC0": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC1": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC10": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC11": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC12": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC13": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC14": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC15": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC16": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC17": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC2": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC3": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC4": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC5": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC6": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC7": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC8": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "ROC9": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:12"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:12"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:12"
          }
        },
        "SIGNEDA": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:9"
          }
        },
        "SIGNEDB": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:9"
          }
        },
        "SIGNEDP": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:21"
          }
        },
        "SOURCEA": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:9"
          }
        },
        "SOURCEB": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:9"
          }
        },
        "SRIA0": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA1": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA10": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA11": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA12": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA13": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA14": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA15": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA16": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA17": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA2": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA3": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA4": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA5": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA6": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA7": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA8": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIA9": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13"
          }
        },
        "SRIB0": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB1": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB10": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB12": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB13": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB14": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB15": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB16": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB17": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB2": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB3": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB4": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB5": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB6": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB7": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB8": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SRIB9": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14"
          }
        },
        "SROA0": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA1": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA10": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA11": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA12": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA13": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA14": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA15": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA16": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA17": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA3": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA4": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA5": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA6": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA7": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA8": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROA9": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15"
          }
        },
        "SROB0": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB1": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB10": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB11": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB12": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB13": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB14": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB15": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB16": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB17": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB2": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB3": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB4": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB5": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB6": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB7": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB8": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        },
        "SROB9": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16"
          }
        }
      }
    },
    "OB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:5"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:5"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:5"
          }
        }
      }
    },
    "OBCO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:9"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "OT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OC": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:9"
          }
        },
        "OC": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:9"
          }
        },
        "OT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:9"
          }
        }
      }
    },
    "OBZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:6"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:6"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:6"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:6"
          }
        }
      }
    },
    "OBZPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:8"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:8"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:8"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:8"
          }
        }
      }
    },
    "OBZPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:7"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:7"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:7"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:7"
          }
        }
      }
    },
    "ODDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:244"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:246"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:245"
          }
        }
      }
    },
    "ODDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:228"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:229"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:229"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:230"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:229"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:229"
          }
        }
      }
    },
    "ODDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:260"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:262"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:261"
          }
        }
      }
    },
    "ODDRX2DQSB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:268"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:270"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:269"
          }
        }
      }
    },
    "ODDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:236"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:238"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:237"
          }
        }
      }
    },
    "OFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31"
          }
        }
      }
    },
    "OFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32"
          }
        }
      }
    },
    "OFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33"
          }
        }
      }
    },
    "OFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34"
          }
        }
      }
    },
    "OLVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:14"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:14"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:14"
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:14"
          }
        }
      }
    },
    "OSCG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:153"
      },
      "ports": {
        "OSC": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSC": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:154"
          }
        }
      }
    },
    "OSHX2A": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:252"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:253"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:253"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:253"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:254"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:253"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:253"
          }
        }
      }
    },
    "PCSCLKDIV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:668"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CDIV1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CDIV1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:670"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:670"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:669"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:669"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:669"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:669"
          }
        },
        "SEL2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:669"
          }
        }
      }
    },
    "PDPW16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:697"
      },
      "ports": {
        "DI35": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI34": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DI33": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI32": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DI31": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DI30": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DI29": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DI28": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DI27": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DI26": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DI25": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DI24": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DI23": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DI22": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DI21": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DI20": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI19": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI18": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "DI17": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "DI16": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "DI15": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "DI14": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "DI13": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "DI12": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "DI11": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DI10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "DI9": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "DI8": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "DI7": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "DI6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "DI5": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "DI4": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "DI3": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "DI2": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "ADW8": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "ADW7": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "ADW6": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "ADW5": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "ADW4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "ADW3": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "ADW2": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "ADW1": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "ADW0": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "BE3": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "BE2": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "BE1": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "BE0": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CEW": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CLKW": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CSW2": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CSW1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CSW0": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "ADR13": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "ADR12": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "ADR11": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "ADR10": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "ADR9": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "ADR8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "ADR7": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "ADR6": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "ADR5": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "ADR4": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "ADR3": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "ADR2": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "ADR1": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "ADR0": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CER": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "OCER": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CLKR": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CSR2": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CSR1": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CSR0": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DO35": {
          "direction": "output",
          "bits": [ 77 ]
        },
        "DO34": {
          "direction": "output",
          "bits": [ 78 ]
        },
        "DO33": {
          "direction": "output",
          "bits": [ 79 ]
        },
        "DO32": {
          "direction": "output",
          "bits": [ 80 ]
        },
        "DO31": {
          "direction": "output",
          "bits": [ 81 ]
        },
        "DO30": {
          "direction": "output",
          "bits": [ 82 ]
        },
        "DO29": {
          "direction": "output",
          "bits": [ 83 ]
        },
        "DO28": {
          "direction": "output",
          "bits": [ 84 ]
        },
        "DO27": {
          "direction": "output",
          "bits": [ 85 ]
        },
        "DO26": {
          "direction": "output",
          "bits": [ 86 ]
        },
        "DO25": {
          "direction": "output",
          "bits": [ 87 ]
        },
        "DO24": {
          "direction": "output",
          "bits": [ 88 ]
        },
        "DO23": {
          "direction": "output",
          "bits": [ 89 ]
        },
        "DO22": {
          "direction": "output",
          "bits": [ 90 ]
        },
        "DO21": {
          "direction": "output",
          "bits": [ 91 ]
        },
        "DO20": {
          "direction": "output",
          "bits": [ 92 ]
        },
        "DO19": {
          "direction": "output",
          "bits": [ 93 ]
        },
        "DO18": {
          "direction": "output",
          "bits": [ 94 ]
        },
        "DO17": {
          "direction": "output",
          "bits": [ 95 ]
        },
        "DO16": {
          "direction": "output",
          "bits": [ 96 ]
        },
        "DO15": {
          "direction": "output",
          "bits": [ 97 ]
        },
        "DO14": {
          "direction": "output",
          "bits": [ 98 ]
        },
        "DO13": {
          "direction": "output",
          "bits": [ 99 ]
        },
        "DO12": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DO11": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DO10": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DO9": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DO8": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DO7": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DO6": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DO5": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DO4": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DO3": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DO2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 112 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADR0": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR1": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR10": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR11": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR12": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR13": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR2": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR3": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR4": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR5": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR6": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR7": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADR9": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:702"
          }
        },
        "ADW0": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW1": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW2": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW3": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW5": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW6": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW7": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "ADW8": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:700"
          }
        },
        "BE0": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "BE1": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "BE2": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "BE3": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "CER": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        },
        "CEW": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "CLKR": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        },
        "CLKW": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "CSR0": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        },
        "CSR1": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        },
        "CSR2": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        },
        "CSW0": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "CSW1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "CSW2": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:701"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI11": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI12": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI13": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI14": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI15": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI16": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI17": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI18": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI19": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI2": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI20": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI21": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI22": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI23": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI24": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI25": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI26": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI27": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI28": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI29": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI3": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI30": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI31": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI32": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI33": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI34": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI35": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:698"
          }
        },
        "DI4": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI5": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI7": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI8": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DI9": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:699"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO10": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO12": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO13": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO14": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO15": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO16": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO17": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO18": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO19": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO20": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO21": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO22": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO23": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO24": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO25": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO26": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO27": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO28": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO29": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO3": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO30": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO31": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO32": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO33": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO34": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO35": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:704"
          }
        },
        "DO4": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO5": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO6": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO7": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO8": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "DO9": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:705"
          }
        },
        "OCER": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:703"
          }
        }
      }
    },
    "PFUMX": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000011",
        "whitebox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:98"
      },
      "ports": {
        "ALUT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "BLUT": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:99$152": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:99"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 2 ],
            "S": [ 4 ],
            "Y": [ 5 ]
          }
        }
      },
      "netnames": {
        "$ternary$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:99$152_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:99"
          }
        },
        "ALUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:98"
          }
        },
        "BLUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:98"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:98"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:98"
          }
        }
      }
    },
    "PUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:677"
      },
      "ports": {
        "PUR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "PUR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:678"
          }
        }
      }
    },
    "SGSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "keep": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:690"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:691"
          }
        },
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:691"
          }
        }
      }
    },
    "TRELLIS_DPR16X4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:103"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:104"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:110"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:108"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:105"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:107"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:106"
          }
        }
      }
    },
    "TRELLIS_FF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:212"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "M": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:212"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:212"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:212"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:212"
          }
        },
        "M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:212"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:212"
          }
        }
      }
    },
    "TRELLIS_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "keep": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:262"
      },
      "ports": {
        "B": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:263"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:264"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:266"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:265"
          }
        }
      }
    },
    "TRELLIS_RAM16X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:57"
      },
      "ports": {
        "DI0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RAD0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RAD1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RAD3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:58"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:58"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:62"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:62"
          }
        },
        "RAD0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:61"
          }
        },
        "RAD1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:61"
          }
        },
        "RAD2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:61"
          }
        },
        "RAD3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:61"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:59"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:59"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:59"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:59"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:60"
          }
        }
      }
    },
    "TRELLIS_SLICE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:297"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "FCI": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "FXA": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "FXB": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "WD0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "WD1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "F0": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "F1": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "FCO": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "OFX0": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "OFX1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WDO0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "WDO1": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "WDO2": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "WDO3": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WADO0": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "WADO1": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "WADO2": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "WADO3": {
          "direction": "output",
          "bits": [ 42 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:298"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:299"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:298"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:299"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:298"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:299"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:303"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:303"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:298"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:299"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:304"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:304"
          }
        },
        "F0": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:310"
          }
        },
        "F1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:311"
          }
        },
        "FCI": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:301"
          }
        },
        "FCO": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:312"
          }
        },
        "FXA": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:301"
          }
        },
        "FXB": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:301"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:303"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:300"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:300"
          }
        },
        "OFX0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:312"
          }
        },
        "OFX1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:312"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:310"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:311"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:307"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:307"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:307"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:307"
          }
        },
        "WADO0": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:315"
          }
        },
        "WADO1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:315"
          }
        },
        "WADO2": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:315"
          }
        },
        "WADO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:315"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:308"
          }
        },
        "WD0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:306"
          }
        },
        "WD1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:306"
          }
        },
        "WDO0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:314"
          }
        },
        "WDO1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:314"
          }
        },
        "WDO2": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:314"
          }
        },
        "WDO3": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:314"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:308"
          }
        }
      }
    },
    "TSHX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:276"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:277"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:277"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:278"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:277"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:277"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:277"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:277"
          }
        }
      }
    },
    "TSHX2DQSA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:285"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:286"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:286"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:287"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:286"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:286"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:286"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:286"
          }
        }
      }
    },
    "USRMCLK": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "keep": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:160"
      },
      "ports": {
        "USRMCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "USRMCLKTS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "USRMCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "USRMCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:161"
          }
        },
        "USRMCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:162"
          }
        },
        "USRMCLKTS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:161"
          }
        }
      }
    },
    "UartFsmInOut": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "UartFsmInOut.v:575"
      },
      "ports": {
        "io_uart_txd": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "io_uart_rxd": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "reset": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "_zz_1__LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 7 ],
            "C": [ 8 ],
            "D": [ 9 ],
            "Z": [ 10 ]
          }
        },
        "_zz_1__LUT4_B_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 7 ],
            "C": [ 6 ],
            "D": [ 9 ],
            "Z": [ 12 ]
          }
        },
        "_zz_1__LUT4_B_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 13 ],
            "C": [ 14 ],
            "D": [ 11 ],
            "Z": [ 6 ]
          }
        },
        "_zz_1__LUT4_B_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 15 ],
            "C": [ 16 ],
            "D": [ 17 ],
            "Z": [ 14 ]
          }
        },
        "_zz_1__TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 18 ],
            "CLK": [ 4 ],
            "DI": [ 19 ],
            "LSR": [ 5 ],
            "Q": [ 7 ]
          }
        },
        "_zz_2__TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:933|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 18 ],
            "CLK": [ 4 ],
            "DI": [ 20 ],
            "LSR": [ "0" ],
            "Q": [ 21 ]
          }
        },
        "_zz_2__TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:933|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 18 ],
            "CLK": [ 4 ],
            "DI": [ 22 ],
            "LSR": [ "0" ],
            "Q": [ 23 ]
          }
        },
        "_zz_2__TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:933|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 18 ],
            "CLK": [ 4 ],
            "DI": [ 24 ],
            "LSR": [ "0" ],
            "Q": [ 25 ]
          }
        },
        "_zz_2__TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:933|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 18 ],
            "CLK": [ 4 ],
            "DI": [ 26 ],
            "LSR": [ "0" ],
            "Q": [ 27 ]
          }
        },
        "_zz_2__TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:933|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 18 ],
            "CLK": [ 4 ],
            "DI": [ 28 ],
            "LSR": [ "0" ],
            "Q": [ 29 ]
          }
        },
        "_zz_2__TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:933|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 18 ],
            "CLK": [ 4 ],
            "DI": [ 30 ],
            "LSR": [ "0" ],
            "Q": [ 31 ]
          }
        },
        "_zz_2__TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:933|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 18 ],
            "CLK": [ 4 ],
            "DI": [ 32 ],
            "LSR": [ "0" ],
            "Q": [ 33 ]
          }
        },
        "_zz_2__TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:933|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 18 ],
            "CLK": [ 4 ],
            "DI": [ 34 ],
            "LSR": [ "0" ],
            "Q": [ 35 ]
          }
        },
        "fsmIn_buffer_0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 36 ],
            "CLK": [ 4 ],
            "DI": [ 37 ],
            "LSR": [ 5 ],
            "Q": [ 38 ]
          }
        },
        "fsmIn_buffer_0_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 36 ],
            "CLK": [ 4 ],
            "DI": [ 39 ],
            "LSR": [ 5 ],
            "Q": [ 40 ]
          }
        },
        "fsmIn_buffer_0_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 36 ],
            "CLK": [ 4 ],
            "DI": [ 41 ],
            "LSR": [ 5 ],
            "Q": [ 42 ]
          }
        },
        "fsmIn_buffer_0_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 36 ],
            "CLK": [ 4 ],
            "DI": [ 43 ],
            "LSR": [ 5 ],
            "Q": [ 44 ]
          }
        },
        "fsmIn_buffer_0_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 36 ],
            "CLK": [ 4 ],
            "DI": [ 45 ],
            "LSR": [ 5 ],
            "Q": [ 46 ]
          }
        },
        "fsmIn_buffer_0_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 36 ],
            "CLK": [ 4 ],
            "DI": [ 47 ],
            "LSR": [ 5 ],
            "Q": [ 48 ]
          }
        },
        "fsmIn_buffer_0_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 36 ],
            "CLK": [ 4 ],
            "DI": [ 49 ],
            "LSR": [ 5 ],
            "Q": [ 50 ]
          }
        },
        "fsmIn_buffer_0_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 36 ],
            "CLK": [ 4 ],
            "DI": [ 51 ],
            "LSR": [ 5 ],
            "Q": [ 52 ]
          }
        },
        "fsmIn_buffer_1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 53 ],
            "CLK": [ 4 ],
            "DI": [ 37 ],
            "LSR": [ 5 ],
            "Q": [ 54 ]
          }
        },
        "fsmIn_buffer_1_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 53 ],
            "CLK": [ 4 ],
            "DI": [ 39 ],
            "LSR": [ 5 ],
            "Q": [ 55 ]
          }
        },
        "fsmIn_buffer_1_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 53 ],
            "CLK": [ 4 ],
            "DI": [ 41 ],
            "LSR": [ 5 ],
            "Q": [ 56 ]
          }
        },
        "fsmIn_buffer_1_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 53 ],
            "CLK": [ 4 ],
            "DI": [ 43 ],
            "LSR": [ 5 ],
            "Q": [ 57 ]
          }
        },
        "fsmIn_buffer_1_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 53 ],
            "CLK": [ 4 ],
            "DI": [ 45 ],
            "LSR": [ 5 ],
            "Q": [ 58 ]
          }
        },
        "fsmIn_buffer_1_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 53 ],
            "CLK": [ 4 ],
            "DI": [ 47 ],
            "LSR": [ 5 ],
            "Q": [ 59 ]
          }
        },
        "fsmIn_buffer_1_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 53 ],
            "CLK": [ 4 ],
            "DI": [ 49 ],
            "LSR": [ 5 ],
            "Q": [ 60 ]
          }
        },
        "fsmIn_buffer_1_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 53 ],
            "CLK": [ 4 ],
            "DI": [ 51 ],
            "LSR": [ 5 ],
            "Q": [ 61 ]
          }
        },
        "fsmIn_buffer_2_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 4 ],
            "DI": [ 37 ],
            "LSR": [ 5 ],
            "Q": [ 63 ]
          }
        },
        "fsmIn_buffer_2_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 4 ],
            "DI": [ 39 ],
            "LSR": [ 5 ],
            "Q": [ 64 ]
          }
        },
        "fsmIn_buffer_2_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 4 ],
            "DI": [ 41 ],
            "LSR": [ 5 ],
            "Q": [ 65 ]
          }
        },
        "fsmIn_buffer_2_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 4 ],
            "DI": [ 43 ],
            "LSR": [ 5 ],
            "Q": [ 66 ]
          }
        },
        "fsmIn_buffer_2_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 4 ],
            "DI": [ 45 ],
            "LSR": [ 5 ],
            "Q": [ 67 ]
          }
        },
        "fsmIn_buffer_2_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 4 ],
            "DI": [ 47 ],
            "LSR": [ 5 ],
            "Q": [ 68 ]
          }
        },
        "fsmIn_buffer_2_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 4 ],
            "DI": [ 49 ],
            "LSR": [ 5 ],
            "Q": [ 69 ]
          }
        },
        "fsmIn_buffer_2_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 4 ],
            "DI": [ 51 ],
            "LSR": [ 5 ],
            "Q": [ 70 ]
          }
        },
        "fsmIn_buffer_3_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 71 ],
            "CLK": [ 4 ],
            "DI": [ 37 ],
            "LSR": [ 5 ],
            "Q": [ 72 ]
          }
        },
        "fsmIn_buffer_3_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 71 ],
            "CLK": [ 4 ],
            "DI": [ 39 ],
            "LSR": [ 5 ],
            "Q": [ 73 ]
          }
        },
        "fsmIn_buffer_3_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 71 ],
            "CLK": [ 4 ],
            "DI": [ 41 ],
            "LSR": [ 5 ],
            "Q": [ 74 ]
          }
        },
        "fsmIn_buffer_3_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 71 ],
            "CLK": [ 4 ],
            "DI": [ 43 ],
            "LSR": [ 5 ],
            "Q": [ 75 ]
          }
        },
        "fsmIn_buffer_3_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 71 ],
            "CLK": [ 4 ],
            "DI": [ 45 ],
            "LSR": [ 5 ],
            "Q": [ 76 ]
          }
        },
        "fsmIn_buffer_3_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 71 ],
            "CLK": [ 4 ],
            "DI": [ 47 ],
            "LSR": [ 5 ],
            "Q": [ 77 ]
          }
        },
        "fsmIn_buffer_3_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 71 ],
            "CLK": [ 4 ],
            "DI": [ 49 ],
            "LSR": [ 5 ],
            "Q": [ 78 ]
          }
        },
        "fsmIn_buffer_3_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 71 ],
            "CLK": [ 4 ],
            "DI": [ 51 ],
            "LSR": [ 5 ],
            "Q": [ 79 ]
          }
        },
        "fsmIn_buffer_4_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 4 ],
            "DI": [ 37 ],
            "LSR": [ 5 ],
            "Q": [ 81 ]
          }
        },
        "fsmIn_buffer_4_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 4 ],
            "DI": [ 39 ],
            "LSR": [ 5 ],
            "Q": [ 82 ]
          }
        },
        "fsmIn_buffer_4_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 4 ],
            "DI": [ 41 ],
            "LSR": [ 5 ],
            "Q": [ 83 ]
          }
        },
        "fsmIn_buffer_4_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 4 ],
            "DI": [ 43 ],
            "LSR": [ 5 ],
            "Q": [ 84 ]
          }
        },
        "fsmIn_buffer_4_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 4 ],
            "DI": [ 45 ],
            "LSR": [ 5 ],
            "Q": [ 85 ]
          }
        },
        "fsmIn_buffer_4_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 4 ],
            "DI": [ 47 ],
            "LSR": [ 5 ],
            "Q": [ 86 ]
          }
        },
        "fsmIn_buffer_4_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 4 ],
            "DI": [ 49 ],
            "LSR": [ 5 ],
            "Q": [ 87 ]
          }
        },
        "fsmIn_buffer_4_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 4 ],
            "DI": [ 51 ],
            "LSR": [ 5 ],
            "Q": [ 88 ]
          }
        },
        "fsmIn_buffer_5_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 89 ],
            "CLK": [ 4 ],
            "DI": [ 37 ],
            "LSR": [ 5 ],
            "Q": [ 90 ]
          }
        },
        "fsmIn_buffer_5_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 89 ],
            "CLK": [ 4 ],
            "DI": [ 39 ],
            "LSR": [ 5 ],
            "Q": [ 91 ]
          }
        },
        "fsmIn_buffer_5_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 89 ],
            "CLK": [ 4 ],
            "DI": [ 41 ],
            "LSR": [ 5 ],
            "Q": [ 92 ]
          }
        },
        "fsmIn_buffer_5_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 89 ],
            "CLK": [ 4 ],
            "DI": [ 43 ],
            "LSR": [ 5 ],
            "Q": [ 93 ]
          }
        },
        "fsmIn_buffer_5_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 89 ],
            "CLK": [ 4 ],
            "DI": [ 45 ],
            "LSR": [ 5 ],
            "Q": [ 94 ]
          }
        },
        "fsmIn_buffer_5_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 89 ],
            "CLK": [ 4 ],
            "DI": [ 47 ],
            "LSR": [ 5 ],
            "Q": [ 95 ]
          }
        },
        "fsmIn_buffer_5_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 89 ],
            "CLK": [ 4 ],
            "DI": [ 49 ],
            "LSR": [ 5 ],
            "Q": [ 96 ]
          }
        },
        "fsmIn_buffer_5_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 89 ],
            "CLK": [ 4 ],
            "DI": [ 51 ],
            "LSR": [ 5 ],
            "Q": [ 97 ]
          }
        },
        "fsmIn_buffer_6_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 98 ],
            "CLK": [ 4 ],
            "DI": [ 37 ],
            "LSR": [ 5 ],
            "Q": [ 99 ]
          }
        },
        "fsmIn_buffer_6_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 98 ],
            "CLK": [ 4 ],
            "DI": [ 39 ],
            "LSR": [ 5 ],
            "Q": [ 100 ]
          }
        },
        "fsmIn_buffer_6_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 98 ],
            "CLK": [ 4 ],
            "DI": [ 41 ],
            "LSR": [ 5 ],
            "Q": [ 101 ]
          }
        },
        "fsmIn_buffer_6_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 98 ],
            "CLK": [ 4 ],
            "DI": [ 43 ],
            "LSR": [ 5 ],
            "Q": [ 102 ]
          }
        },
        "fsmIn_buffer_6_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 98 ],
            "CLK": [ 4 ],
            "DI": [ 45 ],
            "LSR": [ 5 ],
            "Q": [ 103 ]
          }
        },
        "fsmIn_buffer_6_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 98 ],
            "CLK": [ 4 ],
            "DI": [ 47 ],
            "LSR": [ 5 ],
            "Q": [ 104 ]
          }
        },
        "fsmIn_buffer_6_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 98 ],
            "CLK": [ 4 ],
            "DI": [ 49 ],
            "LSR": [ 5 ],
            "Q": [ 105 ]
          }
        },
        "fsmIn_buffer_6_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 98 ],
            "CLK": [ 4 ],
            "DI": [ 51 ],
            "LSR": [ 5 ],
            "Q": [ 106 ]
          }
        },
        "fsmIn_buffer_7_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 107 ],
            "CLK": [ 4 ],
            "DI": [ 37 ],
            "LSR": [ 5 ],
            "Q": [ 108 ]
          }
        },
        "fsmIn_buffer_7_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 107 ],
            "CLK": [ 4 ],
            "DI": [ 39 ],
            "LSR": [ 5 ],
            "Q": [ 109 ]
          }
        },
        "fsmIn_buffer_7_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 107 ],
            "CLK": [ 4 ],
            "DI": [ 41 ],
            "LSR": [ 5 ],
            "Q": [ 110 ]
          }
        },
        "fsmIn_buffer_7_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 107 ],
            "CLK": [ 4 ],
            "DI": [ 43 ],
            "LSR": [ 5 ],
            "Q": [ 111 ]
          }
        },
        "fsmIn_buffer_7_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 107 ],
            "CLK": [ 4 ],
            "DI": [ 45 ],
            "LSR": [ 5 ],
            "Q": [ 112 ]
          }
        },
        "fsmIn_buffer_7_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 107 ],
            "CLK": [ 4 ],
            "DI": [ 47 ],
            "LSR": [ 5 ],
            "Q": [ 113 ]
          }
        },
        "fsmIn_buffer_7_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 107 ],
            "CLK": [ 4 ],
            "DI": [ 49 ],
            "LSR": [ 5 ],
            "Q": [ 114 ]
          }
        },
        "fsmIn_buffer_7_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 107 ],
            "CLK": [ 4 ],
            "DI": [ 51 ],
            "LSR": [ 5 ],
            "Q": [ 115 ]
          }
        },
        "fsmIn_inCounter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 116 ],
            "CLK": [ 4 ],
            "DI": [ 117 ],
            "LSR": [ 5 ],
            "Q": [ 118 ]
          }
        },
        "fsmIn_inCounter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 116 ],
            "CLK": [ 4 ],
            "DI": [ 119 ],
            "LSR": [ 5 ],
            "Q": [ 120 ]
          }
        },
        "fsmIn_inCounter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 116 ],
            "CLK": [ 4 ],
            "DI": [ 121 ],
            "LSR": [ 5 ],
            "Q": [ 122 ]
          }
        },
        "fsmIn_stateNext_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 123 ],
            "B": [ 124 ],
            "C": [ 125 ],
            "D": [ 126 ],
            "Z": [ 127 ]
          }
        },
        "fsmIn_stateNext_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 128 ],
            "C": [ 116 ],
            "D": [ 124 ],
            "Z": [ 129 ]
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 130 ],
            "D": [ 118 ],
            "Z": [ 128 ]
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_B_LUT4_Z_C_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 130 ],
            "C": [ 132 ],
            "D": [ 133 ],
            "Z": [ 71 ]
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_B_LUT4_Z_C_LUT4_B_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 118 ],
            "D": [ 134 ],
            "Z": [ 131 ]
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_B_LUT4_Z_C_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 132 ],
            "C": [ 130 ],
            "D": [ 118 ],
            "Z": [ 117 ]
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 132 ],
            "C": [ 120 ],
            "D": [ 122 ],
            "Z": [ 119 ]
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_B_LUT4_Z_C_LUT4_C_Z_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 132 ],
            "D": [ 122 ],
            "Z": [ 121 ]
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 120 ],
            "D": [ 122 ],
            "Z": [ 130 ]
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_C_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 124 ],
            "D": [ 116 ],
            "Z": [ 132 ]
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 126 ],
            "D": [ 125 ],
            "Z": [ 116 ]
          }
        },
        "fsmIn_stateNext_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 124 ],
            "C": [ 126 ],
            "D": [ 125 ],
            "Z": [ 135 ]
          }
        },
        "fsmIn_stateReg_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 124 ],
            "C": [ 125 ],
            "D": [ 126 ],
            "Z": [ 136 ]
          }
        },
        "fsmIn_stateReg_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 129 ],
            "LSR": [ 5 ],
            "Q": [ 126 ]
          }
        },
        "fsmIn_stateReg_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 135 ],
            "LSR": [ 5 ],
            "Q": [ 124 ]
          }
        },
        "fsmIn_stateReg_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 127 ],
            "LSR": [ 5 ],
            "Q": [ 125 ]
          }
        },
        "fsmOut_outCounter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 137 ],
            "CLK": [ 4 ],
            "DI": [ 138 ],
            "LSR": [ 5 ],
            "Q": [ 139 ]
          }
        },
        "fsmOut_outCounter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 137 ],
            "CLK": [ 4 ],
            "DI": [ 140 ],
            "LSR": [ 5 ],
            "Q": [ 141 ]
          }
        },
        "fsmOut_outCounter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 137 ],
            "CLK": [ 4 ],
            "DI": [ 142 ],
            "LSR": [ 5 ],
            "Q": [ 143 ]
          }
        },
        "fsmOut_outCounter_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 144 ],
            "B": [ 145 ],
            "C": [ 146 ],
            "D": [ 139 ],
            "Z": [ 138 ]
          }
        },
        "fsmOut_outCounter_TRELLIS_FF_Q_DI_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 144 ],
            "B": [ 143 ],
            "C": [ 146 ],
            "D": [ 141 ],
            "Z": [ 140 ]
          }
        },
        "fsmOut_outCounter_TRELLIS_FF_Q_DI_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 146 ],
            "C": [ 144 ],
            "D": [ 143 ],
            "Z": [ 142 ]
          }
        },
        "fsmOut_outCounter_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 136 ],
            "C": [ 147 ],
            "D": [ 137 ],
            "Z": [ 144 ]
          }
        },
        "fsmOut_outCounter_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 147 ],
            "D": [ 137 ],
            "Z": [ 146 ]
          }
        },
        "fsmOut_stateNext_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 136 ],
            "B": [ 148 ],
            "C": [ 137 ],
            "D": [ 147 ],
            "Z": [ 149 ]
          }
        },
        "fsmOut_stateNext_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 18 ],
            "C": [ 19 ],
            "D": [ 149 ],
            "Z": [ 150 ]
          }
        },
        "fsmOut_stateReg_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 149 ],
            "LSR": [ 5 ],
            "Q": [ 147 ]
          }
        },
        "fsmOut_stateReg_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 150 ],
            "LSR": [ 5 ],
            "Q": [ 137 ]
          }
        },
        "payload_0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 38 ],
            "LSR": [ 5 ],
            "Q": [ 151 ]
          }
        },
        "payload_0_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 40 ],
            "LSR": [ 5 ],
            "Q": [ 152 ]
          }
        },
        "payload_0_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 42 ],
            "LSR": [ 5 ],
            "Q": [ 153 ]
          }
        },
        "payload_0_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 44 ],
            "LSR": [ 5 ],
            "Q": [ 154 ]
          }
        },
        "payload_0_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 46 ],
            "LSR": [ 5 ],
            "Q": [ 155 ]
          }
        },
        "payload_0_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 48 ],
            "LSR": [ 5 ],
            "Q": [ 156 ]
          }
        },
        "payload_0_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 50 ],
            "LSR": [ 5 ],
            "Q": [ 157 ]
          }
        },
        "payload_0_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 52 ],
            "LSR": [ 5 ],
            "Q": [ 158 ]
          }
        },
        "payload_1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 54 ],
            "LSR": [ 5 ],
            "Q": [ 159 ]
          }
        },
        "payload_1_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 55 ],
            "LSR": [ 5 ],
            "Q": [ 160 ]
          }
        },
        "payload_1_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 56 ],
            "LSR": [ 5 ],
            "Q": [ 161 ]
          }
        },
        "payload_1_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 57 ],
            "LSR": [ 5 ],
            "Q": [ 162 ]
          }
        },
        "payload_1_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 58 ],
            "LSR": [ 5 ],
            "Q": [ 163 ]
          }
        },
        "payload_1_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 59 ],
            "LSR": [ 5 ],
            "Q": [ 164 ]
          }
        },
        "payload_1_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 60 ],
            "LSR": [ 5 ],
            "Q": [ 165 ]
          }
        },
        "payload_1_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 61 ],
            "LSR": [ 5 ],
            "Q": [ 166 ]
          }
        },
        "payload_2_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 63 ],
            "LSR": [ 5 ],
            "Q": [ 167 ]
          }
        },
        "payload_2_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 64 ],
            "LSR": [ 5 ],
            "Q": [ 168 ]
          }
        },
        "payload_2_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 65 ],
            "LSR": [ 5 ],
            "Q": [ 169 ]
          }
        },
        "payload_2_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 66 ],
            "LSR": [ 5 ],
            "Q": [ 170 ]
          }
        },
        "payload_2_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 67 ],
            "LSR": [ 5 ],
            "Q": [ 171 ]
          }
        },
        "payload_2_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 68 ],
            "LSR": [ 5 ],
            "Q": [ 172 ]
          }
        },
        "payload_2_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 69 ],
            "LSR": [ 5 ],
            "Q": [ 173 ]
          }
        },
        "payload_2_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 70 ],
            "LSR": [ 5 ],
            "Q": [ 174 ]
          }
        },
        "payload_3_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 72 ],
            "LSR": [ 5 ],
            "Q": [ 175 ]
          }
        },
        "payload_3_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 73 ],
            "LSR": [ 5 ],
            "Q": [ 176 ]
          }
        },
        "payload_3_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 74 ],
            "LSR": [ 5 ],
            "Q": [ 177 ]
          }
        },
        "payload_3_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 75 ],
            "LSR": [ 5 ],
            "Q": [ 178 ]
          }
        },
        "payload_3_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 76 ],
            "LSR": [ 5 ],
            "Q": [ 179 ]
          }
        },
        "payload_3_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 77 ],
            "LSR": [ 5 ],
            "Q": [ 180 ]
          }
        },
        "payload_3_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 78 ],
            "LSR": [ 5 ],
            "Q": [ 181 ]
          }
        },
        "payload_3_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 79 ],
            "LSR": [ 5 ],
            "Q": [ 182 ]
          }
        },
        "payload_4_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 81 ],
            "LSR": [ 5 ],
            "Q": [ 183 ]
          }
        },
        "payload_4_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 82 ],
            "LSR": [ 5 ],
            "Q": [ 184 ]
          }
        },
        "payload_4_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 83 ],
            "LSR": [ 5 ],
            "Q": [ 185 ]
          }
        },
        "payload_4_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 84 ],
            "LSR": [ 5 ],
            "Q": [ 186 ]
          }
        },
        "payload_4_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 85 ],
            "LSR": [ 5 ],
            "Q": [ 187 ]
          }
        },
        "payload_4_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 86 ],
            "LSR": [ 5 ],
            "Q": [ 188 ]
          }
        },
        "payload_4_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 87 ],
            "LSR": [ 5 ],
            "Q": [ 189 ]
          }
        },
        "payload_4_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 88 ],
            "LSR": [ 5 ],
            "Q": [ 190 ]
          }
        },
        "payload_5_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 90 ],
            "LSR": [ 5 ],
            "Q": [ 191 ]
          }
        },
        "payload_5_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 91 ],
            "LSR": [ 5 ],
            "Q": [ 192 ]
          }
        },
        "payload_5_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 92 ],
            "LSR": [ 5 ],
            "Q": [ 193 ]
          }
        },
        "payload_5_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 93 ],
            "LSR": [ 5 ],
            "Q": [ 194 ]
          }
        },
        "payload_5_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 94 ],
            "LSR": [ 5 ],
            "Q": [ 195 ]
          }
        },
        "payload_5_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 95 ],
            "LSR": [ 5 ],
            "Q": [ 196 ]
          }
        },
        "payload_5_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 96 ],
            "LSR": [ 5 ],
            "Q": [ 197 ]
          }
        },
        "payload_5_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 97 ],
            "LSR": [ 5 ],
            "Q": [ 198 ]
          }
        },
        "payload_6_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 99 ],
            "LSR": [ 5 ],
            "Q": [ 199 ]
          }
        },
        "payload_6_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 100 ],
            "LSR": [ 5 ],
            "Q": [ 200 ]
          }
        },
        "payload_6_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 101 ],
            "LSR": [ 5 ],
            "Q": [ 201 ]
          }
        },
        "payload_6_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 102 ],
            "LSR": [ 5 ],
            "Q": [ 202 ]
          }
        },
        "payload_6_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 103 ],
            "LSR": [ 5 ],
            "Q": [ 203 ]
          }
        },
        "payload_6_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 104 ],
            "LSR": [ 5 ],
            "Q": [ 204 ]
          }
        },
        "payload_6_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 105 ],
            "LSR": [ 5 ],
            "Q": [ 205 ]
          }
        },
        "payload_6_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 106 ],
            "LSR": [ 5 ],
            "Q": [ 206 ]
          }
        },
        "payload_7_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 108 ],
            "LSR": [ 5 ],
            "Q": [ 207 ]
          }
        },
        "payload_7_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 109 ],
            "LSR": [ 5 ],
            "Q": [ 208 ]
          }
        },
        "payload_7_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 110 ],
            "LSR": [ 5 ],
            "Q": [ 209 ]
          }
        },
        "payload_7_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 111 ],
            "LSR": [ 5 ],
            "Q": [ 210 ]
          }
        },
        "payload_7_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 112 ],
            "LSR": [ 5 ],
            "Q": [ 211 ]
          }
        },
        "payload_7_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 113 ],
            "LSR": [ 5 ],
            "Q": [ 212 ]
          }
        },
        "payload_7_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 114 ],
            "LSR": [ 5 ],
            "Q": [ 213 ]
          }
        },
        "payload_7_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:829|/usr/local/bin/../share/yosys/ecp5/cells_map.v:37"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 136 ],
            "CLK": [ 4 ],
            "DI": [ 115 ],
            "LSR": [ 5 ],
            "Q": [ 214 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 215 ],
            "LSR": [ 5 ],
            "Q": [ 216 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 217 ],
            "LSR": [ 5 ],
            "Q": [ 218 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 219 ],
            "LSR": [ 5 ],
            "Q": [ 220 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_10_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 221 ],
            "D": [ 222 ],
            "Z": [ 219 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_10_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 223 ],
            "B": [ 224 ],
            "C": [ 225 ],
            "D": [ 220 ],
            "Z": [ 222 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 226 ],
            "LSR": [ 5 ],
            "Q": [ 224 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_11_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 223 ],
            "B": [ 225 ],
            "C": [ 221 ],
            "D": [ 224 ],
            "Z": [ 226 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 227 ],
            "LSR": [ 5 ],
            "Q": [ 223 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_12_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 221 ],
            "C": [ 225 ],
            "D": [ 223 ],
            "Z": [ 227 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_12_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 228 ],
            "B": [ 229 ],
            "C": [ 230 ],
            "D": [ 231 ],
            "Z": [ 225 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 232 ],
            "LSR": [ 5 ],
            "Q": [ 230 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_13_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 221 ],
            "D": [ 233 ],
            "Z": [ 232 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_13_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 228 ],
            "B": [ 229 ],
            "C": [ 231 ],
            "D": [ 230 ],
            "Z": [ 233 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 234 ],
            "LSR": [ 5 ],
            "Q": [ 229 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_14_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 228 ],
            "B": [ 231 ],
            "C": [ 221 ],
            "D": [ 229 ],
            "Z": [ 234 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 235 ],
            "LSR": [ 5 ],
            "Q": [ 228 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_15_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 231 ],
            "D": [ 228 ],
            "Z": [ 235 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_15_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 236 ],
            "B": [ 237 ],
            "C": [ 238 ],
            "D": [ 239 ],
            "Z": [ 231 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 240 ],
            "LSR": [ 5 ],
            "Q": [ 239 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_16_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 236 ],
            "B": [ 237 ],
            "C": [ 238 ],
            "D": [ 239 ],
            "Z": [ 240 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 241 ],
            "LSR": [ 5 ],
            "Q": [ 238 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_17_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 236 ],
            "B": [ 237 ],
            "C": [ 221 ],
            "D": [ 238 ],
            "Z": [ 241 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 242 ],
            "LSR": [ 5 ],
            "Q": [ 237 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_18_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 236 ],
            "D": [ 237 ],
            "Z": [ 242 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 243 ],
            "LSR": [ 5 ],
            "Q": [ 236 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_19_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 221 ],
            "D": [ 236 ],
            "Z": [ 243 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 216 ],
            "C": [ 218 ],
            "D": [ 244 ],
            "Z": [ 217 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 245 ],
            "C": [ 246 ],
            "D": [ 247 ],
            "Z": [ 244 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 248 ],
            "LSR": [ 5 ],
            "Q": [ 246 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 245 ],
            "B": [ 247 ],
            "C": [ 221 ],
            "D": [ 246 ],
            "Z": [ 248 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 249 ],
            "LSR": [ 5 ],
            "Q": [ 245 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 221 ],
            "C": [ 247 ],
            "D": [ 245 ],
            "Z": [ 249 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 250 ],
            "LSR": [ 5 ],
            "Q": [ 251 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_4_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 221 ],
            "D": [ 252 ],
            "Z": [ 250 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_4_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 253 ],
            "B": [ 254 ],
            "C": [ 255 ],
            "D": [ 251 ],
            "Z": [ 252 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 256 ],
            "LSR": [ 5 ],
            "Q": [ 254 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_5_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 253 ],
            "B": [ 255 ],
            "C": [ 221 ],
            "D": [ 254 ],
            "Z": [ 256 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 257 ],
            "LSR": [ 5 ],
            "Q": [ 253 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_6_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 221 ],
            "C": [ 255 ],
            "D": [ 253 ],
            "Z": [ 257 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_6_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 258 ],
            "B": [ 259 ],
            "C": [ 260 ],
            "D": [ 261 ],
            "Z": [ 255 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 262 ],
            "LSR": [ 5 ],
            "Q": [ 260 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_7_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 221 ],
            "D": [ 263 ],
            "Z": [ 262 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_7_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 258 ],
            "B": [ 259 ],
            "C": [ 261 ],
            "D": [ 260 ],
            "Z": [ 263 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 264 ],
            "LSR": [ 5 ],
            "Q": [ 259 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_8_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 258 ],
            "B": [ 261 ],
            "C": [ 221 ],
            "D": [ 259 ],
            "Z": [ 264 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 265 ],
            "LSR": [ 5 ],
            "Q": [ 258 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_9_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 221 ],
            "C": [ 261 ],
            "D": [ 258 ],
            "Z": [ 265 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_9_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 223 ],
            "B": [ 224 ],
            "C": [ 220 ],
            "D": [ 225 ],
            "Z": [ 261 ]
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 266 ],
            "D": [ 216 ],
            "Z": [ 215 ]
          }
        },
        "uartCtrl_1_.rx.bitCounter_value_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 267 ],
            "LSR": [ "0" ],
            "Q": [ 268 ]
          }
        },
        "uartCtrl_1_.rx.bitCounter_value_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 269 ],
            "LSR": [ "0" ],
            "Q": [ 270 ]
          }
        },
        "uartCtrl_1_.rx.bitCounter_value_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 271 ],
            "B": [ 272 ],
            "C": [ 273 ],
            "D": [ 270 ],
            "Z": [ 269 ]
          }
        },
        "uartCtrl_1_.rx.bitCounter_value_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 274 ],
            "LSR": [ "0" ],
            "Q": [ 273 ]
          }
        },
        "uartCtrl_1_.rx.bitCounter_value_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 271 ],
            "C": [ 273 ],
            "D": [ 272 ],
            "Z": [ 274 ]
          }
        },
        "uartCtrl_1_.rx.bitCounter_value_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 271 ],
            "B": [ 272 ],
            "C": [ 275 ],
            "D": [ 268 ],
            "Z": [ 267 ]
          }
        },
        "uartCtrl_1_.rx.bitCounter_value_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 276 ],
            "D": [ 277 ],
            "Z": [ 271 ]
          }
        },
        "uartCtrl_1_.rx.bitCounter_value_TRELLIS_FF_Q_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 270 ],
            "D": [ 273 ],
            "Z": [ 275 ]
          }
        },
        "uartCtrl_1_.rx.bitTimer_counter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 278 ],
            "LSR": [ "0" ],
            "Q": [ 279 ]
          }
        },
        "uartCtrl_1_.rx.bitTimer_counter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 280 ],
            "LSR": [ "0" ],
            "Q": [ 281 ]
          }
        },
        "uartCtrl_1_.rx.bitTimer_counter_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101111110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 282 ],
            "B": [ 283 ],
            "C": [ 284 ],
            "D": [ 281 ],
            "Z": [ 280 ]
          }
        },
        "uartCtrl_1_.rx.bitTimer_counter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 285 ],
            "LSR": [ "0" ],
            "Q": [ 282 ]
          }
        },
        "uartCtrl_1_.rx.bitTimer_counter_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 284 ],
            "C": [ 282 ],
            "D": [ 283 ],
            "Z": [ 285 ]
          }
        },
        "uartCtrl_1_.rx.bitTimer_counter_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 284 ],
            "D": [ 286 ],
            "Z": [ 278 ]
          }
        },
        "uartCtrl_1_.rx.bitTimer_counter_TRELLIS_FF_Q_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 282 ],
            "B": [ 281 ],
            "C": [ 283 ],
            "D": [ 279 ],
            "Z": [ 286 ]
          }
        },
        "uartCtrl_1_.rx.bufferCC_1_.buffers_0_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:323|UartFsmInOut.v:51|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 3 ],
            "LSR": [ 5 ],
            "Q": [ 287 ]
          }
        },
        "uartCtrl_1_.rx.bufferCC_1_.buffers_1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:323|UartFsmInOut.v:51|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 287 ],
            "LSR": [ 5 ],
            "Q": [ 288 ]
          }
        },
        "uartCtrl_1_.rx.io_samplingTick_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 216 ],
            "D": [ 266 ],
            "Z": [ 221 ]
          }
        },
        "uartCtrl_1_.rx.io_samplingTick_LUT4_Z_D_LUT4_B": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 216 ],
            "B": [ 266 ],
            "C": [ 289 ],
            "D": [ 290 ],
            "Z": [ 291 ]
          }
        },
        "uartCtrl_1_.rx.io_samplingTick_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 245 ],
            "B": [ 246 ],
            "C": [ 218 ],
            "D": [ 247 ],
            "Z": [ 266 ]
          }
        },
        "uartCtrl_1_.rx.io_samplingTick_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 253 ],
            "B": [ 254 ],
            "C": [ 251 ],
            "D": [ 255 ],
            "Z": [ 247 ]
          }
        },
        "uartCtrl_1_.rx.sampler_samples_1_LUT4_A": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 292 ],
            "B": [ 288 ],
            "C": [ 293 ],
            "D": [ 294 ],
            "Z": [ 295 ]
          }
        },
        "uartCtrl_1_.rx.sampler_samples_1_LUT4_A_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 292 ],
            "B": [ 288 ],
            "C": [ 293 ],
            "D": [ 294 ],
            "Z": [ 296 ]
          }
        },
        "uartCtrl_1_.rx.sampler_samples_1_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:372|/usr/local/bin/../share/yosys/ecp5/cells_map.v:38"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 221 ],
            "CLK": [ 4 ],
            "DI": [ 288 ],
            "LSR": [ 5 ],
            "Q": [ 292 ]
          }
        },
        "uartCtrl_1_.rx.sampler_samples_2_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:372|/usr/local/bin/../share/yosys/ecp5/cells_map.v:38"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 221 ],
            "CLK": [ 4 ],
            "DI": [ 292 ],
            "LSR": [ 5 ],
            "Q": [ 293 ]
          }
        },
        "uartCtrl_1_.rx.sampler_samples_3_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:372|/usr/local/bin/../share/yosys/ecp5/cells_map.v:38"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 221 ],
            "CLK": [ 4 ],
            "DI": [ 293 ],
            "LSR": [ 5 ],
            "Q": [ 294 ]
          }
        },
        "uartCtrl_1_.rx.sampler_samples_4_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 296 ],
            "C": [ 295 ],
            "D": [ 297 ],
            "Z": [ 298 ]
          }
        },
        "uartCtrl_1_.rx.sampler_samples_4_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:372|/usr/local/bin/../share/yosys/ecp5/cells_map.v:38"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 221 ],
            "CLK": [ 4 ],
            "DI": [ 294 ],
            "LSR": [ 5 ],
            "Q": [ 297 ]
          }
        },
        "uartCtrl_1_.rx.sampler_tick_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 299 ],
            "C": [ 283 ],
            "D": [ 300 ],
            "Z": [ 284 ]
          }
        },
        "uartCtrl_1_.rx.sampler_tick_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 282 ],
            "B": [ 281 ],
            "C": [ 279 ],
            "D": [ 283 ],
            "Z": [ 272 ]
          }
        },
        "uartCtrl_1_.rx.sampler_tick_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:372|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 221 ],
            "LSR": [ 5 ],
            "Q": [ 283 ]
          }
        },
        "uartCtrl_1_.rx.sampler_value_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:372|/usr/local/bin/../share/yosys/ecp5/cells_map.v:18"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 298 ],
            "LSR": [ 5 ],
            "Q": [ 299 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 132 ],
            "D": [ 301 ],
            "Z": [ 37 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 132 ],
            "D": [ 302 ],
            "Z": [ 39 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 132 ],
            "D": [ 303 ],
            "Z": [ 41 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_LUT4_D_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 132 ],
            "D": [ 304 ],
            "Z": [ 43 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_LUT4_D_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 132 ],
            "D": [ 305 ],
            "Z": [ 45 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_LUT4_D_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 132 ],
            "D": [ 306 ],
            "Z": [ 47 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_LUT4_D_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 132 ],
            "D": [ 307 ],
            "Z": [ 49 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_LUT4_D_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 132 ],
            "D": [ 308 ],
            "Z": [ 51 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 309 ],
            "CLK": [ 4 ],
            "DI": [ 299 ],
            "LSR": [ "0" ],
            "Q": [ 301 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 310 ],
            "CLK": [ 4 ],
            "DI": [ 299 ],
            "LSR": [ "0" ],
            "Q": [ 302 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_1_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 273 ],
            "C": [ 270 ],
            "D": [ 311 ],
            "Z": [ 310 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 312 ],
            "CLK": [ 4 ],
            "DI": [ 299 ],
            "LSR": [ "0" ],
            "Q": [ 303 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_2_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 270 ],
            "C": [ 311 ],
            "D": [ 273 ],
            "Z": [ 312 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 313 ],
            "CLK": [ 4 ],
            "DI": [ 299 ],
            "LSR": [ "0" ],
            "Q": [ 304 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_3_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 270 ],
            "C": [ 273 ],
            "D": [ 311 ],
            "Z": [ 313 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 314 ],
            "CLK": [ 4 ],
            "DI": [ 299 ],
            "LSR": [ "0" ],
            "Q": [ 305 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_4_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 315 ],
            "D": [ 275 ],
            "Z": [ 314 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 316 ],
            "CLK": [ 4 ],
            "DI": [ 299 ],
            "LSR": [ "0" ],
            "Q": [ 306 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_5_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 273 ],
            "C": [ 270 ],
            "D": [ 315 ],
            "Z": [ 316 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 317 ],
            "CLK": [ 4 ],
            "DI": [ 299 ],
            "LSR": [ "0" ],
            "Q": [ 307 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_6_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 270 ],
            "C": [ 315 ],
            "D": [ 273 ],
            "Z": [ 317 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_6_CE_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 268 ],
            "C": [ 272 ],
            "D": [ 276 ],
            "Z": [ 315 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "CE",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449|/usr/local/bin/../share/yosys/ecp5/cells_map.v:8"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 318 ],
            "CLK": [ 4 ],
            "DI": [ 299 ],
            "LSR": [ "0" ],
            "Q": [ 308 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_7_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 272 ],
            "C": [ 319 ],
            "D": [ 276 ],
            "Z": [ 318 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_7_CE_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 268 ],
            "C": [ 270 ],
            "D": [ 273 ],
            "Z": [ 319 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_CE_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 311 ],
            "D": [ 275 ],
            "Z": [ 309 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_CE_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 272 ],
            "C": [ 268 ],
            "D": [ 276 ],
            "Z": [ 311 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 320 ],
            "LSR": [ 5 ],
            "Q": [ 277 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 321 ],
            "LSR": [ 5 ],
            "Q": [ 276 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 299 ],
            "B": [ 272 ],
            "C": [ 277 ],
            "D": [ 322 ],
            "Z": [ 321 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_1_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 272 ],
            "B": [ 275 ],
            "C": [ 268 ],
            "D": [ 276 ],
            "Z": [ 322 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 323 ],
            "LSR": [ 5 ],
            "Q": [ 324 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 325 ],
            "B": [ 272 ],
            "C": [ 324 ],
            "D": [ 309 ],
            "Z": [ 323 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_2_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 319 ],
            "D": [ 299 ],
            "Z": [ 325 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:18"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 326 ],
            "LSR": [ 5 ],
            "Q": [ 300 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_3_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 327 ],
            "C": [ 272 ],
            "D": [ 328 ],
            "Z": [ 326 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_3_DI_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 319 ],
            "B": [ 277 ],
            "C": [ 299 ],
            "D": [ 324 ],
            "Z": [ 327 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_3_DI_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 299 ],
            "C": [ 283 ],
            "D": [ 300 ],
            "Z": [ 328 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 272 ],
            "C": [ 277 ],
            "D": [ 284 ],
            "Z": [ 320 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 123 ],
            "D": [ 134 ],
            "Z": [ 133 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_D_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 134 ],
            "D": [ 118 ],
            "Z": [ 329 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 126 ],
            "C": [ 125 ],
            "D": [ 124 ],
            "Z": [ 134 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 329 ],
            "B": [ 330 ],
            "C": [ 132 ],
            "D": [ 133 ],
            "Z": [ 98 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z_LUT4_D_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 329 ],
            "B": [ 331 ],
            "C": [ 132 ],
            "D": [ 133 ],
            "Z": [ 89 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z_LUT4_D_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 329 ],
            "B": [ 332 ],
            "C": [ 132 ],
            "D": [ 133 ],
            "Z": [ 80 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z_LUT4_D_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 330 ],
            "C": [ 132 ],
            "D": [ 133 ],
            "Z": [ 62 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z_LUT4_D_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 331 ],
            "C": [ 132 ],
            "D": [ 133 ],
            "Z": [ 53 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z_LUT4_D_4_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 120 ],
            "D": [ 122 ],
            "Z": [ 331 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z_LUT4_D_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 131 ],
            "B": [ 332 ],
            "C": [ 132 ],
            "D": [ 133 ],
            "Z": [ 36 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z_LUT4_D_5_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 120 ],
            "D": [ 122 ],
            "Z": [ 332 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z_LUT4_D_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 122 ],
            "D": [ 120 ],
            "Z": [ 330 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 128 ],
            "B": [ 132 ],
            "C": [ 134 ],
            "D": [ 123 ],
            "Z": [ 107 ]
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:372|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 309 ],
            "LSR": [ 5 ],
            "Q": [ 123 ]
          }
        },
        "uartCtrl_1_.tx.clockDivider_counter_valueNext_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 221 ],
            "D": [ 289 ],
            "Z": [ 333 ]
          }
        },
        "uartCtrl_1_.tx.clockDivider_counter_valueNext_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 291 ],
            "D": [ 334 ],
            "Z": [ 335 ]
          }
        },
        "uartCtrl_1_.tx.clockDivider_counter_valueNext_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 221 ],
            "C": [ 289 ],
            "D": [ 290 ],
            "Z": [ 336 ]
          }
        },
        "uartCtrl_1_.tx.clockDivider_counter_value_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:187|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 335 ],
            "LSR": [ 5 ],
            "Q": [ 334 ]
          }
        },
        "uartCtrl_1_.tx.clockDivider_counter_value_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:187|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 336 ],
            "LSR": [ 5 ],
            "Q": [ 290 ]
          }
        },
        "uartCtrl_1_.tx.clockDivider_counter_value_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:187|/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 333 ],
            "LSR": [ 5 ],
            "Q": [ 289 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_state_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 10 ],
            "LSR": [ 5 ],
            "Q": [ 8 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_state_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 337 ],
            "LSR": [ 5 ],
            "Q": [ 338 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_state_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 339 ],
            "B": [ 338 ],
            "C": [ 9 ],
            "D": [ 8 ],
            "Z": [ 337 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_state_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:17"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 340 ],
            "LSR": [ 5 ],
            "Q": [ 13 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_state_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 338 ],
            "B": [ 339 ],
            "C": [ 341 ],
            "D": [ 13 ],
            "Z": [ 340 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_state_TRELLIS_FF_Q_2_DI_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 9 ],
            "D": [ 14 ],
            "Z": [ 341 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_state_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:18"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 12 ],
            "LSR": [ 5 ],
            "Q": [ 11 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 342 ],
            "C": [ 8 ],
            "D": [ 338 ],
            "Z": [ 343 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 344 ],
            "B": [ 345 ],
            "C": [ 346 ],
            "D": [ 17 ],
            "Z": [ 342 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd_LUT4_Z_B_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 23 ],
            "B": [ 25 ],
            "C": [ 15 ],
            "D": [ 16 ],
            "Z": [ 344 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd_LUT4_Z_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 27 ],
            "B": [ 21 ],
            "C": [ 15 ],
            "D": [ 16 ],
            "Z": [ 345 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd_LUT4_Z_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 35 ],
            "B": [ 31 ],
            "C": [ 15 ],
            "D": [ 347 ],
            "Z": [ 346 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 33 ],
            "B": [ 29 ],
            "C": [ 15 ],
            "D": [ 16 ],
            "Z": [ 347 ]
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd_regNext_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "SET",
            "SRMODE": "ASYNC"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:187|/usr/local/bin/../share/yosys/ecp5/cells_map.v:18"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 343 ],
            "LSR": [ 5 ],
            "Q": [ 2 ]
          }
        },
        "uartCtrl_1_.tx.tickCounter_value_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:233|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 348 ],
            "LSR": [ "0" ],
            "Q": [ 17 ]
          }
        },
        "uartCtrl_1_.tx.tickCounter_value_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:233|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 349 ],
            "LSR": [ "0" ],
            "Q": [ 16 ]
          }
        },
        "uartCtrl_1_.tx.tickCounter_value_TRELLIS_FF_Q_1_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 350 ],
            "B": [ 9 ],
            "C": [ 15 ],
            "D": [ 16 ],
            "Z": [ 349 ]
          }
        },
        "uartCtrl_1_.tx.tickCounter_value_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:233|/usr/local/bin/../share/yosys/ecp5/cells_map.v:2"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 4 ],
            "DI": [ 351 ],
            "LSR": [ "0" ],
            "Q": [ 15 ]
          }
        },
        "uartCtrl_1_.tx.tickCounter_value_TRELLIS_FF_Q_2_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 350 ],
            "C": [ 15 ],
            "D": [ 9 ],
            "Z": [ 351 ]
          }
        },
        "uartCtrl_1_.tx.tickCounter_value_TRELLIS_FF_Q_DI_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 350 ],
            "B": [ 9 ],
            "C": [ 352 ],
            "D": [ 17 ],
            "Z": [ 348 ]
          }
        },
        "uartCtrl_1_.tx.tickCounter_value_TRELLIS_FF_Q_DI_LUT4_Z_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 338 ],
            "D": [ 8 ],
            "Z": [ 350 ]
          }
        },
        "write_payload_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 353 ],
            "C": [ 354 ],
            "D": [ 19 ],
            "Z": [ 30 ]
          }
        },
        "write_payload_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 355 ],
            "B": [ 167 ],
            "C": [ 356 ],
            "D": [ 19 ],
            "Z": [ 20 ]
          }
        },
        "write_payload_LUT4_Z_1_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 139 ],
            "C": [ 143 ],
            "D": [ 141 ],
            "Z": [ 355 ]
          }
        },
        "write_payload_LUT4_Z_1_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 191 ],
            "B": [ 357 ],
            "C": [ 358 ],
            "D": [ 359 ],
            "Z": [ 356 ]
          }
        },
        "write_payload_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 360 ],
            "B": [ 151 ],
            "C": [ 361 ],
            "D": [ 175 ],
            "Z": [ 358 ]
          }
        },
        "write_payload_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 207 ],
            "B": [ 148 ],
            "C": [ 362 ],
            "D": [ 363 ],
            "Z": [ 359 ]
          }
        },
        "write_payload_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 364 ],
            "D": [ 159 ],
            "Z": [ 362 ]
          }
        },
        "write_payload_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 365 ],
            "B": [ 183 ],
            "C": [ 366 ],
            "D": [ 199 ],
            "Z": [ 363 ]
          }
        },
        "write_payload_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 367 ],
            "B": [ 368 ],
            "C": [ 369 ],
            "D": [ 19 ],
            "Z": [ 22 ]
          }
        },
        "write_payload_LUT4_Z_2_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 366 ],
            "C": [ 370 ],
            "D": [ 371 ],
            "Z": [ 367 ]
          }
        },
        "write_payload_LUT4_Z_2_A_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 364 ],
            "D": [ 160 ],
            "Z": [ 370 ]
          }
        },
        "write_payload_LUT4_Z_2_A_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 168 ],
            "B": [ 355 ],
            "C": [ 360 ],
            "D": [ 152 ],
            "Z": [ 371 ]
          }
        },
        "write_payload_LUT4_Z_2_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 176 ],
            "B": [ 208 ],
            "C": [ 139 ],
            "D": [ 145 ],
            "Z": [ 368 ]
          }
        },
        "write_payload_LUT4_Z_2_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 143 ],
            "D": [ 141 ],
            "Z": [ 145 ]
          }
        },
        "write_payload_LUT4_Z_2_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 192 ],
            "B": [ 357 ],
            "C": [ 365 ],
            "D": [ 184 ],
            "Z": [ 369 ]
          }
        },
        "write_payload_LUT4_Z_2_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 141 ],
            "C": [ 143 ],
            "D": [ 139 ],
            "Z": [ 357 ]
          }
        },
        "write_payload_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 143 ],
            "C": [ 141 ],
            "D": [ 139 ],
            "Z": [ 365 ]
          }
        },
        "write_payload_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 148 ],
            "B": [ 209 ],
            "C": [ 372 ],
            "D": [ 19 ],
            "Z": [ 24 ]
          }
        },
        "write_payload_LUT4_Z_3_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 201 ],
            "B": [ 366 ],
            "C": [ 373 ],
            "D": [ 374 ],
            "Z": [ 372 ]
          }
        },
        "write_payload_LUT4_Z_3_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 177 ],
            "B": [ 361 ],
            "C": [ 375 ],
            "D": [ 376 ],
            "Z": [ 373 ]
          }
        },
        "write_payload_LUT4_Z_3_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 364 ],
            "D": [ 161 ],
            "Z": [ 375 ]
          }
        },
        "write_payload_LUT4_Z_3_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 193 ],
            "B": [ 357 ],
            "C": [ 355 ],
            "D": [ 169 ],
            "Z": [ 376 ]
          }
        },
        "write_payload_LUT4_Z_3_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 360 ],
            "B": [ 153 ],
            "C": [ 365 ],
            "D": [ 185 ],
            "Z": [ 374 ]
          }
        },
        "write_payload_LUT4_Z_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 366 ],
            "B": [ 202 ],
            "C": [ 377 ],
            "D": [ 19 ],
            "Z": [ 26 ]
          }
        },
        "write_payload_LUT4_Z_4_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 143 ],
            "C": [ 139 ],
            "D": [ 141 ],
            "Z": [ 366 ]
          }
        },
        "write_payload_LUT4_Z_4_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 210 ],
            "B": [ 148 ],
            "C": [ 378 ],
            "D": [ 379 ],
            "Z": [ 377 ]
          }
        },
        "write_payload_LUT4_Z_4_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 170 ],
            "B": [ 355 ],
            "C": [ 364 ],
            "D": [ 162 ],
            "Z": [ 378 ]
          }
        },
        "write_payload_LUT4_Z_4_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 178 ],
            "B": [ 361 ],
            "C": [ 380 ],
            "D": [ 381 ],
            "Z": [ 379 ]
          }
        },
        "write_payload_LUT4_Z_4_C_LUT4_Z_D_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 357 ],
            "D": [ 194 ],
            "Z": [ 380 ]
          }
        },
        "write_payload_LUT4_Z_4_C_LUT4_Z_D_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 360 ],
            "B": [ 154 ],
            "C": [ 365 ],
            "D": [ 186 ],
            "Z": [ 381 ]
          }
        },
        "write_payload_LUT4_Z_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 382 ],
            "C": [ 383 ],
            "D": [ 19 ],
            "Z": [ 28 ]
          }
        },
        "write_payload_LUT4_Z_5_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 360 ],
            "B": [ 155 ],
            "C": [ 361 ],
            "D": [ 179 ],
            "Z": [ 382 ]
          }
        },
        "write_payload_LUT4_Z_5_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 139 ],
            "D": [ 145 ],
            "Z": [ 361 ]
          }
        },
        "write_payload_LUT4_Z_5_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 163 ],
            "B": [ 364 ],
            "C": [ 384 ],
            "D": [ 385 ],
            "Z": [ 383 ]
          }
        },
        "write_payload_LUT4_Z_5_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 139 ],
            "C": [ 141 ],
            "D": [ 143 ],
            "Z": [ 364 ]
          }
        },
        "write_payload_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 203 ],
            "C": [ 366 ],
            "D": [ 386 ],
            "Z": [ 384 ]
          }
        },
        "write_payload_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 355 ],
            "B": [ 171 ],
            "C": [ 365 ],
            "D": [ 187 ],
            "Z": [ 386 ]
          }
        },
        "write_payload_LUT4_Z_5_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 357 ],
            "B": [ 195 ],
            "C": [ 148 ],
            "D": [ 211 ],
            "Z": [ 385 ]
          }
        },
        "write_payload_LUT4_Z_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 148 ],
            "B": [ 213 ],
            "C": [ 387 ],
            "D": [ 19 ],
            "Z": [ 32 ]
          }
        },
        "write_payload_LUT4_Z_6_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 157 ],
            "B": [ 360 ],
            "C": [ 388 ],
            "D": [ 389 ],
            "Z": [ 387 ]
          }
        },
        "write_payload_LUT4_Z_6_C_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 139 ],
            "C": [ 143 ],
            "D": [ 141 ],
            "Z": [ 360 ]
          }
        },
        "write_payload_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 173 ],
            "B": [ 355 ],
            "C": [ 390 ],
            "D": [ 391 ],
            "Z": [ 388 ]
          }
        },
        "write_payload_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 357 ],
            "D": [ 197 ],
            "Z": [ 390 ]
          }
        },
        "write_payload_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 205 ],
            "B": [ 366 ],
            "C": [ 361 ],
            "D": [ 181 ],
            "Z": [ 391 ]
          }
        },
        "write_payload_LUT4_Z_6_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 364 ],
            "B": [ 165 ],
            "C": [ 365 ],
            "D": [ 189 ],
            "Z": [ 389 ]
          }
        },
        "write_payload_LUT4_Z_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 148 ],
            "B": [ 214 ],
            "C": [ 392 ],
            "D": [ 19 ],
            "Z": [ 34 ]
          }
        },
        "write_payload_LUT4_Z_7_A_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 145 ],
            "D": [ 139 ],
            "Z": [ 148 ]
          }
        },
        "write_payload_LUT4_Z_7_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 206 ],
            "B": [ 366 ],
            "C": [ 393 ],
            "D": [ 394 ],
            "Z": [ 392 ]
          }
        },
        "write_payload_LUT4_Z_7_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 182 ],
            "B": [ 361 ],
            "C": [ 395 ],
            "D": [ 396 ],
            "Z": [ 393 ]
          }
        },
        "write_payload_LUT4_Z_7_C_LUT4_Z_C_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 364 ],
            "D": [ 166 ],
            "Z": [ 395 ]
          }
        },
        "write_payload_LUT4_Z_7_C_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 198 ],
            "B": [ 357 ],
            "C": [ 360 ],
            "D": [ 158 ],
            "Z": [ 396 ]
          }
        },
        "write_payload_LUT4_Z_7_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 355 ],
            "B": [ 174 ],
            "C": [ 365 ],
            "D": [ 190 ],
            "Z": [ 394 ]
          }
        },
        "write_payload_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 204 ],
            "B": [ 366 ],
            "C": [ 397 ],
            "D": [ 398 ],
            "Z": [ 353 ]
          }
        },
        "write_payload_LUT4_Z_B_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 212 ],
            "B": [ 180 ],
            "C": [ 141 ],
            "D": [ 139 ],
            "Z": [ 397 ]
          }
        },
        "write_payload_LUT4_Z_B_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 156 ],
            "B": [ 164 ],
            "C": [ 141 ],
            "D": [ 143 ],
            "Z": [ 398 ]
          }
        },
        "write_payload_LUT4_Z_C_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 172 ],
            "B": [ 139 ],
            "C": [ 141 ],
            "D": [ 399 ],
            "Z": [ 354 ]
          }
        },
        "write_payload_LUT4_Z_C_LUT4_Z_D_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 196 ],
            "B": [ 188 ],
            "C": [ 139 ],
            "D": [ 143 ],
            "Z": [ 399 ]
          }
        },
        "write_ready_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 339 ],
            "C": [ 338 ],
            "D": [ 7 ],
            "Z": [ 18 ]
          }
        },
        "write_ready_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:93"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ 291 ],
            "B": [ 352 ],
            "C": [ 17 ],
            "D": [ 334 ],
            "Z": [ 339 ]
          }
        },
        "write_ready_LUT4_Z_B_LUT4_Z_A_LUT4_C": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 291 ],
            "D": [ 334 ],
            "Z": [ 9 ]
          }
        },
        "write_ready_LUT4_Z_B_LUT4_Z_B_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 15 ],
            "D": [ 16 ],
            "Z": [ 352 ]
          }
        },
        "write_valid_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ 137 ],
            "D": [ 147 ],
            "Z": [ 19 ]
          }
        }
      },
      "netnames": {
        "_zz_1_": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "UartFsmInOut.v:604"
          }
        },
        "_zz_1__LUT4_B_A": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
          }
        },
        "_zz_1__LUT4_B_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "_zz_2_": {
          "hide_name": 0,
          "bits": [ 35, 33, 31, 29, 27, 25, 23, 21 ],
          "attributes": {
            "src": "UartFsmInOut.v:605"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "UartFsmInOut.v:578"
          }
        },
        "fsmIn_buffer_0": {
          "hide_name": 0,
          "bits": [ 52, 50, 48, 46, 44, 42, 40, 38 ],
          "attributes": {
            "src": "UartFsmInOut.v:608"
          }
        },
        "fsmIn_buffer_0_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
          }
        },
        "fsmIn_buffer_1": {
          "hide_name": 0,
          "bits": [ 61, 60, 59, 58, 57, 56, 55, 54 ],
          "attributes": {
            "src": "UartFsmInOut.v:609"
          }
        },
        "fsmIn_buffer_1_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
          }
        },
        "fsmIn_buffer_2": {
          "hide_name": 0,
          "bits": [ 70, 69, 68, 67, 66, 65, 64, 63 ],
          "attributes": {
            "src": "UartFsmInOut.v:610"
          }
        },
        "fsmIn_buffer_2_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
          }
        },
        "fsmIn_buffer_3": {
          "hide_name": 0,
          "bits": [ 79, 78, 77, 76, 75, 74, 73, 72 ],
          "attributes": {
            "src": "UartFsmInOut.v:611"
          }
        },
        "fsmIn_buffer_4": {
          "hide_name": 0,
          "bits": [ 88, 87, 86, 85, 84, 83, 82, 81 ],
          "attributes": {
            "src": "UartFsmInOut.v:612"
          }
        },
        "fsmIn_buffer_4_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "fsmIn_buffer_5": {
          "hide_name": 0,
          "bits": [ 97, 96, 95, 94, 93, 92, 91, 90 ],
          "attributes": {
            "src": "UartFsmInOut.v:613"
          }
        },
        "fsmIn_buffer_5_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "fsmIn_buffer_6": {
          "hide_name": 0,
          "bits": [ 106, 105, 104, 103, 102, 101, 100, 99 ],
          "attributes": {
            "src": "UartFsmInOut.v:614"
          }
        },
        "fsmIn_buffer_6_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
          }
        },
        "fsmIn_buffer_7": {
          "hide_name": 0,
          "bits": [ 115, 114, 113, 112, 111, 110, 109, 108 ],
          "attributes": {
            "src": "UartFsmInOut.v:615"
          }
        },
        "fsmIn_inCounter": {
          "hide_name": 0,
          "bits": [ 122, 120, 118 ],
          "attributes": {
            "src": "UartFsmInOut.v:607"
          }
        },
        "fsmIn_stateNext": {
          "hide_name": 0,
          "bits": [ 127, 135, 129 ],
          "attributes": {
            "src": "UartFsmInOut.v:619"
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_B": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "UartFsmInOut.v:774"
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "UartFsmInOut.v:801|<techmap.v>:102"
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_B_LUT4_Z_C_LUT4_B_A": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_B_LUT4_Z_C_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_B_LUT4_Z_C_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 121, 119, 117 ],
          "attributes": {
            "src": "UartFsmInOut.v:829"
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "fsmIn_stateNext_LUT4_Z_1_C_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "fsmIn_stateReg": {
          "hide_name": 0,
          "bits": [ 125, 124, 126 ],
          "attributes": {
            "src": "UartFsmInOut.v:618"
          }
        },
        "fsmIn_stateReg_LUT4_B_Z": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "fsmIn_wantExit": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:606"
          }
        },
        "fsmOut_outCounter": {
          "hide_name": 0,
          "bits": [ 143, 141, 139 ],
          "attributes": {
            "src": "UartFsmInOut.v:617"
          }
        },
        "fsmOut_outCounter_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 142, 140, 138 ],
          "attributes": {
            "src": "UartFsmInOut.v:829"
          }
        },
        "fsmOut_outCounter_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "UartFsmInOut.v:816|UartFsmInOut.v:805|<techmap.v>:467"
          }
        },
        "fsmOut_outCounter_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
          }
        },
        "fsmOut_stateNext": {
          "hide_name": 0,
          "bits": [ 150, 149 ],
          "attributes": {
            "src": "UartFsmInOut.v:623"
          }
        },
        "fsmOut_stateReg": {
          "hide_name": 0,
          "bits": [ 137, 147 ],
          "attributes": {
            "src": "UartFsmInOut.v:622"
          }
        },
        "fsmOut_wantExit": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:616"
          }
        },
        "io_uart_rxd": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "UartFsmInOut.v:577"
          }
        },
        "io_uart_txd": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "UartFsmInOut.v:576"
          }
        },
        "payload_0": {
          "hide_name": 0,
          "bits": [ 158, 157, 156, 155, 154, 153, 152, 151 ],
          "attributes": {
            "src": "UartFsmInOut.v:589"
          }
        },
        "payload_1": {
          "hide_name": 0,
          "bits": [ 166, 165, 164, 163, 162, 161, 160, 159 ],
          "attributes": {
            "src": "UartFsmInOut.v:590"
          }
        },
        "payload_2": {
          "hide_name": 0,
          "bits": [ 174, 173, 172, 171, 170, 169, 168, 167 ],
          "attributes": {
            "src": "UartFsmInOut.v:591"
          }
        },
        "payload_3": {
          "hide_name": 0,
          "bits": [ 182, 181, 180, 179, 178, 177, 176, 175 ],
          "attributes": {
            "src": "UartFsmInOut.v:592"
          }
        },
        "payload_4": {
          "hide_name": 0,
          "bits": [ 190, 189, 188, 187, 186, 185, 184, 183 ],
          "attributes": {
            "src": "UartFsmInOut.v:593"
          }
        },
        "payload_5": {
          "hide_name": 0,
          "bits": [ 198, 197, 196, 195, 194, 193, 192, 191 ],
          "attributes": {
            "src": "UartFsmInOut.v:594"
          }
        },
        "payload_6": {
          "hide_name": 0,
          "bits": [ 206, 205, 204, 203, 202, 201, 200, 199 ],
          "attributes": {
            "src": "UartFsmInOut.v:595"
          }
        },
        "payload_7": {
          "hide_name": 0,
          "bits": [ 214, 213, 212, 211, 210, 209, 208, 207 ],
          "attributes": {
            "src": "UartFsmInOut.v:596"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "UartFsmInOut.v:579"
          }
        },
        "uartCtrl_1_.clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:503"
          }
        },
        "uartCtrl_1_.clockDivider_counter": {
          "hide_name": 0,
          "bits": [ 236, 237, 238, 239, 228, 229, 230, 223, 224, 220, 258, 259, 260, 253, 254, 251, 245, 246, 218, 216 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:509"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_10_DI": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_10_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:566|<techmap.v>:298"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_11_DI": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_12_DI": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_12_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:566|<techmap.v>:295|<techmap.v>:238"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_13_DI": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_13_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:566|<techmap.v>:298"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_14_DI": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_15_DI": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_15_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:566|<techmap.v>:295|<techmap.v>:238"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_16_DI": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_17_DI": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_18_DI": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_19_DI": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_1_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:566|<techmap.v>:295|<techmap.v>:238"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_4_DI": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_4_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:566|<techmap.v>:298"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_5_DI": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_6_DI": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_6_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:566|<techmap.v>:295|<techmap.v>:238"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_7_DI": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_7_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:566|<techmap.v>:298"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_8_DI": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_9_DI": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_9_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:566|<techmap.v>:295|<techmap.v>:238"
          }
        },
        "uartCtrl_1_.clockDivider_counter_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:562"
          }
        },
        "uartCtrl_1_.clockDivider_tick": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:510"
          }
        },
        "uartCtrl_1_.io_config_clockDivider": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:495"
          }
        },
        "uartCtrl_1_.io_config_frame_dataLength": {
          "hide_name": 0,
          "bits": [ "1", "1", "1" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:492"
          }
        },
        "uartCtrl_1_.io_config_frame_parity": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:494"
          }
        },
        "uartCtrl_1_.io_config_frame_stop": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:493"
          }
        },
        "uartCtrl_1_.io_read_payload": {
          "hide_name": 0,
          "bits": [ 308, 307, 306, 305, 304, 303, 302, 301 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:500"
          }
        },
        "uartCtrl_1_.io_read_valid": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:499"
          }
        },
        "uartCtrl_1_.io_uart_rxd": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:502"
          }
        },
        "uartCtrl_1_.io_uart_txd": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:501"
          }
        },
        "uartCtrl_1_.io_write_payload": {
          "hide_name": 0,
          "bits": [ 35, 33, 31, 29, 27, 25, 23, 21 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:498"
          }
        },
        "uartCtrl_1_.io_write_valid": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:496"
          }
        },
        "uartCtrl_1_.reset": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:504"
          }
        },
        "uartCtrl_1_.rx._zz_10_": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:288"
          }
        },
        "uartCtrl_1_.rx._zz_11_": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:289"
          }
        },
        "uartCtrl_1_.rx._zz_12_": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:290"
          }
        },
        "uartCtrl_1_.rx._zz_1_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:278"
          }
        },
        "uartCtrl_1_.rx._zz_4_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:282"
          }
        },
        "uartCtrl_1_.rx._zz_5_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:283"
          }
        },
        "uartCtrl_1_.rx._zz_9_": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:287"
          }
        },
        "uartCtrl_1_.rx.bitCounter_value": {
          "hide_name": 0,
          "bits": [ 273, 270, 268 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:301"
          }
        },
        "uartCtrl_1_.rx.bitCounter_value_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:459|UartFsmInOut.v:479|<techmap.v>:480"
          }
        },
        "uartCtrl_1_.rx.bitCounter_value_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:459|UartFsmInOut.v:479|<techmap.v>:480"
          }
        },
        "uartCtrl_1_.rx.bitCounter_value_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:459|UartFsmInOut.v:479|<techmap.v>:480"
          }
        },
        "uartCtrl_1_.rx.bitCounter_value_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.bitCounter_value_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:454|<techmap.v>:295|<techmap.v>:238"
          }
        },
        "uartCtrl_1_.rx.bitTimer_counter": {
          "hide_name": 0,
          "bits": [ 282, 281, 279 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:299"
          }
        },
        "uartCtrl_1_.rx.bitTimer_counter_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449"
          }
        },
        "uartCtrl_1_.rx.bitTimer_counter_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449"
          }
        },
        "uartCtrl_1_.rx.bitTimer_counter_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:449"
          }
        },
        "uartCtrl_1_.rx.bitTimer_counter_TRELLIS_FF_Q_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.bitTimer_counter_TRELLIS_FF_Q_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.bufferCC_1_.buffers_0": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:323|UartFsmInOut.v:48"
          }
        },
        "uartCtrl_1_.rx.bufferCC_1_.buffers_1": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:323|UartFsmInOut.v:49"
          }
        },
        "uartCtrl_1_.rx.bufferCC_1_.clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:323|UartFsmInOut.v:46"
          }
        },
        "uartCtrl_1_.rx.bufferCC_1_.io_dataIn": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:323|UartFsmInOut.v:44"
          }
        },
        "uartCtrl_1_.rx.bufferCC_1_.io_dataOut": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:323|UartFsmInOut.v:45"
          }
        },
        "uartCtrl_1_.rx.bufferCC_1_.io_initial": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:323|UartFsmInOut.v:43"
          }
        },
        "uartCtrl_1_.rx.bufferCC_1_.reset": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:323|UartFsmInOut.v:47"
          }
        },
        "uartCtrl_1_.rx.bufferCC_1__io_dataOut": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:279"
          }
        },
        "uartCtrl_1_.rx.clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:276"
          }
        },
        "uartCtrl_1_.rx.io_configFrame_dataLength": {
          "hide_name": 0,
          "bits": [ "1", "1", "1" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:269"
          }
        },
        "uartCtrl_1_.rx.io_configFrame_parity": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:271"
          }
        },
        "uartCtrl_1_.rx.io_configFrame_stop": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:270"
          }
        },
        "uartCtrl_1_.rx.io_read_payload": {
          "hide_name": 0,
          "bits": [ 308, 307, 306, 305, 304, 303, 302, 301 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:274"
          }
        },
        "uartCtrl_1_.rx.io_read_valid": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:273"
          }
        },
        "uartCtrl_1_.rx.io_rxd": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:275"
          }
        },
        "uartCtrl_1_.rx.io_samplingTick": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:272"
          }
        },
        "uartCtrl_1_.rx.io_samplingTick_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:566|<techmap.v>:295|<techmap.v>:238"
          }
        },
        "uartCtrl_1_.rx.io_samplingTick_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:566|<techmap.v>:295|<techmap.v>:238"
          }
        },
        "uartCtrl_1_.rx.reset": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:277"
          }
        },
        "uartCtrl_1_.rx.sampler_samples_0": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:292"
          }
        },
        "uartCtrl_1_.rx.sampler_samples_1": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:293"
          }
        },
        "uartCtrl_1_.rx.sampler_samples_1_LUT4_A_1_Z": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.sampler_samples_1_LUT4_A_Z": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.sampler_samples_2": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:294"
          }
        },
        "uartCtrl_1_.rx.sampler_samples_3": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:295"
          }
        },
        "uartCtrl_1_.rx.sampler_samples_4": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:296"
          }
        },
        "uartCtrl_1_.rx.sampler_synchroniser": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:291"
          }
        },
        "uartCtrl_1_.rx.sampler_tick": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:298"
          }
        },
        "uartCtrl_1_.rx.sampler_tick_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.sampler_value": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:297"
          }
        },
        "uartCtrl_1_.rx.sampler_value_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:372"
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter": {
          "hide_name": 0,
          "bits": [ 308, 307, 306, 305, 304, 303, 302, 301 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:304"
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 51, 49, 47, 45, 43, 41, 39, 37 ],
          "attributes": {
            "src": "UartFsmInOut.v:829"
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_1_CE": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_2_CE": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_3_CE": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_4_CE": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_5_CE": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_6_CE": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_6_CE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_7_CE": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_7_CE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_CE": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_shifter_TRELLIS_FF_Q_CE_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_state": {
          "hide_name": 0,
          "bits": [ 300, 324, 276, 277 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_1_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_2_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_3_DI_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_3_DI_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:528|UartFsmInOut.v:305"
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_D": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z_LUT4_D_4_B": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "UartFsmInOut.v:801|<techmap.v>:102"
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z_LUT4_D_5_B": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "UartFsmInOut.v:801|<techmap.v>:102"
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z_LUT4_D_A": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_C_Z_LUT4_D_B": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "UartFsmInOut.v:801|<techmap.v>:102"
          }
        },
        "uartCtrl_1_.rx.stateMachine_validReg_LUT4_D_Z": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.rx_io_read_payload": {
          "hide_name": 0,
          "bits": [ 308, 307, 306, 305, 304, 303, 302, 301 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:508"
          }
        },
        "uartCtrl_1_.rx_io_read_valid": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:507"
          }
        },
        "uartCtrl_1_.tx._zz_2_": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:75"
          }
        },
        "uartCtrl_1_.tx._zz_3_": {
          "hide_name": 0,
          "bits": [ 221, "0", "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:76"
          }
        },
        "uartCtrl_1_.tx._zz_4_": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:77"
          }
        },
        "uartCtrl_1_.tx._zz_5_": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:78"
          }
        },
        "uartCtrl_1_.tx.clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:72"
          }
        },
        "uartCtrl_1_.tx.clockDivider_counter_value": {
          "hide_name": 0,
          "bits": [ 289, 290, 334 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:82"
          }
        },
        "uartCtrl_1_.tx.clockDivider_counter_valueNext": {
          "hide_name": 0,
          "bits": [ 333, 336, 335 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:81"
          }
        },
        "uartCtrl_1_.tx.clockDivider_counter_willClear": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:80"
          }
        },
        "uartCtrl_1_.tx.clockDivider_counter_willIncrement": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:79"
          }
        },
        "uartCtrl_1_.tx.io_configFrame_dataLength": {
          "hide_name": 0,
          "bits": [ "1", "1", "1" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:64"
          }
        },
        "uartCtrl_1_.tx.io_configFrame_parity": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:66"
          }
        },
        "uartCtrl_1_.tx.io_configFrame_stop": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:65"
          }
        },
        "uartCtrl_1_.tx.io_samplingTick": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:67"
          }
        },
        "uartCtrl_1_.tx.io_txd": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:71"
          }
        },
        "uartCtrl_1_.tx.io_write_payload": {
          "hide_name": 0,
          "bits": [ 35, 33, 31, 29, 27, 25, 23, 21 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:70"
          }
        },
        "uartCtrl_1_.tx.io_write_valid": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:68"
          }
        },
        "uartCtrl_1_.tx.reset": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:73"
          }
        },
        "uartCtrl_1_.tx.stateMachine_state": {
          "hide_name": 0,
          "bits": [ 11, 13, 338, 8 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "uartCtrl_1_.tx.stateMachine_state_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.tx.stateMachine_state_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.tx.stateMachine_state_TRELLIS_FF_Q_2_DI_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.tx.stateMachine_state_TRELLIS_FF_Q_3_DI": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.tx.stateMachine_state_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:88"
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:155|<techmap.v>:164|<techmap.v>:176"
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd_LUT4_Z_B_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd_LUT4_Z_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:155|<techmap.v>:164|<techmap.v>:159"
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd_LUT4_Z_B_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.tx.stateMachine_txd_regNext": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:89"
          }
        },
        "uartCtrl_1_.tx.tickCounter_value": {
          "hide_name": 0,
          "bits": [ 15, 16, 17 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:85"
          }
        },
        "uartCtrl_1_.tx.tickCounter_value_TRELLIS_FF_Q_1_DI": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:240|UartFsmInOut.v:256|<techmap.v>:480"
          }
        },
        "uartCtrl_1_.tx.tickCounter_value_TRELLIS_FF_Q_2_DI": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:240|UartFsmInOut.v:256|<techmap.v>:480"
          }
        },
        "uartCtrl_1_.tx.tickCounter_value_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:240|UartFsmInOut.v:256|<techmap.v>:480"
          }
        },
        "uartCtrl_1_.tx.tickCounter_value_TRELLIS_FF_Q_DI_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
          }
        },
        "uartCtrl_1_.tx_io_txd": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:506"
          }
        },
        "uartCtrl_1__io_read_payload": {
          "hide_name": 0,
          "bits": [ 308, 307, 306, 305, 304, 303, 302, 301 ],
          "attributes": {
            "src": "UartFsmInOut.v:587"
          }
        },
        "uartCtrl_1__io_read_valid": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "UartFsmInOut.v:586"
          }
        },
        "uartCtrl_1__io_uart_txd": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "UartFsmInOut.v:588"
          }
        },
        "write_m2sPipe_payload": {
          "hide_name": 0,
          "bits": [ 35, 33, 31, 29, 27, 25, 23, 21 ],
          "attributes": {
            "src": "UartFsmInOut.v:603"
          }
        },
        "write_m2sPipe_valid": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "UartFsmInOut.v:601"
          }
        },
        "write_payload": {
          "hide_name": 0,
          "bits": [ 34, 32, 30, 28, 26, 24, 22, 20 ],
          "attributes": {
            "src": "UartFsmInOut.v:600"
          }
        },
        "write_payload_LUT4_Z_1_A": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_1_C": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_1_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_1_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "UartFsmInOut.v:666|UartFsmInOut.v:647|<techmap.v>:467"
          }
        },
        "write_payload_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_2_A": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_2_A_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "UartFsmInOut.v:666|UartFsmInOut.v:647|<techmap.v>:467"
          }
        },
        "write_payload_LUT4_Z_2_A_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_2_B": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_2_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "UartFsmInOut.v:925|<techmap.v>:295|<techmap.v>:238"
          }
        },
        "write_payload_LUT4_Z_2_C": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_2_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_2_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_3_C": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "UartFsmInOut.v:666|UartFsmInOut.v:647|<techmap.v>:463"
          }
        },
        "write_payload_LUT4_Z_3_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_3_C_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "UartFsmInOut.v:666|UartFsmInOut.v:647|<techmap.v>:467"
          }
        },
        "write_payload_LUT4_Z_3_C_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_3_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_4_A": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_4_C": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_4_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_4_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_4_C_LUT4_Z_D_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "UartFsmInOut.v:666|UartFsmInOut.v:647|<techmap.v>:467"
          }
        },
        "write_payload_LUT4_Z_4_C_LUT4_Z_D_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_5_B": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_5_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_5_C": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_5_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_5_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_5_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_6_C": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "UartFsmInOut.v:666|UartFsmInOut.v:647|<techmap.v>:463"
          }
        },
        "write_payload_LUT4_Z_6_C_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_6_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "UartFsmInOut.v:666|UartFsmInOut.v:647|<techmap.v>:467"
          }
        },
        "write_payload_LUT4_Z_6_C_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_6_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_7_A": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "UartFsmInOut.v:803"
          }
        },
        "write_payload_LUT4_Z_7_C": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "UartFsmInOut.v:666|UartFsmInOut.v:647|<techmap.v>:463"
          }
        },
        "write_payload_LUT4_Z_7_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_7_C_LUT4_Z_C_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "UartFsmInOut.v:666|UartFsmInOut.v:647|<techmap.v>:467"
          }
        },
        "write_payload_LUT4_Z_7_C_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_7_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_B_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_B_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_C": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
          }
        },
        "write_payload_LUT4_Z_C_LUT4_Z_D": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
          }
        },
        "write_ready": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "UartFsmInOut.v:599"
          }
        },
        "write_ready_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
          }
        },
        "write_ready_LUT4_Z_B_LUT4_Z_A": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
          }
        },
        "write_ready_LUT4_Z_B_LUT4_Z_A_LUT4_C_Z": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "write_ready_LUT4_Z_B_LUT4_Z_B": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "UartFsmInOut.v:631|UartFsmInOut.v:516|UartFsmInOut.v:235|<techmap.v>:295|<techmap.v>:238"
          }
        },
        "write_valid": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "UartFsmInOut.v:598"
          }
        }
      }
    }
  }
}
