Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  4 22:57:12 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_methodology -file MCU_methodology_drc_routed.rpt -pb MCU_methodology_drc_routed.pb -rpx MCU_methodology_drc_routed.rpx
| Design       : MCU
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 65
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 35         |
| TIMING-18 | Warning  | Missing input or output delay | 22         |
| TIMING-20 | Warning  | Non-clocked latch             | 8          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.174 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.290 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.334 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.340 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.343 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.445 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.446 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.495 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.586 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.643 ns between U_Core/U_DataPath/U_PC/q_reg[7]/C (clocked by sys_clk_pin) and U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.807 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.880 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.145 ns between u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C (clocked by sys_clk_pin) and u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -6.054 ns between u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -6.067 ns between u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -6.094 ns between u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -6.107 ns between u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -6.185 ns between u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -6.188 ns between u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -6.215 ns between u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -6.238 ns between u_GP_calculator/U_APB_Intf/slv_reg2_reg[5]_replica/C (clocked by sys_clk_pin) and u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on DATA_IO relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on echo_data relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on rx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on echo_start relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on fndCom[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on fndCom[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on fndCom[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on fndCom[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on fndFont[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on fndFont[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on fndFont[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on fndFont[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on fndFont[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on fndFont[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on fndFont[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on fndFont[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on rx_empty relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on rx_full relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on tx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on tx_empty relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on tx_full relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[0] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[1] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[2] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[3] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[4] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[5] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[6] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch u_GP_UART/u_uart/U_Tx/temp_data_next_reg[7] cannot be properly analyzed as its control pin u_GP_UART/u_uart/U_Tx/temp_data_next_reg[7]/G is not reached by a timing clock
Related violations: <none>


