{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575316633159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575316633160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 16:57:12 2019 " "Processing started: Mon Dec  2 16:57:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575316633160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575316633160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575316633161 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575316633390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hazard/Hazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Hazard/Hazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hazard-struct " "Found design unit 1: Hazard-struct" {  } { { "Hazard/Hazard.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Hazard/Hazard.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575316633934 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hazard " "Found entity 1: Hazard" {  } { { "Hazard/Hazard.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Hazard/Hazard.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575316633934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575316633934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath/Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath/Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "Datapath/Datapath.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575316633936 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath/Datapath.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575316633936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575316633936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controladora/Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controladora/Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-Logic " "Found design unit 1: Control-Logic" {  } { { "Controladora/Control.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Controladora/Control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575316633962 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Controladora/Control.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Controladora/Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575316633962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575316633962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipeline-struct " "Found design unit 1: Pipeline-struct" {  } { { "Pipeline.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Pipeline.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575316633987 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Pipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575316633987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575316633987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline " "Elaborating entity \"Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575316634075 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk Pipeline.vhd(46) " "VHDL Signal Declaration warning at Pipeline.vhd(46): used implicit default value for signal \"clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Pipeline.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575316634079 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WriteRegW Pipeline.vhd(51) " "VHDL Signal Declaration warning at Pipeline.vhd(51): used implicit default value for signal \"WriteRegW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Pipeline.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575316634079 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RsE Pipeline.vhd(51) " "VHDL Signal Declaration warning at Pipeline.vhd(51): used implicit default value for signal \"RsE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Pipeline.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575316634079 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RtE Pipeline.vhd(51) " "VHDL Signal Declaration warning at Pipeline.vhd(51): used implicit default value for signal \"RtE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Pipeline.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575316634079 "|Pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Caminho_de_dados " "Elaborating entity \"datapath\" for hierarchy \"datapath:Caminho_de_dados\"" {  } { { "Pipeline.vhd" "Caminho_de_dados" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Pipeline.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634116 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWriteW Datapath.vhd(15) " "VHDL Signal Declaration warning at Datapath.vhd(15): used implicit default value for signal \"RegWriteW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath/Datapath.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575316634118 "|Pipeline|datapath:Caminho_de_dados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD Datapath.vhd(146) " "VHDL Signal Declaration warning at Datapath.vhd(146): used implicit default value for signal \"RD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath/Datapath.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 146 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575316634118 "|Pipeline|datapath:Caminho_de_dados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD1 Datapath.vhd(147) " "VHDL Signal Declaration warning at Datapath.vhd(147): used implicit default value for signal \"RD1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath/Datapath.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 147 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575316634119 "|Pipeline|datapath:Caminho_de_dados"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD2 Datapath.vhd(147) " "VHDL Signal Declaration warning at Datapath.vhd(147): used implicit default value for signal \"RD2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath/Datapath.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 147 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575316634119 "|Pipeline|datapath:Caminho_de_dados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RsA1 Datapath.vhd(150) " "Verilog HDL or VHDL warning at Datapath.vhd(150): object \"RsA1\" assigned a value but never read" {  } { { "Datapath/Datapath.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575316634119 "|Pipeline|datapath:Caminho_de_dados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RtA2 Datapath.vhd(150) " "Verilog HDL or VHDL warning at Datapath.vhd(150): object \"RtA2\" assigned a value but never read" {  } { { "Datapath/Datapath.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575316634119 "|Pipeline|datapath:Caminho_de_dados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RsE_wire Datapath.vhd(153) " "Verilog HDL or VHDL warning at Datapath.vhd(153): object \"RsE_wire\" assigned a value but never read" {  } { { "Datapath/Datapath.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575316634120 "|Pipeline|datapath:Caminho_de_dados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWriteW_wire Datapath.vhd(154) " "Verilog HDL or VHDL warning at Datapath.vhd(154): object \"RegWriteW_wire\" assigned a value but never read" {  } { { "Datapath/Datapath.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575316634120 "|Pipeline|datapath:Caminho_de_dados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WriteRegW_wire Datapath.vhd(157) " "Verilog HDL or VHDL warning at Datapath.vhd(157): object \"WriteRegW_wire\" assigned a value but never read" {  } { { "Datapath/Datapath.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575316634120 "|Pipeline|datapath:Caminho_de_dados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Controladora " "Elaborating entity \"Control\" for hierarchy \"Control:Controladora\"" {  } { { "Pipeline.vhd" "Controladora" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Pipeline.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard Hazard:Unidade_de_Hazard " "Elaborating entity \"Hazard\" for hierarchy \"Hazard:Unidade_de_Hazard\"" {  } { { "Pipeline.vhd" "Unidade_de_Hazard" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Pipeline.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634183 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RsE Hazard.vhd(23) " "VHDL Process Statement warning at Hazard.vhd(23): signal \"RsE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard/Hazard.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Hazard/Hazard.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575316634184 "|Pipeline|Hazard:Unidade_de_Hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteRegW Hazard.vhd(23) " "VHDL Process Statement warning at Hazard.vhd(23): signal \"WriteRegW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard/Hazard.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Hazard/Hazard.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575316634184 "|Pipeline|Hazard:Unidade_de_Hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegWriteW Hazard.vhd(23) " "VHDL Process Statement warning at Hazard.vhd(23): signal \"RegWriteW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard/Hazard.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Hazard/Hazard.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575316634184 "|Pipeline|Hazard:Unidade_de_Hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RtE Hazard.vhd(30) " "VHDL Process Statement warning at Hazard.vhd(30): signal \"RtE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard/Hazard.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Hazard/Hazard.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575316634184 "|Pipeline|Hazard:Unidade_de_Hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WriteRegW Hazard.vhd(30) " "VHDL Process Statement warning at Hazard.vhd(30): signal \"WriteRegW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard/Hazard.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Hazard/Hazard.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575316634184 "|Pipeline|Hazard:Unidade_de_Hazard"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegWriteW Hazard.vhd(30) " "VHDL Process Statement warning at Hazard.vhd(30): signal \"RegWriteW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Hazard/Hazard.vhd" "" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Hazard/Hazard.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575316634184 "|Pipeline|Hazard:Unidade_de_Hazard"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Registrador_PC regPC " "Node instance \"Registrador_PC\" instantiates undefined entity \"regPC\"" {  } { { "Datapath/Datapath.vhd" "Registrador_PC" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 165 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634187 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "PC_incremento Somador " "Node instance \"PC_incremento\" instantiates undefined entity \"Somador\"" {  } { { "Datapath/Datapath.vhd" "PC_incremento" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 166 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634187 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Registrador_D regD " "Node instance \"Registrador_D\" instantiates undefined entity \"regD\"" {  } { { "Datapath/Datapath.vhd" "Registrador_D" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 167 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634187 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Divisor divisor_sinal " "Node instance \"Divisor\" instantiates undefined entity \"divisor_sinal\"" {  } { { "Datapath/Datapath.vhd" "Divisor" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 168 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634188 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Extensao_de_sinal SignExtend " "Node instance \"Extensao_de_sinal\" instantiates undefined entity \"SignExtend\"" {  } { { "Datapath/Datapath.vhd" "Extensao_de_sinal" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 169 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634188 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Registrador_E regE " "Node instance \"Registrador_E\" instantiates undefined entity \"regE\"" {  } { { "Datapath/Datapath.vhd" "Registrador_E" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 170 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634188 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mux1 Mux2x1_5bits " "Node instance \"Mux1\" instantiates undefined entity \"Mux2x1_5bits\"" {  } { { "Datapath/Datapath.vhd" "Mux1" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 172 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634188 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mux2 Mux2x1_32bits " "Node instance \"Mux2\" instantiates undefined entity \"Mux2x1_32bits\"" {  } { { "Datapath/Datapath.vhd" "Mux2" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 173 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634188 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mux3 Mux2x1_32bits " "Node instance \"Mux3\" instantiates undefined entity \"Mux2x1_32bits\"" {  } { { "Datapath/Datapath.vhd" "Mux3" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 174 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634188 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mux4 Mux2x1_32bits " "Node instance \"Mux4\" instantiates undefined entity \"Mux2x1_32bits\"" {  } { { "Datapath/Datapath.vhd" "Mux4" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 175 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634188 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ALU_1 ALU " "Node instance \"ALU_1\" instantiates undefined entity \"ALU\"" {  } { { "Datapath/Datapath.vhd" "ALU_1" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 176 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634188 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Registrador_W regW " "Node instance \"Registrador_W\" instantiates undefined entity \"regW\"" {  } { { "Datapath/Datapath.vhd" "Registrador_W" { Text "/home/ana/Documentos/Gits/Projeto_AOC/Pipeline/Datapath/Datapath.vhd" 177 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575316634188 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 20 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 12 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575316634309 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  2 16:57:14 2019 " "Processing ended: Mon Dec  2 16:57:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575316634309 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575316634309 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575316634309 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575316634309 ""}
