dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_11,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
irom.v,verilog,xil_defaultlib,../../../../CPU1.srcs/sources_1/ip/irom_1/sim/irom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
