 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sat Mar 14 14:49:37 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 29.55%

  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0416    0.1923     0.5553 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       5.7467              0.0000     0.5553 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5553 r
  fifo_1__mem_fifo/data_o[62] (net)                     5.7467              0.0000     0.5553 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5553 r
  fifo_lo[102] (net)                                    5.7467              0.0000     0.5553 r
  U1867/IN2 (AND2X1)                                              0.0416    0.0001 &   0.5554 r
  U1867/Q (AND2X1)                                                0.1479    0.1107 @   0.6661 r
  io_cmd_o[62] (net)                            4      42.0803              0.0000     0.6661 r
  io_cmd_o[62] (out)                                              0.1482   -0.0180 @   0.6481 r
  data arrival time                                                                    0.6481

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6481
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7481


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.2043    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0615    0.2039     0.5661 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      13.2726              0.0000     0.5661 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5661 r
  fifo_1__mem_fifo/data_o[77] (net)                    13.2726              0.0000     0.5661 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5661 r
  fifo_lo[117] (net)                                   13.2726              0.0000     0.5661 r
  U1897/IN2 (AND2X1)                                              0.0615   -0.0057 &   0.5604 r
  U1897/Q (AND2X1)                                                0.1535    0.1151 @   0.6755 r
  io_cmd_o[77] (net)                            4      43.7109              0.0000     0.6755 r
  io_cmd_o[77] (out)                                              0.1539   -0.0191 @   0.6564 r
  data arrival time                                                                    0.6564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7564


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.2041    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0476    0.1962     0.5586 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2       7.9810              0.0000     0.5586 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[116] (net)                    7.9810              0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5586 r
  fifo_lo[156] (net)                                    7.9810              0.0000     0.5586 r
  U1975/IN2 (AND2X1)                                              0.0476   -0.0035 &   0.5551 r
  U1975/Q (AND2X1)                                                0.1658    0.1179 @   0.6730 r
  io_cmd_o[116] (net)                           4      47.5030              0.0000     0.6730 r
  io_cmd_o[116] (out)                                             0.1665   -0.0117 @   0.6613 r
  data arrival time                                                                    0.6613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7613


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1696    0.0000     0.3767 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0447    0.1916     0.5683 r
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       6.8706              0.0000     0.5683 r
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5683 r
  fifo_1__mem_fifo/data_o[63] (net)                     6.8706              0.0000     0.5683 r
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5683 r
  fifo_lo[103] (net)                                    6.8706              0.0000     0.5683 r
  U1869/IN2 (AND2X1)                                              0.0447    0.0001 &   0.5683 r
  U1869/Q (AND2X1)                                                0.2495    0.1532 @   0.7215 r
  io_cmd_o[63] (net)                            4      75.6951              0.0000     0.7215 r
  io_cmd_o[63] (out)                                              0.2495   -0.0580 @   0.6635 r
  data arrival time                                                                    0.6635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7635


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0447    0.1944     0.5574 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       6.8834              0.0000     0.5574 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5574 r
  fifo_1__mem_fifo/data_o[75] (net)                     6.8834              0.0000     0.5574 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5574 r
  fifo_lo[115] (net)                                    6.8834              0.0000     0.5574 r
  U1893/IN2 (AND2X1)                                              0.0447   -0.0005 &   0.5569 r
  U1893/Q (AND2X1)                                                0.1829    0.1270 @   0.6839 r
  io_cmd_o[75] (net)                            4      54.2627              0.0000     0.6839 r
  io_cmd_o[75] (out)                                              0.1829   -0.0176 @   0.6663 r
  data arrival time                                                                    0.6663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7663


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.2039    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0444    0.1942     0.5571 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       6.7675              0.0000     0.5571 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5571 r
  fifo_1__mem_fifo/data_o[70] (net)                     6.7675              0.0000     0.5571 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5571 r
  fifo_lo[110] (net)                                    6.7675              0.0000     0.5571 r
  U1883/IN2 (AND2X1)                                              0.0444    0.0001 &   0.5572 r
  U1883/Q (AND2X1)                                                0.1838    0.1254 @   0.6826 r
  io_cmd_o[70] (net)                            4      53.5713              0.0000     0.6826 r
  io_cmd_o[70] (out)                                              0.1845   -0.0160 @   0.6666 r
  data arrival time                                                                    0.6666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7666


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0509    0.1979     0.5608 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       9.2093              0.0000     0.5608 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[80] (net)                     9.2093              0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5608 r
  fifo_lo[120] (net)                                    9.2093              0.0000     0.5608 r
  U1903/IN2 (AND2X1)                                              0.0509   -0.0021 &   0.5587 r
  U1903/Q (AND2X1)                                                0.1633    0.1173 @   0.6760 r
  io_cmd_o[80] (net)                            4      46.6961              0.0000     0.6760 r
  io_cmd_o[80] (out)                                              0.1639   -0.0093 @   0.6667 r
  data arrival time                                                                    0.6667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7667


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.2042    0.0000     0.3621 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0636    0.2051     0.5672 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      14.0646              0.0000     0.5672 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5672 r
  fifo_1__mem_fifo/data_o[81] (net)                    14.0646              0.0000     0.5672 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5672 r
  fifo_lo[121] (net)                                   14.0646              0.0000     0.5672 r
  U1905/IN2 (AND2X1)                                              0.0636   -0.0018 &   0.5654 r
  U1905/Q (AND2X1)                                                0.1560    0.1168 @   0.6822 r
  io_cmd_o[81] (net)                            4      44.6589              0.0000     0.6822 r
  io_cmd_o[81] (out)                                              0.1564   -0.0142 @   0.6680 r
  data arrival time                                                                    0.6680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7680


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0411    0.1892     0.5658 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       5.5702              0.0000     0.5658 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[67] (net)                     5.5702              0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5658 r
  fifo_lo[107] (net)                                    5.5702              0.0000     0.5658 r
  U1877/IN2 (AND2X1)                                              0.0411    0.0000 &   0.5658 r
  U1877/Q (AND2X1)                                                0.1527    0.1125 @   0.6783 r
  io_cmd_o[67] (net)                            4      43.5888              0.0000     0.6783 r
  io_cmd_o[67] (out)                                              0.1531   -0.0098 @   0.6685 r
  data arrival time                                                                    0.6685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7685


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0404    0.1871     0.5641 r
  fifo_1__mem_fifo/dff/data_o[17] (net)         2       5.2783              0.0000     0.5641 r
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[17] (net)                     5.2783              0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.5641 r
  fifo_lo[64] (net)                                     5.2783              0.0000     0.5641 r
  U1790/IN2 (MUX21X1)                                             0.0404    0.0000 &   0.5642 r
  U1790/Q (MUX21X1)                                               0.3008    0.1897 @   0.7538 r
  io_cmd_o[17] (net)                            4      90.3690              0.0000     0.7538 r
  io_cmd_o[17] (out)                                              0.3008   -0.0851 @   0.6687 r
  data arrival time                                                                    0.6687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7687


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.2041    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0575    0.2017     0.5641 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      11.7427              0.0000     0.5641 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[96] (net)                    11.7427              0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5641 r
  fifo_lo[136] (net)                                   11.7427              0.0000     0.5641 r
  U1935/IN2 (AND2X1)                                              0.0575   -0.0007 &   0.5634 r
  U1935/Q (AND2X1)                                                0.1716    0.1235 @   0.6869 r
  io_cmd_o[96] (net)                            4      50.2846              0.0000     0.6869 r
  io_cmd_o[96] (out)                                              0.1716   -0.0178 @   0.6691 r
  data arrival time                                                                    0.6691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7691


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.2042    0.0000     0.3625 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0620    0.2042     0.5667 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      13.4556              0.0000     0.5667 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5667 r
  fifo_1__mem_fifo/data_o[68] (net)                    13.4556              0.0000     0.5667 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5667 r
  fifo_lo[108] (net)                                   13.4556              0.0000     0.5667 r
  U1879/IN2 (AND2X1)                                              0.0620   -0.0085 &   0.5582 r
  U1879/Q (AND2X1)                                                0.1687    0.1211 @   0.6793 r
  io_cmd_o[68] (net)                            4      48.4836              0.0000     0.6793 r
  io_cmd_o[68] (out)                                              0.1693   -0.0102 @   0.6692 r
  data arrival time                                                                    0.6692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7692


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0491    0.1970     0.5600 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2       8.5492              0.0000     0.5600 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5600 r
  fifo_1__mem_fifo/data_o[108] (net)                    8.5492              0.0000     0.5600 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5600 r
  fifo_lo[148] (net)                                    8.5492              0.0000     0.5600 r
  U1959/IN2 (AND2X1)                                              0.0491   -0.0015 &   0.5585 r
  U1959/Q (AND2X1)                                                0.1945    0.1315 @   0.6900 r
  io_cmd_o[108] (net)                           4      57.7041              0.0000     0.6900 r
  io_cmd_o[108] (out)                                             0.1945   -0.0207 @   0.6693 r
  data arrival time                                                                    0.6693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7693


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0418    0.1924     0.5554 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       5.8225              0.0000     0.5554 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5554 r
  fifo_1__mem_fifo/data_o[59] (net)                     5.8225              0.0000     0.5554 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5554 r
  fifo_lo[99] (net)                                     5.8225              0.0000     0.5554 r
  U1861/IN2 (AND2X1)                                              0.0418   -0.0011 &   0.5543 r
  U1861/Q (AND2X1)                                                0.1796    0.1232 @   0.6775 r
  io_cmd_o[59] (net)                            4      52.1322              0.0000     0.6775 r
  io_cmd_o[59] (out)                                              0.1802   -0.0063 @   0.6712 r
  data arrival time                                                                    0.6712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7712


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2039    0.0000     0.3625 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0587    0.2023     0.5648 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      12.1719              0.0000     0.5648 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5648 r
  fifo_1__mem_fifo/data_o[120] (net)                   12.1719              0.0000     0.5648 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.5648 r
  fifo_lo[160] (net)                                   12.1719              0.0000     0.5648 r
  U1983/IN2 (AND2X1)                                              0.0587   -0.0042 &   0.5606 r
  U1983/Q (AND2X1)                                                0.1673    0.1197 @   0.6803 r
  io_cmd_o[120] (net)                           4      47.8805              0.0000     0.6803 r
  io_cmd_o[120] (out)                                             0.1681   -0.0083 @   0.6719 r
  data arrival time                                                                    0.6719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7719


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.2043    0.0000     0.3621 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0715    0.2092     0.5713 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      17.0590              0.0000     0.5713 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5713 r
  fifo_1__mem_fifo/data_o[72] (net)                    17.0590              0.0000     0.5713 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5713 r
  fifo_lo[112] (net)                                   17.0590              0.0000     0.5713 r
  U1887/IN2 (AND2X1)                                              0.0715   -0.0077 &   0.5637 r
  U1887/Q (AND2X1)                                                0.1524    0.1159 @   0.6795 r
  io_cmd_o[72] (net)                            4      43.2876              0.0000     0.6795 r
  io_cmd_o[72] (out)                                              0.1529   -0.0071 @   0.6725 r
  data arrival time                                                                    0.6725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7725


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0367    0.2089     0.5719 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       5.4289              0.0000     0.5719 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5719 f
  fifo_1__mem_fifo/data_o[62] (net)                     5.4289              0.0000     0.5719 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5719 f
  fifo_lo[102] (net)                                    5.4289              0.0000     0.5719 f
  U1867/IN2 (AND2X1)                                              0.0367    0.0001 &   0.5720 f
  U1867/Q (AND2X1)                                                0.1465    0.1202 @   0.6922 f
  io_cmd_o[62] (net)                            4      41.3345              0.0000     0.6922 f
  io_cmd_o[62] (out)                                              0.1465   -0.0196 @   0.6726 f
  data arrival time                                                                    0.6726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7726


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0516    0.1956     0.5722 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       9.4815              0.0000     0.5722 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5722 r
  fifo_1__mem_fifo/data_o[90] (net)                     9.4815              0.0000     0.5722 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5722 r
  fifo_lo[130] (net)                                    9.4815              0.0000     0.5722 r
  U1923/IN2 (AND2X1)                                              0.0516   -0.0005 &   0.5717 r
  U1923/Q (AND2X1)                                                0.2078    0.1373 @   0.7090 r
  io_cmd_o[90] (net)                            4      62.0784              0.0000     0.7090 r
  io_cmd_o[90] (out)                                              0.2078   -0.0361 @   0.6728 r
  data arrival time                                                                    0.6728

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6728
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7728


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2039    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0395    0.1909     0.5537 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       4.9972              0.0000     0.5537 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5537 r
  fifo_1__mem_fifo/data_o[65] (net)                     4.9972              0.0000     0.5537 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5537 r
  fifo_lo[105] (net)                                    4.9972              0.0000     0.5537 r
  U1873/IN2 (AND2X1)                                              0.0395    0.0000 &   0.5538 r
  U1873/Q (AND2X1)                                                0.1964    0.1297 @   0.6835 r
  io_cmd_o[65] (net)                            4      57.5622              0.0000     0.6835 r
  io_cmd_o[65] (out)                                              0.1971   -0.0101 @   0.6734 r
  data arrival time                                                                    0.6734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7734


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.2044    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0571    0.2015     0.5637 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2      11.5951              0.0000     0.5637 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5637 r
  fifo_1__mem_fifo/data_o[93] (net)                    11.5951              0.0000     0.5637 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5637 r
  fifo_lo[133] (net)                                   11.5951              0.0000     0.5637 r
  U1929/IN2 (AND2X1)                                              0.0571   -0.0034 &   0.5603 r
  U1929/Q (AND2X1)                                                0.1675    0.1195 @   0.6798 r
  io_cmd_o[93] (net)                            4      47.9367              0.0000     0.6798 r
  io_cmd_o[93] (out)                                              0.1683   -0.0061 @   0.6737 r
  data arrival time                                                                    0.6737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7737


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.2040    0.0000     0.3623 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0641    0.2053     0.5677 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      14.2384              0.0000     0.5677 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5677 r
  fifo_1__mem_fifo/data_o[107] (net)                   14.2384              0.0000     0.5677 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5677 r
  fifo_lo[147] (net)                                   14.2384              0.0000     0.5677 r
  U1957/IN2 (AND2X1)                                              0.0641   -0.0071 &   0.5606 r
  U1957/Q (AND2X1)                                                0.1781    0.1269 @   0.6874 r
  io_cmd_o[107] (net)                           4      52.3693              0.0000     0.6874 r
  io_cmd_o[107] (out)                                             0.1781   -0.0133 @   0.6741 r
  data arrival time                                                                    0.6741

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7741


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0514    0.1983     0.5611 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2       9.4300              0.0000     0.5611 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5611 r
  fifo_1__mem_fifo/data_o[112] (net)                    9.4300              0.0000     0.5611 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5611 r
  fifo_lo[152] (net)                                    9.4300              0.0000     0.5611 r
  U1967/IN2 (AND2X1)                                              0.0514   -0.0046 &   0.5564 r
  U1967/Q (AND2X1)                                                0.1527    0.1127 @   0.6691 r
  io_cmd_o[112] (net)                           4      43.1018              0.0000     0.6691 r
  io_cmd_o[112] (out)                                             0.1534    0.0055 @   0.6747 r
  data arrival time                                                                    0.6747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7747


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1698    0.0000     0.3778 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0494    0.1944     0.5722 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       8.6310              0.0000     0.5722 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5722 r
  fifo_1__mem_fifo/data_o[79] (net)                     8.6310              0.0000     0.5722 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5722 r
  fifo_lo[119] (net)                                    8.6310              0.0000     0.5722 r
  U1901/IN2 (AND2X1)                                              0.0494   -0.0007 &   0.5715 r
  U1901/Q (AND2X1)                                                0.1612    0.1168 @   0.6883 r
  io_cmd_o[79] (net)                            4      46.2856              0.0000     0.6883 r
  io_cmd_o[79] (out)                                              0.1617   -0.0132 @   0.6751 r
  data arrival time                                                                    0.6751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7751


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0468    0.1957     0.5587 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       7.6643              0.0000     0.5587 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5587 r
  fifo_1__mem_fifo/data_o[103] (net)                    7.6643              0.0000     0.5587 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5587 r
  fifo_lo[143] (net)                                    7.6643              0.0000     0.5587 r
  U1949/IN2 (AND2X1)                                              0.0468   -0.0029 &   0.5558 r
  U1949/Q (AND2X1)                                                0.2412    0.1514 @   0.7073 r
  io_cmd_o[103] (net)                           4      73.4394              0.0000     0.7073 r
  io_cmd_o[103] (out)                                             0.2412   -0.0288 @   0.6785 r
  data arrival time                                                                    0.6785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7785


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3626     0.3626
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.2042    0.0000     0.3626 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0608    0.2035     0.5661 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      12.9925              0.0000     0.5661 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5661 r
  fifo_1__mem_fifo/data_o[92] (net)                    12.9925              0.0000     0.5661 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5661 r
  fifo_lo[132] (net)                                   12.9925              0.0000     0.5661 r
  U1927/IN2 (AND2X1)                                              0.0608   -0.0061 &   0.5601 r
  U1927/Q (AND2X1)                                                0.1879    0.1303 @   0.6904 r
  io_cmd_o[92] (net)                            4      55.5324              0.0000     0.6904 r
  io_cmd_o[92] (out)                                              0.1879   -0.0115 @   0.6789 r
  data arrival time                                                                    0.6789

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7789


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0480    0.1964     0.5594 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       8.1029              0.0000     0.5594 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[78] (net)                     8.1029              0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5594 r
  fifo_lo[118] (net)                                    8.1029              0.0000     0.5594 r
  U1899/IN2 (AND2X1)                                              0.0480   -0.0011 &   0.5583 r
  U1899/Q (AND2X1)                                                0.1879    0.1294 @   0.6877 r
  io_cmd_o[78] (net)                            4      55.8756              0.0000     0.6877 r
  io_cmd_o[78] (out)                                              0.1879   -0.0085 @   0.6793 r
  data arrival time                                                                    0.6793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7793


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.2042    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0541    0.1998     0.5622 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      10.4498              0.0000     0.5622 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[118] (net)                   10.4498              0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5622 r
  fifo_lo[158] (net)                                   10.4498              0.0000     0.5622 r
  U1979/IN2 (AND2X1)                                              0.0541   -0.0050 &   0.5572 r
  U1979/Q (AND2X1)                                                0.1634    0.1175 @   0.6748 r
  io_cmd_o[118] (net)                           4      46.6226              0.0000     0.6748 r
  io_cmd_o[118] (out)                                             0.1641    0.0053 @   0.6801 r
  data arrival time                                                                    0.6801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7801


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.2042    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0705    0.2087     0.5715 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      16.6822              0.0000     0.5715 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5715 r
  fifo_1__mem_fifo/data_o[113] (net)                   16.6822              0.0000     0.5715 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5715 r
  fifo_lo[153] (net)                                   16.6822              0.0000     0.5715 r
  U1969/IN2 (AND2X1)                                              0.0705   -0.0056 &   0.5658 r
  U1969/Q (AND2X1)                                                0.1597    0.1199 @   0.6857 r
  io_cmd_o[113] (net)                           4      46.1991              0.0000     0.6857 r
  io_cmd_o[113] (out)                                             0.1597   -0.0055 @   0.6802 r
  data arrival time                                                                    0.6802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7802


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2035    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0585    0.2022     0.5644 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2      12.1181              0.0000     0.5644 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[105] (net)                   12.1181              0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5644 r
  fifo_lo[145] (net)                                   12.1181              0.0000     0.5644 r
  U1953/IN2 (AND2X1)                                              0.0585   -0.0078 &   0.5566 r
  U1953/Q (AND2X1)                                                0.1624    0.1176 @   0.6742 r
  io_cmd_o[105] (net)                           4      46.2505              0.0000     0.6742 r
  io_cmd_o[105] (out)                                             0.1631    0.0063 @   0.6805 r
  data arrival time                                                                    0.6805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7805


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.2035    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0525    0.1988     0.5611 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       9.8188              0.0000     0.5611 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5611 r
  fifo_1__mem_fifo/data_o[69] (net)                     9.8188              0.0000     0.5611 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5611 r
  fifo_lo[109] (net)                                    9.8188              0.0000     0.5611 r
  U1881/IN2 (AND2X1)                                              0.0525    0.0002 &   0.5612 r
  U1881/Q (AND2X1)                                                0.1543    0.1141 @   0.6754 r
  io_cmd_o[69] (net)                            4      43.9548              0.0000     0.6754 r
  io_cmd_o[69] (out)                                              0.1548    0.0054 @   0.6807 r
  data arrival time                                                                    0.6807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7807


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2040    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0618    0.2040     0.5667 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      13.3561              0.0000     0.5667 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5667 r
  fifo_1__mem_fifo/data_o[100] (net)                   13.3561              0.0000     0.5667 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5667 r
  fifo_lo[140] (net)                                   13.3561              0.0000     0.5667 r
  U1943/IN2 (AND2X1)                                              0.0618   -0.0070 &   0.5597 r
  U1943/Q (AND2X1)                                                0.1794    0.1260 @   0.6857 r
  io_cmd_o[100] (net)                           4      52.2313              0.0000     0.6857 r
  io_cmd_o[100] (out)                                             0.1800   -0.0047 @   0.6810 r
  data arrival time                                                                    0.6810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7810


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.2042    0.0000     0.3620 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0548    0.2002     0.5622 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.7046              0.0000     0.5622 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[66] (net)                    10.7046              0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5622 r
  fifo_lo[106] (net)                                   10.7046              0.0000     0.5622 r
  U1875/IN2 (AND2X1)                                              0.0548   -0.0008 &   0.5614 r
  U1875/Q (AND2X1)                                                0.1554    0.1151 @   0.6765 r
  io_cmd_o[66] (net)                            4      44.3628              0.0000     0.6765 r
  io_cmd_o[66] (out)                                              0.1558    0.0050 @   0.6814 r
  data arrival time                                                                    0.6814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6814
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7814


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0540    0.1997     0.5625 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      10.3844              0.0000     0.5625 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5625 r
  fifo_1__mem_fifo/data_o[114] (net)                   10.3844              0.0000     0.5625 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5625 r
  fifo_lo[154] (net)                                   10.3844              0.0000     0.5625 r
  U1971/IN2 (AND2X1)                                              0.0540   -0.0028 &   0.5596 r
  U1971/Q (AND2X1)                                                0.1560    0.1163 @   0.6760 r
  io_cmd_o[114] (net)                           4      45.0855              0.0000     0.6760 r
  io_cmd_o[114] (out)                                             0.1560    0.0061 @   0.6820 r
  data arrival time                                                                    0.6820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7820


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.2039    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0454    0.1948     0.5578 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       7.1377              0.0000     0.5578 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5578 r
  fifo_1__mem_fifo/data_o[64] (net)                     7.1377              0.0000     0.5578 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5578 r
  fifo_lo[104] (net)                                    7.1377              0.0000     0.5578 r
  U1871/IN2 (AND2X1)                                              0.0454   -0.0006 &   0.5572 r
  U1871/Q (AND2X1)                                                0.2204    0.1402 @   0.6974 r
  io_cmd_o[64] (net)                            4      65.2742              0.0000     0.6974 r
  io_cmd_o[64] (out)                                              0.2213   -0.0152 @   0.6822 r
  data arrival time                                                                    0.6822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7822


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.2044    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0569    0.2014     0.5641 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      11.5200              0.0000     0.5641 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[101] (net)                   11.5200              0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5641 r
  fifo_lo[141] (net)                                   11.5200              0.0000     0.5641 r
  U1945/IN2 (AND2X1)                                              0.0569   -0.0027 &   0.5615 r
  U1945/Q (AND2X1)                                                0.1593    0.1164 @   0.6778 r
  io_cmd_o[101] (net)                           4      45.3397              0.0000     0.6778 r
  io_cmd_o[101] (out)                                             0.1599    0.0058 @   0.6836 r
  data arrival time                                                                    0.6836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7836


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.2043    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0538    0.2212     0.5834 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      12.9549              0.0000     0.5834 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5834 f
  fifo_1__mem_fifo/data_o[77] (net)                    12.9549              0.0000     0.5834 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5834 f
  fifo_lo[117] (net)                                   12.9549              0.0000     0.5834 f
  U1897/IN2 (AND2X1)                                              0.0538   -0.0052 &   0.5782 f
  U1897/Q (AND2X1)                                                0.1521    0.1267 @   0.7049 f
  io_cmd_o[77] (net)                            4      42.9651              0.0000     0.7049 f
  io_cmd_o[77] (out)                                              0.1521   -0.0210 @   0.6839 f
  data arrival time                                                                    0.6839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7839


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1697    0.0000     0.3763 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0496    0.1945     0.5708 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       8.6892              0.0000     0.5708 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5708 r
  fifo_1__mem_fifo/data_o[87] (net)                     8.6892              0.0000     0.5708 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5708 r
  fifo_lo[127] (net)                                    8.6892              0.0000     0.5708 r
  U1917/IN2 (AND2X1)                                              0.0496   -0.0015 &   0.5693 r
  U1917/Q (AND2X1)                                                0.2388    0.1498 @   0.7191 r
  io_cmd_o[87] (net)                            4      72.2960              0.0000     0.7191 r
  io_cmd_o[87] (out)                                              0.2388   -0.0349 @   0.6842 r
  data arrival time                                                                    0.6842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7842


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.2041    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0590    0.2025     0.5652 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      12.3046              0.0000     0.5652 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[121] (net)                   12.3046              0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5652 r
  fifo_lo[161] (net)                                   12.3046              0.0000     0.5652 r
  U1985/IN2 (AND2X1)                                              0.0590   -0.0026 &   0.5626 r
  U1985/Q (AND2X1)                                                0.1881    0.1301 @   0.6926 r
  io_cmd_o[121] (net)                           4      55.5648              0.0000     0.6926 r
  io_cmd_o[121] (out)                                             0.1881   -0.0080 @   0.6846 r
  data arrival time                                                                    0.6846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7846


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.1791    0.0000     0.3875 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0399    0.1892     0.5766 r
  fifo_1__mem_fifo/dff/data_o[0] (net)          2       5.1380              0.0000     0.5766 r
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5766 r
  fifo_1__mem_fifo/data_o[0] (net)                      5.1380              0.0000     0.5766 r
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.5766 r
  fifo_lo[48] (net)                                     5.1380              0.0000     0.5766 r
  U5082/IN2 (AND2X1)                                              0.0399    0.0000 &   0.5766 r
  U5082/Q (AND2X1)                                                0.2644    0.1568 @   0.7335 r
  io_cmd_o[0] (net)                             4      79.7320              0.0000     0.7335 r
  io_cmd_o[0] (out)                                               0.2644   -0.0486 @   0.6849 r
  data arrival time                                                                    0.6849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7849


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.2042    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0646    0.2056     0.5680 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      14.4310              0.0000     0.5680 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5680 r
  fifo_1__mem_fifo/data_o[110] (net)                   14.4310              0.0000     0.5680 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5680 r
  fifo_lo[150] (net)                                   14.4310              0.0000     0.5680 r
  U1963/IN2 (AND2X1)                                              0.0646   -0.0031 &   0.5649 r
  U1963/Q (AND2X1)                                                0.1950    0.1332 @   0.6982 r
  io_cmd_o[110] (net)                           4      57.6729              0.0000     0.6982 r
  io_cmd_o[110] (out)                                             0.1950   -0.0121 @   0.6861 r
  data arrival time                                                                    0.6861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7861


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0575    0.2016     0.5644 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      11.7390              0.0000     0.5644 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[115] (net)                   11.7390              0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5644 r
  fifo_lo[155] (net)                                   11.7390              0.0000     0.5644 r
  U1973/IN2 (AND2X1)                                              0.0575   -0.0023 &   0.5622 r
  U1973/Q (AND2X1)                                                0.1571    0.1172 @   0.6794 r
  io_cmd_o[115] (net)                           4      45.4184              0.0000     0.6794 r
  io_cmd_o[115] (out)                                             0.1571    0.0068 @   0.6863 r
  data arrival time                                                                    0.6863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7863


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0457    0.1951     0.5580 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2       7.2604              0.0000     0.5580 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5580 r
  fifo_1__mem_fifo/data_o[74] (net)                     7.2604              0.0000     0.5580 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5580 r
  fifo_lo[114] (net)                                    7.2604              0.0000     0.5580 r
  U1891/IN2 (AND2X1)                                              0.0457    0.0001 &   0.5581 r
  U1891/Q (AND2X1)                                                0.2174    0.1416 @   0.6997 r
  io_cmd_o[74] (net)                            4      65.6587              0.0000     0.6997 r
  io_cmd_o[74] (out)                                              0.2174   -0.0134 @   0.6863 r
  data arrival time                                                                    0.6863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7863


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.2041    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0575    0.2017     0.5641 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      11.7306              0.0000     0.5641 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[119] (net)                   11.7306              0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5641 r
  fifo_lo[159] (net)                                   11.7306              0.0000     0.5641 r
  U1981/IN2 (AND2X1)                                              0.0575   -0.0052 &   0.5589 r
  U1981/Q (AND2X1)                                                0.2336    0.1499 @   0.7087 r
  io_cmd_o[119] (net)                           4      70.9798              0.0000     0.7087 r
  io_cmd_o[119] (out)                                             0.2336   -0.0222 @   0.6866 r
  data arrival time                                                                    0.6866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7866


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1697    0.0000     0.3767 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0412    0.1893     0.5659 r
  fifo_1__mem_fifo/dff/data_o[99] (net)         2       5.5987              0.0000     0.5659 r
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5659 r
  fifo_1__mem_fifo/data_o[99] (net)                     5.5987              0.0000     0.5659 r
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5659 r
  fifo_lo[139] (net)                                    5.5987              0.0000     0.5659 r
  U1941/IN2 (AND2X1)                                              0.0412    0.0000 &   0.5660 r
  U1941/Q (AND2X1)                                                0.2264    0.1444 @   0.7103 r
  io_cmd_o[99] (net)                            4      68.5003              0.0000     0.7103 r
  io_cmd_o[99] (out)                                              0.2264   -0.0231 @   0.6872 r
  data arrival time                                                                    0.6872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7872


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0419    0.1905     0.5796 r
  fifo_1__mem_fifo/dff/data_o[28] (net)         2       5.8362              0.0000     0.5796 r
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5796 r
  fifo_1__mem_fifo/data_o[28] (net)                     5.8362              0.0000     0.5796 r
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.5796 r
  fifo_lo[75] (net)                                     5.8362              0.0000     0.5796 r
  U1812/IN2 (MUX21X1)                                             0.0419    0.0000 &   0.5796 r
  U1812/Q (MUX21X1)                                               0.2805    0.1826 @   0.7623 r
  io_cmd_o[28] (net)                            4      83.9954              0.0000     0.7623 r
  io_cmd_o[28] (out)                                              0.2805   -0.0748 @   0.6875 r
  data arrival time                                                                    0.6875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7875


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1792    0.0000     0.3894 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0488    0.1948     0.5843 r
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       8.4040              0.0000     0.5843 r
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5843 r
  fifo_0__mem_fifo/data_o[28] (net)                     8.4040              0.0000     0.5843 r
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5843 r
  fifo_lo[26] (net)                                     8.4040              0.0000     0.5843 r
  U1812/IN1 (MUX21X1)                                             0.0488   -0.0038 &   0.5805 r
  U1812/Q (MUX21X1)                                               0.2805    0.1823 @   0.7628 r
  io_cmd_o[28] (net)                            4      83.9954              0.0000     0.7628 r
  io_cmd_o[28] (out)                                              0.2805   -0.0748 @   0.6880 r
  data arrival time                                                                    0.6880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7880


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0742    0.2078     0.5844 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      18.0684              0.0000     0.5844 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5844 r
  fifo_1__mem_fifo/data_o[94] (net)                    18.0684              0.0000     0.5844 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5844 r
  fifo_lo[134] (net)                                   18.0684              0.0000     0.5844 r
  U1931/IN2 (AND2X1)                                              0.0742   -0.0045 &   0.5799 r
  U1931/Q (AND2X1)                                                0.1728    0.1261 @   0.7060 r
  io_cmd_o[94] (net)                            4      50.6351              0.0000     0.7060 r
  io_cmd_o[94] (out)                                              0.1728   -0.0177 @   0.6883 r
  data arrival time                                                                    0.6883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7883


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.2041    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0419    0.2130     0.5755 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2       7.6633              0.0000     0.5755 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[116] (net)                    7.6633              0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5755 f
  fifo_lo[156] (net)                                    7.6633              0.0000     0.5755 f
  U1975/IN2 (AND2X1)                                              0.0419   -0.0032 &   0.5723 f
  U1975/Q (AND2X1)                                                0.1648    0.1298 @   0.7021 f
  io_cmd_o[116] (net)                           4      46.7573              0.0000     0.7021 f
  io_cmd_o[116] (out)                                             0.1648   -0.0134 @   0.6886 f
  data arrival time                                                                    0.6886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7886


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.2042    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0617    0.2040     0.5665 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2      13.3394              0.0000     0.5665 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5665 r
  fifo_1__mem_fifo/data_o[106] (net)                   13.3394              0.0000     0.5665 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5665 r
  fifo_lo[146] (net)                                   13.3394              0.0000     0.5665 r
  U1955/IN2 (AND2X1)                                              0.0617   -0.0055 &   0.5609 r
  U1955/Q (AND2X1)                                                0.1664    0.1217 @   0.6826 r
  io_cmd_o[106] (net)                           4      48.5178              0.0000     0.6826 r
  io_cmd_o[106] (out)                                             0.1664    0.0066 @   0.6892 r
  data arrival time                                                                    0.6892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7892


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1696    0.0000     0.3767 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0693    0.2053     0.5820 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      16.2284              0.0000     0.5820 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5820 r
  fifo_1__mem_fifo/data_o[88] (net)                    16.2284              0.0000     0.5820 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5820 r
  fifo_lo[128] (net)                                   16.2284              0.0000     0.5820 r
  U1919/IN2 (AND2X1)                                              0.0693   -0.0064 &   0.5756 r
  U1919/Q (AND2X1)                                                0.1761    0.1255 @   0.7011 r
  io_cmd_o[88] (net)                            4      51.1263              0.0000     0.7011 r
  io_cmd_o[88] (out)                                              0.1767   -0.0116 @   0.6895 r
  data arrival time                                                                    0.6895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7895


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0425    0.1885     0.5655 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2       6.0657              0.0000     0.5655 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5655 r
  fifo_1__mem_fifo/data_o[29] (net)                     6.0657              0.0000     0.5655 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.5655 r
  fifo_lo[76] (net)                                     6.0657              0.0000     0.5655 r
  U1814/IN2 (MUX21X1)                                             0.0425    0.0000 &   0.5656 r
  U1814/Q (MUX21X1)                                               0.2875    0.1844 @   0.7500 r
  io_cmd_o[29] (net)                            4      85.8450              0.0000     0.7500 r
  io_cmd_o[29] (out)                                              0.2875   -0.0602 @   0.6898 r
  data arrival time                                                                    0.6898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7898


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1501    0.0000     0.3771 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0430    0.1889     0.5660 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2       6.2330              0.0000     0.5660 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5660 r
  fifo_1__mem_fifo/data_o[22] (net)                     6.2330              0.0000     0.5660 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.5660 r
  fifo_lo[69] (net)                                     6.2330              0.0000     0.5660 r
  U1800/IN2 (MUX21X1)                                             0.0430    0.0000 &   0.5660 r
  U1800/Q (MUX21X1)                                               0.3041    0.1910 @   0.7570 r
  io_cmd_o[22] (net)                            4      91.2479              0.0000     0.7570 r
  io_cmd_o[22] (out)                                              0.3041   -0.0671 @   0.6899 r
  data arrival time                                                                    0.6899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7899


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3738     0.3738
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1647    0.0000     0.3738 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0416    0.1891     0.5629 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       5.7395              0.0000     0.5629 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5629 r
  fifo_1__mem_fifo/data_o[91] (net)                     5.7395              0.0000     0.5629 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5629 r
  fifo_lo[131] (net)                                    5.7395              0.0000     0.5629 r
  U1925/IN2 (AND2X1)                                              0.0416    0.0000 &   0.5630 r
  U1925/Q (AND2X1)                                                0.1969    0.1312 @   0.6942 r
  io_cmd_o[91] (net)                            4      58.4114              0.0000     0.6942 r
  io_cmd_o[91] (out)                                              0.1969   -0.0041 @   0.6901 r
  data arrival time                                                                    0.6901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7901


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0539    0.1996     0.5626 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      10.3711              0.0000     0.5626 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5626 r
  fifo_1__mem_fifo/data_o[84] (net)                    10.3711              0.0000     0.5626 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5626 r
  fifo_lo[124] (net)                                   10.3711              0.0000     0.5626 r
  U1911/IN2 (AND2X1)                                              0.0539   -0.0019 &   0.5608 r
  U1911/Q (AND2X1)                                                0.1870    0.1286 @   0.6893 r
  io_cmd_o[84] (net)                            4      54.9082              0.0000     0.6893 r
  io_cmd_o[84] (out)                                              0.1876    0.0020 @   0.6913 r
  data arrival time                                                                    0.6913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7913


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0351    0.2030     0.5800 f
  fifo_1__mem_fifo/dff/data_o[17] (net)         2       4.6897              0.0000     0.5800 f
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5800 f
  fifo_1__mem_fifo/data_o[17] (net)                     4.6897              0.0000     0.5800 f
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.5800 f
  fifo_lo[64] (net)                                     4.6897              0.0000     0.5800 f
  U1790/IN2 (MUX21X1)                                             0.0351    0.0000 &   0.5800 f
  U1790/Q (MUX21X1)                                               0.2922    0.1987 @   0.7787 f
  io_cmd_o[17] (net)                            4      89.6232              0.0000     0.7787 f
  io_cmd_o[17] (out)                                              0.2922   -0.0854 @   0.6933 f
  data arrival time                                                                    0.6933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7933


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0364    0.2057     0.5823 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       5.2525              0.0000     0.5823 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[67] (net)                     5.2525              0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5823 f
  fifo_lo[107] (net)                                    5.2525              0.0000     0.5823 f
  U1877/IN2 (AND2X1)                                              0.0364    0.0000 &   0.5823 f
  U1877/Q (AND2X1)                                                0.1515    0.1225 @   0.7048 f
  io_cmd_o[67] (net)                            4      42.8431              0.0000     0.7048 f
  io_cmd_o[67] (out)                                              0.1515   -0.0112 @   0.6936 f
  data arrival time                                                                    0.6936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7936


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.2040    0.0000     0.3623 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0680    0.2074     0.5696 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      15.7113              0.0000     0.5696 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5696 r
  fifo_1__mem_fifo/data_o[97] (net)                    15.7113              0.0000     0.5696 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5696 r
  fifo_lo[137] (net)                                   15.7113              0.0000     0.5696 r
  U1937/IN2 (AND2X1)                                              0.0680   -0.0061 &   0.5635 r
  U1937/Q (AND2X1)                                                0.1892    0.1314 @   0.6949 r
  io_cmd_o[97] (net)                            4      55.7925              0.0000     0.6949 r
  io_cmd_o[97] (out)                                              0.1892   -0.0011 @   0.6938 r
  data arrival time                                                                    0.6938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7938


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0393    0.2110     0.5740 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       6.5657              0.0000     0.5740 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5740 f
  fifo_1__mem_fifo/data_o[75] (net)                     6.5657              0.0000     0.5740 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5740 f
  fifo_lo[115] (net)                                    6.5657              0.0000     0.5740 f
  U1893/IN2 (AND2X1)                                              0.0393    0.0001 &   0.5741 f
  U1893/Q (AND2X1)                                                0.1868    0.1398 @   0.7139 f
  io_cmd_o[75] (net)                            4      53.5169              0.0000     0.7139 f
  io_cmd_o[75] (out)                                              0.1868   -0.0198 @   0.6941 f
  data arrival time                                                                    0.6941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7941


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  fifo_1__mem_fifo/dff/data_r_reg_63_/CLK (DFFX1)                 0.1696    0.0000     0.3767 r
  fifo_1__mem_fifo/dff/data_r_reg_63_/Q (DFFX1)                   0.0394    0.2081     0.5848 f
  fifo_1__mem_fifo/dff/data_o[63] (net)         2       6.5528              0.0000     0.5848 f
  fifo_1__mem_fifo/dff/data_o[63] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5848 f
  fifo_1__mem_fifo/data_o[63] (net)                     6.5528              0.0000     0.5848 f
  fifo_1__mem_fifo/data_o[63] (bsg_one_fifo_width_p570_3)                   0.0000     0.5848 f
  fifo_lo[103] (net)                                    6.5528              0.0000     0.5848 f
  U1869/IN2 (AND2X1)                                              0.0394    0.0001 &   0.5849 f
  U1869/Q (AND2X1)                                                0.2542    0.1702 @   0.7550 f
  io_cmd_o[63] (net)                            4      74.9494              0.0000     0.7550 f
  io_cmd_o[63] (out)                                              0.2542   -0.0609 @   0.6941 f
  data arrival time                                                                    0.6941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7941


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0423    0.1907     0.5799 r
  fifo_1__mem_fifo/dff/data_o[14] (net)         2       5.9813              0.0000     0.5799 r
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5799 r
  fifo_1__mem_fifo/data_o[14] (net)                     5.9813              0.0000     0.5799 r
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.5799 r
  fifo_lo[61] (net)                                     5.9813              0.0000     0.5799 r
  U1784/IN2 (MUX21X1)                                             0.0423    0.0000 &   0.5800 r
  U1784/Q (MUX21X1)                                               0.3202    0.1973 @   0.7773 r
  io_cmd_o[14] (net)                            4      96.5487              0.0000     0.7773 r
  io_cmd_o[14] (out)                                              0.3202   -0.0830 @   0.6943 r
  data arrival time                                                                    0.6943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6943
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7943


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0446    0.2149     0.5777 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       8.8916              0.0000     0.5777 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[80] (net)                     8.8916              0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5777 f
  fifo_lo[120] (net)                                    8.8916              0.0000     0.5777 f
  U1903/IN2 (AND2X1)                                              0.0446   -0.0017 &   0.5760 f
  U1903/Q (AND2X1)                                                0.1623    0.1292 @   0.7051 f
  io_cmd_o[80] (net)                            4      45.9503              0.0000     0.7051 f
  io_cmd_o[80] (out)                                              0.1623   -0.0107 @   0.6944 f
  data arrival time                                                                    0.6944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7944


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.2039    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0390    0.2108     0.5738 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       6.4497              0.0000     0.5738 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5738 f
  fifo_1__mem_fifo/data_o[70] (net)                     6.4497              0.0000     0.5738 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5738 f
  fifo_lo[110] (net)                                    6.4497              0.0000     0.5738 f
  U1883/IN2 (AND2X1)                                              0.0390    0.0001 &   0.5738 f
  U1883/Q (AND2X1)                                                0.1838    0.1388 @   0.7127 f
  io_cmd_o[70] (net)                            4      52.8255              0.0000     0.7127 f
  io_cmd_o[70] (out)                                              0.1838   -0.0177 @   0.6949 f
  data arrival time                                                                    0.6949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7949


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1791    0.0000     0.3870 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0413    0.1901     0.5771 r
  fifo_1__mem_fifo/dff/data_o[9] (net)          2       5.6329              0.0000     0.5771 r
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5771 r
  fifo_1__mem_fifo/data_o[9] (net)                      5.6329              0.0000     0.5771 r
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.5771 r
  fifo_lo[56] (net)                                     5.6329              0.0000     0.5771 r
  U1774/IN2 (MUX21X1)                                             0.0413    0.0000 &   0.5771 r
  U1774/Q (MUX21X1)                                               0.2974    0.1903 @   0.7674 r
  io_cmd_o[9] (net)                             4      89.7844              0.0000     0.7674 r
  io_cmd_o[9] (out)                                               0.2974   -0.0724 @   0.6950 r
  data arrival time                                                                    0.6950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7950


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1696    0.0000     0.3767 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0444    0.1914     0.5681 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       6.7503              0.0000     0.5681 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5681 r
  fifo_1__mem_fifo/data_o[76] (net)                     6.7503              0.0000     0.5681 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5681 r
  fifo_lo[116] (net)                                    6.7503              0.0000     0.5681 r
  U1895/IN2 (AND2X1)                                              0.0444    0.0001 &   0.5681 r
  U1895/Q (AND2X1)                                                0.2175    0.1391 @   0.7072 r
  io_cmd_o[76] (net)                            4      64.4182              0.0000     0.7072 r
  io_cmd_o[76] (out)                                              0.2184   -0.0117 @   0.6955 r
  data arrival time                                                                    0.6955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7955


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.2042    0.0000     0.3621 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0556    0.2224     0.5845 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      13.7469              0.0000     0.5845 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5845 f
  fifo_1__mem_fifo/data_o[81] (net)                    13.7469              0.0000     0.5845 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5845 f
  fifo_lo[121] (net)                                   13.7469              0.0000     0.5845 f
  U1905/IN2 (AND2X1)                                              0.0556   -0.0013 &   0.5832 f
  U1905/Q (AND2X1)                                                0.1548    0.1287 @   0.7118 f
  io_cmd_o[81] (net)                            4      43.9132              0.0000     0.7118 f
  io_cmd_o[81] (out)                                              0.1548   -0.0159 @   0.6959 f
  data arrival time                                                                    0.6959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7959


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1697    0.0000     0.3764 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0505    0.1950     0.5714 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       9.0515              0.0000     0.5714 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5714 r
  fifo_1__mem_fifo/data_o[95] (net)                     9.0515              0.0000     0.5714 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5714 r
  fifo_lo[135] (net)                                    9.0515              0.0000     0.5714 r
  U1933/IN2 (AND2X1)                                              0.0505   -0.0018 &   0.5696 r
  U1933/Q (AND2X1)                                                0.1958    0.1316 @   0.7012 r
  io_cmd_o[95] (net)                            4      57.9066              0.0000     0.7012 r
  io_cmd_o[95] (out)                                              0.1958   -0.0051 @   0.6961 r
  data arrival time                                                                    0.6961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7961


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0431    0.2139     0.5769 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2       8.2315              0.0000     0.5769 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5769 f
  fifo_1__mem_fifo/data_o[108] (net)                    8.2315              0.0000     0.5769 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5769 f
  fifo_lo[148] (net)                                    8.2315              0.0000     0.5769 f
  U1959/IN2 (AND2X1)                                              0.0431   -0.0012 &   0.5757 f
  U1959/Q (AND2X1)                                                0.1961    0.1439 @   0.7196 f
  io_cmd_o[108] (net)                           4      56.9584              0.0000     0.7196 f
  io_cmd_o[108] (out)                                             0.1961   -0.0228 @   0.6968 f
  data arrival time                                                                    0.6968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7968


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.2041    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0504    0.2188     0.5812 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      11.4250              0.0000     0.5812 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[96] (net)                    11.4250              0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5812 f
  fifo_lo[136] (net)                                   11.4250              0.0000     0.5812 f
  U1935/IN2 (AND2X1)                                              0.0504   -0.0005 &   0.5807 f
  U1935/Q (AND2X1)                                                0.1743    0.1360 @   0.7168 f
  io_cmd_o[96] (net)                            4      49.5388              0.0000     0.7168 f
  io_cmd_o[96] (out)                                              0.1743   -0.0199 @   0.6969 f
  data arrival time                                                                    0.6969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7969


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3629     0.3629
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2044    0.0000     0.3629 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0783    0.2126     0.5755 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      19.6061              0.0000     0.5755 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5755 r
  fifo_1__mem_fifo/data_o[111] (net)                   19.6061              0.0000     0.5755 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5755 r
  fifo_lo[151] (net)                                   19.6061              0.0000     0.5755 r
  U1965/IN2 (AND2X1)                                              0.0783   -0.0057 &   0.5698 r
  U1965/Q (AND2X1)                                                0.1582    0.1204 @   0.6901 r
  io_cmd_o[111] (net)                           4      45.0546              0.0000     0.6901 r
  io_cmd_o[111] (out)                                             0.1582    0.0068 @   0.6969 r
  data arrival time                                                                    0.6969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7969


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3877     0.3877
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1792    0.0000     0.3877 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0431    0.1913     0.5789 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2       6.2692              0.0000     0.5789 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5789 r
  fifo_1__mem_fifo/data_o[21] (net)                     6.2692              0.0000     0.5789 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.5789 r
  fifo_lo[68] (net)                                     6.2692              0.0000     0.5789 r
  U1798/IN2 (MUX21X1)                                             0.0431    0.0000 &   0.5789 r
  U1798/Q (MUX21X1)                                               0.2934    0.1880 @   0.7670 r
  io_cmd_o[21] (net)                            4      88.2546              0.0000     0.7670 r
  io_cmd_o[21] (out)                                              0.2934   -0.0691 @   0.6979 r
  data arrival time                                                                    0.6979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7979


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.2042    0.0000     0.3625 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0542    0.2214     0.5839 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      13.1379              0.0000     0.5839 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5839 f
  fifo_1__mem_fifo/data_o[68] (net)                    13.1379              0.0000     0.5839 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5839 f
  fifo_lo[108] (net)                                   13.1379              0.0000     0.5839 f
  U1879/IN2 (AND2X1)                                              0.0542   -0.0075 &   0.5764 f
  U1879/Q (AND2X1)                                                0.1678    0.1342 @   0.7106 f
  io_cmd_o[68] (net)                            4      47.7379              0.0000     0.7106 f
  io_cmd_o[68] (out)                                              0.1678   -0.0117 @   0.6989 f
  data arrival time                                                                    0.6989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7989


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1792    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0507    0.1959     0.5856 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2       9.1215              0.0000     0.5856 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5856 r
  fifo_0__mem_fifo/data_o[14] (net)                     9.1215              0.0000     0.5856 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5856 r
  fifo_lo[12] (net)                                     9.1215              0.0000     0.5856 r
  U1784/IN1 (MUX21X1)                                             0.0507   -0.0009 &   0.5847 r
  U1784/Q (MUX21X1)                                               0.3202    0.1973 @   0.7820 r
  io_cmd_o[14] (net)                            4      96.5487              0.0000     0.7820 r
  io_cmd_o[14] (out)                                              0.3202   -0.0830 @   0.6990 r
  data arrival time                                                                    0.6990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7990


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0451    0.2152     0.5780 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2       9.1123              0.0000     0.5780 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5780 f
  fifo_1__mem_fifo/data_o[112] (net)                    9.1123              0.0000     0.5780 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5780 f
  fifo_lo[152] (net)                                    9.1123              0.0000     0.5780 f
  U1967/IN2 (AND2X1)                                              0.0451   -0.0041 &   0.5740 f
  U1967/Q (AND2X1)                                                0.1512    0.1235 @   0.6975 f
  io_cmd_o[112] (net)                           4      42.3561              0.0000     0.6975 f
  io_cmd_o[112] (out)                                             0.1512    0.0018 @   0.6993 f
  data arrival time                                                                    0.6993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7993


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0369    0.2090     0.5720 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       5.5047              0.0000     0.5720 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5720 f
  fifo_1__mem_fifo/data_o[59] (net)                     5.5047              0.0000     0.5720 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5720 f
  fifo_lo[99] (net)                                     5.5047              0.0000     0.5720 f
  U1861/IN2 (AND2X1)                                              0.0369   -0.0010 &   0.5710 f
  U1861/Q (AND2X1)                                                0.1793    0.1360 @   0.7070 f
  io_cmd_o[59] (net)                            4      51.3864              0.0000     0.7070 f
  io_cmd_o[59] (out)                                              0.1793   -0.0077 @   0.6993 f
  data arrival time                                                                    0.6993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7993


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.2039    0.0000     0.3625 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0618    0.2040     0.5666 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      13.3760              0.0000     0.5666 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5666 r
  fifo_1__mem_fifo/data_o[109] (net)                   13.3760              0.0000     0.5666 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5666 r
  fifo_lo[149] (net)                                   13.3760              0.0000     0.5666 r
  U1961/IN2 (AND2X1)                                              0.0618   -0.0056 &   0.5609 r
  U1961/Q (AND2X1)                                                0.1949    0.1333 @   0.6942 r
  io_cmd_o[109] (net)                           4      57.7969              0.0000     0.6942 r
  io_cmd_o[109] (out)                                             0.1949    0.0055 @   0.6998 r
  data arrival time                                                                    0.6998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.6998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.7998


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3936     0.3936
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1782    0.0000     0.3936 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0584    0.2000     0.5937 r
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      12.0508              0.0000     0.5937 r
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5937 r
  fifo_0__mem_fifo/data_o[17] (net)                    12.0508              0.0000     0.5937 r
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.5937 r
  fifo_lo[15] (net)                                    12.0508              0.0000     0.5937 r
  U1790/IN1 (MUX21X1)                                             0.0584    0.0003 &   0.5940 r
  U1790/Q (MUX21X1)                                               0.3008    0.1919 @   0.7859 r
  io_cmd_o[17] (net)                            4      90.3690              0.0000     0.7859 r
  io_cmd_o[17] (out)                                              0.3008   -0.0851 @   0.7007 r
  data arrival time                                                                    0.7007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8007


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2039    0.0000     0.3625 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0513    0.2194     0.5820 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      11.8542              0.0000     0.5820 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5820 f
  fifo_1__mem_fifo/data_o[120] (net)                   11.8542              0.0000     0.5820 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.5820 f
  fifo_lo[160] (net)                                   11.8542              0.0000     0.5820 f
  U1983/IN2 (AND2X1)                                              0.0513   -0.0038 &   0.5782 f
  U1983/Q (AND2X1)                                                0.1663    0.1325 @   0.7107 f
  io_cmd_o[120] (net)                           4      47.1348              0.0000     0.7107 f
  io_cmd_o[120] (out)                                             0.1663   -0.0095 @   0.7012 f
  data arrival time                                                                    0.7012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8012


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0453    0.2125     0.5890 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       9.1637              0.0000     0.5890 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5890 f
  fifo_1__mem_fifo/data_o[90] (net)                     9.1637              0.0000     0.5890 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5890 f
  fifo_lo[130] (net)                                    9.1637              0.0000     0.5890 f
  U1923/IN2 (AND2X1)                                              0.0453   -0.0005 &   0.5886 f
  U1923/Q (AND2X1)                                                0.2101    0.1511 @   0.7397 f
  io_cmd_o[90] (net)                            4      61.3327              0.0000     0.7397 f
  io_cmd_o[90] (out)                                              0.2101   -0.0384 @   0.7013 f
  data arrival time                                                                    0.7013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8013


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0540    0.1977     0.5869 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      10.4048              0.0000     0.5869 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5869 r
  fifo_0__mem_fifo/data_o[21] (net)                    10.4048              0.0000     0.5869 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5869 r
  fifo_lo[19] (net)                                    10.4048              0.0000     0.5869 r
  U1798/IN1 (MUX21X1)                                             0.0540   -0.0050 &   0.5819 r
  U1798/Q (MUX21X1)                                               0.2934    0.1886 @   0.7706 r
  io_cmd_o[21] (net)                            4      88.2546              0.0000     0.7706 r
  io_cmd_o[21] (out)                                              0.2934   -0.0691 @   0.7015 r
  data arrival time                                                                    0.7015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8015


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1698    0.0000     0.3778 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0434    0.2112     0.5889 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       8.3132              0.0000     0.5889 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5889 f
  fifo_1__mem_fifo/data_o[79] (net)                     8.3132              0.0000     0.5889 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5889 f
  fifo_lo[119] (net)                                    8.3132              0.0000     0.5889 f
  U1901/IN2 (AND2X1)                                              0.0434   -0.0005 &   0.5884 f
  U1901/Q (AND2X1)                                                0.1603    0.1283 @   0.7167 f
  io_cmd_o[79] (net)                            4      45.5399              0.0000     0.7167 f
  io_cmd_o[79] (out)                                              0.1603   -0.0147 @   0.7020 f
  data arrival time                                                                    0.7020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8020


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1501    0.0000     0.3773 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0462    0.1910     0.5682 r
  fifo_1__mem_fifo/dff/data_o[36] (net)         2       7.3804              0.0000     0.5682 r
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5682 r
  fifo_1__mem_fifo/data_o[36] (net)                     7.3804              0.0000     0.5682 r
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.5682 r
  fifo_lo[83] (net)                                     7.3804              0.0000     0.5682 r
  U1828/IN2 (MUX21X1)                                             0.0462    0.0001 &   0.5683 r
  U1828/Q (MUX21X1)                                               0.3122    0.1945 @   0.7628 r
  io_cmd_o[36] (net)                            5      93.7100              0.0000     0.7628 r
  io_cmd_o[36] (out)                                              0.3122   -0.0603 @   0.7025 r
  data arrival time                                                                    0.7025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8025


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2039    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0349    0.2075     0.5703 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       4.6795              0.0000     0.5703 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5703 f
  fifo_1__mem_fifo/data_o[65] (net)                     4.6795              0.0000     0.5703 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5703 f
  fifo_lo[105] (net)                                    4.6795              0.0000     0.5703 f
  U1873/IN2 (AND2X1)                                              0.0349    0.0000 &   0.5703 f
  U1873/Q (AND2X1)                                                0.1968    0.1441 @   0.7145 f
  io_cmd_o[65] (net)                            4      56.8164              0.0000     0.7145 f
  io_cmd_o[65] (out)                                              0.1968   -0.0119 @   0.7026 f
  data arrival time                                                                    0.7026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8026


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.2040    0.0000     0.3623 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0560    0.2226     0.5850 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      13.9207              0.0000     0.5850 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5850 f
  fifo_1__mem_fifo/data_o[107] (net)                   13.9207              0.0000     0.5850 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5850 f
  fifo_lo[147] (net)                                   13.9207              0.0000     0.5850 f
  U1957/IN2 (AND2X1)                                              0.0560   -0.0064 &   0.5786 f
  U1957/Q (AND2X1)                                                0.1788    0.1390 @   0.7175 f
  io_cmd_o[107] (net)                           4      51.6235              0.0000     0.7175 f
  io_cmd_o[107] (out)                                             0.1788   -0.0147 @   0.7028 f
  data arrival time                                                                    0.7028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8028


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.2044    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0500    0.2186     0.5808 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2      11.2773              0.0000     0.5808 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5808 f
  fifo_1__mem_fifo/data_o[93] (net)                    11.2773              0.0000     0.5808 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5808 f
  fifo_lo[133] (net)                                   11.2773              0.0000     0.5808 f
  U1929/IN2 (AND2X1)                                              0.0500   -0.0027 &   0.5781 f
  U1929/Q (AND2X1)                                                0.1665    0.1323 @   0.7104 f
  io_cmd_o[93] (net)                            4      47.1910              0.0000     0.7104 f
  io_cmd_o[93] (out)                                              0.1665   -0.0073 @   0.7031 f
  data arrival time                                                                    0.7031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8031


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.2043    0.0000     0.3621 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0624    0.2267     0.5889 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      16.7413              0.0000     0.5889 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5889 f
  fifo_1__mem_fifo/data_o[72] (net)                    16.7413              0.0000     0.5889 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5889 f
  fifo_lo[112] (net)                                   16.7413              0.0000     0.5889 f
  U1887/IN2 (AND2X1)                                              0.0624   -0.0056 &   0.5832 f
  U1887/Q (AND2X1)                                                0.1509    0.1280 @   0.7112 f
  io_cmd_o[72] (net)                            4      42.5419              0.0000     0.7112 f
  io_cmd_o[72] (out)                                              0.1509   -0.0080 @   0.7032 f
  data arrival time                                                                    0.7032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8032


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0473    0.1932     0.5698 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       7.8134              0.0000     0.5698 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5698 r
  fifo_1__mem_fifo/data_o[82] (net)                     7.8134              0.0000     0.5698 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5698 r
  fifo_lo[122] (net)                                    7.8134              0.0000     0.5698 r
  U1907/IN2 (AND2X1)                                              0.0473   -0.0011 &   0.5686 r
  U1907/Q (AND2X1)                                                0.1909    0.1282 @   0.6968 r
  io_cmd_o[82] (net)                            4      55.6630              0.0000     0.6968 r
  io_cmd_o[82] (out)                                              0.1917    0.0074 @   0.7042 r
  data arrival time                                                                    0.7042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8042


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0440    0.1895     0.5665 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2       6.6030              0.0000     0.5665 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5665 r
  fifo_1__mem_fifo/data_o[19] (net)                     6.6030              0.0000     0.5665 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.5665 r
  fifo_lo[66] (net)                                     6.6030              0.0000     0.5665 r
  U1794/IN2 (MUX21X1)                                             0.0440    0.0000 &   0.5665 r
  U1794/Q (MUX21X1)                                               0.3007    0.1898 @   0.7564 r
  io_cmd_o[19] (net)                            4      90.1220              0.0000     0.7564 r
  io_cmd_o[19] (out)                                              0.3007   -0.0521 @   0.7043 r
  data arrival time                                                                    0.7043

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8043


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0404    0.1887     0.5654 r
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       5.3187              0.0000     0.5654 r
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[71] (net)                     5.3187              0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5654 r
  fifo_lo[111] (net)                                    5.3187              0.0000     0.5654 r
  U1885/IN2 (AND2X1)                                              0.0404   -0.0006 &   0.5648 r
  U1885/Q (AND2X1)                                                0.2213    0.1422 @   0.7070 r
  io_cmd_o[71] (net)                            4      66.8345              0.0000     0.7070 r
  io_cmd_o[71] (out)                                              0.2213   -0.0024 @   0.7046 r
  data arrival time                                                                    0.7046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8046


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0510    0.1980     0.5608 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       9.2528              0.0000     0.5608 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[73] (net)                     9.2528              0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5608 r
  fifo_lo[113] (net)                                    9.2528              0.0000     0.5608 r
  U1889/IN2 (AND2X1)                                              0.0510   -0.0010 &   0.5598 r
  U1889/Q (AND2X1)                                                0.2061    0.1365 @   0.6963 r
  io_cmd_o[73] (net)                            4      61.5204              0.0000     0.6963 r
  io_cmd_o[73] (out)                                              0.2061    0.0093 @   0.7057 r
  data arrival time                                                                    0.7057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8057


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0421    0.2132     0.5763 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       7.7851              0.0000     0.5763 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[78] (net)                     7.7851              0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5763 f
  fifo_lo[118] (net)                                    7.7851              0.0000     0.5763 f
  U1899/IN2 (AND2X1)                                              0.0421   -0.0010 &   0.5753 f
  U1899/Q (AND2X1)                                                0.1895    0.1414 @   0.7166 f
  io_cmd_o[78] (net)                            4      55.1298              0.0000     0.7166 f
  io_cmd_o[78] (out)                                              0.1895   -0.0097 @   0.7069 f
  data arrival time                                                                    0.7069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8069


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3626     0.3626
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.2042    0.0000     0.3626 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0532    0.2207     0.5834 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      12.6748              0.0000     0.5834 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5834 f
  fifo_1__mem_fifo/data_o[92] (net)                    12.6748              0.0000     0.5834 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5834 f
  fifo_lo[132] (net)                                   12.6748              0.0000     0.5834 f
  U1927/IN2 (AND2X1)                                              0.0532   -0.0053 &   0.5780 f
  U1927/Q (AND2X1)                                                0.1891    0.1430 @   0.7210 f
  io_cmd_o[92] (net)                            4      54.7866              0.0000     0.7210 f
  io_cmd_o[92] (out)                                              0.1891   -0.0130 @   0.7080 f
  data arrival time                                                                    0.7080

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8080


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0766    0.2117     0.5747 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      18.9705              0.0000     0.5747 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5747 r
  fifo_1__mem_fifo/data_o[117] (net)                   18.9705              0.0000     0.5747 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5747 r
  fifo_lo[157] (net)                                   18.9705              0.0000     0.5747 r
  U1977/IN2 (AND2X1)                                              0.0766   -0.0097 &   0.5649 r
  U1977/Q (AND2X1)                                                0.1987    0.1361 @   0.7011 r
  io_cmd_o[117] (net)                           4      58.8004              0.0000     0.7011 r
  io_cmd_o[117] (out)                                             0.1987    0.0072 @   0.7083 r
  data arrival time                                                                    0.7083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8083


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.2035    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0460    0.2158     0.5781 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       9.5010              0.0000     0.5781 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5781 f
  fifo_1__mem_fifo/data_o[69] (net)                     9.5010              0.0000     0.5781 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5781 f
  fifo_lo[109] (net)                                    9.5010              0.0000     0.5781 f
  U1881/IN2 (AND2X1)                                              0.0460    0.0002 &   0.5782 f
  U1881/Q (AND2X1)                                                0.1531    0.1252 @   0.7034 f
  io_cmd_o[69] (net)                            4      43.2090              0.0000     0.7034 f
  io_cmd_o[69] (out)                                              0.1531    0.0050 @   0.7084 f
  data arrival time                                                                    0.7084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8084


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0363    0.2065     0.5956 f
  fifo_1__mem_fifo/dff/data_o[28] (net)         2       5.2476              0.0000     0.5956 f
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5956 f
  fifo_1__mem_fifo/data_o[28] (net)                     5.2476              0.0000     0.5956 f
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.5956 f
  fifo_lo[75] (net)                                     5.2476              0.0000     0.5956 f
  U1812/IN2 (MUX21X1)                                             0.0363    0.0000 &   0.5956 f
  U1812/Q (MUX21X1)                                               0.2727    0.1906 @   0.7862 f
  io_cmd_o[28] (net)                            4      83.2497              0.0000     0.7862 f
  io_cmd_o[28] (out)                                              0.2727   -0.0770 @   0.7092 f
  data arrival time                                                                    0.7092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8092


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1697    0.0000     0.3763 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0793    0.2103     0.5867 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2      19.9863              0.0000     0.5867 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5867 r
  fifo_1__mem_fifo/data_o[85] (net)                    19.9863              0.0000     0.5867 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5867 r
  fifo_lo[125] (net)                                   19.9863              0.0000     0.5867 r
  U1913/IN2 (AND2X1)                                              0.0793   -0.0132 &   0.5735 r
  U1913/Q (AND2X1)                                                0.1810    0.1282 @   0.7017 r
  io_cmd_o[85] (net)                            4      52.4065              0.0000     0.7017 r
  io_cmd_o[85] (out)                                              0.1818    0.0076 @   0.7093 r
  data arrival time                                                                    0.7093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8093


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.2042    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0474    0.2168     0.5793 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      10.1321              0.0000     0.5793 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5793 f
  fifo_1__mem_fifo/data_o[118] (net)                   10.1321              0.0000     0.5793 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5793 f
  fifo_lo[158] (net)                                   10.1321              0.0000     0.5793 f
  U1979/IN2 (AND2X1)                                              0.0474   -0.0045 &   0.5747 f
  U1979/Q (AND2X1)                                                0.1623    0.1296 @   0.7044 f
  io_cmd_o[118] (net)                           4      45.8768              0.0000     0.7044 f
  io_cmd_o[118] (out)                                             0.1623    0.0050 @   0.7094 f
  data arrival time                                                                    0.7094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8094


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0411    0.2125     0.5755 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       7.3466              0.0000     0.5755 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[103] (net)                    7.3466              0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5755 f
  fifo_lo[143] (net)                                    7.3466              0.0000     0.5755 f
  U1949/IN2 (AND2X1)                                              0.0411   -0.0024 &   0.5730 f
  U1949/Q (AND2X1)                                                0.2455    0.1681 @   0.7411 f
  io_cmd_o[103] (net)                           4      72.6937              0.0000     0.7411 f
  io_cmd_o[103] (out)                                             0.2455   -0.0317 @   0.7094 f
  data arrival time                                                                    0.7094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8094


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.2042    0.0000     0.3620 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0480    0.2172     0.5793 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.3868              0.0000     0.5793 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5793 f
  fifo_1__mem_fifo/data_o[66] (net)                    10.3868              0.0000     0.5793 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5793 f
  fifo_lo[106] (net)                                   10.3868              0.0000     0.5793 f
  U1875/IN2 (AND2X1)                                              0.0480   -0.0006 &   0.5786 f
  U1875/Q (AND2X1)                                                0.1542    0.1264 @   0.7050 f
  io_cmd_o[66] (net)                            4      43.6170              0.0000     0.7050 f
  io_cmd_o[66] (out)                                              0.1542    0.0046 @   0.7096 f
  data arrival time                                                                    0.7096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8096


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.2042    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0615    0.2262     0.5890 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      16.3645              0.0000     0.5890 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5890 f
  fifo_1__mem_fifo/data_o[113] (net)                   16.3645              0.0000     0.5890 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5890 f
  fifo_lo[153] (net)                                   16.3645              0.0000     0.5890 f
  U1969/IN2 (AND2X1)                                              0.0615   -0.0049 &   0.5841 f
  U1969/Q (AND2X1)                                                0.1615    0.1321 @   0.7162 f
  io_cmd_o[113] (net)                           4      45.4534              0.0000     0.7162 f
  io_cmd_o[113] (out)                                             0.1615   -0.0063 @   0.7099 f
  data arrival time                                                                    0.7099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8099


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0473    0.2167     0.5795 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      10.0667              0.0000     0.5795 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5795 f
  fifo_1__mem_fifo/data_o[114] (net)                   10.0667              0.0000     0.5795 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5795 f
  fifo_lo[154] (net)                                   10.0667              0.0000     0.5795 f
  U1971/IN2 (AND2X1)                                              0.0473   -0.0024 &   0.5771 f
  U1971/Q (AND2X1)                                                0.1577    0.1271 @   0.7042 f
  io_cmd_o[114] (net)                           4      44.3397              0.0000     0.7042 f
  io_cmd_o[114] (out)                                             0.1577    0.0059 @   0.7101 f
  data arrival time                                                                    0.7101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8101


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1792    0.0000     0.3894 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0422    0.2111     0.6006 f
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       7.7782              0.0000     0.6006 f
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6006 f
  fifo_0__mem_fifo/data_o[28] (net)                     7.7782              0.0000     0.6006 f
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.6006 f
  fifo_lo[26] (net)                                     7.7782              0.0000     0.6006 f
  U1812/IN1 (MUX21X1)                                             0.0422   -0.0036 &   0.5970 f
  U1812/Q (MUX21X1)                                               0.2727    0.1902 @   0.7872 f
  io_cmd_o[28] (net)                            4      83.2497              0.0000     0.7872 f
  io_cmd_o[28] (out)                                              0.2727   -0.0770 @   0.7102 f
  data arrival time                                                                    0.7102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8102


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2035    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0512    0.2193     0.5816 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2      11.8003              0.0000     0.5816 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5816 f
  fifo_1__mem_fifo/data_o[105] (net)                   11.8003              0.0000     0.5816 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5816 f
  fifo_lo[145] (net)                                   11.8003              0.0000     0.5816 f
  U1953/IN2 (AND2X1)                                              0.0512   -0.0069 &   0.5747 f
  U1953/Q (AND2X1)                                                0.1612    0.1299 @   0.7046 f
  io_cmd_o[105] (net)                           4      45.5047              0.0000     0.7046 f
  io_cmd_o[105] (out)                                             0.1612    0.0059 @   0.7105 f
  data arrival time                                                                    0.7105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8105


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0408    0.1897     0.5821 r
  fifo_1__mem_fifo/dff/data_o[38] (net)         2       5.4485              0.0000     0.5821 r
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5821 r
  fifo_1__mem_fifo/data_o[38] (net)                     5.4485              0.0000     0.5821 r
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.5821 r
  fifo_lo[85] (net)                                     5.4485              0.0000     0.5821 r
  U1832/IN2 (MUX21X1)                                             0.0408    0.0000 &   0.5821 r
  U1832/Q (MUX21X1)                                               0.3242    0.1982 @   0.7803 r
  io_cmd_o[38] (net)                            5      97.6815              0.0000     0.7803 r
  io_cmd_o[38] (out)                                              0.3242   -0.0681 @   0.7121 r
  data arrival time                                                                    0.7121

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8121


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2043    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0581    0.2020     0.5647 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2      11.9791              0.0000     0.5647 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5647 r
  fifo_1__mem_fifo/data_o[61] (net)                    11.9791              0.0000     0.5647 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5647 r
  fifo_lo[101] (net)                                   11.9791              0.0000     0.5647 r
  U1865/IN2 (AND2X1)                                              0.0581   -0.0050 &   0.5597 r
  U1865/Q (AND2X1)                                                0.2152    0.1405 @   0.7003 r
  io_cmd_o[61] (net)                            4      64.2691              0.0000     0.7003 r
  io_cmd_o[61] (out)                                              0.2152    0.0121 @   0.7123 r
  data arrival time                                                                    0.7123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8123


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2040    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0540    0.2213     0.5839 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      13.0384              0.0000     0.5839 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5839 f
  fifo_1__mem_fifo/data_o[100] (net)                   13.0384              0.0000     0.5839 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5839 f
  fifo_lo[140] (net)                                   13.0384              0.0000     0.5839 f
  U1943/IN2 (AND2X1)                                              0.0540   -0.0062 &   0.5777 f
  U1943/Q (AND2X1)                                                0.1791    0.1402 @   0.7180 f
  io_cmd_o[100] (net)                           4      51.4856              0.0000     0.7180 f
  io_cmd_o[100] (out)                                             0.1791   -0.0056 @   0.7124 f
  data arrival time                                                                    0.7124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8124


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0425    0.1909     0.5783 r
  fifo_1__mem_fifo/dff/data_o[5] (net)          2       6.0624              0.0000     0.5783 r
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5783 r
  fifo_1__mem_fifo/data_o[5] (net)                      6.0624              0.0000     0.5783 r
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.5783 r
  fifo_lo[52] (net)                                     6.0624              0.0000     0.5783 r
  U1766/IN2 (MUX21X1)                                             0.0425    0.0000 &   0.5783 r
  U1766/Q (MUX21X1)                                               0.2786    0.1828 @   0.7611 r
  io_cmd_o[5] (net)                             4      83.5557              0.0000     0.7611 r
  io_cmd_o[5] (out)                                               0.2786   -0.0486 @   0.7125 r
  data arrival time                                                                    0.7125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8125


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.2044    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0498    0.2185     0.5812 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      11.2023              0.0000     0.5812 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[101] (net)                   11.2023              0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5812 f
  fifo_lo[141] (net)                                   11.2023              0.0000     0.5812 f
  U1945/IN2 (AND2X1)                                              0.0498   -0.0024 &   0.5788 f
  U1945/Q (AND2X1)                                                0.1580    0.1282 @   0.7071 f
  io_cmd_o[101] (net)                           4      44.5940              0.0000     0.7071 f
  io_cmd_o[101] (out)                                             0.1580    0.0055 @   0.7125 f
  data arrival time                                                                    0.7125

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7125
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8125


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0369    0.2045     0.5815 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2       5.4771              0.0000     0.5815 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[29] (net)                     5.4771              0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.5815 f
  fifo_lo[76] (net)                                     5.4771              0.0000     0.5815 f
  U1814/IN2 (MUX21X1)                                             0.0369    0.0000 &   0.5815 f
  U1814/Q (MUX21X1)                                               0.2793    0.1925 @   0.7740 f
  io_cmd_o[29] (net)                            4      85.0993              0.0000     0.7740 f
  io_cmd_o[29] (out)                                              0.2793   -0.0604 @   0.7136 f
  data arrival time                                                                    0.7136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8136


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.2041    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0516    0.2197     0.5823 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      11.9868              0.0000     0.5823 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[121] (net)                   11.9868              0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5823 f
  fifo_lo[161] (net)                                   11.9868              0.0000     0.5823 f
  U1985/IN2 (AND2X1)                                              0.0516   -0.0022 &   0.5801 f
  U1985/Q (AND2X1)                                                0.1893    0.1426 @   0.7227 f
  io_cmd_o[121] (net)                           4      54.8191              0.0000     0.7227 f
  io_cmd_o[121] (out)                                             0.1893   -0.0091 @   0.7136 f
  data arrival time                                                                    0.7136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8136


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3876     0.3876
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1792    0.0000     0.3876 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0491    0.1950     0.5826 r
  fifo_1__mem_fifo/dff/data_o[52] (net)         2       8.5101              0.0000     0.5826 r
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5826 r
  fifo_1__mem_fifo/data_o[52] (net)                     8.5101              0.0000     0.5826 r
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.5826 r
  fifo_lo[95] (net)                                     8.5101              0.0000     0.5826 r
  U1852/IN2 (MUX21X1)                                             0.0491   -0.0017 &   0.5809 r
  U1852/Q (MUX21X1)                                               0.3779    0.2162 @   0.7970 r
  io_cmd_o[52] (net)                            4     113.2652              0.0000     0.7970 r
  io_cmd_o[52] (out)                                              0.3779   -0.0833 @   0.7138 r
  data arrival time                                                                    0.7138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8138


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1697    0.0000     0.3764 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0832    0.2124     0.5887 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      21.4778              0.0000     0.5887 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5887 r
  fifo_1__mem_fifo/data_o[83] (net)                    21.4778              0.0000     0.5887 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5887 r
  fifo_lo[123] (net)                                   21.4778              0.0000     0.5887 r
  U1909/IN2 (AND2X1)                                              0.0832   -0.0094 &   0.5793 r
  U1909/Q (AND2X1)                                                0.1766    0.1269 @   0.7062 r
  io_cmd_o[83] (net)                            4      50.9631              0.0000     0.7062 r
  io_cmd_o[83] (out)                                              0.1774    0.0079 @   0.7141 r
  data arrival time                                                                    0.7141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8141


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1697    0.0000     0.3763 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0436    0.2112     0.5876 f
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       8.3714              0.0000     0.5876 f
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5876 f
  fifo_1__mem_fifo/data_o[87] (net)                     8.3714              0.0000     0.5876 f
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5876 f
  fifo_lo[127] (net)                                    8.3714              0.0000     0.5876 f
  U1917/IN2 (AND2X1)                                              0.0436   -0.0013 &   0.5863 f
  U1917/Q (AND2X1)                                                0.2429    0.1663 @   0.7526 f
  io_cmd_o[87] (net)                            4      71.5503              0.0000     0.7526 f
  io_cmd_o[87] (out)                                              0.2429   -0.0384 @   0.7142 f
  data arrival time                                                                    0.7142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8142


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.2039    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0399    0.2115     0.5745 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       6.8200              0.0000     0.5745 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5745 f
  fifo_1__mem_fifo/data_o[64] (net)                     6.8200              0.0000     0.5745 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5745 f
  fifo_lo[104] (net)                                    6.8200              0.0000     0.5745 f
  U1871/IN2 (AND2X1)                                              0.0399   -0.0005 &   0.5740 f
  U1871/Q (AND2X1)                                                0.2217    0.1575 @   0.7315 f
  io_cmd_o[64] (net)                            4      64.5285              0.0000     0.7315 f
  io_cmd_o[64] (out)                                              0.2217   -0.0172 @   0.7142 f
  data arrival time                                                                    0.7142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8142


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.1791    0.0000     0.3875 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0353    0.2056     0.5931 f
  fifo_1__mem_fifo/dff/data_o[0] (net)          2       4.8203              0.0000     0.5931 f
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[0] (net)                      4.8203              0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.5931 f
  fifo_lo[48] (net)                                     4.8203              0.0000     0.5931 f
  U5082/IN2 (AND2X1)                                              0.0353    0.0000 &   0.5931 f
  U5082/Q (AND2X1)                                                0.2693    0.1745 @   0.7677 f
  io_cmd_o[0] (net)                             4      78.9863              0.0000     0.7677 f
  io_cmd_o[0] (out)                                               0.2693   -0.0533 @   0.7144 f
  data arrival time                                                                    0.7144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8144


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1501    0.0000     0.3771 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0373    0.2048     0.5819 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2       5.6444              0.0000     0.5819 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5819 f
  fifo_1__mem_fifo/data_o[22] (net)                     5.6444              0.0000     0.5819 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.5819 f
  fifo_lo[69] (net)                                     5.6444              0.0000     0.5819 f
  U1800/IN2 (MUX21X1)                                             0.0373    0.0000 &   0.5819 f
  U1800/Q (MUX21X1)                                               0.2954    0.2000 @   0.7819 f
  io_cmd_o[22] (net)                            4      90.5021              0.0000     0.7819 f
  io_cmd_o[22] (out)                                              0.2954   -0.0674 @   0.7145 f
  data arrival time                                                                    0.7145

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8145


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0600    0.2010     0.5934 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      12.6798              0.0000     0.5934 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5934 r
  fifo_0__mem_fifo/data_o[29] (net)                    12.6798              0.0000     0.5934 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5934 r
  fifo_lo[27] (net)                                    12.6798              0.0000     0.5934 r
  U1814/IN1 (MUX21X1)                                             0.0600   -0.0051 &   0.5883 r
  U1814/Q (MUX21X1)                                               0.2875    0.1864 @   0.7747 r
  io_cmd_o[29] (net)                            4      85.8450              0.0000     0.7747 r
  io_cmd_o[29] (out)                                              0.2875   -0.0602 @   0.7145 r
  data arrival time                                                                    0.7145

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7145
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8145


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0503    0.2188     0.5816 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      11.4212              0.0000     0.5816 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5816 f
  fifo_1__mem_fifo/data_o[115] (net)                   11.4212              0.0000     0.5816 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5816 f
  fifo_lo[155] (net)                                   11.4212              0.0000     0.5816 f
  U1973/IN2 (AND2X1)                                              0.0503   -0.0020 &   0.5795 f
  U1973/Q (AND2X1)                                                0.1589    0.1283 @   0.7079 f
  io_cmd_o[115] (net)                           4      44.6726              0.0000     0.7079 f
  io_cmd_o[115] (out)                                             0.1589    0.0067 @   0.7146 f
  data arrival time                                                                    0.7146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8146


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0402    0.2117     0.5747 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2       6.9427              0.0000     0.5747 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5747 f
  fifo_1__mem_fifo/data_o[74] (net)                     6.9427              0.0000     0.5747 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5747 f
  fifo_lo[114] (net)                                    6.9427              0.0000     0.5747 f
  U1891/IN2 (AND2X1)                                              0.0402    0.0001 &   0.5748 f
  U1891/Q (AND2X1)                                                0.2204    0.1561 @   0.7309 f
  io_cmd_o[74] (net)                            4      64.9130              0.0000     0.7309 f
  io_cmd_o[74] (out)                                              0.2204   -0.0152 @   0.7157 f
  data arrival time                                                                    0.7157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8157


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  fifo_1__mem_fifo/dff/data_r_reg_99_/CLK (DFFX1)                 0.1697    0.0000     0.3767 r
  fifo_1__mem_fifo/dff/data_r_reg_99_/Q (DFFX1)                   0.0364    0.2057     0.5824 f
  fifo_1__mem_fifo/dff/data_o[99] (net)         2       5.2809              0.0000     0.5824 f
  fifo_1__mem_fifo/dff/data_o[99] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[99] (net)                     5.2809              0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[99] (bsg_one_fifo_width_p570_3)                   0.0000     0.5824 f
  fifo_lo[139] (net)                                    5.2809              0.0000     0.5824 f
  U1941/IN2 (AND2X1)                                              0.0364    0.0000 &   0.5824 f
  U1941/Q (AND2X1)                                                0.2300    0.1593 @   0.7417 f
  io_cmd_o[99] (net)                            4      67.7546              0.0000     0.7417 f
  io_cmd_o[99] (out)                                              0.2300   -0.0256 @   0.7161 f
  data arrival time                                                                    0.7161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8161


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.2042    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0564    0.2229     0.5854 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      14.1133              0.0000     0.5854 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5854 f
  fifo_1__mem_fifo/data_o[110] (net)                   14.1133              0.0000     0.5854 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5854 f
  fifo_lo[150] (net)                                   14.1133              0.0000     0.5854 f
  U1963/IN2 (AND2X1)                                              0.0564   -0.0024 &   0.5830 f
  U1963/Q (AND2X1)                                                0.1964    0.1467 @   0.7297 f
  io_cmd_o[110] (net)                           4      56.9271              0.0000     0.7297 f
  io_cmd_o[110] (out)                                             0.1964   -0.0134 @   0.7162 f
  data arrival time                                                                    0.7162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8162


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1781    0.0000     0.3926 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0402    0.1893     0.5819 r
  fifo_1__mem_fifo/dff/data_o[35] (net)         2       5.2495              0.0000     0.5819 r
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5819 r
  fifo_1__mem_fifo/data_o[35] (net)                     5.2495              0.0000     0.5819 r
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.5819 r
  fifo_lo[82] (net)                                     5.2495              0.0000     0.5819 r
  U1826/IN2 (MUX21X1)                                             0.0402    0.0000 &   0.5819 r
  U1826/Q (MUX21X1)                                               0.2845    0.1835 @   0.7655 r
  io_cmd_o[35] (net)                            5      85.1891              0.0000     0.7655 r
  io_cmd_o[35] (out)                                              0.2845   -0.0485 @   0.7170 r
  data arrival time                                                                    0.7170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8170


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.2041    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0487    0.1968     0.5594 r
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       8.3692              0.0000     0.5594 r
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[60] (net)                     8.3692              0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5594 r
  fifo_lo[100] (net)                                    8.3692              0.0000     0.5594 r
  U1863/IN2 (AND2X1)                                              0.0487   -0.0013 &   0.5581 r
  U1863/Q (AND2X1)                                                0.2640    0.1580 @   0.7162 r
  io_cmd_o[60] (net)                            4      79.7073              0.0000     0.7162 r
  io_cmd_o[60] (out)                                              0.2640    0.0011 @   0.7172 r
  data arrival time                                                                    0.7172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8172


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3738     0.3738
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1647    0.0000     0.3738 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0368    0.2056     0.5794 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       5.4218              0.0000     0.5794 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5794 f
  fifo_1__mem_fifo/data_o[91] (net)                     5.4218              0.0000     0.5794 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5794 f
  fifo_lo[131] (net)                                    5.4218              0.0000     0.5794 f
  U1925/IN2 (AND2X1)                                              0.0368    0.0000 &   0.5794 f
  U1925/Q (AND2X1)                                                0.1987    0.1433 @   0.7228 f
  io_cmd_o[91] (net)                            4      57.6657              0.0000     0.7228 f
  io_cmd_o[91] (out)                                              0.1987   -0.0053 @   0.7175 f
  data arrival time                                                                    0.7175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8175


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0647    0.2252     0.6019 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      17.7506              0.0000     0.6019 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6019 f
  fifo_1__mem_fifo/data_o[94] (net)                    17.7506              0.0000     0.6019 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.6019 f
  fifo_lo[134] (net)                                   17.7506              0.0000     0.6019 f
  U1931/IN2 (AND2X1)                                              0.0647   -0.0036 &   0.5982 f
  U1931/Q (AND2X1)                                                0.1753    0.1399 @   0.7381 f
  io_cmd_o[94] (net)                            4      49.8893              0.0000     0.7381 f
  io_cmd_o[94] (out)                                              0.1753   -0.0198 @   0.7183 f
  data arrival time                                                                    0.7183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8183


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3937     0.3937
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1782    0.0000     0.3937 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0583    0.2000     0.5937 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      12.0419              0.0000     0.5937 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5937 r
  fifo_0__mem_fifo/data_o[22] (net)                    12.0419              0.0000     0.5937 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5937 r
  fifo_lo[20] (net)                                    12.0419              0.0000     0.5937 r
  U1800/IN1 (MUX21X1)                                             0.0583   -0.0008 &   0.5929 r
  U1800/Q (MUX21X1)                                               0.3041    0.1926 @   0.7855 r
  io_cmd_o[22] (net)                            4      91.2479              0.0000     0.7855 r
  io_cmd_o[22] (out)                                              0.3041   -0.0671 @   0.7184 r
  data arrival time                                                                    0.7184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8184


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1791    0.0000     0.3870 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0359    0.2061     0.5931 f
  fifo_1__mem_fifo/dff/data_o[9] (net)          2       5.0443              0.0000     0.5931 f
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[9] (net)                      5.0443              0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.5931 f
  fifo_lo[56] (net)                                     5.0443              0.0000     0.5931 f
  U1774/IN2 (MUX21X1)                                             0.0359    0.0000 &   0.5931 f
  U1774/Q (MUX21X1)                                               0.2889    0.1993 @   0.7924 f
  io_cmd_o[9] (net)                             4      89.0387              0.0000     0.7924 f
  io_cmd_o[9] (out)                                               0.2889   -0.0740 @   0.7185 f
  data arrival time                                                                    0.7185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8185


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0367    0.2067     0.5960 f
  fifo_1__mem_fifo/dff/data_o[14] (net)         2       5.3927              0.0000     0.5960 f
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5960 f
  fifo_1__mem_fifo/data_o[14] (net)                     5.3927              0.0000     0.5960 f
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.5960 f
  fifo_lo[61] (net)                                     5.3927              0.0000     0.5960 f
  U1784/IN2 (MUX21X1)                                             0.0367    0.0000 &   0.5960 f
  U1784/Q (MUX21X1)                                               0.3115    0.2072 @   0.8032 f
  io_cmd_o[14] (net)                            4      95.8030              0.0000     0.8032 f
  io_cmd_o[14] (out)                                              0.3115   -0.0845 @   0.7187 f
  data arrival time                                                                    0.7187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8187


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.2041    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0503    0.2188     0.5812 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      11.4129              0.0000     0.5812 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[119] (net)                   11.4129              0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5812 f
  fifo_lo[159] (net)                                   11.4129              0.0000     0.5812 f
  U1981/IN2 (AND2X1)                                              0.0503   -0.0047 &   0.5765 f
  U1981/Q (AND2X1)                                                0.2374    0.1666 @   0.7431 f
  io_cmd_o[119] (net)                           4      70.2341              0.0000     0.7431 f
  io_cmd_o[119] (out)                                             0.2374   -0.0243 @   0.7188 f
  data arrival time                                                                    0.7188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8188


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.2042    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0540    0.2213     0.5837 f
  fifo_1__mem_fifo/dff/data_o[106] (net)        2      13.0216              0.0000     0.5837 f
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5837 f
  fifo_1__mem_fifo/data_o[106] (net)                   13.0216              0.0000     0.5837 f
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5837 f
  fifo_lo[146] (net)                                   13.0216              0.0000     0.5837 f
  U1955/IN2 (AND2X1)                                              0.0540   -0.0049 &   0.5788 f
  U1955/Q (AND2X1)                                                0.1688    0.1341 @   0.7129 f
  io_cmd_o[106] (net)                           4      47.7721              0.0000     0.7129 f
  io_cmd_o[106] (out)                                             0.1688    0.0064 @   0.7193 f
  data arrival time                                                                    0.7193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8193


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3877     0.3877
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1792    0.0000     0.3877 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0405    0.1895     0.5772 r
  fifo_1__mem_fifo/dff/data_o[2] (net)          2       5.3234              0.0000     0.5772 r
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5772 r
  fifo_1__mem_fifo/data_o[2] (net)                      5.3234              0.0000     0.5772 r
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.5772 r
  fifo_lo[50] (net)                                     5.3234              0.0000     0.5772 r
  U1762/IN2 (MUX21X1)                                             0.0405    0.0000 &   0.5772 r
  U1762/Q (MUX21X1)                                               0.2957    0.1879 @   0.7651 r
  io_cmd_o[2] (net)                             4      88.6750              0.0000     0.7651 r
  io_cmd_o[2] (out)                                               0.2957   -0.0450 @   0.7201 r
  data arrival time                                                                    0.7201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8201


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1696    0.0000     0.3767 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0605    0.2227     0.5993 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      15.9107              0.0000     0.5993 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5993 f
  fifo_1__mem_fifo/data_o[88] (net)                    15.9107              0.0000     0.5993 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5993 f
  fifo_lo[128] (net)                                   15.9107              0.0000     0.5993 f
  U1919/IN2 (AND2X1)                                              0.0605   -0.0057 &   0.5937 f
  U1919/Q (AND2X1)                                                0.1756    0.1400 @   0.7336 f
  io_cmd_o[88] (net)                            4      50.3806              0.0000     0.7336 f
  io_cmd_o[88] (out)                                              0.1756   -0.0134 @   0.7202 f
  data arrival time                                                                    0.7202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8202


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1697    0.0000     0.3763 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0797    0.2106     0.5869 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      20.1576              0.0000     0.5869 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5869 r
  fifo_1__mem_fifo/data_o[89] (net)                    20.1576              0.0000     0.5869 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5869 r
  fifo_lo[129] (net)                                   20.1576              0.0000     0.5869 r
  U1921/IN2 (AND2X1)                                              0.0797   -0.0046 &   0.5823 r
  U1921/Q (AND2X1)                                                0.1796    0.1298 @   0.7121 r
  io_cmd_o[89] (net)                            4      52.9128              0.0000     0.7121 r
  io_cmd_o[89] (out)                                              0.1796    0.0082 @   0.7203 r
  data arrival time                                                                    0.7203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8203


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3936     0.3936
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1782    0.0000     0.3936 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0555    0.1984     0.5920 r
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      10.9488              0.0000     0.5920 r
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5920 r
  fifo_0__mem_fifo/data_o[36] (net)                    10.9488              0.0000     0.5920 r
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5920 r
  fifo_lo[34] (net)                                    10.9488              0.0000     0.5920 r
  U1828/IN1 (MUX21X1)                                             0.0555   -0.0056 &   0.5864 r
  U1828/Q (MUX21X1)                                               0.3122    0.1947 @   0.7811 r
  io_cmd_o[36] (net)                            5      93.7100              0.0000     0.7811 r
  io_cmd_o[36] (out)                                              0.3122   -0.0603 @   0.7208 r
  data arrival time                                                                    0.7208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8208


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3877     0.3877
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1792    0.0000     0.3877 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0373    0.2073     0.5949 f
  fifo_1__mem_fifo/dff/data_o[21] (net)         2       5.6807              0.0000     0.5949 f
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5949 f
  fifo_1__mem_fifo/data_o[21] (net)                     5.6807              0.0000     0.5949 f
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.5949 f
  fifo_lo[68] (net)                                     5.6807              0.0000     0.5949 f
  U1798/IN2 (MUX21X1)                                             0.0373    0.0000 &   0.5950 f
  U1798/Q (MUX21X1)                                               0.2854    0.1966 @   0.7916 f
  io_cmd_o[21] (net)                            4      87.5088              0.0000     0.7916 f
  io_cmd_o[21] (out)                                              0.2854   -0.0697 @   0.7218 f
  data arrival time                                                                    0.7218

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8218


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0409    0.1897     0.5822 r
  fifo_1__mem_fifo/dff/data_o[43] (net)         2       5.4809              0.0000     0.5822 r
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5822 r
  fifo_1__mem_fifo/data_o[43] (net)                     5.4809              0.0000     0.5822 r
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.5822 r
  fifo_lo[90] (net)                                     5.4809              0.0000     0.5822 r
  U1842/IN2 (MUX21X1)                                             0.0409    0.0000 &   0.5822 r
  U1842/Q (MUX21X1)                                               0.2983    0.1887 @   0.7709 r
  io_cmd_o[43] (net)                            5      89.5271              0.0000     0.7709 r
  io_cmd_o[43] (out)                                              0.2983   -0.0488 @   0.7221 r
  data arrival time                                                                    0.7221

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7221
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8221


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0473    0.2167     0.5796 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      10.0534              0.0000     0.5796 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[84] (net)                    10.0534              0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5796 f
  fifo_lo[124] (net)                                   10.0534              0.0000     0.5796 f
  U1911/IN2 (AND2X1)                                              0.0473   -0.0014 &   0.5782 f
  U1911/Q (AND2X1)                                                0.1872    0.1430 @   0.7212 f
  io_cmd_o[84] (net)                            4      54.1624              0.0000     0.7212 f
  io_cmd_o[84] (out)                                              0.1872    0.0022 @   0.7234 f
  data arrival time                                                                    0.7234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8234


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1792    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0438    0.2122     0.6020 f
  fifo_0__mem_fifo/dff/data_o[14] (net)         2       8.4957              0.0000     0.6020 f
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6020 f
  fifo_0__mem_fifo/data_o[14] (net)                     8.4957              0.0000     0.6020 f
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.6020 f
  fifo_lo[12] (net)                                     8.4957              0.0000     0.6020 f
  U1784/IN1 (MUX21X1)                                             0.0438   -0.0005 &   0.6015 f
  U1784/Q (MUX21X1)                                               0.3115    0.2070 @   0.8085 f
  io_cmd_o[14] (net)                            4      95.8030              0.0000     0.8085 f
  io_cmd_o[14] (out)                                              0.3115   -0.0845 @   0.7240 f
  data arrival time                                                                    0.7240

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8240


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1697    0.0000     0.3764 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0444    0.2118     0.5882 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       8.7338              0.0000     0.5882 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5882 f
  fifo_1__mem_fifo/data_o[95] (net)                     8.7338              0.0000     0.5882 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5882 f
  fifo_lo[135] (net)                                    8.7338              0.0000     0.5882 f
  U1933/IN2 (AND2X1)                                              0.0444   -0.0015 &   0.5866 f
  U1933/Q (AND2X1)                                                0.1973    0.1442 @   0.7308 f
  io_cmd_o[95] (net)                            4      57.1609              0.0000     0.7308 f
  io_cmd_o[95] (out)                                              0.1973   -0.0065 @   0.7243 f
  data arrival time                                                                    0.7243

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8243


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1501    0.0000     0.3773 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0400    0.2069     0.5842 f
  fifo_1__mem_fifo/dff/data_o[36] (net)         2       6.7918              0.0000     0.5842 f
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5842 f
  fifo_1__mem_fifo/data_o[36] (net)                     6.7918              0.0000     0.5842 f
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.5842 f
  fifo_lo[83] (net)                                     6.7918              0.0000     0.5842 f
  U1828/IN2 (MUX21X1)                                             0.0400   -0.0008 &   0.5835 f
  U1828/Q (MUX21X1)                                               0.3009    0.2026 @   0.7861 f
  io_cmd_o[36] (net)                            5      92.1845              0.0000     0.7861 f
  io_cmd_o[36] (out)                                              0.3009   -0.0617 @   0.7244 f
  data arrival time                                                                    0.7244

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8244


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.2040    0.0000     0.3623 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0593    0.2248     0.5871 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      15.3936              0.0000     0.5871 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5871 f
  fifo_1__mem_fifo/data_o[97] (net)                    15.3936              0.0000     0.5871 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5871 f
  fifo_lo[137] (net)                                   15.3936              0.0000     0.5871 f
  U1937/IN2 (AND2X1)                                              0.0593   -0.0055 &   0.5815 f
  U1937/Q (AND2X1)                                                0.1903    0.1446 @   0.7261 f
  io_cmd_o[97] (net)                            4      55.0468              0.0000     0.7261 f
  io_cmd_o[97] (out)                                              0.1903   -0.0017 @   0.7245 f
  data arrival time                                                                    0.7245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8245


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0414    0.1902     0.5794 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2       5.6792              0.0000     0.5794 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5794 r
  fifo_1__mem_fifo/data_o[32] (net)                     5.6792              0.0000     0.5794 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.5794 r
  fifo_lo[79] (net)                                     5.6792              0.0000     0.5794 r
  U1820/IN2 (MUX21X1)                                             0.0414    0.0000 &   0.5794 r
  U1820/Q (MUX21X1)                                               0.2975    0.1886 @   0.7680 r
  io_cmd_o[32] (net)                            4      89.3013              0.0000     0.7680 r
  io_cmd_o[32] (out)                                              0.2975   -0.0428 @   0.7252 r
  data arrival time                                                                    0.7252

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7252
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8252


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3936     0.3936
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1782    0.0000     0.3936 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0504    0.2166     0.6102 f
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      11.4250              0.0000     0.6102 f
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6102 f
  fifo_0__mem_fifo/data_o[17] (net)                    11.4250              0.0000     0.6102 f
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.6102 f
  fifo_lo[15] (net)                                    11.4250              0.0000     0.6102 f
  U1790/IN1 (MUX21X1)                                             0.0504    0.0003 &   0.6106 f
  U1790/Q (MUX21X1)                                               0.2922    0.2002 @   0.8108 f
  io_cmd_o[17] (net)                            4      89.6232              0.0000     0.8108 f
  io_cmd_o[17] (out)                                              0.2922   -0.0854 @   0.7254 f
  data arrival time                                                                    0.7254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8254


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0492    0.1950     0.5842 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2       8.5482              0.0000     0.5842 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5842 r
  fifo_1__mem_fifo/data_o[8] (net)                      8.5482              0.0000     0.5842 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.5842 r
  fifo_lo[55] (net)                                     8.5482              0.0000     0.5842 r
  U1772/IN2 (MUX21X1)                                             0.0492   -0.0011 &   0.5830 r
  U1772/Q (MUX21X1)                                               0.3078    0.1927 @   0.7757 r
  io_cmd_o[8] (net)                             4      91.8868              0.0000     0.7757 r
  io_cmd_o[8] (out)                                               0.3078   -0.0501 @   0.7256 r
  data arrival time                                                                    0.7256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8256


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1791    0.0000     0.3870 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0416    0.1903     0.5773 r
  fifo_1__mem_fifo/dff/data_o[1] (net)          2       5.7382              0.0000     0.5773 r
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5773 r
  fifo_1__mem_fifo/data_o[1] (net)                      5.7382              0.0000     0.5773 r
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.5773 r
  fifo_lo[49] (net)                                     5.7382              0.0000     0.5773 r
  U1760/IN2 (MUX21X1)                                             0.0416    0.0000 &   0.5773 r
  U1760/Q (MUX21X1)                                               0.2445    0.1680 @   0.7453 r
  io_cmd_o[1] (net)                             4      72.1487              0.0000     0.7453 r
  io_cmd_o[1] (out)                                               0.2445   -0.0197 @   0.7257 r
  data arrival time                                                                    0.7257

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7257
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8257


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1781    0.0000     0.3922 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0600    0.2010     0.5932 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      12.6777              0.0000     0.5932 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5932 r
  fifo_0__mem_fifo/data_o[38] (net)                    12.6777              0.0000     0.5932 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5932 r
  fifo_lo[36] (net)                                    12.6777              0.0000     0.5932 r
  U1832/IN1 (MUX21X1)                                             0.0600    0.0002 &   0.5934 r
  U1832/Q (MUX21X1)                                               0.3242    0.2007 @   0.7941 r
  io_cmd_o[38] (net)                            5      97.6815              0.0000     0.7941 r
  io_cmd_o[38] (out)                                              0.3242   -0.0681 @   0.7259 r
  data arrival time                                                                    0.7259

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8259


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0429    0.1888     0.5658 r
  fifo_1__mem_fifo/dff/data_o[24] (net)         2       6.2000              0.0000     0.5658 r
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[24] (net)                     6.2000              0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.5658 r
  fifo_lo[71] (net)                                     6.2000              0.0000     0.5658 r
  U1804/IN2 (MUX21X1)                                             0.0429    0.0000 &   0.5659 r
  U1804/Q (MUX21X1)                                               0.3085    0.1921 @   0.7580 r
  io_cmd_o[24] (net)                            5      92.4539              0.0000     0.7580 r
  io_cmd_o[24] (out)                                              0.3085   -0.0320 @   0.7260 r
  data arrival time                                                                    0.7260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8260


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0467    0.2142     0.6034 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2       9.7790              0.0000     0.6034 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6034 f
  fifo_0__mem_fifo/data_o[21] (net)                     9.7790              0.0000     0.6034 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.6034 f
  fifo_lo[19] (net)                                     9.7790              0.0000     0.6034 f
  U1798/IN1 (MUX21X1)                                             0.0467   -0.0046 &   0.5988 f
  U1798/Q (MUX21X1)                                               0.2854    0.1969 @   0.7958 f
  io_cmd_o[21] (net)                            4      87.5088              0.0000     0.7958 f
  io_cmd_o[21] (out)                                              0.2854   -0.0697 @   0.7260 f
  data arrival time                                                                    0.7260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8260


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.2043    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0615    0.2039     0.5661 r
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      13.2726              0.0000     0.5661 r
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5661 r
  fifo_1__mem_fifo/data_o[77] (net)                    13.2726              0.0000     0.5661 r
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5661 r
  fifo_lo[117] (net)                                   13.2726              0.0000     0.5661 r
  U1897/IN2 (AND2X1)                                              0.0615   -0.0057 &   0.5604 r
  U1897/Q (AND2X1)                                                0.1535    0.1151 @   0.6755 r
  io_cmd_o[77] (net)                            4      43.7109              0.0000     0.6755 r
  U1898/INP (NBUFFX2)                                             0.1539   -0.0193 @   0.6563 r
  U1898/Z (NBUFFX2)                                               0.0290    0.0701     0.7263 r
  mem_cmd_o[77] (net)                           1       1.0001              0.0000     0.7263 r
  mem_cmd_o[77] (out)                                             0.0290    0.0000 &   0.7263 r
  data arrival time                                                                    0.7263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8263


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3629     0.3629
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2044    0.0000     0.3629 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0681    0.2303     0.5931 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      19.2883              0.0000     0.5931 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[111] (net)                   19.2883              0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5931 f
  fifo_lo[151] (net)                                   19.2883              0.0000     0.5931 f
  U1965/IN2 (AND2X1)                                              0.0681   -0.0050 &   0.5882 f
  U1965/Q (AND2X1)                                                0.1578    0.1317 @   0.7198 f
  io_cmd_o[111] (net)                           4      44.3089              0.0000     0.7198 f
  io_cmd_o[111] (out)                                             0.1578    0.0066 @   0.7265 f
  data arrival time                                                                    0.7265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8265


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1696    0.0000     0.3767 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0391    0.2079     0.5846 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       6.4325              0.0000     0.5846 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5846 f
  fifo_1__mem_fifo/data_o[76] (net)                     6.4325              0.0000     0.5846 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5846 f
  fifo_lo[116] (net)                                    6.4325              0.0000     0.5846 f
  U1895/IN2 (AND2X1)                                              0.0391    0.0001 &   0.5847 f
  U1895/Q (AND2X1)                                                0.2188    0.1560 @   0.7406 f
  io_cmd_o[76] (net)                            4      63.6725              0.0000     0.7406 f
  io_cmd_o[76] (out)                                              0.2188   -0.0137 @   0.7269 f
  data arrival time                                                                    0.7269

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7269
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8269


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1782    0.0000     0.3933 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0563    0.1989     0.5922 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      11.2760              0.0000     0.5922 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5922 r
  fifo_0__mem_fifo/data_o[35] (net)                    11.2760              0.0000     0.5922 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5922 r
  fifo_lo[33] (net)                                    11.2760              0.0000     0.5922 r
  U1826/IN1 (MUX21X1)                                             0.0563   -0.0012 &   0.5911 r
  U1826/Q (MUX21X1)                                               0.2845    0.1853 @   0.7763 r
  io_cmd_o[35] (net)                            5      85.1891              0.0000     0.7763 r
  io_cmd_o[35] (out)                                              0.2845   -0.0485 @   0.7279 r
  data arrival time                                                                    0.7279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8279


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0447    0.1944     0.5574 r
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       6.8834              0.0000     0.5574 r
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5574 r
  fifo_1__mem_fifo/data_o[75] (net)                     6.8834              0.0000     0.5574 r
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5574 r
  fifo_lo[115] (net)                                    6.8834              0.0000     0.5574 r
  U1893/IN2 (AND2X1)                                              0.0447   -0.0005 &   0.5569 r
  U1893/Q (AND2X1)                                                0.1829    0.1270 @   0.6839 r
  io_cmd_o[75] (net)                            4      54.2627              0.0000     0.6839 r
  U1894/INP (NBUFFX2)                                             0.1829   -0.0182 @   0.6657 r
  U1894/Z (NBUFFX2)                                               0.0309    0.0744     0.7401 r
  mem_cmd_o[75] (net)                           1       1.0729              0.0000     0.7401 r
  mem_cmd_o[75] (out)                                             0.0309   -0.0119 &   0.7282 r
  data arrival time                                                                    0.7282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8282


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1791    0.0000     0.3870 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0401    0.1893     0.5763 r
  fifo_1__mem_fifo/dff/data_o[54] (net)         2       5.1814              0.0000     0.5763 r
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5763 r
  fifo_1__mem_fifo/data_o[54] (net)                     5.1814              0.0000     0.5763 r
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.5763 r
  fifo_lo[97] (net)                                     5.1814              0.0000     0.5763 r
  U1856/IN2 (AND2X1)                                              0.0401    0.0000 &   0.5763 r
  U1856/Q (AND2X1)                                                0.2820    0.1610 @   0.7373 r
  io_cmd_o[54] (net)                            4      84.4288              0.0000     0.7373 r
  io_cmd_o[54] (out)                                              0.2820   -0.0090 @   0.7282 r
  data arrival time                                                                    0.7282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8282


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0382    0.2055     0.5824 f
  fifo_1__mem_fifo/dff/data_o[19] (net)         2       6.0145              0.0000     0.5824 f
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[19] (net)                     6.0145              0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.5824 f
  fifo_lo[66] (net)                                     6.0145              0.0000     0.5824 f
  U1794/IN2 (MUX21X1)                                             0.0382    0.0000 &   0.5825 f
  U1794/Q (MUX21X1)                                               0.2921    0.1986 @   0.7810 f
  io_cmd_o[19] (net)                            4      89.3762              0.0000     0.7810 f
  io_cmd_o[19] (out)                                              0.2921   -0.0525 @   0.7286 f
  data arrival time                                                                    0.7286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8286


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.2042    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0587    0.2023     0.5650 r
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      12.1730              0.0000     0.5650 r
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5650 r
  fifo_1__mem_fifo/data_o[98] (net)                    12.1730              0.0000     0.5650 r
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5650 r
  fifo_lo[138] (net)                                   12.1730              0.0000     0.5650 r
  U1939/IN2 (AND2X1)                                              0.0587   -0.0035 &   0.5615 r
  U1939/Q (AND2X1)                                                0.2442    0.1527 @   0.7142 r
  io_cmd_o[98] (net)                            4      73.8903              0.0000     0.7142 r
  io_cmd_o[98] (out)                                              0.2442    0.0147 @   0.7289 r
  data arrival time                                                                    0.7289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8289


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1792    0.0000     0.3896 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0523    0.1968     0.5864 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2       9.7474              0.0000     0.5864 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5864 r
  fifo_0__mem_fifo/data_o[32] (net)                     9.7474              0.0000     0.5864 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5864 r
  fifo_lo[30] (net)                                     9.7474              0.0000     0.5864 r
  U1820/IN1 (MUX21X1)                                             0.0523   -0.0026 &   0.5838 r
  U1820/Q (MUX21X1)                                               0.2975    0.1892 @   0.7730 r
  io_cmd_o[32] (net)                            4      89.3013              0.0000     0.7730 r
  io_cmd_o[32] (out)                                              0.2975   -0.0428 @   0.7302 r
  data arrival time                                                                    0.7302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8302


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3930     0.3930
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1782    0.0000     0.3930 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0524    0.1968     0.5898 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       9.7919              0.0000     0.5898 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5898 r
  fifo_0__mem_fifo/data_o[43] (net)                     9.7919              0.0000     0.5898 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5898 r
  fifo_lo[41] (net)                                     9.7919              0.0000     0.5898 r
  U1842/IN1 (MUX21X1)                                             0.0524    0.0001 &   0.5898 r
  U1842/Q (MUX21X1)                                               0.2983    0.1894 @   0.7793 r
  io_cmd_o[43] (net)                            5      89.5271              0.0000     0.7793 r
  io_cmd_o[43] (out)                                              0.2983   -0.0488 @   0.7305 r
  data arrival time                                                                    0.7305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8305


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1501    0.0000     0.3771 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0437    0.1893     0.5664 r
  fifo_1__mem_fifo/dff/data_o[37] (net)         2       6.4959              0.0000     0.5664 r
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5664 r
  fifo_1__mem_fifo/data_o[37] (net)                     6.4959              0.0000     0.5664 r
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.5664 r
  fifo_lo[84] (net)                                     6.4959              0.0000     0.5664 r
  U1830/IN2 (MUX21X1)                                             0.0437   -0.0011 &   0.5653 r
  U1830/Q (MUX21X1)                                               0.2828    0.1818 @   0.7471 r
  io_cmd_o[37] (net)                            5      83.9777              0.0000     0.7471 r
  io_cmd_o[37] (out)                                              0.2828   -0.0164 @   0.7307 r
  data arrival time                                                                    0.7307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8307


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1792    0.0000     0.3889 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0514    0.1963     0.5851 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       9.3950              0.0000     0.5851 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5851 r
  fifo_0__mem_fifo/data_o[44] (net)                     9.3950              0.0000     0.5851 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5851 r
  fifo_lo[42] (net)                                     9.3950              0.0000     0.5851 r
  U1844/IN1 (MUX21X1)                                             0.0514    0.0002 &   0.5853 r
  U1844/Q (MUX21X1)                                               0.2749    0.1804 @   0.7657 r
  io_cmd_o[44] (net)                            4      82.0704              0.0000     0.7657 r
  io_cmd_o[44] (out)                                              0.2749   -0.0347 @   0.7309 r
  data arrival time                                                                    0.7309

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7309
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8309


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.2039    0.0000     0.3625 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0540    0.2213     0.5838 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      13.0583              0.0000     0.5838 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5838 f
  fifo_1__mem_fifo/data_o[109] (net)                   13.0583              0.0000     0.5838 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5838 f
  fifo_lo[149] (net)                                   13.0583              0.0000     0.5838 f
  U1961/IN2 (AND2X1)                                              0.0540   -0.0050 &   0.5788 f
  U1961/Q (AND2X1)                                                0.1964    0.1466 @   0.7254 f
  io_cmd_o[109] (net)                           4      57.0512              0.0000     0.7254 f
  io_cmd_o[109] (out)                                             0.1964    0.0060 @   0.7314 f
  data arrival time                                                                    0.7314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8314


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0491    0.1970     0.5600 r
  fifo_1__mem_fifo/dff/data_o[108] (net)        2       8.5492              0.0000     0.5600 r
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5600 r
  fifo_1__mem_fifo/data_o[108] (net)                    8.5492              0.0000     0.5600 r
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5600 r
  fifo_lo[148] (net)                                    8.5492              0.0000     0.5600 r
  U1959/IN2 (AND2X1)                                              0.0491   -0.0015 &   0.5585 r
  U1959/Q (AND2X1)                                                0.1945    0.1315 @   0.6900 r
  io_cmd_o[108] (net)                           4      57.7041              0.0000     0.6900 r
  U1960/INP (NBUFFX2)                                             0.1945   -0.0242 @   0.6658 r
  U1960/Z (NBUFFX2)                                               0.0342    0.0781     0.7439 r
  mem_cmd_o[108] (net)                          1       2.9769              0.0000     0.7439 r
  mem_cmd_o[108] (out)                                            0.0342   -0.0124 &   0.7315 r
  data arrival time                                                                    0.7315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8315


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0438    0.1918     0.5809 r
  fifo_1__mem_fifo/dff/data_o[15] (net)         2       6.5544              0.0000     0.5809 r
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5809 r
  fifo_1__mem_fifo/data_o[15] (net)                     6.5544              0.0000     0.5809 r
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.5809 r
  fifo_lo[62] (net)                                     6.5544              0.0000     0.5809 r
  U1786/IN2 (MUX21X1)                                             0.0438    0.0000 &   0.5809 r
  U1786/Q (MUX21X1)                                               0.2696    0.1790 @   0.7600 r
  io_cmd_o[15] (net)                            4      80.5393              0.0000     0.7600 r
  io_cmd_o[15] (out)                                              0.2696   -0.0282 @   0.7318 r
  data arrival time                                                                    0.7318

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8318


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1501    0.0000     0.3771 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0406    0.1873     0.5644 r
  fifo_1__mem_fifo/dff/data_o[23] (net)         2       5.3699              0.0000     0.5644 r
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[23] (net)                     5.3699              0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.5644 r
  fifo_lo[70] (net)                                     5.3699              0.0000     0.5644 r
  icc_place1968/IN2 (MUX21X2)                                     0.0406    0.0000 &   0.5644 r
  icc_place1968/Q (MUX21X2)                                       0.2219    0.1610 @   0.7254 r
  io_cmd_o[23] (net)                            4     115.8304              0.0000     0.7254 r
  io_cmd_o[23] (out)                                              0.2219    0.0064 @   0.7318 r
  data arrival time                                                                    0.7318

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8318


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3879     0.3879
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1792    0.0000     0.3879 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0517    0.1964     0.5844 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       9.5071              0.0000     0.5844 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5844 r
  fifo_0__mem_fifo/data_o[1] (net)                      9.5071              0.0000     0.5844 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5844 r
  fifo_lo[0] (net)                                      9.5071              0.0000     0.5844 r
  U1760/IN1 (MUX21X1)                                             0.0517   -0.0011 &   0.5833 r
  U1760/Q (MUX21X1)                                               0.2445    0.1683 @   0.7516 r
  io_cmd_o[1] (net)                             4      72.1487              0.0000     0.7516 r
  io_cmd_o[1] (out)                                               0.2445   -0.0197 @   0.7319 r
  data arrival time                                                                    0.7319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8319


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0404    0.1895     0.5786 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2       5.3026              0.0000     0.5786 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5786 r
  fifo_1__mem_fifo/data_o[45] (net)                     5.3026              0.0000     0.5786 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5786 r
  fifo_lo[92] (net)                                     5.3026              0.0000     0.5786 r
  U1846/IN2 (MUX21X1)                                             0.0404    0.0000 &   0.5786 r
  U1846/Q (MUX21X1)                                               0.2715    0.1790 @   0.7577 r
  io_cmd_o[45] (net)                            4      81.1772              0.0000     0.7577 r
  io_cmd_o[45] (out)                                              0.2715   -0.0254 @   0.7322 r
  data arrival time                                                                    0.7322

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8322


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1792    0.0000     0.3890 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0511    0.1961     0.5851 r
  fifo_1__mem_fifo/dff/data_o[44] (net)         2       9.2771              0.0000     0.5851 r
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5851 r
  fifo_1__mem_fifo/data_o[44] (net)                     9.2771              0.0000     0.5851 r
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.5851 r
  fifo_lo[91] (net)                                     9.2771              0.0000     0.5851 r
  U1844/IN2 (MUX21X1)                                             0.0511    0.0002 &   0.5853 r
  U1844/Q (MUX21X1)                                               0.2749    0.1822 @   0.7675 r
  io_cmd_o[44] (net)                            4      82.0704              0.0000     0.7675 r
  io_cmd_o[44] (out)                                              0.2749   -0.0347 @   0.7328 r
  data arrival time                                                                    0.7328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8328


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0369    0.2069     0.5943 f
  fifo_1__mem_fifo/dff/data_o[5] (net)          2       5.4738              0.0000     0.5943 f
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5943 f
  fifo_1__mem_fifo/data_o[5] (net)                      5.4738              0.0000     0.5943 f
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.5943 f
  fifo_lo[52] (net)                                     5.4738              0.0000     0.5943 f
  U1766/IN2 (MUX21X1)                                             0.0369    0.0000 &   0.5943 f
  U1766/Q (MUX21X1)                                               0.2708    0.1907 @   0.7850 f
  io_cmd_o[5] (net)                             4      82.8100              0.0000     0.7850 f
  io_cmd_o[5] (out)                                               0.2708   -0.0513 @   0.7337 f
  data arrival time                                                                    0.7337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8337


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_71_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_71_/Q (DFFX1)                   0.0358    0.2052     0.5818 f
  fifo_1__mem_fifo/dff/data_o[71] (net)         2       5.0010              0.0000     0.5818 f
  fifo_1__mem_fifo/dff/data_o[71] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5818 f
  fifo_1__mem_fifo/data_o[71] (net)                     5.0010              0.0000     0.5818 f
  fifo_1__mem_fifo/data_o[71] (bsg_one_fifo_width_p570_3)                   0.0000     0.5818 f
  fifo_lo[111] (net)                                    5.0010              0.0000     0.5818 f
  U1885/IN2 (AND2X1)                                              0.0358   -0.0005 &   0.5813 f
  U1885/Q (AND2X1)                                                0.2246    0.1566 @   0.7379 f
  io_cmd_o[71] (net)                            4      66.0888              0.0000     0.7379 f
  io_cmd_o[71] (out)                                              0.2246   -0.0037 @   0.7343 f
  data arrival time                                                                    0.7343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8343


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1771    0.0000     0.3857 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1388    0.2371 @   0.6227 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      40.2413              0.0000     0.6227 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6227 r
  fifo_0__mem_fifo/data_o[9] (net)                     40.2413              0.0000     0.6227 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.6227 r
  fifo_lo[7] (net)                                     40.2413              0.0000     0.6227 r
  U1774/IN1 (MUX21X1)                                             0.1389   -0.0256 @   0.5971 r
  U1774/Q (MUX21X1)                                               0.2974    0.2096 @   0.8067 r
  io_cmd_o[9] (net)                             4      89.7844              0.0000     0.8067 r
  io_cmd_o[9] (out)                                               0.2974   -0.0724 @   0.7343 r
  data arrival time                                                                    0.7343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8343


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3934     0.3934
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1782    0.0000     0.3934 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0626    0.2024     0.5959 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      13.6855              0.0000     0.5959 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5959 r
  fifo_0__mem_fifo/data_o[19] (net)                    13.6855              0.0000     0.5959 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5959 r
  fifo_lo[17] (net)                                    13.6855              0.0000     0.5959 r
  U1794/IN1 (MUX21X1)                                             0.0626   -0.0016 &   0.5943 r
  U1794/Q (MUX21X1)                                               0.3007    0.1922 @   0.7864 r
  io_cmd_o[19] (net)                            4      90.1220              0.0000     0.7864 r
  io_cmd_o[19] (out)                                              0.3007   -0.0521 @   0.7344 r
  data arrival time                                                                    0.7344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8344


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1792    0.0000     0.3894 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0504    0.1957     0.5851 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2       9.0127              0.0000     0.5851 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5851 r
  fifo_0__mem_fifo/data_o[15] (net)                     9.0127              0.0000     0.5851 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5851 r
  fifo_lo[13] (net)                                     9.0127              0.0000     0.5851 r
  U1786/IN1 (MUX21X1)                                             0.0504   -0.0007 &   0.5844 r
  U1786/Q (MUX21X1)                                               0.2696    0.1786 @   0.7630 r
  io_cmd_o[15] (net)                            4      80.5393              0.0000     0.7630 r
  io_cmd_o[15] (out)                                              0.2696   -0.0282 @   0.7348 r
  data arrival time                                                                    0.7348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8348


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0416    0.2099     0.5865 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       7.4956              0.0000     0.5865 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5865 f
  fifo_1__mem_fifo/data_o[82] (net)                     7.4956              0.0000     0.5865 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5865 f
  fifo_lo[122] (net)                                    7.4956              0.0000     0.5865 f
  U1907/IN2 (AND2X1)                                              0.0416   -0.0009 &   0.5856 f
  U1907/Q (AND2X1)                                                0.1910    0.1426 @   0.7282 f
  io_cmd_o[82] (net)                            4      54.9173              0.0000     0.7282 f
  io_cmd_o[82] (out)                                              0.1910    0.0071 @   0.7352 f
  data arrival time                                                                    0.7352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8352


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0433    0.1914     0.5806 r
  fifo_1__mem_fifo/dff/data_o[10] (net)         2       6.3512              0.0000     0.5806 r
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5806 r
  fifo_1__mem_fifo/data_o[10] (net)                     6.3512              0.0000     0.5806 r
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.5806 r
  fifo_lo[57] (net)                                     6.3512              0.0000     0.5806 r
  U1776/IN2 (MUX21X1)                                             0.0433   -0.0008 &   0.5798 r
  U1776/Q (MUX21X1)                                               0.2606    0.1753 @   0.7552 r
  io_cmd_o[10] (net)                            4      77.6149              0.0000     0.7552 r
  io_cmd_o[10] (out)                                              0.2606   -0.0197 @   0.7354 r
  data arrival time                                                                    0.7354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8354


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1501    0.0000     0.3772 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0420    0.1882     0.5654 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2       5.8744              0.0000     0.5654 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[40] (net)                     5.8744              0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.5654 r
  fifo_lo[87] (net)                                     5.8744              0.0000     0.5654 r
  U1836/IN2 (MUX21X1)                                             0.0420    0.0000 &   0.5654 r
  U1836/Q (MUX21X1)                                               0.2976    0.1872 @   0.7526 r
  io_cmd_o[40] (net)                            5      88.7810              0.0000     0.7526 r
  io_cmd_o[40] (out)                                              0.2976   -0.0165 @   0.7361 r
  data arrival time                                                                    0.7361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8361


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0354    0.2056     0.5981 f
  fifo_1__mem_fifo/dff/data_o[38] (net)         2       4.8599              0.0000     0.5981 f
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5981 f
  fifo_1__mem_fifo/data_o[38] (net)                     4.8599              0.0000     0.5981 f
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.5981 f
  fifo_lo[85] (net)                                     4.8599              0.0000     0.5981 f
  U1832/IN2 (MUX21X1)                                             0.0354    0.0000 &   0.5981 f
  U1832/Q (MUX21X1)                                               0.3136    0.2078 @   0.8059 f
  io_cmd_o[38] (net)                            5      96.5422              0.0000     0.8059 f
  io_cmd_o[38] (out)                                              0.3136   -0.0696 @   0.7363 f
  data arrival time                                                                    0.7363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8363


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0504    0.1957     0.5849 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2       9.0191              0.0000     0.5849 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5849 r
  fifo_0__mem_fifo/data_o[45] (net)                     9.0191              0.0000     0.5849 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5849 r
  fifo_lo[43] (net)                                     9.0191              0.0000     0.5849 r
  U1846/IN1 (MUX21X1)                                             0.0504   -0.0025 &   0.5824 r
  U1846/Q (MUX21X1)                                               0.2715    0.1794 @   0.7618 r
  io_cmd_o[45] (net)                            4      81.1772              0.0000     0.7618 r
  io_cmd_o[45] (out)                                              0.2715   -0.0254 @   0.7364 r
  data arrival time                                                                    0.7364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8364


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0516    0.1956     0.5722 r
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       9.4815              0.0000     0.5722 r
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5722 r
  fifo_1__mem_fifo/data_o[90] (net)                     9.4815              0.0000     0.5722 r
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5722 r
  fifo_lo[130] (net)                                    9.4815              0.0000     0.5722 r
  U1923/IN2 (AND2X1)                                              0.0516   -0.0005 &   0.5717 r
  U1923/Q (AND2X1)                                                0.2078    0.1373 @   0.7090 r
  io_cmd_o[90] (net)                            4      62.0784              0.0000     0.7090 r
  U1924/INP (NBUFFX2)                                             0.2078   -0.0362 @   0.6728 r
  U1924/Z (NBUFFX2)                                               0.0327    0.0781     0.7509 r
  mem_cmd_o[90] (net)                           1       1.1982              0.0000     0.7509 r
  mem_cmd_o[90] (out)                                             0.0327   -0.0145 &   0.7364 r
  data arrival time                                                                    0.7364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8364


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0416    0.1923     0.5553 r
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       5.7467              0.0000     0.5553 r
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5553 r
  fifo_1__mem_fifo/data_o[62] (net)                     5.7467              0.0000     0.5553 r
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5553 r
  fifo_lo[102] (net)                                    5.7467              0.0000     0.5553 r
  U1867/IN2 (AND2X1)                                              0.0416    0.0001 &   0.5554 r
  U1867/Q (AND2X1)                                                0.1479    0.1107 @   0.6661 r
  io_cmd_o[62] (net)                            4      42.0803              0.0000     0.6661 r
  U1868/INP (NBUFFX2)                                             0.1482   -0.0180 @   0.6482 r
  U1868/Z (NBUFFX2)                                               0.1552    0.1242 @   0.7724 r
  mem_cmd_o[62] (net)                           1      83.0827              0.0000     0.7724 r
  mem_cmd_o[62] (out)                                             0.1552   -0.0355 @   0.7369 r
  data arrival time                                                                    0.7369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7369
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8369


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0447    0.2149     0.5777 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       8.9350              0.0000     0.5777 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[73] (net)                     8.9350              0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5777 f
  fifo_lo[113] (net)                                    8.9350              0.0000     0.5777 f
  U1889/IN2 (AND2X1)                                              0.0447    0.0001 &   0.5778 f
  U1889/Q (AND2X1)                                                0.2084    0.1501 @   0.7279 f
  io_cmd_o[73] (net)                            4      60.7746              0.0000     0.7279 f
  io_cmd_o[73] (out)                                              0.2084    0.0092 @   0.7371 f
  data arrival time                                                                    0.7371

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7371
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8371


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.2041    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0476    0.1962     0.5586 r
  fifo_1__mem_fifo/dff/data_o[116] (net)        2       7.9810              0.0000     0.5586 r
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[116] (net)                    7.9810              0.0000     0.5586 r
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5586 r
  fifo_lo[156] (net)                                    7.9810              0.0000     0.5586 r
  U1975/IN2 (AND2X1)                                              0.0476   -0.0035 &   0.5551 r
  U1975/Q (AND2X1)                                                0.1658    0.1179 @   0.6730 r
  io_cmd_o[116] (net)                           4      47.5030              0.0000     0.6730 r
  U1976/INP (NBUFFX2)                                             0.1668   -0.0133 @   0.6597 r
  U1976/Z (NBUFFX2)                                               0.0385    0.0787     0.7384 r
  mem_cmd_o[116] (net)                          1       7.5253              0.0000     0.7384 r
  mem_cmd_o[116] (out)                                            0.0385   -0.0007 &   0.7378 r
  data arrival time                                                                    0.7378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8378


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.2039    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0444    0.1942     0.5571 r
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       6.7675              0.0000     0.5571 r
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5571 r
  fifo_1__mem_fifo/data_o[70] (net)                     6.7675              0.0000     0.5571 r
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5571 r
  fifo_lo[110] (net)                                    6.7675              0.0000     0.5571 r
  U1883/IN2 (AND2X1)                                              0.0444    0.0001 &   0.5572 r
  U1883/Q (AND2X1)                                                0.1838    0.1254 @   0.6826 r
  io_cmd_o[70] (net)                            4      53.5713              0.0000     0.6826 r
  U1884/INP (NBUFFX2)                                             0.1846   -0.0136 @   0.6690 r
  U1884/Z (NBUFFX2)                                               0.0312    0.0748     0.7438 r
  mem_cmd_o[70] (net)                           1       1.2322              0.0000     0.7438 r
  mem_cmd_o[70] (out)                                             0.0312   -0.0057 &   0.7381 r
  data arrival time                                                                    0.7381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8381


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.2042    0.0000     0.3621 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0636    0.2051     0.5672 r
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      14.0646              0.0000     0.5672 r
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5672 r
  fifo_1__mem_fifo/data_o[81] (net)                    14.0646              0.0000     0.5672 r
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5672 r
  fifo_lo[121] (net)                                   14.0646              0.0000     0.5672 r
  U1905/IN2 (AND2X1)                                              0.0636   -0.0018 &   0.5654 r
  U1905/Q (AND2X1)                                                0.1560    0.1168 @   0.6822 r
  io_cmd_o[81] (net)                            4      44.6589              0.0000     0.6822 r
  U1906/INP (NBUFFX2)                                             0.1565   -0.0144 @   0.6678 r
  U1906/Z (NBUFFX2)                                               0.0290    0.0704     0.7382 r
  mem_cmd_o[81] (net)                           1       0.9187              0.0000     0.7382 r
  mem_cmd_o[81] (out)                                             0.0290    0.0000 &   0.7382 r
  data arrival time                                                                    0.7382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8382


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0518    0.2176     0.6100 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      12.0540              0.0000     0.6100 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6100 f
  fifo_0__mem_fifo/data_o[29] (net)                    12.0540              0.0000     0.6100 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.6100 f
  fifo_lo[27] (net)                                    12.0540              0.0000     0.6100 f
  U1814/IN1 (MUX21X1)                                             0.0518   -0.0047 &   0.6053 f
  U1814/Q (MUX21X1)                                               0.2793    0.1939 @   0.7992 f
  io_cmd_o[29] (net)                            4      85.0993              0.0000     0.7992 f
  io_cmd_o[29] (out)                                              0.2793   -0.0604 @   0.7388 f
  data arrival time                                                                    0.7388

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8388


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3629     0.3629
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2039    0.0000     0.3629 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0403    0.1914     0.5543 r
  fifo_1__mem_fifo/dff/data_o[6] (net)          2       5.2669              0.0000     0.5543 r
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5543 r
  fifo_1__mem_fifo/data_o[6] (net)                      5.2669              0.0000     0.5543 r
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.5543 r
  fifo_lo[53] (net)                                     5.2669              0.0000     0.5543 r
  U1768/IN2 (MUX21X1)                                             0.0403    0.0000 &   0.5543 r
  U1768/Q (MUX21X1)                                               0.2480    0.1694 @   0.7237 r
  io_cmd_o[6] (net)                             4      73.3102              0.0000     0.7237 r
  io_cmd_o[6] (out)                                               0.2480    0.0159 @   0.7396 r
  data arrival time                                                                    0.7396

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8396


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1781    0.0000     0.3926 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0350    0.2053     0.5979 f
  fifo_1__mem_fifo/dff/data_o[35] (net)         2       4.6609              0.0000     0.5979 f
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5979 f
  fifo_1__mem_fifo/data_o[35] (net)                     4.6609              0.0000     0.5979 f
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.5979 f
  fifo_lo[82] (net)                                     4.6609              0.0000     0.5979 f
  U1826/IN2 (MUX21X1)                                             0.0350    0.0000 &   0.5979 f
  U1826/Q (MUX21X1)                                               0.2763    0.1917 @   0.7896 f
  io_cmd_o[35] (net)                            5      84.3853              0.0000     0.7896 f
  io_cmd_o[35] (out)                                              0.2763   -0.0496 @   0.7399 f
  data arrival time                                                                    0.7399

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8399


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1792    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0519    0.1965     0.5862 r
  fifo_0__mem_fifo/dff/data_o[10] (net)         2       9.5793              0.0000     0.5862 r
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5862 r
  fifo_0__mem_fifo/data_o[10] (net)                     9.5793              0.0000     0.5862 r
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.5862 r
  fifo_lo[8] (net)                                      9.5793              0.0000     0.5862 r
  U1776/IN1 (MUX21X1)                                             0.0519   -0.0012 &   0.5851 r
  U1776/Q (MUX21X1)                                               0.2606    0.1754 @   0.7604 r
  io_cmd_o[10] (net)                            4      77.6149              0.0000     0.7604 r
  io_cmd_o[10] (out)                                              0.2606   -0.0197 @   0.7407 r
  data arrival time                                                                    0.7407

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8407


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.2041    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0575    0.2017     0.5641 r
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      11.7427              0.0000     0.5641 r
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[96] (net)                    11.7427              0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5641 r
  fifo_lo[136] (net)                                   11.7427              0.0000     0.5641 r
  U1935/IN2 (AND2X1)                                              0.0575   -0.0007 &   0.5634 r
  U1935/Q (AND2X1)                                                0.1716    0.1235 @   0.6869 r
  io_cmd_o[96] (net)                            4      50.2846              0.0000     0.6869 r
  U1936/INP (NBUFFX2)                                             0.1716   -0.0180 @   0.6689 r
  U1936/Z (NBUFFX2)                                               0.0299    0.0725     0.7414 r
  mem_cmd_o[96] (net)                           1       0.8560              0.0000     0.7414 r
  mem_cmd_o[96] (out)                                             0.0299    0.0000 &   0.7414 r
  data arrival time                                                                    0.7414

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7414
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8414


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0667    0.2293     0.5923 f
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      18.6527              0.0000     0.5923 f
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5923 f
  fifo_1__mem_fifo/data_o[117] (net)                   18.6527              0.0000     0.5923 f
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5923 f
  fifo_lo[157] (net)                                   18.6527              0.0000     0.5923 f
  U1977/IN2 (AND2X1)                                              0.0667   -0.0085 &   0.5837 f
  U1977/Q (AND2X1)                                                0.2002    0.1506 @   0.7343 f
  io_cmd_o[117] (net)                           4      58.0547              0.0000     0.7343 f
  io_cmd_o[117] (out)                                             0.2002    0.0071 @   0.7414 f
  data arrival time                                                                    0.7414

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7414
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8414


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0404    0.1871     0.5641 r
  fifo_1__mem_fifo/dff/data_o[17] (net)         2       5.2783              0.0000     0.5641 r
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[17] (net)                     5.2783              0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.5641 r
  fifo_lo[64] (net)                                     5.2783              0.0000     0.5641 r
  U1790/IN2 (MUX21X1)                                             0.0404    0.0000 &   0.5642 r
  U1790/Q (MUX21X1)                                               0.3008    0.1897 @   0.7538 r
  io_cmd_o[17] (net)                            4      90.3690              0.0000     0.7538 r
  U1791/INP (NBUFFX2)                                             0.3008   -0.0852 @   0.6687 r
  U1791/Z (NBUFFX2)                                               0.0378    0.0899     0.7586 r
  mem_cmd_o[17] (net)                           1       1.0966              0.0000     0.7586 r
  mem_cmd_o[17] (out)                                             0.0378   -0.0169 &   0.7417 r
  data arrival time                                                                    0.7417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8417


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.2043    0.0000     0.3621 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0715    0.2092     0.5713 r
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      17.0590              0.0000     0.5713 r
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5713 r
  fifo_1__mem_fifo/data_o[72] (net)                    17.0590              0.0000     0.5713 r
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5713 r
  fifo_lo[112] (net)                                   17.0590              0.0000     0.5713 r
  U1887/IN2 (AND2X1)                                              0.0715   -0.0077 &   0.5637 r
  U1887/Q (AND2X1)                                                0.1524    0.1159 @   0.6795 r
  io_cmd_o[72] (net)                            4      43.2876              0.0000     0.6795 r
  U1888/INP (NBUFFX2)                                             0.1529   -0.0072 @   0.6723 r
  U1888/Z (NBUFFX2)                                               0.0287    0.0698     0.7421 r
  mem_cmd_o[72] (net)                           1       0.8404              0.0000     0.7421 r
  mem_cmd_o[72] (out)                                             0.0287    0.0000 &   0.7421 r
  data arrival time                                                                    0.7421

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7421
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8421


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1792    0.0000     0.3896 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0515    0.1963     0.5860 r
  fifo_1__mem_fifo/dff/data_o[33] (net)         2       9.4366              0.0000     0.5860 r
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5860 r
  fifo_1__mem_fifo/data_o[33] (net)                     9.4366              0.0000     0.5860 r
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.5860 r
  fifo_lo[80] (net)                                     9.4366              0.0000     0.5860 r
  U1822/IN2 (MUX21X1)                                             0.0515   -0.0041 &   0.5818 r
  U1822/Q (MUX21X1)                                               0.3743    0.2160 @   0.7978 r
  io_cmd_o[33] (net)                            4     112.3473              0.0000     0.7978 r
  io_cmd_o[33] (out)                                              0.3743   -0.0557 @   0.7422 r
  data arrival time                                                                    0.7422

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7422
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8422


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1501    0.0000     0.3768 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0429    0.1888     0.5656 r
  fifo_1__mem_fifo/dff/data_o[31] (net)         2       6.1957              0.0000     0.5656 r
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5656 r
  fifo_1__mem_fifo/data_o[31] (net)                     6.1957              0.0000     0.5656 r
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.5656 r
  fifo_lo[78] (net)                                     6.1957              0.0000     0.5656 r
  U1818/IN2 (MUX21X1)                                             0.0429    0.0000 &   0.5656 r
  U1818/Q (MUX21X1)                                               0.2851    0.1831 @   0.7487 r
  io_cmd_o[31] (net)                            4      84.9207              0.0000     0.7487 r
  io_cmd_o[31] (out)                                              0.2851   -0.0063 @   0.7423 r
  data arrival time                                                                    0.7423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8423


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1781    0.0000     0.3926 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0430    0.1911     0.5837 r
  fifo_1__mem_fifo/dff/data_o[25] (net)         2       6.2375              0.0000     0.5837 r
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5837 r
  fifo_1__mem_fifo/data_o[25] (net)                     6.2375              0.0000     0.5837 r
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.5837 r
  fifo_lo[72] (net)                                     6.2375              0.0000     0.5837 r
  U1806/IN2 (MUX21X1)                                             0.0430   -0.0008 &   0.5829 r
  U1806/Q (MUX21X1)                                               0.2696    0.1771 @   0.7600 r
  io_cmd_o[25] (net)                            6      79.9136              0.0000     0.7600 r
  io_cmd_o[25] (out)                                              0.2696   -0.0165 @   0.7435 r
  data arrival time                                                                    0.7435

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8435


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1697    0.0000     0.3763 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0690    0.2279     0.6043 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2      19.6685              0.0000     0.6043 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6043 f
  fifo_1__mem_fifo/data_o[85] (net)                    19.6685              0.0000     0.6043 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.6043 f
  fifo_lo[125] (net)                                   19.6685              0.0000     0.6043 f
  U1913/IN2 (AND2X1)                                              0.0690   -0.0116 &   0.5927 f
  U1913/Q (AND2X1)                                                0.1805    0.1436 @   0.7362 f
  io_cmd_o[85] (net)                            4      51.6608              0.0000     0.7362 f
  io_cmd_o[85] (out)                                              0.1805    0.0072 @   0.7435 f
  data arrival time                                                                    0.7435

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8435


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3876     0.3876
  fifo_1__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1792    0.0000     0.3876 r
  fifo_1__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.0425    0.2114     0.5990 f
  fifo_1__mem_fifo/dff/data_o[52] (net)         2       7.9215              0.0000     0.5990 f
  fifo_1__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5990 f
  fifo_1__mem_fifo/data_o[52] (net)                     7.9215              0.0000     0.5990 f
  fifo_1__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_3)                   0.0000     0.5990 f
  fifo_lo[95] (net)                                     7.9215              0.0000     0.5990 f
  U1852/IN2 (MUX21X1)                                             0.0425   -0.0016 &   0.5974 f
  U1852/Q (MUX21X1)                                               0.3672    0.2280 @   0.8254 f
  io_cmd_o[52] (net)                            4     112.5194              0.0000     0.8254 f
  io_cmd_o[52] (out)                                              0.3672   -0.0819 @   0.7435 f
  data arrival time                                                                    0.7435

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8435


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3937     0.3937
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1782    0.0000     0.3937 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0504    0.2166     0.6103 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      11.4162              0.0000     0.6103 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6103 f
  fifo_0__mem_fifo/data_o[22] (net)                    11.4162              0.0000     0.6103 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.6103 f
  fifo_lo[20] (net)                                    11.4162              0.0000     0.6103 f
  U1800/IN1 (MUX21X1)                                             0.0504   -0.0004 &   0.6099 f
  U1800/Q (MUX21X1)                                               0.2954    0.2010 @   0.8110 f
  io_cmd_o[22] (net)                            4      90.5021              0.0000     0.8110 f
  io_cmd_o[22] (out)                                              0.2954   -0.0674 @   0.7436 f
  data arrival time                                                                    0.7436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8436


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0424    0.1908     0.5783 r
  fifo_1__mem_fifo/dff/data_o[11] (net)         2       6.0367              0.0000     0.5783 r
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5783 r
  fifo_1__mem_fifo/data_o[11] (net)                     6.0367              0.0000     0.5783 r
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5783 r
  fifo_lo[58] (net)                                     6.0367              0.0000     0.5783 r
  U1778/IN2 (MUX21X1)                                             0.0424    0.0000 &   0.5783 r
  U1778/Q (MUX21X1)                                               0.2482    0.1715 @   0.7498 r
  io_cmd_o[11] (net)                            4      74.1110              0.0000     0.7498 r
  io_cmd_o[11] (out)                                              0.2482   -0.0058 @   0.7440 r
  data arrival time                                                                    0.7440

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8440


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0514    0.1983     0.5611 r
  fifo_1__mem_fifo/dff/data_o[112] (net)        2       9.4300              0.0000     0.5611 r
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5611 r
  fifo_1__mem_fifo/data_o[112] (net)                    9.4300              0.0000     0.5611 r
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5611 r
  fifo_lo[152] (net)                                    9.4300              0.0000     0.5611 r
  U1967/IN2 (AND2X1)                                              0.0514   -0.0046 &   0.5564 r
  U1967/Q (AND2X1)                                                0.1527    0.1127 @   0.6691 r
  io_cmd_o[112] (net)                           4      43.1018              0.0000     0.6691 r
  U1968/INP (NBUFFX2)                                             0.1534    0.0053 @   0.6744 r
  U1968/Z (NBUFFX2)                                               0.0288    0.0699     0.7443 r
  mem_cmd_o[112] (net)                          1       0.8831              0.0000     0.7443 r
  mem_cmd_o[112] (out)                                            0.0288    0.0000 &   0.7443 r
  data arrival time                                                                    0.7443

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8443


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0355    0.2057     0.5981 f
  fifo_1__mem_fifo/dff/data_o[43] (net)         2       4.8923              0.0000     0.5981 f
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5981 f
  fifo_1__mem_fifo/data_o[43] (net)                     4.8923              0.0000     0.5981 f
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.5981 f
  fifo_lo[90] (net)                                     4.8923              0.0000     0.5981 f
  U1842/IN2 (MUX21X1)                                             0.0355    0.0000 &   0.5982 f
  U1842/Q (MUX21X1)                                               0.2880    0.1968 @   0.7949 f
  io_cmd_o[43] (net)                            5      88.1790              0.0000     0.7949 f
  io_cmd_o[43] (out)                                              0.2880   -0.0506 @   0.7444 f
  data arrival time                                                                    0.7444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8444


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0509    0.1979     0.5608 r
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       9.2093              0.0000     0.5608 r
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[80] (net)                     9.2093              0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5608 r
  fifo_lo[120] (net)                                    9.2093              0.0000     0.5608 r
  U1903/IN2 (AND2X1)                                              0.0509   -0.0021 &   0.5587 r
  U1903/Q (AND2X1)                                                0.1633    0.1173 @   0.6760 r
  io_cmd_o[80] (net)                            4      46.6961              0.0000     0.6760 r
  U1904/INP (NBUFFX2)                                             0.1639   -0.0093 @   0.6667 r
  U1904/Z (NBUFFX2)                                               0.0374    0.0775     0.7443 r
  mem_cmd_o[80] (net)                           1       6.7958              0.0000     0.7443 r
  mem_cmd_o[80] (out)                                             0.0374    0.0001 &   0.7444 r
  data arrival time                                                                    0.7444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8444


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3936     0.3936
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1782    0.0000     0.3936 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0479    0.2150     0.6085 f
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      10.3230              0.0000     0.6085 f
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[36] (net)                    10.3230              0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.6085 f
  fifo_lo[34] (net)                                    10.3230              0.0000     0.6085 f
  U1828/IN1 (MUX21X1)                                             0.0479   -0.0051 &   0.6034 f
  U1828/Q (MUX21X1)                                               0.3009    0.2027 @   0.8061 f
  io_cmd_o[36] (net)                            5      92.1845              0.0000     0.8061 f
  io_cmd_o[36] (out)                                              0.3009   -0.0617 @   0.7444 f
  data arrival time                                                                    0.7444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8444


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3877     0.3877
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1792    0.0000     0.3877 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0351    0.2055     0.5931 f
  fifo_1__mem_fifo/dff/data_o[2] (net)          2       4.7349              0.0000     0.5931 f
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[2] (net)                      4.7349              0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.5931 f
  fifo_lo[50] (net)                                     4.7349              0.0000     0.5931 f
  U1762/IN2 (MUX21X1)                                             0.0351    0.0000 &   0.5932 f
  U1762/Q (MUX21X1)                                               0.2872    0.1966 @   0.7898 f
  io_cmd_o[2] (net)                             4      87.9293              0.0000     0.7898 f
  io_cmd_o[2] (out)                                               0.2872   -0.0452 @   0.7446 f
  data arrival time                                                                    0.7446

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8446


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2039    0.0000     0.3625 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0587    0.2023     0.5648 r
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      12.1719              0.0000     0.5648 r
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5648 r
  fifo_1__mem_fifo/data_o[120] (net)                   12.1719              0.0000     0.5648 r
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.5648 r
  fifo_lo[160] (net)                                   12.1719              0.0000     0.5648 r
  U1983/IN2 (AND2X1)                                              0.0587   -0.0042 &   0.5606 r
  U1983/Q (AND2X1)                                                0.1673    0.1197 @   0.6803 r
  io_cmd_o[120] (net)                           4      47.8805              0.0000     0.6803 r
  U1984/INP (NBUFFX2)                                             0.1681   -0.0091 @   0.6712 r
  U1984/Z (NBUFFX2)                                               0.0329    0.0745     0.7457 r
  mem_cmd_o[120] (net)                          1       3.2597              0.0000     0.7457 r
  mem_cmd_o[120] (out)                                            0.0329   -0.0011 &   0.7446 r
  data arrival time                                                                    0.7446

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8446


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2043    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0509    0.2192     0.5819 f
  fifo_1__mem_fifo/dff/data_o[61] (net)         2      11.6614              0.0000     0.5819 f
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5819 f
  fifo_1__mem_fifo/data_o[61] (net)                    11.6614              0.0000     0.5819 f
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5819 f
  fifo_lo[101] (net)                                   11.6614              0.0000     0.5819 f
  U1865/IN2 (AND2X1)                                              0.0509   -0.0045 &   0.5774 f
  U1865/Q (AND2X1)                                                0.2177    0.1553 @   0.7327 f
  io_cmd_o[61] (net)                            4      63.5234              0.0000     0.7327 f
  io_cmd_o[61] (out)                                              0.2177    0.0120 @   0.7447 f
  data arrival time                                                                    0.7447

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8447


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0418    0.1924     0.5554 r
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       5.8225              0.0000     0.5554 r
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5554 r
  fifo_1__mem_fifo/data_o[59] (net)                     5.8225              0.0000     0.5554 r
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5554 r
  fifo_lo[99] (net)                                     5.8225              0.0000     0.5554 r
  U1861/IN2 (AND2X1)                                              0.0418   -0.0011 &   0.5543 r
  U1861/Q (AND2X1)                                                0.1796    0.1232 @   0.6775 r
  io_cmd_o[59] (net)                            4      52.1322              0.0000     0.6775 r
  U1862/INP (NBUFFX2)                                             0.1803   -0.0071 @   0.6704 r
  U1862/Z (NBUFFX2)                                               0.0338    0.0764     0.7468 r
  mem_cmd_o[59] (net)                           1       3.3849              0.0000     0.7468 r
  mem_cmd_o[59] (out)                                             0.0338   -0.0021 &   0.7447 r
  data arrival time                                                                    0.7447

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8447


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1792    0.0000     0.3889 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0488    0.1948     0.5837 r
  fifo_1__mem_fifo/dff/data_o[51] (net)         2       8.4065              0.0000     0.5837 r
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5837 r
  fifo_1__mem_fifo/data_o[51] (net)                     8.4065              0.0000     0.5837 r
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.5837 r
  fifo_lo[94] (net)                                     8.4065              0.0000     0.5837 r
  U1850/IN2 (MUX21X1)                                             0.0488   -0.0023 &   0.5814 r
  U1850/Q (MUX21X1)                                               0.2781    0.1822 @   0.7636 r
  io_cmd_o[51] (net)                            4      82.7353              0.0000     0.7636 r
  io_cmd_o[51] (out)                                              0.2781   -0.0184 @   0.7451 r
  data arrival time                                                                    0.7451

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7451
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8451


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_77_/CLK (DFFX1)                 0.2043    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_77_/Q (DFFX1)                   0.0538    0.2212     0.5834 f
  fifo_1__mem_fifo/dff/data_o[77] (net)         2      12.9549              0.0000     0.5834 f
  fifo_1__mem_fifo/dff/data_o[77] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5834 f
  fifo_1__mem_fifo/data_o[77] (net)                    12.9549              0.0000     0.5834 f
  fifo_1__mem_fifo/data_o[77] (bsg_one_fifo_width_p570_3)                   0.0000     0.5834 f
  fifo_lo[117] (net)                                   12.9549              0.0000     0.5834 f
  U1897/IN2 (AND2X1)                                              0.0538   -0.0052 &   0.5782 f
  U1897/Q (AND2X1)                                                0.1521    0.1267 @   0.7049 f
  io_cmd_o[77] (net)                            4      42.9651              0.0000     0.7049 f
  U1898/INP (NBUFFX2)                                             0.1521   -0.0212 @   0.6837 f
  U1898/Z (NBUFFX2)                                               0.0259    0.0623     0.7460 f
  mem_cmd_o[77] (net)                           1       1.0001              0.0000     0.7460 f
  mem_cmd_o[77] (out)                                             0.0259    0.0000 &   0.7460 f
  data arrival time                                                                    0.7460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8460


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1791    0.0000     0.3870 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0361    0.2063     0.5933 f
  fifo_1__mem_fifo/dff/data_o[1] (net)          2       5.1497              0.0000     0.5933 f
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5933 f
  fifo_1__mem_fifo/data_o[1] (net)                      5.1497              0.0000     0.5933 f
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.5933 f
  fifo_lo[49] (net)                                     5.1497              0.0000     0.5933 f
  U1760/IN2 (MUX21X1)                                             0.0361    0.0000 &   0.5933 f
  U1760/Q (MUX21X1)                                               0.2377    0.1739 @   0.7672 f
  io_cmd_o[1] (net)                             4      71.4029              0.0000     0.7672 f
  io_cmd_o[1] (out)                                               0.2377   -0.0202 @   0.7470 f
  data arrival time                                                                    0.7470

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7470
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8470


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.2042    0.0000     0.3625 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0620    0.2042     0.5667 r
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      13.4556              0.0000     0.5667 r
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5667 r
  fifo_1__mem_fifo/data_o[68] (net)                    13.4556              0.0000     0.5667 r
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5667 r
  fifo_lo[108] (net)                                   13.4556              0.0000     0.5667 r
  U1879/IN2 (AND2X1)                                              0.0620   -0.0085 &   0.5582 r
  U1879/Q (AND2X1)                                                0.1687    0.1211 @   0.6793 r
  io_cmd_o[68] (net)                            4      48.4836              0.0000     0.6793 r
  U1880/INP (NBUFFX2)                                             0.1693   -0.0102 @   0.6692 r
  U1880/Z (NBUFFX2)                                               0.0373    0.0780     0.7472 r
  mem_cmd_o[68] (net)                           1       6.4829              0.0000     0.7472 r
  mem_cmd_o[68] (out)                                             0.0373    0.0002 &   0.7474 r
  data arrival time                                                                    0.7474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8474


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1697    0.0000     0.3764 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0724    0.2300     0.6064 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      21.1601              0.0000     0.6064 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6064 f
  fifo_1__mem_fifo/data_o[83] (net)                    21.1601              0.0000     0.6064 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.6064 f
  fifo_lo[123] (net)                                   21.1601              0.0000     0.6064 f
  U1909/IN2 (AND2X1)                                              0.0724   -0.0084 &   0.5979 f
  U1909/Q (AND2X1)                                                0.1760    0.1419 @   0.7398 f
  io_cmd_o[83] (net)                            4      50.2174              0.0000     0.7398 f
  io_cmd_o[83] (out)                                              0.1760    0.0076 @   0.7474 f
  data arrival time                                                                    0.7474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8474


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.2044    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0571    0.2015     0.5637 r
  fifo_1__mem_fifo/dff/data_o[93] (net)         2      11.5951              0.0000     0.5637 r
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5637 r
  fifo_1__mem_fifo/data_o[93] (net)                    11.5951              0.0000     0.5637 r
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5637 r
  fifo_lo[133] (net)                                   11.5951              0.0000     0.5637 r
  U1929/IN2 (AND2X1)                                              0.0571   -0.0034 &   0.5603 r
  U1929/Q (AND2X1)                                                0.1675    0.1195 @   0.6798 r
  io_cmd_o[93] (net)                            4      47.9367              0.0000     0.6798 r
  U1930/INP (NBUFFX2)                                             0.1683   -0.0061 @   0.6737 r
  U1930/Z (NBUFFX2)                                               0.0324    0.0741     0.7478 r
  mem_cmd_o[93] (net)                           1       2.8731              0.0000     0.7478 r
  mem_cmd_o[93] (out)                                             0.0324    0.0000 &   0.7478 r
  data arrival time                                                                    0.7478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8478


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_75_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_75_/Q (DFFX1)                   0.0393    0.2110     0.5740 f
  fifo_1__mem_fifo/dff/data_o[75] (net)         2       6.5657              0.0000     0.5740 f
  fifo_1__mem_fifo/dff/data_o[75] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5740 f
  fifo_1__mem_fifo/data_o[75] (net)                     6.5657              0.0000     0.5740 f
  fifo_1__mem_fifo/data_o[75] (bsg_one_fifo_width_p570_3)                   0.0000     0.5740 f
  fifo_lo[115] (net)                                    6.5657              0.0000     0.5740 f
  U1893/IN2 (AND2X1)                                              0.0393    0.0001 &   0.5741 f
  U1893/Q (AND2X1)                                                0.1868    0.1398 @   0.7139 f
  io_cmd_o[75] (net)                            4      53.5169              0.0000     0.7139 f
  U1894/INP (NBUFFX2)                                             0.1868   -0.0205 @   0.6934 f
  U1894/Z (NBUFFX2)                                               0.0276    0.0654     0.7588 f
  mem_cmd_o[75] (net)                           1       1.0729              0.0000     0.7588 f
  mem_cmd_o[75] (out)                                             0.0276   -0.0106 &   0.7482 f
  data arrival time                                                                    0.7482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8482


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.2042    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0705    0.2087     0.5715 r
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      16.6822              0.0000     0.5715 r
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5715 r
  fifo_1__mem_fifo/data_o[113] (net)                   16.6822              0.0000     0.5715 r
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5715 r
  fifo_lo[153] (net)                                   16.6822              0.0000     0.5715 r
  U1969/IN2 (AND2X1)                                              0.0705   -0.0056 &   0.5658 r
  U1969/Q (AND2X1)                                                0.1597    0.1199 @   0.6857 r
  io_cmd_o[113] (net)                           4      46.1991              0.0000     0.6857 r
  U1970/INP (NBUFFX2)                                             0.1597   -0.0055 @   0.6802 r
  U1970/Z (NBUFFX2)                                               0.0340    0.0745     0.7547 r
  mem_cmd_o[113] (net)                          1       4.4700              0.0000     0.7547 r
  mem_cmd_o[113] (out)                                            0.0340   -0.0063 &   0.7484 r
  data arrival time                                                                    0.7484

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7484
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8484


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2039    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0395    0.1909     0.5537 r
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       4.9972              0.0000     0.5537 r
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5537 r
  fifo_1__mem_fifo/data_o[65] (net)                     4.9972              0.0000     0.5537 r
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5537 r
  fifo_lo[105] (net)                                    4.9972              0.0000     0.5537 r
  U1873/IN2 (AND2X1)                                              0.0395    0.0000 &   0.5538 r
  U1873/Q (AND2X1)                                                0.1964    0.1297 @   0.6835 r
  io_cmd_o[65] (net)                            4      57.5622              0.0000     0.6835 r
  U1874/INP (NBUFFX2)                                             0.1972   -0.0108 @   0.6728 r
  U1874/Z (NBUFFX2)                                               0.0327    0.0771     0.7499 r
  mem_cmd_o[65] (net)                           1       1.7265              0.0000     0.7499 r
  mem_cmd_o[65] (out)                                             0.0327   -0.0014 &   0.7485 r
  data arrival time                                                                    0.7485

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7485
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8485


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0478    0.1943     0.5833 r
  fifo_1__mem_fifo/dff/data_o[27] (net)         2       8.0117              0.0000     0.5833 r
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5833 r
  fifo_1__mem_fifo/data_o[27] (net)                     8.0117              0.0000     0.5833 r
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.5833 r
  fifo_lo[74] (net)                                     8.0117              0.0000     0.5833 r
  U1810/IN2 (MUX21X1)                                             0.0478    0.0001 &   0.5834 r
  U1810/Q (MUX21X1)                                               0.3849    0.2208 @   0.8042 r
  io_cmd_o[27] (net)                            5     116.2067              0.0000     0.8042 r
  io_cmd_o[27] (out)                                              0.3849   -0.0556 @   0.7486 r
  data arrival time                                                                    0.7486

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8486


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0360    0.2062     0.5954 f
  fifo_1__mem_fifo/dff/data_o[32] (net)         2       5.0907              0.0000     0.5954 f
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5954 f
  fifo_1__mem_fifo/data_o[32] (net)                     5.0907              0.0000     0.5954 f
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.5954 f
  fifo_lo[79] (net)                                     5.0907              0.0000     0.5954 f
  U1820/IN2 (MUX21X1)                                             0.0360    0.0000 &   0.5954 f
  U1820/Q (MUX21X1)                                               0.2891    0.1974 @   0.7928 f
  io_cmd_o[32] (net)                            4      88.5555              0.0000     0.7928 f
  io_cmd_o[32] (out)                                              0.2891   -0.0434 @   0.7494 f
  data arrival time                                                                    0.7494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8494


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0426    0.2114     0.6005 f
  fifo_1__mem_fifo/dff/data_o[8] (net)          2       7.9596              0.0000     0.6005 f
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6005 f
  fifo_1__mem_fifo/data_o[8] (net)                      7.9596              0.0000     0.6005 f
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.6005 f
  fifo_lo[55] (net)                                     7.9596              0.0000     0.6005 f
  U1772/IN2 (MUX21X1)                                             0.0426   -0.0010 &   0.5995 f
  U1772/Q (MUX21X1)                                               0.2990    0.2013 @   0.8009 f
  io_cmd_o[8] (net)                             4      91.1410              0.0000     0.8009 f
  io_cmd_o[8] (out)                                               0.2990   -0.0511 @   0.7497 f
  data arrival time                                                                    0.7497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8497


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0373    0.2047     0.5818 f
  fifo_1__mem_fifo/dff/data_o[24] (net)         2       5.6114              0.0000     0.5818 f
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5818 f
  fifo_1__mem_fifo/data_o[24] (net)                     5.6114              0.0000     0.5818 f
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.5818 f
  fifo_lo[71] (net)                                     5.6114              0.0000     0.5818 f
  U1804/IN2 (MUX21X1)                                             0.0373    0.0000 &   0.5818 f
  U1804/Q (MUX21X1)                                               0.2995    0.2011 @   0.7829 f
  io_cmd_o[24] (net)                            5      91.6104              0.0000     0.7829 f
  io_cmd_o[24] (out)                                              0.2995   -0.0331 @   0.7498 f
  data arrival time                                                                    0.7498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8498


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1501    0.0000     0.3771 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0353    0.2032     0.5803 f
  fifo_1__mem_fifo/dff/data_o[23] (net)         2       4.7866              0.0000     0.5803 f
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5803 f
  fifo_1__mem_fifo/data_o[23] (net)                     4.7866              0.0000     0.5803 f
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.5803 f
  fifo_lo[70] (net)                                     4.7866              0.0000     0.5803 f
  icc_place1968/IN2 (MUX21X2)                                     0.0353    0.0000 &   0.5803 f
  icc_place1968/Q (MUX21X2)                                       0.2181    0.1639 @   0.7441 f
  io_cmd_o[23] (net)                            4     115.0847              0.0000     0.7441 f
  io_cmd_o[23] (out)                                              0.2181    0.0058 @   0.7499 f
  data arrival time                                                                    0.7499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8499


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1781    0.0000     0.3922 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0518    0.2176     0.6098 f
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      12.0519              0.0000     0.6098 f
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6098 f
  fifo_0__mem_fifo/data_o[38] (net)                    12.0519              0.0000     0.6098 f
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.6098 f
  fifo_lo[36] (net)                                    12.0519              0.0000     0.6098 f
  U1832/IN1 (MUX21X1)                                             0.0518    0.0002 &   0.6100 f
  U1832/Q (MUX21X1)                                               0.3136    0.2095 @   0.8196 f
  io_cmd_o[38] (net)                            5      96.5422              0.0000     0.8196 f
  io_cmd_o[38] (out)                                              0.3136   -0.0696 @   0.7499 f
  data arrival time                                                                    0.7499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8499


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3937     0.3937
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1782    0.0000     0.3937 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0528    0.1970     0.5907 r
  fifo_0__mem_fifo/dff/data_o[25] (net)         2       9.9442              0.0000     0.5907 r
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5907 r
  fifo_0__mem_fifo/data_o[25] (net)                     9.9442              0.0000     0.5907 r
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.5907 r
  fifo_lo[23] (net)                                     9.9442              0.0000     0.5907 r
  U1806/IN1 (MUX21X1)                                             0.0528   -0.0016 &   0.5891 r
  U1806/Q (MUX21X1)                                               0.2696    0.1774 @   0.7665 r
  io_cmd_o[25] (net)                            6      79.9136              0.0000     0.7665 r
  io_cmd_o[25] (out)                                              0.2696   -0.0165 @   0.7500 r
  data arrival time                                                                    0.7500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8500


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.2040    0.0000     0.3623 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0641    0.2053     0.5677 r
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      14.2384              0.0000     0.5677 r
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5677 r
  fifo_1__mem_fifo/data_o[107] (net)                   14.2384              0.0000     0.5677 r
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5677 r
  fifo_lo[147] (net)                                   14.2384              0.0000     0.5677 r
  U1957/IN2 (AND2X1)                                              0.0641   -0.0071 &   0.5606 r
  U1957/Q (AND2X1)                                                0.1781    0.1269 @   0.6874 r
  io_cmd_o[107] (net)                           4      52.3693              0.0000     0.6874 r
  U1958/INP (NBUFFX2)                                             0.1781   -0.0133 @   0.6741 r
  U1958/Z (NBUFFX2)                                               0.0337    0.0761     0.7502 r
  mem_cmd_o[107] (net)                          1       3.4220              0.0000     0.7502 r
  mem_cmd_o[107] (out)                                            0.0337    0.0000 &   0.7503 r
  data arrival time                                                                    0.7503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8503


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_108_/CLK (DFFX1)                0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_108_/Q (DFFX1)                  0.0431    0.2139     0.5769 f
  fifo_1__mem_fifo/dff/data_o[108] (net)        2       8.2315              0.0000     0.5769 f
  fifo_1__mem_fifo/dff/data_o[108] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5769 f
  fifo_1__mem_fifo/data_o[108] (net)                    8.2315              0.0000     0.5769 f
  fifo_1__mem_fifo/data_o[108] (bsg_one_fifo_width_p570_3)                  0.0000     0.5769 f
  fifo_lo[148] (net)                                    8.2315              0.0000     0.5769 f
  U1959/IN2 (AND2X1)                                              0.0431   -0.0012 &   0.5757 f
  U1959/Q (AND2X1)                                                0.1961    0.1439 @   0.7196 f
  io_cmd_o[108] (net)                           4      56.9584              0.0000     0.7196 f
  U1960/INP (NBUFFX2)                                             0.1961   -0.0263 @   0.6933 f
  U1960/Z (NBUFFX2)                                               0.0304    0.0683     0.7616 f
  mem_cmd_o[108] (net)                          1       2.9769              0.0000     0.7616 f
  mem_cmd_o[108] (out)                                            0.0304   -0.0111 &   0.7505 f
  data arrival time                                                                    0.7505

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8505


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1782    0.0000     0.3933 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0487    0.2155     0.6088 f
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      10.6502              0.0000     0.6088 f
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6088 f
  fifo_0__mem_fifo/data_o[35] (net)                    10.6502              0.0000     0.6088 f
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.6088 f
  fifo_lo[33] (net)                                    10.6502              0.0000     0.6088 f
  U1826/IN1 (MUX21X1)                                             0.0487   -0.0010 &   0.6077 f
  U1826/Q (MUX21X1)                                               0.2763    0.1929 @   0.8006 f
  io_cmd_o[35] (net)                            5      84.3853              0.0000     0.8006 f
  io_cmd_o[35] (out)                                              0.2763   -0.0496 @   0.7510 f
  data arrival time                                                                    0.7510

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8510


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.2042    0.0000     0.3620 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0548    0.2002     0.5622 r
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.7046              0.0000     0.5622 r
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[66] (net)                    10.7046              0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5622 r
  fifo_lo[106] (net)                                   10.7046              0.0000     0.5622 r
  U1875/IN2 (AND2X1)                                              0.0548   -0.0008 &   0.5614 r
  U1875/Q (AND2X1)                                                0.1554    0.1151 @   0.6765 r
  io_cmd_o[66] (net)                            4      44.3628              0.0000     0.6765 r
  U1876/INP (NBUFFX2)                                             0.1559    0.0049 @   0.6814 r
  U1876/Z (NBUFFX2)                                               0.0290    0.0702     0.7516 r
  mem_cmd_o[66] (net)                           1       0.8848              0.0000     0.7516 r
  mem_cmd_o[66] (out)                                             0.0290    0.0000 &   0.7516 r
  data arrival time                                                                    0.7516

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8516


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2035    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0585    0.2022     0.5644 r
  fifo_1__mem_fifo/dff/data_o[105] (net)        2      12.1181              0.0000     0.5644 r
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[105] (net)                   12.1181              0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5644 r
  fifo_lo[145] (net)                                   12.1181              0.0000     0.5644 r
  U1953/IN2 (AND2X1)                                              0.0585   -0.0078 &   0.5566 r
  U1953/Q (AND2X1)                                                0.1624    0.1176 @   0.6742 r
  io_cmd_o[105] (net)                           4      46.2505              0.0000     0.6742 r
  U1954/INP (NBUFFX2)                                             0.1631    0.0063 @   0.6805 r
  U1954/Z (NBUFFX2)                                               0.0337    0.0746     0.7551 r
  mem_cmd_o[105] (net)                          1       4.0832              0.0000     0.7551 r
  mem_cmd_o[105] (out)                                            0.0337   -0.0034 &   0.7517 r
  data arrival time                                                                    0.7517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8517


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_60_/CLK (DFFX1)                 0.2041    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_60_/Q (DFFX1)                   0.0427    0.2136     0.5763 f
  fifo_1__mem_fifo/dff/data_o[60] (net)         2       8.0514              0.0000     0.5763 f
  fifo_1__mem_fifo/dff/data_o[60] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[60] (net)                     8.0514              0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[60] (bsg_one_fifo_width_p570_3)                   0.0000     0.5763 f
  fifo_lo[100] (net)                                    8.0514              0.0000     0.5763 f
  U1863/IN2 (AND2X1)                                              0.0427   -0.0011 &   0.5752 f
  U1863/Q (AND2X1)                                                0.2690    0.1762 @   0.7515 f
  io_cmd_o[60] (net)                            4      78.9616              0.0000     0.7515 f
  io_cmd_o[60] (out)                                              0.2690    0.0003 @   0.7517 f
  data arrival time                                                                    0.7517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8517


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0380    0.2078     0.5970 f
  fifo_1__mem_fifo/dff/data_o[15] (net)         2       5.9658              0.0000     0.5970 f
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5970 f
  fifo_1__mem_fifo/data_o[15] (net)                     5.9658              0.0000     0.5970 f
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.5970 f
  fifo_lo[62] (net)                                     5.9658              0.0000     0.5970 f
  U1786/IN2 (MUX21X1)                                             0.0380    0.0000 &   0.5970 f
  U1786/Q (MUX21X1)                                               0.2621    0.1863 @   0.7833 f
  io_cmd_o[15] (net)                            4      79.7935              0.0000     0.7833 f
  io_cmd_o[15] (out)                                              0.2621   -0.0310 @   0.7522 f
  data arrival time                                                                    0.7522

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8522


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0351    0.2030     0.5800 f
  fifo_1__mem_fifo/dff/data_o[17] (net)         2       4.6897              0.0000     0.5800 f
  fifo_1__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5800 f
  fifo_1__mem_fifo/data_o[17] (net)                     4.6897              0.0000     0.5800 f
  fifo_1__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_3)                   0.0000     0.5800 f
  fifo_lo[64] (net)                                     4.6897              0.0000     0.5800 f
  U1790/IN2 (MUX21X1)                                             0.0351    0.0000 &   0.5800 f
  U1790/Q (MUX21X1)                                               0.2922    0.1987 @   0.7787 f
  io_cmd_o[17] (net)                            4      89.6232              0.0000     0.7787 f
  U1791/INP (NBUFFX2)                                             0.2922   -0.0854 @   0.6933 f
  U1791/Z (NBUFFX2)                                               0.0324    0.0735     0.7668 f
  mem_cmd_o[17] (net)                           1       1.0966              0.0000     0.7668 f
  mem_cmd_o[17] (out)                                             0.0324   -0.0145 &   0.7523 f
  data arrival time                                                                    0.7523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8523


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.2035    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0525    0.1988     0.5611 r
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       9.8188              0.0000     0.5611 r
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5611 r
  fifo_1__mem_fifo/data_o[69] (net)                     9.8188              0.0000     0.5611 r
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5611 r
  fifo_lo[109] (net)                                    9.8188              0.0000     0.5611 r
  U1881/IN2 (AND2X1)                                              0.0525    0.0002 &   0.5612 r
  U1881/Q (AND2X1)                                                0.1543    0.1141 @   0.6754 r
  io_cmd_o[69] (net)                            4      43.9548              0.0000     0.6754 r
  U1882/INP (NBUFFX2)                                             0.1548    0.0054 @   0.6807 r
  U1882/Z (NBUFFX2)                                               0.0354    0.0751     0.7558 r
  mem_cmd_o[69] (net)                           1       5.7239              0.0000     0.7558 r
  mem_cmd_o[69] (out)                                             0.0354   -0.0035 &   0.7523 r
  data arrival time                                                                    0.7523

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7523
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8523


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0351    0.2055     0.5946 f
  fifo_1__mem_fifo/dff/data_o[45] (net)         2       4.7140              0.0000     0.5946 f
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5946 f
  fifo_1__mem_fifo/data_o[45] (net)                     4.7140              0.0000     0.5946 f
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5946 f
  fifo_lo[92] (net)                                     4.7140              0.0000     0.5946 f
  U1846/IN2 (MUX21X1)                                             0.0351    0.0000 &   0.5946 f
  U1846/Q (MUX21X1)                                               0.2639    0.1866 @   0.7812 f
  io_cmd_o[45] (net)                            4      80.4315              0.0000     0.7812 f
  io_cmd_o[45] (out)                                              0.2639   -0.0285 @   0.7528 f
  data arrival time                                                                    0.7528

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8528


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3930     0.3930
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1782    0.0000     0.3930 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0453    0.2132     0.6062 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       9.1661              0.0000     0.6062 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6062 f
  fifo_0__mem_fifo/data_o[43] (net)                     9.1661              0.0000     0.6062 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.6062 f
  fifo_lo[41] (net)                                     9.1661              0.0000     0.6062 f
  U1842/IN1 (MUX21X1)                                             0.0453    0.0001 &   0.6062 f
  U1842/Q (MUX21X1)                                               0.2880    0.1972 @   0.8034 f
  io_cmd_o[43] (net)                            5      88.1790              0.0000     0.8034 f
  io_cmd_o[43] (out)                                              0.2880   -0.0506 @   0.7529 f
  data arrival time                                                                    0.7529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8529


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1771    0.0000     0.3857 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1311    0.2339 @   0.6196 r
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      37.7199              0.0000     0.6196 r
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6196 r
  fifo_0__mem_fifo/data_o[52] (net)                    37.7199              0.0000     0.6196 r
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.6196 r
  fifo_lo[46] (net)                                    37.7199              0.0000     0.6196 r
  U1852/IN1 (MUX21X1)                                             0.1312   -0.0153 @   0.6043 r
  U1852/Q (MUX21X1)                                               0.3779    0.2322 @   0.8365 r
  io_cmd_o[52] (net)                            4     113.2652              0.0000     0.8365 r
  io_cmd_o[52] (out)                                              0.3779   -0.0833 @   0.7532 r
  data arrival time                                                                    0.7532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8532


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1697    0.0000     0.3763 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0694    0.2282     0.6045 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      19.8399              0.0000     0.6045 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6045 f
  fifo_1__mem_fifo/data_o[89] (net)                    19.8399              0.0000     0.6045 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.6045 f
  fifo_lo[129] (net)                                   19.8399              0.0000     0.6045 f
  U1921/IN2 (AND2X1)                                              0.0694   -0.0037 &   0.6008 f
  U1921/Q (AND2X1)                                                0.1826    0.1443 @   0.7451 f
  io_cmd_o[89] (net)                            4      52.1671              0.0000     0.7451 f
  io_cmd_o[89] (out)                                              0.1826    0.0082 @   0.7533 f
  data arrival time                                                                    0.7533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8533


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0540    0.1997     0.5625 r
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      10.3844              0.0000     0.5625 r
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5625 r
  fifo_1__mem_fifo/data_o[114] (net)                   10.3844              0.0000     0.5625 r
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5625 r
  fifo_lo[154] (net)                                   10.3844              0.0000     0.5625 r
  U1971/IN2 (AND2X1)                                              0.0540   -0.0028 &   0.5596 r
  U1971/Q (AND2X1)                                                0.1560    0.1163 @   0.6760 r
  io_cmd_o[114] (net)                           4      45.0855              0.0000     0.6760 r
  U1972/INP (NBUFFX2)                                             0.1560    0.0060 @   0.6820 r
  U1972/Z (NBUFFX2)                                               0.0327    0.0731     0.7552 r
  mem_cmd_o[114] (net)                          1       3.6550              0.0000     0.7552 r
  mem_cmd_o[114] (out)                                            0.0327   -0.0018 &   0.7533 r
  data arrival time                                                                    0.7533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8533


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1501    0.0000     0.3771 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0379    0.2053     0.5823 f
  fifo_1__mem_fifo/dff/data_o[37] (net)         2       5.9074              0.0000     0.5823 f
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[37] (net)                     5.9074              0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.5823 f
  fifo_lo[84] (net)                                     5.9074              0.0000     0.5823 f
  U1830/IN2 (MUX21X1)                                             0.0379   -0.0010 &   0.5814 f
  U1830/Q (MUX21X1)                                               0.2737    0.1890 @   0.7703 f
  io_cmd_o[37] (net)                            5      82.8666              0.0000     0.7703 f
  io_cmd_o[37] (out)                                              0.2737   -0.0170 @   0.7534 f
  data arrival time                                                                    0.7534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8534


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.2042    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0541    0.1998     0.5622 r
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      10.4498              0.0000     0.5622 r
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[118] (net)                   10.4498              0.0000     0.5622 r
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5622 r
  fifo_lo[158] (net)                                   10.4498              0.0000     0.5622 r
  U1979/IN2 (AND2X1)                                              0.0541   -0.0050 &   0.5572 r
  U1979/Q (AND2X1)                                                0.1634    0.1175 @   0.6748 r
  io_cmd_o[118] (net)                           4      46.6226              0.0000     0.6748 r
  U1980/INP (NBUFFX2)                                             0.1641    0.0047 @   0.6795 r
  U1980/Z (NBUFFX2)                                               0.0340    0.0749     0.7544 r
  mem_cmd_o[118] (net)                          1       4.2510              0.0000     0.7544 r
  mem_cmd_o[118] (out)                                            0.0340   -0.0010 &   0.7534 r
  data arrival time                                                                    0.7534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8534


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3937     0.3937
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1782    0.0000     0.3937 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0556    0.1985     0.5922 r
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      11.0059              0.0000     0.5922 r
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5922 r
  fifo_0__mem_fifo/data_o[24] (net)                    11.0059              0.0000     0.5922 r
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.5922 r
  fifo_lo[22] (net)                                    11.0059              0.0000     0.5922 r
  U1804/IN1 (MUX21X1)                                             0.0556    0.0002 &   0.5925 r
  U1804/Q (MUX21X1)                                               0.3085    0.1931 @   0.7856 r
  io_cmd_o[24] (net)                            5      92.4539              0.0000     0.7856 r
  io_cmd_o[24] (out)                                              0.3085   -0.0320 @   0.7536 r
  data arrival time                                                                    0.7536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8536


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3879     0.3879
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1792    0.0000     0.3879 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0447    0.2128     0.6008 f
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       8.8813              0.0000     0.6008 f
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6008 f
  fifo_0__mem_fifo/data_o[1] (net)                      8.8813              0.0000     0.6008 f
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.6008 f
  fifo_lo[0] (net)                                      8.8813              0.0000     0.6008 f
  U1760/IN1 (MUX21X1)                                             0.0447   -0.0009 &   0.5999 f
  U1760/Q (MUX21X1)                                               0.2377    0.1741 @   0.7740 f
  io_cmd_o[1] (net)                             4      71.4029              0.0000     0.7740 f
  io_cmd_o[1] (out)                                               0.2377   -0.0202 @   0.7538 f
  data arrival time                                                                    0.7538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8538


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1792    0.0000     0.3889 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0444    0.2127     0.6015 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       8.7692              0.0000     0.6015 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6015 f
  fifo_0__mem_fifo/data_o[44] (net)                     8.7692              0.0000     0.6015 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.6015 f
  fifo_lo[42] (net)                                     8.7692              0.0000     0.6015 f
  U1844/IN1 (MUX21X1)                                             0.0444    0.0002 &   0.6017 f
  U1844/Q (MUX21X1)                                               0.2672    0.1878 @   0.7895 f
  io_cmd_o[44] (net)                            4      81.3246              0.0000     0.7895 f
  io_cmd_o[44] (out)                                              0.2672   -0.0355 @   0.7540 f
  data arrival time                                                                    0.7540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8540


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0593    0.2006     0.5897 r
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      12.4036              0.0000     0.5897 r
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5897 r
  fifo_0__mem_fifo/data_o[11] (net)                    12.4036              0.0000     0.5897 r
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.5897 r
  fifo_lo[9] (net)                                     12.4036              0.0000     0.5897 r
  U1778/IN1 (MUX21X1)                                             0.0593   -0.0032 &   0.5865 r
  U1778/Q (MUX21X1)                                               0.2482    0.1734 @   0.7599 r
  io_cmd_o[11] (net)                            4      74.1110              0.0000     0.7599 r
  io_cmd_o[11] (out)                                              0.2482   -0.0058 @   0.7541 r
  data arrival time                                                                    0.7541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8541


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.2044    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0569    0.2014     0.5641 r
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      11.5200              0.0000     0.5641 r
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[101] (net)                   11.5200              0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5641 r
  fifo_lo[141] (net)                                   11.5200              0.0000     0.5641 r
  U1945/IN2 (AND2X1)                                              0.0569   -0.0027 &   0.5615 r
  U1945/Q (AND2X1)                                                0.1593    0.1164 @   0.6778 r
  io_cmd_o[101] (net)                           4      45.3397              0.0000     0.6778 r
  U1946/INP (NBUFFX2)                                             0.1599    0.0057 @   0.6835 r
  U1946/Z (NBUFFX2)                                               0.0292    0.0708     0.7544 r
  mem_cmd_o[101] (net)                          1       0.8622              0.0000     0.7544 r
  mem_cmd_o[101] (out)                                            0.0292    0.0000 &   0.7544 r
  data arrival time                                                                    0.7544

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8544


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0480    0.1964     0.5594 r
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       8.1029              0.0000     0.5594 r
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[78] (net)                     8.1029              0.0000     0.5594 r
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5594 r
  fifo_lo[118] (net)                                    8.1029              0.0000     0.5594 r
  U1899/IN2 (AND2X1)                                              0.0480   -0.0011 &   0.5583 r
  U1899/Q (AND2X1)                                                0.1879    0.1294 @   0.6877 r
  io_cmd_o[78] (net)                            4      55.8756              0.0000     0.6877 r
  U1900/INP (NBUFFX2)                                             0.1879   -0.0095 @   0.6783 r
  U1900/Z (NBUFFX2)                                               0.0330    0.0765     0.7548 r
  mem_cmd_o[78] (net)                           1       2.4400              0.0000     0.7548 r
  mem_cmd_o[78] (out)                                             0.0330    0.0000 &   0.7548 r
  data arrival time                                                                    0.7548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8548


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.1791    0.0000     0.3875 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0399    0.1892     0.5766 r
  fifo_1__mem_fifo/dff/data_o[0] (net)          2       5.1380              0.0000     0.5766 r
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5766 r
  fifo_1__mem_fifo/data_o[0] (net)                      5.1380              0.0000     0.5766 r
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.5766 r
  fifo_lo[48] (net)                                     5.1380              0.0000     0.5766 r
  U5082/IN2 (AND2X1)                                              0.0399    0.0000 &   0.5766 r
  U5082/Q (AND2X1)                                                0.2644    0.1568 @   0.7335 r
  io_cmd_o[0] (net)                             4      79.7320              0.0000     0.7335 r
  U1758/INP (NBUFFX2)                                             0.2644   -0.0486 @   0.6848 r
  U1758/Z (NBUFFX2)                                               0.0366    0.0864     0.7713 r
  mem_cmd_o[0] (net)                            1       1.5603              0.0000     0.7713 r
  mem_cmd_o[0] (out)                                              0.0366   -0.0164 &   0.7549 r
  data arrival time                                                                    0.7549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8549


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1792    0.0000     0.3896 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0452    0.2132     0.6028 f
  fifo_0__mem_fifo/dff/data_o[32] (net)         2       9.1216              0.0000     0.6028 f
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6028 f
  fifo_0__mem_fifo/data_o[32] (net)                     9.1216              0.0000     0.6028 f
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.6028 f
  fifo_lo[30] (net)                                     9.1216              0.0000     0.6028 f
  U1820/IN1 (MUX21X1)                                             0.0452   -0.0022 &   0.6007 f
  U1820/Q (MUX21X1)                                               0.2891    0.1977 @   0.7984 f
  io_cmd_o[32] (net)                            4      88.5555              0.0000     0.7984 f
  io_cmd_o[32] (out)                                              0.2891   -0.0434 @   0.7550 f
  data arrival time                                                                    0.7550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8550


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1781    0.0000     0.3926 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0427    0.1909     0.5835 r
  fifo_1__mem_fifo/dff/data_o[39] (net)         2       6.1347              0.0000     0.5835 r
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5835 r
  fifo_1__mem_fifo/data_o[39] (net)                     6.1347              0.0000     0.5835 r
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.5835 r
  fifo_lo[86] (net)                                     6.1347              0.0000     0.5835 r
  U1834/IN2 (MUX21X1)                                             0.0427    0.0000 &   0.5835 r
  U1834/Q (MUX21X1)                                               0.2962    0.1867 @   0.7702 r
  io_cmd_o[39] (net)                            5      88.2909              0.0000     0.7702 r
  io_cmd_o[39] (out)                                              0.2962   -0.0149 @   0.7553 r
  data arrival time                                                                    0.7553

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7553
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8553


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1792    0.0000     0.3890 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0442    0.2125     0.6016 f
  fifo_1__mem_fifo/dff/data_o[44] (net)         2       8.6885              0.0000     0.6016 f
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6016 f
  fifo_1__mem_fifo/data_o[44] (net)                     8.6885              0.0000     0.6016 f
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.6016 f
  fifo_lo[91] (net)                                     8.6885              0.0000     0.6016 f
  U1844/IN2 (MUX21X1)                                             0.0442    0.0002 &   0.6018 f
  U1844/Q (MUX21X1)                                               0.2672    0.1893 @   0.7910 f
  io_cmd_o[44] (net)                            4      81.3246              0.0000     0.7910 f
  io_cmd_o[44] (out)                                              0.2672   -0.0355 @   0.7555 f
  data arrival time                                                                    0.7555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8555


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1792    0.0000     0.3894 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0436    0.2121     0.6015 f
  fifo_0__mem_fifo/dff/data_o[15] (net)         2       8.3869              0.0000     0.6015 f
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6015 f
  fifo_0__mem_fifo/data_o[15] (net)                     8.3869              0.0000     0.6015 f
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.6015 f
  fifo_lo[13] (net)                                     8.3869              0.0000     0.6015 f
  U1786/IN1 (MUX21X1)                                             0.0436   -0.0006 &   0.6008 f
  U1786/Q (MUX21X1)                                               0.2621    0.1859 @   0.7867 f
  io_cmd_o[15] (net)                            4      79.7935              0.0000     0.7867 f
  io_cmd_o[15] (out)                                              0.2621   -0.0310 @   0.7557 f
  data arrival time                                                                    0.7557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8557


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1501    0.0000     0.3774 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0458    0.1907     0.5681 r
  fifo_1__mem_fifo/dff/data_o[16] (net)         2       7.2429              0.0000     0.5681 r
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5681 r
  fifo_1__mem_fifo/data_o[16] (net)                     7.2429              0.0000     0.5681 r
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.5681 r
  fifo_lo[63] (net)                                     7.2429              0.0000     0.5681 r
  U1788/IN2 (MUX21X1)                                             0.0458    0.0000 &   0.5681 r
  U1788/Q (MUX21X1)                                               0.3312    0.1998 @   0.7680 r
  io_cmd_o[16] (net)                            4      99.1626              0.0000     0.7680 r
  io_cmd_o[16] (out)                                              0.3312   -0.0121 @   0.7559 r
  data arrival time                                                                    0.7559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8559


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_90_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_90_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_90_/Q (DFFX1)                   0.0453    0.2125     0.5890 f
  fifo_1__mem_fifo/dff/data_o[90] (net)         2       9.1637              0.0000     0.5890 f
  fifo_1__mem_fifo/dff/data_o[90] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5890 f
  fifo_1__mem_fifo/data_o[90] (net)                     9.1637              0.0000     0.5890 f
  fifo_1__mem_fifo/data_o[90] (bsg_one_fifo_width_p570_3)                   0.0000     0.5890 f
  fifo_lo[130] (net)                                    9.1637              0.0000     0.5890 f
  U1923/IN2 (AND2X1)                                              0.0453   -0.0005 &   0.5886 f
  U1923/Q (AND2X1)                                                0.2101    0.1511 @   0.7397 f
  io_cmd_o[90] (net)                            4      61.3327              0.0000     0.7397 f
  U1924/INP (NBUFFX2)                                             0.2101   -0.0384 @   0.7012 f
  U1924/Z (NBUFFX2)                                               0.0289    0.0676     0.7688 f
  mem_cmd_o[90] (net)                           1       1.1982              0.0000     0.7688 f
  mem_cmd_o[90] (out)                                             0.0289   -0.0129 &   0.7560 f
  data arrival time                                                                    0.7560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8560


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0375    0.2074     0.5966 f
  fifo_1__mem_fifo/dff/data_o[10] (net)         2       5.7626              0.0000     0.5966 f
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5966 f
  fifo_1__mem_fifo/data_o[10] (net)                     5.7626              0.0000     0.5966 f
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.5966 f
  fifo_lo[57] (net)                                     5.7626              0.0000     0.5966 f
  U1776/IN2 (MUX21X1)                                             0.0375   -0.0007 &   0.5959 f
  U1776/Q (MUX21X1)                                               0.2533    0.1821 @   0.7781 f
  io_cmd_o[10] (net)                            4      76.8692              0.0000     0.7781 f
  io_cmd_o[10] (out)                                              0.2533   -0.0221 @   0.7560 f
  data arrival time                                                                    0.7560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8560


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  fifo_1__mem_fifo/dff/data_r_reg_54_/CLK (DFFX1)                 0.1791    0.0000     0.3870 r
  fifo_1__mem_fifo/dff/data_r_reg_54_/Q (DFFX1)                   0.0354    0.2057     0.5927 f
  fifo_1__mem_fifo/dff/data_o[54] (net)         2       4.8637              0.0000     0.5927 f
  fifo_1__mem_fifo/dff/data_o[54] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5927 f
  fifo_1__mem_fifo/data_o[54] (net)                     4.8637              0.0000     0.5927 f
  fifo_1__mem_fifo/data_o[54] (bsg_one_fifo_width_p570_3)                   0.0000     0.5927 f
  fifo_lo[97] (net)                                     4.8637              0.0000     0.5927 f
  U1856/IN2 (AND2X1)                                              0.0354    0.0000 &   0.5928 f
  U1856/Q (AND2X1)                                                0.2876    0.1797 @   0.7725 f
  io_cmd_o[54] (net)                            4      83.6830              0.0000     0.7725 f
  io_cmd_o[54] (out)                                              0.2876   -0.0165 @   0.7560 f
  data arrival time                                                                    0.7560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8560


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1791    0.0000     0.3870 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0390    0.1885     0.5755 r
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       4.7940              0.0000     0.5755 r
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5755 r
  fifo_1__mem_fifo/data_o[58] (net)                     4.7940              0.0000     0.5755 r
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5755 r
  fifo_lo[98] (net)                                     4.7940              0.0000     0.5755 r
  U1858/IN2 (AND2X1)                                              0.0390    0.0000 &   0.5755 r
  U1858/Q (AND2X1)                                                0.3696    0.1928 @   0.7683 r
  io_cmd_o[58] (net)                            4     111.8173              0.0000     0.7683 r
  io_cmd_o[58] (out)                                              0.3696   -0.0122 @   0.7561 r
  data arrival time                                                                    0.7561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8561


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0543    0.1978     0.5901 r
  fifo_0__mem_fifo/dff/data_o[37] (net)         2      10.4907              0.0000     0.5901 r
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5901 r
  fifo_0__mem_fifo/data_o[37] (net)                    10.4907              0.0000     0.5901 r
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.5901 r
  fifo_lo[35] (net)                                    10.4907              0.0000     0.5901 r
  U1830/IN1 (MUX21X1)                                             0.0543    0.0002 &   0.5904 r
  U1830/Q (MUX21X1)                                               0.2828    0.1823 @   0.7726 r
  io_cmd_o[37] (net)                            5      83.9777              0.0000     0.7726 r
  io_cmd_o[37] (out)                                              0.2828   -0.0164 @   0.7563 r
  data arrival time                                                                    0.7563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8563


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3876     0.3876
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1792    0.0000     0.3876 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0497    0.1953     0.5829 r
  fifo_1__mem_fifo/dff/data_o[53] (net)         2       8.7377              0.0000     0.5829 r
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5829 r
  fifo_1__mem_fifo/data_o[53] (net)                     8.7377              0.0000     0.5829 r
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)                   0.0000     0.5829 r
  fifo_lo[96] (net)                                     8.7377              0.0000     0.5829 r
  U1854/IN2 (MUX21X1)                                             0.0497   -0.0018 &   0.5812 r
  U1854/Q (MUX21X1)                                               0.3365    0.2021 @   0.7832 r
  io_cmd_o[53] (net)                            4     100.5161              0.0000     0.7832 r
  io_cmd_o[53] (out)                                              0.3365   -0.0268 @   0.7565 r
  data arrival time                                                                    0.7565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8565


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0575    0.2016     0.5644 r
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      11.7390              0.0000     0.5644 r
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[115] (net)                   11.7390              0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5644 r
  fifo_lo[155] (net)                                   11.7390              0.0000     0.5644 r
  U1973/IN2 (AND2X1)                                              0.0575   -0.0023 &   0.5622 r
  U1973/Q (AND2X1)                                                0.1571    0.1172 @   0.6794 r
  io_cmd_o[115] (net)                           4      45.4184              0.0000     0.6794 r
  U1974/INP (NBUFFX2)                                             0.1571    0.0068 @   0.6862 r
  U1974/Z (NBUFFX2)                                               0.0320    0.0727     0.7589 r
  mem_cmd_o[115] (net)                          1       3.0617              0.0000     0.7589 r
  mem_cmd_o[115] (out)                                            0.0320   -0.0024 &   0.7565 r
  data arrival time                                                                    0.7565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8565


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0742    0.2078     0.5844 r
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      18.0684              0.0000     0.5844 r
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5844 r
  fifo_1__mem_fifo/data_o[94] (net)                    18.0684              0.0000     0.5844 r
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.5844 r
  fifo_lo[134] (net)                                   18.0684              0.0000     0.5844 r
  U1931/IN2 (AND2X1)                                              0.0742   -0.0045 &   0.5799 r
  U1931/Q (AND2X1)                                                0.1728    0.1261 @   0.7060 r
  io_cmd_o[94] (net)                            4      50.6351              0.0000     0.7060 r
  U1932/INP (NBUFFX2)                                             0.1728   -0.0200 @   0.6860 r
  U1932/Z (NBUFFX2)                                               0.0334    0.0753     0.7613 r
  mem_cmd_o[94] (net)                           1       3.3865              0.0000     0.7613 r
  mem_cmd_o[94] (out)                                             0.0334   -0.0041 &   0.7572 r
  data arrival time                                                                    0.7572

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7572
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8572


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3626     0.3626
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.2042    0.0000     0.3626 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0608    0.2035     0.5661 r
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      12.9925              0.0000     0.5661 r
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5661 r
  fifo_1__mem_fifo/data_o[92] (net)                    12.9925              0.0000     0.5661 r
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5661 r
  fifo_lo[132] (net)                                   12.9925              0.0000     0.5661 r
  U1927/IN2 (AND2X1)                                              0.0608   -0.0061 &   0.5601 r
  U1927/Q (AND2X1)                                                0.1879    0.1303 @   0.6904 r
  io_cmd_o[92] (net)                            4      55.5324              0.0000     0.6904 r
  U1928/INP (NBUFFX2)                                             0.1879   -0.0114 @   0.6791 r
  U1928/Z (NBUFFX2)                                               0.0453    0.0863     0.7653 r
  mem_cmd_o[92] (net)                           1      11.7051              0.0000     0.7653 r
  mem_cmd_o[92] (out)                                             0.0453   -0.0080 &   0.7573 r
  data arrival time                                                                    0.7573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8573


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0436    0.2121     0.6013 f
  fifo_0__mem_fifo/dff/data_o[45] (net)         2       8.3933              0.0000     0.6013 f
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6013 f
  fifo_0__mem_fifo/data_o[45] (net)                     8.3933              0.0000     0.6013 f
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.6013 f
  fifo_lo[43] (net)                                     8.3933              0.0000     0.6013 f
  U1846/IN1 (MUX21X1)                                             0.0436   -0.0020 &   0.5993 f
  U1846/Q (MUX21X1)                                               0.2639    0.1868 @   0.7860 f
  io_cmd_o[45] (net)                            4      80.4315              0.0000     0.7860 f
  io_cmd_o[45] (out)                                              0.2639   -0.0285 @   0.7576 f
  data arrival time                                                                    0.7576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8576


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_116_/CLK (DFFX1)                0.2041    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_116_/Q (DFFX1)                  0.0419    0.2130     0.5755 f
  fifo_1__mem_fifo/dff/data_o[116] (net)        2       7.6633              0.0000     0.5755 f
  fifo_1__mem_fifo/dff/data_o[116] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[116] (net)                    7.6633              0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[116] (bsg_one_fifo_width_p570_3)                  0.0000     0.5755 f
  fifo_lo[156] (net)                                    7.6633              0.0000     0.5755 f
  U1975/IN2 (AND2X1)                                              0.0419   -0.0032 &   0.5723 f
  U1975/Q (AND2X1)                                                0.1648    0.1298 @   0.7021 f
  io_cmd_o[116] (net)                           4      46.7573              0.0000     0.7021 f
  U1976/INP (NBUFFX2)                                             0.1648   -0.0150 @   0.6871 f
  U1976/Z (NBUFFX2)                                               0.0347    0.0704     0.7574 f
  mem_cmd_o[116] (net)                          1       7.5253              0.0000     0.7574 f
  mem_cmd_o[116] (out)                                            0.0347    0.0002 &   0.7576 f
  data arrival time                                                                    0.7576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8576


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_70_/CLK (DFFX1)                 0.2039    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_70_/Q (DFFX1)                   0.0390    0.2108     0.5738 f
  fifo_1__mem_fifo/dff/data_o[70] (net)         2       6.4497              0.0000     0.5738 f
  fifo_1__mem_fifo/dff/data_o[70] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5738 f
  fifo_1__mem_fifo/data_o[70] (net)                     6.4497              0.0000     0.5738 f
  fifo_1__mem_fifo/data_o[70] (bsg_one_fifo_width_p570_3)                   0.0000     0.5738 f
  fifo_lo[110] (net)                                    6.4497              0.0000     0.5738 f
  U1883/IN2 (AND2X1)                                              0.0390    0.0001 &   0.5738 f
  U1883/Q (AND2X1)                                                0.1838    0.1388 @   0.7127 f
  io_cmd_o[70] (net)                            4      52.8255              0.0000     0.7127 f
  U1884/INP (NBUFFX2)                                             0.1838   -0.0153 @   0.6974 f
  U1884/Z (NBUFFX2)                                               0.0277    0.0653     0.7627 f
  mem_cmd_o[70] (net)                           1       1.2322              0.0000     0.7627 f
  mem_cmd_o[70] (out)                                             0.0277   -0.0051 &   0.7576 f
  data arrival time                                                                    0.7576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8576


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1771    0.0000     0.3857 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1174    0.2548 @   0.6404 f
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      39.6155              0.0000     0.6404 f
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6404 f
  fifo_0__mem_fifo/data_o[9] (net)                     39.6155              0.0000     0.6404 f
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.6404 f
  fifo_lo[7] (net)                                     39.6155              0.0000     0.6404 f
  U1774/IN1 (MUX21X1)                                             0.1174   -0.0207 @   0.6197 f
  U1774/Q (MUX21X1)                                               0.2889    0.2120 @   0.8317 f
  io_cmd_o[9] (net)                             4      89.0387              0.0000     0.8317 f
  io_cmd_o[9] (out)                                               0.2889   -0.0740 @   0.7577 f
  data arrival time                                                                    0.7577

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8577


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3738     0.3738
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1647    0.0000     0.3738 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0416    0.1891     0.5629 r
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       5.7395              0.0000     0.5629 r
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5629 r
  fifo_1__mem_fifo/data_o[91] (net)                     5.7395              0.0000     0.5629 r
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5629 r
  fifo_lo[131] (net)                                    5.7395              0.0000     0.5629 r
  U1925/IN2 (AND2X1)                                              0.0416    0.0000 &   0.5630 r
  U1925/Q (AND2X1)                                                0.1969    0.1312 @   0.6942 r
  io_cmd_o[91] (net)                            4      58.4114              0.0000     0.6942 r
  U1926/INP (NBUFFX2)                                             0.1969   -0.0066 @   0.6875 r
  U1926/Z (NBUFFX2)                                               0.0376    0.0810     0.7686 r
  mem_cmd_o[91] (net)                           1       5.4405              0.0000     0.7686 r
  mem_cmd_o[91] (out)                                             0.0376   -0.0107 &   0.7579 r
  data arrival time                                                                    0.7579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8579


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  fifo_1__mem_fifo/dff/data_r_reg_81_/CLK (DFFX1)                 0.2042    0.0000     0.3621 r
  fifo_1__mem_fifo/dff/data_r_reg_81_/Q (DFFX1)                   0.0556    0.2224     0.5845 f
  fifo_1__mem_fifo/dff/data_o[81] (net)         2      13.7469              0.0000     0.5845 f
  fifo_1__mem_fifo/dff/data_o[81] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5845 f
  fifo_1__mem_fifo/data_o[81] (net)                    13.7469              0.0000     0.5845 f
  fifo_1__mem_fifo/data_o[81] (bsg_one_fifo_width_p570_3)                   0.0000     0.5845 f
  fifo_lo[121] (net)                                   13.7469              0.0000     0.5845 f
  U1905/IN2 (AND2X1)                                              0.0556   -0.0013 &   0.5832 f
  U1905/Q (AND2X1)                                                0.1548    0.1287 @   0.7118 f
  io_cmd_o[81] (net)                            4      43.9132              0.0000     0.7118 f
  U1906/INP (NBUFFX2)                                             0.1548   -0.0160 @   0.6958 f
  U1906/Z (NBUFFX2)                                               0.0259    0.0624     0.7582 f
  mem_cmd_o[81] (net)                           1       0.9187              0.0000     0.7582 f
  mem_cmd_o[81] (out)                                             0.0259    0.0000 &   0.7582 f
  data arrival time                                                                    0.7582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8582


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1501    0.0000     0.3772 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0365    0.2041     0.5813 f
  fifo_1__mem_fifo/dff/data_o[40] (net)         2       5.2858              0.0000     0.5813 f
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5813 f
  fifo_1__mem_fifo/data_o[40] (net)                     5.2858              0.0000     0.5813 f
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.5813 f
  fifo_lo[87] (net)                                     5.2858              0.0000     0.5813 f
  U1836/IN2 (MUX21X1)                                             0.0365    0.0000 &   0.5813 f
  U1836/Q (MUX21X1)                                               0.2867    0.1947 @   0.7761 f
  io_cmd_o[40] (net)                            5      87.2555              0.0000     0.7761 f
  io_cmd_o[40] (out)                                              0.2867   -0.0173 @   0.7588 f
  data arrival time                                                                    0.7588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8588


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3934     0.3934
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1782    0.0000     0.3934 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0541    0.2191     0.6126 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      13.0597              0.0000     0.6126 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6126 f
  fifo_0__mem_fifo/data_o[19] (net)                    13.0597              0.0000     0.6126 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.6126 f
  fifo_lo[17] (net)                                    13.0597              0.0000     0.6126 f
  U1794/IN1 (MUX21X1)                                             0.0541   -0.0014 &   0.6112 f
  U1794/Q (MUX21X1)                                               0.2921    0.2002 @   0.8114 f
  io_cmd_o[19] (net)                            4      89.3762              0.0000     0.8114 f
  io_cmd_o[19] (out)                                              0.2921   -0.0525 @   0.7589 f
  data arrival time                                                                    0.7589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8589


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_62_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_62_/Q (DFFX1)                   0.0367    0.2089     0.5719 f
  fifo_1__mem_fifo/dff/data_o[62] (net)         2       5.4289              0.0000     0.5719 f
  fifo_1__mem_fifo/dff/data_o[62] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5719 f
  fifo_1__mem_fifo/data_o[62] (net)                     5.4289              0.0000     0.5719 f
  fifo_1__mem_fifo/data_o[62] (bsg_one_fifo_width_p570_3)                   0.0000     0.5719 f
  fifo_lo[102] (net)                                    5.4289              0.0000     0.5719 f
  U1867/IN2 (AND2X1)                                              0.0367    0.0001 &   0.5720 f
  U1867/Q (AND2X1)                                                0.1465    0.1202 @   0.6922 f
  io_cmd_o[62] (net)                            4      41.3345              0.0000     0.6922 f
  U1868/INP (NBUFFX2)                                             0.1465   -0.0195 @   0.6727 f
  U1868/Z (NBUFFX2)                                               0.1480    0.1218 @   0.7945 f
  mem_cmd_o[62] (net)                           1      83.0827              0.0000     0.7945 f
  mem_cmd_o[62] (out)                                             0.1480   -0.0352 @   0.7593 f
  data arrival time                                                                    0.7593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8593


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0411    0.1892     0.5658 r
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       5.5702              0.0000     0.5658 r
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[67] (net)                     5.5702              0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5658 r
  fifo_lo[107] (net)                                    5.5702              0.0000     0.5658 r
  U1877/IN2 (AND2X1)                                              0.0411    0.0000 &   0.5658 r
  U1877/Q (AND2X1)                                                0.1527    0.1125 @   0.6783 r
  io_cmd_o[67] (net)                            4      43.5888              0.0000     0.6783 r
  U1878/INP (NBUFFX2)                                             0.1531   -0.0097 @   0.6686 r
  U1878/Z (NBUFFX2)                                               0.1537    0.1246 @   0.7933 r
  mem_cmd_o[67] (net)                           1      82.1671              0.0000     0.7933 r
  mem_cmd_o[67] (out)                                             0.1537   -0.0329 @   0.7603 r
  data arrival time                                                                    0.7603

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7603
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8603


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_96_/CLK (DFFX1)                 0.2041    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_96_/Q (DFFX1)                   0.0504    0.2188     0.5812 f
  fifo_1__mem_fifo/dff/data_o[96] (net)         2      11.4250              0.0000     0.5812 f
  fifo_1__mem_fifo/dff/data_o[96] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[96] (net)                    11.4250              0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[96] (bsg_one_fifo_width_p570_3)                   0.0000     0.5812 f
  fifo_lo[136] (net)                                   11.4250              0.0000     0.5812 f
  U1935/IN2 (AND2X1)                                              0.0504   -0.0005 &   0.5807 f
  U1935/Q (AND2X1)                                                0.1743    0.1360 @   0.7168 f
  io_cmd_o[96] (net)                            4      49.5388              0.0000     0.7168 f
  U1936/INP (NBUFFX2)                                             0.1743   -0.0200 @   0.6967 f
  U1936/Z (NBUFFX2)                                               0.0268    0.0641     0.7608 f
  mem_cmd_o[96] (net)                           1       0.8560              0.0000     0.7608 f
  mem_cmd_o[96] (out)                                             0.0268    0.0000 &   0.7608 f
  data arrival time                                                                    0.7608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8608


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_112_/CLK (DFFX1)                0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_112_/Q (DFFX1)                  0.0451    0.2152     0.5780 f
  fifo_1__mem_fifo/dff/data_o[112] (net)        2       9.1123              0.0000     0.5780 f
  fifo_1__mem_fifo/dff/data_o[112] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5780 f
  fifo_1__mem_fifo/data_o[112] (net)                    9.1123              0.0000     0.5780 f
  fifo_1__mem_fifo/data_o[112] (bsg_one_fifo_width_p570_3)                  0.0000     0.5780 f
  fifo_lo[152] (net)                                    9.1123              0.0000     0.5780 f
  U1967/IN2 (AND2X1)                                              0.0451   -0.0041 &   0.5740 f
  U1967/Q (AND2X1)                                                0.1512    0.1235 @   0.6975 f
  io_cmd_o[112] (net)                           4      42.3561              0.0000     0.6975 f
  U1968/INP (NBUFFX2)                                             0.1512    0.0015 @   0.6990 f
  U1968/Z (NBUFFX2)                                               0.0257    0.0621     0.7610 f
  mem_cmd_o[112] (net)                          1       0.8831              0.0000     0.7610 f
  mem_cmd_o[112] (out)                                            0.0257    0.0000 &   0.7610 f
  data arrival time                                                                    0.7610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8610


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.2042    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0617    0.2040     0.5665 r
  fifo_1__mem_fifo/dff/data_o[106] (net)        2      13.3394              0.0000     0.5665 r
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5665 r
  fifo_1__mem_fifo/data_o[106] (net)                   13.3394              0.0000     0.5665 r
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5665 r
  fifo_lo[146] (net)                                   13.3394              0.0000     0.5665 r
  U1955/IN2 (AND2X1)                                              0.0617   -0.0055 &   0.5609 r
  U1955/Q (AND2X1)                                                0.1664    0.1217 @   0.6826 r
  io_cmd_o[106] (net)                           4      48.5178              0.0000     0.6826 r
  U1956/INP (NBUFFX2)                                             0.1664    0.0066 @   0.6892 r
  U1956/Z (NBUFFX2)                                               0.0341    0.0752     0.7645 r
  mem_cmd_o[106] (net)                          1       4.2302              0.0000     0.7645 r
  mem_cmd_o[106] (out)                                            0.0341   -0.0031 &   0.7614 r
  data arrival time                                                                    0.7614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8614


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3629     0.3629
  fifo_1__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.2039    0.0000     0.3629 r
  fifo_1__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.0349    0.2075     0.5704 f
  fifo_1__mem_fifo/dff/data_o[6] (net)          2       4.6783              0.0000     0.5704 f
  fifo_1__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5704 f
  fifo_1__mem_fifo/data_o[6] (net)                      4.6783              0.0000     0.5704 f
  fifo_1__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_3)                    0.0000     0.5704 f
  fifo_lo[53] (net)                                     4.6783              0.0000     0.5704 f
  U1768/IN2 (MUX21X1)                                             0.0349    0.0000 &   0.5704 f
  U1768/Q (MUX21X1)                                               0.2392    0.1756 @   0.7460 f
  io_cmd_o[6] (net)                             4      72.5645              0.0000     0.7460 f
  io_cmd_o[6] (out)                                               0.2392    0.0156 @   0.7616 f
  data arrival time                                                                    0.7616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8616


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1792    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0448    0.2129     0.6027 f
  fifo_0__mem_fifo/dff/data_o[10] (net)         2       8.9535              0.0000     0.6027 f
  fifo_0__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6027 f
  fifo_0__mem_fifo/data_o[10] (net)                     8.9535              0.0000     0.6027 f
  fifo_0__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_2)                   0.0000     0.6027 f
  fifo_lo[8] (net)                                      8.9535              0.0000     0.6027 f
  U1776/IN1 (MUX21X1)                                             0.0448   -0.0010 &   0.6017 f
  U1776/Q (MUX21X1)                                               0.2533    0.1821 @   0.7837 f
  io_cmd_o[10] (net)                            4      76.8692              0.0000     0.7837 f
  io_cmd_o[10] (out)                                              0.2533   -0.0221 @   0.7616 f
  data arrival time                                                                    0.7616

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8616


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1501    0.0000     0.3768 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0373    0.2047     0.5815 f
  fifo_1__mem_fifo/dff/data_o[31] (net)         2       5.6071              0.0000     0.5815 f
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[31] (net)                     5.6071              0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.5815 f
  fifo_lo[78] (net)                                     5.6071              0.0000     0.5815 f
  U1818/IN2 (MUX21X1)                                             0.0373    0.0000 &   0.5815 f
  U1818/Q (MUX21X1)                                               0.2770    0.1910 @   0.7725 f
  io_cmd_o[31] (net)                            4      84.1749              0.0000     0.7725 f
  io_cmd_o[31] (out)                                              0.2770   -0.0098 @   0.7627 f
  data arrival time                                                                    0.7627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8627


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3931     0.3931
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1782    0.0000     0.3931 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0593    0.2006     0.5937 r
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      12.4164              0.0000     0.5937 r
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5937 r
  fifo_0__mem_fifo/data_o[40] (net)                    12.4164              0.0000     0.5937 r
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.5937 r
  fifo_lo[38] (net)                                    12.4164              0.0000     0.5937 r
  U1836/IN1 (MUX21X1)                                             0.0593   -0.0037 &   0.5900 r
  U1836/Q (MUX21X1)                                               0.2976    0.1892 @   0.7792 r
  io_cmd_o[40] (net)                            5      88.7810              0.0000     0.7792 r
  io_cmd_o[40] (out)                                              0.2976   -0.0165 @   0.7627 r
  data arrival time                                                                    0.7627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8627


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1501    0.0000     0.3771 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0430    0.1889     0.5660 r
  fifo_1__mem_fifo/dff/data_o[22] (net)         2       6.2330              0.0000     0.5660 r
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5660 r
  fifo_1__mem_fifo/data_o[22] (net)                     6.2330              0.0000     0.5660 r
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.5660 r
  fifo_lo[69] (net)                                     6.2330              0.0000     0.5660 r
  U1800/IN2 (MUX21X1)                                             0.0430    0.0000 &   0.5660 r
  U1800/Q (MUX21X1)                                               0.3041    0.1910 @   0.7570 r
  io_cmd_o[22] (net)                            4      91.2479              0.0000     0.7570 r
  U1801/INP (NBUFFX2)                                             0.3041   -0.0673 @   0.6897 r
  U1801/Z (NBUFFX2)                                               0.0379    0.0902     0.7799 r
  mem_cmd_o[22] (net)                           1       1.0280              0.0000     0.7799 r
  mem_cmd_o[22] (out)                                             0.0379   -0.0167 &   0.7632 r
  data arrival time                                                                    0.7632

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7632
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8632


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_59_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_59_/Q (DFFX1)                   0.0369    0.2090     0.5720 f
  fifo_1__mem_fifo/dff/data_o[59] (net)         2       5.5047              0.0000     0.5720 f
  fifo_1__mem_fifo/dff/data_o[59] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5720 f
  fifo_1__mem_fifo/data_o[59] (net)                     5.5047              0.0000     0.5720 f
  fifo_1__mem_fifo/data_o[59] (bsg_one_fifo_width_p570_3)                   0.0000     0.5720 f
  fifo_lo[99] (net)                                     5.5047              0.0000     0.5720 f
  U1861/IN2 (AND2X1)                                              0.0369   -0.0010 &   0.5710 f
  U1861/Q (AND2X1)                                                0.1793    0.1360 @   0.7070 f
  io_cmd_o[59] (net)                            4      51.3864              0.0000     0.7070 f
  U1862/INP (NBUFFX2)                                             0.1793   -0.0085 @   0.6985 f
  U1862/Z (NBUFFX2)                                               0.0302    0.0672     0.7658 f
  mem_cmd_o[59] (net)                           1       3.3849              0.0000     0.7658 f
  mem_cmd_o[59] (out)                                             0.0302   -0.0019 &   0.7638 f
  data arrival time                                                                    0.7638

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8638


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_80_/CLK (DFFX1)                 0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_80_/Q (DFFX1)                   0.0446    0.2149     0.5777 f
  fifo_1__mem_fifo/dff/data_o[80] (net)         2       8.8916              0.0000     0.5777 f
  fifo_1__mem_fifo/dff/data_o[80] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[80] (net)                     8.8916              0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[80] (bsg_one_fifo_width_p570_3)                   0.0000     0.5777 f
  fifo_lo[120] (net)                                    8.8916              0.0000     0.5777 f
  U1903/IN2 (AND2X1)                                              0.0446   -0.0017 &   0.5760 f
  U1903/Q (AND2X1)                                                0.1623    0.1292 @   0.7051 f
  io_cmd_o[80] (net)                            4      45.9503              0.0000     0.7051 f
  U1904/INP (NBUFFX2)                                             0.1623   -0.0107 @   0.6944 f
  U1904/Z (NBUFFX2)                                               0.0336    0.0693     0.7638 f
  mem_cmd_o[80] (net)                           1       6.7958              0.0000     0.7638 f
  mem_cmd_o[80] (out)                                             0.0336    0.0001 &   0.7639 f
  data arrival time                                                                    0.7639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8639


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_98_/CLK (DFFX1)                 0.2042    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_98_/Q (DFFX1)                   0.0513    0.2195     0.5821 f
  fifo_1__mem_fifo/dff/data_o[98] (net)         2      11.8552              0.0000     0.5821 f
  fifo_1__mem_fifo/dff/data_o[98] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5821 f
  fifo_1__mem_fifo/data_o[98] (net)                    11.8552              0.0000     0.5821 f
  fifo_1__mem_fifo/data_o[98] (bsg_one_fifo_width_p570_3)                   0.0000     0.5821 f
  fifo_lo[138] (net)                                   11.8552              0.0000     0.5821 f
  U1939/IN2 (AND2X1)                                              0.0513   -0.0028 &   0.5794 f
  U1939/Q (AND2X1)                                                0.2485    0.1701 @   0.7495 f
  io_cmd_o[98] (net)                            4      73.1445              0.0000     0.7495 f
  io_cmd_o[98] (out)                                              0.2485    0.0146 @   0.7641 f
  data arrival time                                                                    0.7641

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8641


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3938     0.3938
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1781    0.0000     0.3938 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0600    0.2010     0.5947 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      12.6744              0.0000     0.5947 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5947 r
  fifo_0__mem_fifo/data_o[23] (net)                    12.6744              0.0000     0.5947 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.5947 r
  fifo_lo[21] (net)                                    12.6744              0.0000     0.5947 r
  icc_place1968/IN1 (MUX21X2)                                     0.0600   -0.0006 &   0.5942 r
  icc_place1968/Q (MUX21X2)                                       0.2219    0.1635 @   0.7577 r
  io_cmd_o[23] (net)                            4     115.8304              0.0000     0.7577 r
  io_cmd_o[23] (out)                                              0.2219    0.0064 @   0.7642 r
  data arrival time                                                                    0.7642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8642


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[72]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3621     0.3621
  fifo_1__mem_fifo/dff/data_r_reg_72_/CLK (DFFX1)                 0.2043    0.0000     0.3621 r
  fifo_1__mem_fifo/dff/data_r_reg_72_/Q (DFFX1)                   0.0624    0.2267     0.5889 f
  fifo_1__mem_fifo/dff/data_o[72] (net)         2      16.7413              0.0000     0.5889 f
  fifo_1__mem_fifo/dff/data_o[72] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5889 f
  fifo_1__mem_fifo/data_o[72] (net)                    16.7413              0.0000     0.5889 f
  fifo_1__mem_fifo/data_o[72] (bsg_one_fifo_width_p570_3)                   0.0000     0.5889 f
  fifo_lo[112] (net)                                   16.7413              0.0000     0.5889 f
  U1887/IN2 (AND2X1)                                              0.0624   -0.0056 &   0.5832 f
  U1887/Q (AND2X1)                                                0.1509    0.1280 @   0.7112 f
  io_cmd_o[72] (net)                            4      42.5419              0.0000     0.7112 f
  U1888/INP (NBUFFX2)                                             0.1509   -0.0082 @   0.7031 f
  U1888/Z (NBUFFX2)                                               0.0256    0.0620     0.7651 f
  mem_cmd_o[72] (net)                           1       0.8404              0.0000     0.7651 f
  mem_cmd_o[72] (out)                                             0.0256    0.0000 &   0.7651 f
  data arrival time                                                                    0.7651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8651


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  fifo_1__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1781    0.0000     0.3926 r
  fifo_1__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0373    0.2071     0.5997 f
  fifo_1__mem_fifo/dff/data_o[25] (net)         2       5.6489              0.0000     0.5997 f
  fifo_1__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5997 f
  fifo_1__mem_fifo/data_o[25] (net)                     5.6489              0.0000     0.5997 f
  fifo_1__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_3)                   0.0000     0.5997 f
  fifo_lo[72] (net)                                     5.6489              0.0000     0.5997 f
  U1806/IN2 (MUX21X1)                                             0.0373   -0.0007 &   0.5990 f
  U1806/Q (MUX21X1)                                               0.2604    0.1835 @   0.7825 f
  io_cmd_o[25] (net)                            6      78.6404              0.0000     0.7825 f
  io_cmd_o[25] (out)                                              0.2604   -0.0171 @   0.7654 f
  data arrival time                                                                    0.7654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8654


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  fifo_1__mem_fifo/dff/data_r_reg_120_/CLK (DFFX1)                0.2039    0.0000     0.3625 r
  fifo_1__mem_fifo/dff/data_r_reg_120_/Q (DFFX1)                  0.0513    0.2194     0.5820 f
  fifo_1__mem_fifo/dff/data_o[120] (net)        2      11.8542              0.0000     0.5820 f
  fifo_1__mem_fifo/dff/data_o[120] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5820 f
  fifo_1__mem_fifo/data_o[120] (net)                   11.8542              0.0000     0.5820 f
  fifo_1__mem_fifo/data_o[120] (bsg_one_fifo_width_p570_3)                  0.0000     0.5820 f
  fifo_lo[160] (net)                                   11.8542              0.0000     0.5820 f
  U1983/IN2 (AND2X1)                                              0.0513   -0.0038 &   0.5782 f
  U1983/Q (AND2X1)                                                0.1663    0.1325 @   0.7107 f
  io_cmd_o[120] (net)                           4      47.1348              0.0000     0.7107 f
  U1984/INP (NBUFFX2)                                             0.1663   -0.0102 @   0.7005 f
  U1984/Z (NBUFFX2)                                               0.0294    0.0659     0.7665 f
  mem_cmd_o[120] (net)                          1       3.2597              0.0000     0.7665 f
  mem_cmd_o[120] (out)                                            0.0294   -0.0010 &   0.7655 f
  data arrival time                                                                    0.7655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8655


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0368    0.2068     0.5943 f
  fifo_1__mem_fifo/dff/data_o[11] (net)         2       5.4481              0.0000     0.5943 f
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5943 f
  fifo_1__mem_fifo/data_o[11] (net)                     5.4481              0.0000     0.5943 f
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5943 f
  fifo_lo[58] (net)                                     5.4481              0.0000     0.5943 f
  U1778/IN2 (MUX21X1)                                             0.0368    0.0000 &   0.5943 f
  U1778/Q (MUX21X1)                                               0.2415    0.1779 @   0.7722 f
  io_cmd_o[11] (net)                            4      73.3653              0.0000     0.7722 f
  io_cmd_o[11] (out)                                              0.2415   -0.0066 @   0.7655 f
  data arrival time                                                                    0.7655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8655


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0539    0.1996     0.5626 r
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      10.3711              0.0000     0.5626 r
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5626 r
  fifo_1__mem_fifo/data_o[84] (net)                    10.3711              0.0000     0.5626 r
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5626 r
  fifo_lo[124] (net)                                   10.3711              0.0000     0.5626 r
  U1911/IN2 (AND2X1)                                              0.0539   -0.0019 &   0.5608 r
  U1911/Q (AND2X1)                                                0.1870    0.1286 @   0.6893 r
  io_cmd_o[84] (net)                            4      54.9082              0.0000     0.6893 r
  U1912/INP (NBUFFX2)                                             0.1876    0.0014 @   0.6907 r
  U1912/Z (NBUFFX2)                                               0.0335    0.0769     0.7676 r
  mem_cmd_o[84] (net)                           1       2.8164              0.0000     0.7676 r
  mem_cmd_o[84] (out)                                             0.0335   -0.0013 &   0.7663 r
  data arrival time                                                                    0.7663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8663


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.2042    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0646    0.2056     0.5680 r
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      14.4310              0.0000     0.5680 r
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5680 r
  fifo_1__mem_fifo/data_o[110] (net)                   14.4310              0.0000     0.5680 r
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5680 r
  fifo_lo[150] (net)                                   14.4310              0.0000     0.5680 r
  U1963/IN2 (AND2X1)                                              0.0646   -0.0031 &   0.5649 r
  U1963/Q (AND2X1)                                                0.1950    0.1332 @   0.6982 r
  io_cmd_o[110] (net)                           4      57.6729              0.0000     0.6982 r
  U1964/INP (NBUFFX2)                                             0.1950   -0.0105 @   0.6877 r
  U1964/Z (NBUFFX2)                                               0.0782    0.1044 @   0.7921 r
  mem_cmd_o[110] (net)                          1      33.6860              0.0000     0.7921 r
  mem_cmd_o[110] (out)                                            0.0785   -0.0256 @   0.7665 r
  data arrival time                                                                    0.7665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7665
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8665


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0425    0.1885     0.5655 r
  fifo_1__mem_fifo/dff/data_o[29] (net)         2       6.0657              0.0000     0.5655 r
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5655 r
  fifo_1__mem_fifo/data_o[29] (net)                     6.0657              0.0000     0.5655 r
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.5655 r
  fifo_lo[76] (net)                                     6.0657              0.0000     0.5655 r
  U1814/IN2 (MUX21X1)                                             0.0425    0.0000 &   0.5656 r
  U1814/Q (MUX21X1)                                               0.2875    0.1844 @   0.7500 r
  io_cmd_o[29] (net)                            4      85.8450              0.0000     0.7500 r
  U1815/INP (NBUFFX2)                                             0.2875   -0.0602 @   0.6898 r
  U1815/Z (NBUFFX2)                                               0.0387    0.0898     0.7795 r
  mem_cmd_o[29] (net)                           1       2.2997              0.0000     0.7795 r
  mem_cmd_o[29] (out)                                             0.0387   -0.0126 &   0.7669 r
  data arrival time                                                                    0.7669

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8669


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1781    0.0000     0.3923 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0628    0.2025     0.5948 r
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      13.7358              0.0000     0.5948 r
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5948 r
  fifo_0__mem_fifo/data_o[39] (net)                    13.7358              0.0000     0.5948 r
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.5948 r
  fifo_lo[37] (net)                                    13.7358              0.0000     0.5948 r
  U1834/IN1 (MUX21X1)                                             0.0628   -0.0016 &   0.5932 r
  U1834/Q (MUX21X1)                                               0.2962    0.1894 @   0.7826 r
  io_cmd_o[39] (net)                            5      88.2909              0.0000     0.7826 r
  io_cmd_o[39] (out)                                              0.2962   -0.0149 @   0.7677 r
  data arrival time                                                                    0.7677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8677


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_65_/CLK (DFFX1)                 0.2039    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_65_/Q (DFFX1)                   0.0349    0.2075     0.5703 f
  fifo_1__mem_fifo/dff/data_o[65] (net)         2       4.6795              0.0000     0.5703 f
  fifo_1__mem_fifo/dff/data_o[65] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5703 f
  fifo_1__mem_fifo/data_o[65] (net)                     4.6795              0.0000     0.5703 f
  fifo_1__mem_fifo/data_o[65] (bsg_one_fifo_width_p570_3)                   0.0000     0.5703 f
  fifo_lo[105] (net)                                    4.6795              0.0000     0.5703 f
  U1873/IN2 (AND2X1)                                              0.0349    0.0000 &   0.5703 f
  U1873/Q (AND2X1)                                                0.1968    0.1441 @   0.7145 f
  io_cmd_o[65] (net)                            4      56.8164              0.0000     0.7145 f
  U1874/INP (NBUFFX2)                                             0.1968   -0.0125 @   0.7019 f
  U1874/Z (NBUFFX2)                                               0.0289    0.0670     0.7689 f
  mem_cmd_o[65] (net)                           1       1.7265              0.0000     0.7689 f
  mem_cmd_o[65] (out)                                             0.0289   -0.0013 &   0.7677 f
  data arrival time                                                                    0.7677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8677


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_1__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1792    0.0000     0.3889 r
  fifo_1__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0423    0.2112     0.6001 f
  fifo_1__mem_fifo/dff/data_o[51] (net)         2       7.8179              0.0000     0.6001 f
  fifo_1__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6001 f
  fifo_1__mem_fifo/data_o[51] (net)                     7.8179              0.0000     0.6001 f
  fifo_1__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_3)                   0.0000     0.6001 f
  fifo_lo[94] (net)                                     7.8179              0.0000     0.6001 f
  U1850/IN2 (MUX21X1)                                             0.0423   -0.0007 &   0.5994 f
  U1850/Q (MUX21X1)                                               0.2701    0.1894 @   0.7888 f
  io_cmd_o[51] (net)                            4      81.9895              0.0000     0.7888 f
  io_cmd_o[51] (out)                                              0.2701   -0.0210 @   0.7677 f
  data arrival time                                                                    0.7677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8677


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3629     0.3629
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2044    0.0000     0.3629 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0783    0.2126     0.5755 r
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      19.6061              0.0000     0.5755 r
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5755 r
  fifo_1__mem_fifo/data_o[111] (net)                   19.6061              0.0000     0.5755 r
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5755 r
  fifo_lo[151] (net)                                   19.6061              0.0000     0.5755 r
  U1965/IN2 (AND2X1)                                              0.0783   -0.0057 &   0.5698 r
  U1965/Q (AND2X1)                                                0.1582    0.1204 @   0.6901 r
  io_cmd_o[111] (net)                           4      45.0546              0.0000     0.6901 r
  U1966/INP (NBUFFX2)                                             0.1582    0.0068 @   0.6969 r
  U1966/Z (NBUFFX2)                                               0.0296    0.0710     0.7679 r
  mem_cmd_o[111] (net)                          1       1.2887              0.0000     0.7679 r
  mem_cmd_o[111] (out)                                            0.0296    0.0000 &   0.7679 r
  data arrival time                                                                    0.7679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8679


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1771    0.0000     0.3857 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1356    0.2354 @   0.6211 r
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      39.0243              0.0000     0.6211 r
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6211 r
  fifo_0__mem_fifo/data_o[2] (net)                     39.0243              0.0000     0.6211 r
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.6211 r
  fifo_lo[1] (net)                                     39.0243              0.0000     0.6211 r
  U1762/IN1 (MUX21X1)                                             0.1357   -0.0148 @   0.6063 r
  U1762/Q (MUX21X1)                                               0.2957    0.2068 @   0.8131 r
  io_cmd_o[2] (net)                             4      88.6750              0.0000     0.8131 r
  io_cmd_o[2] (out)                                               0.2957   -0.0450 @   0.7681 r
  data arrival time                                                                    0.7681

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7681
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8681


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0603    0.2011     0.5936 r
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      12.8027              0.0000     0.5936 r
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5936 r
  fifo_1__mem_fifo/data_o[41] (net)                    12.8027              0.0000     0.5936 r
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.5936 r
  fifo_lo[88] (net)                                    12.8027              0.0000     0.5936 r
  U1838/IN2 (MUX21X1)                                             0.0603   -0.0039 &   0.5897 r
  U1838/Q (MUX21X1)                                               0.3244    0.2001 @   0.7897 r
  io_cmd_o[41] (net)                            5      96.8335              0.0000     0.7897 r
  io_cmd_o[41] (out)                                              0.3244   -0.0215 @   0.7683 r
  data arrival time                                                                    0.7683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8683


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1696    0.0000     0.3767 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0693    0.2053     0.5820 r
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      16.2284              0.0000     0.5820 r
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5820 r
  fifo_1__mem_fifo/data_o[88] (net)                    16.2284              0.0000     0.5820 r
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5820 r
  fifo_lo[128] (net)                                   16.2284              0.0000     0.5820 r
  U1919/IN2 (AND2X1)                                              0.0693   -0.0064 &   0.5756 r
  U1919/Q (AND2X1)                                                0.1761    0.1255 @   0.7011 r
  io_cmd_o[88] (net)                            4      51.1263              0.0000     0.7011 r
  U1920/INP (NBUFFX2)                                             0.1767   -0.0130 @   0.6881 r
  U1920/Z (NBUFFX2)                                               0.0444    0.0844     0.7725 r
  mem_cmd_o[88] (net)                           1      11.5175              0.0000     0.7725 r
  mem_cmd_o[88] (out)                                             0.0444   -0.0041 &   0.7684 r
  data arrival time                                                                    0.7684

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7684
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8684


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  fifo_1__mem_fifo/dff/data_r_reg_68_/CLK (DFFX1)                 0.2042    0.0000     0.3625 r
  fifo_1__mem_fifo/dff/data_r_reg_68_/Q (DFFX1)                   0.0542    0.2214     0.5839 f
  fifo_1__mem_fifo/dff/data_o[68] (net)         2      13.1379              0.0000     0.5839 f
  fifo_1__mem_fifo/dff/data_o[68] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5839 f
  fifo_1__mem_fifo/data_o[68] (net)                    13.1379              0.0000     0.5839 f
  fifo_1__mem_fifo/data_o[68] (bsg_one_fifo_width_p570_3)                   0.0000     0.5839 f
  fifo_lo[108] (net)                                   13.1379              0.0000     0.5839 f
  U1879/IN2 (AND2X1)                                              0.0542   -0.0075 &   0.5764 f
  U1879/Q (AND2X1)                                                0.1678    0.1342 @   0.7106 f
  io_cmd_o[68] (net)                            4      47.7379              0.0000     0.7106 f
  U1880/INP (NBUFFX2)                                             0.1678   -0.0117 @   0.6989 f
  U1880/Z (NBUFFX2)                                               0.0335    0.0695     0.7684 f
  mem_cmd_o[68] (net)                           1       6.4829              0.0000     0.7684 f
  mem_cmd_o[68] (out)                                             0.0335    0.0002 &   0.7686 f
  data arrival time                                                                    0.7686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8686


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_93_/CLK (DFFX1)                 0.2044    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_93_/Q (DFFX1)                   0.0500    0.2186     0.5808 f
  fifo_1__mem_fifo/dff/data_o[93] (net)         2      11.2773              0.0000     0.5808 f
  fifo_1__mem_fifo/dff/data_o[93] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5808 f
  fifo_1__mem_fifo/data_o[93] (net)                    11.2773              0.0000     0.5808 f
  fifo_1__mem_fifo/data_o[93] (bsg_one_fifo_width_p570_3)                   0.0000     0.5808 f
  fifo_lo[133] (net)                                   11.2773              0.0000     0.5808 f
  U1929/IN2 (AND2X1)                                              0.0500   -0.0027 &   0.5781 f
  U1929/Q (AND2X1)                                                0.1665    0.1323 @   0.7104 f
  io_cmd_o[93] (net)                            4      47.1910              0.0000     0.7104 f
  U1930/INP (NBUFFX2)                                             0.1665   -0.0073 @   0.7031 f
  U1930/Z (NBUFFX2)                                               0.0289    0.0656     0.7687 f
  mem_cmd_o[93] (net)                           1       2.8731              0.0000     0.7687 f
  mem_cmd_o[93] (out)                                             0.0289    0.0000 &   0.7687 f
  data arrival time                                                                    0.7687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8687


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  fifo_1__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1792    0.0000     0.3896 r
  fifo_1__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.0446    0.2128     0.6024 f
  fifo_1__mem_fifo/dff/data_o[33] (net)         2       8.8480              0.0000     0.6024 f
  fifo_1__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6024 f
  fifo_1__mem_fifo/data_o[33] (net)                     8.8480              0.0000     0.6024 f
  fifo_1__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_3)                   0.0000     0.6024 f
  fifo_lo[80] (net)                                     8.8480              0.0000     0.6024 f
  U1822/IN2 (MUX21X1)                                             0.0446   -0.0039 &   0.5985 f
  U1822/Q (MUX21X1)                                               0.3637    0.2276 @   0.8261 f
  io_cmd_o[33] (net)                            4     111.6016              0.0000     0.8261 f
  io_cmd_o[33] (out)                                              0.3637   -0.0562 @   0.7699 f
  data arrival time                                                                    0.7699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8699


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  fifo_1__mem_fifo/dff/data_r_reg_107_/CLK (DFFX1)                0.2040    0.0000     0.3623 r
  fifo_1__mem_fifo/dff/data_r_reg_107_/Q (DFFX1)                  0.0560    0.2226     0.5850 f
  fifo_1__mem_fifo/dff/data_o[107] (net)        2      13.9207              0.0000     0.5850 f
  fifo_1__mem_fifo/dff/data_o[107] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5850 f
  fifo_1__mem_fifo/data_o[107] (net)                   13.9207              0.0000     0.5850 f
  fifo_1__mem_fifo/data_o[107] (bsg_one_fifo_width_p570_3)                  0.0000     0.5850 f
  fifo_lo[147] (net)                                   13.9207              0.0000     0.5850 f
  U1957/IN2 (AND2X1)                                              0.0560   -0.0064 &   0.5786 f
  U1957/Q (AND2X1)                                                0.1788    0.1390 @   0.7175 f
  io_cmd_o[107] (net)                           4      51.6235              0.0000     0.7175 f
  U1958/INP (NBUFFX2)                                             0.1788   -0.0147 @   0.7028 f
  U1958/Z (NBUFFX2)                                               0.0302    0.0672     0.7700 f
  mem_cmd_o[107] (net)                          1       3.4220              0.0000     0.7700 f
  mem_cmd_o[107] (out)                                            0.0302    0.0000 &   0.7701 f
  data arrival time                                                                    0.7701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8701


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3629     0.3629
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2035    0.0000     0.3629 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0522    0.1987     0.5616 r
  fifo_1__mem_fifo/dff/data_o[104] (net)        2       9.7082              0.0000     0.5616 r
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[104] (net)                    9.7082              0.0000     0.5616 r
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5616 r
  fifo_lo[144] (net)                                    9.7082              0.0000     0.5616 r
  U1951/IN2 (AND2X1)                                              0.0522    0.0002 &   0.5618 r
  U1951/Q (AND2X1)                                                0.3478    0.1918 @   0.7536 r
  io_cmd_o[104] (net)                           4     106.7841              0.0000     0.7536 r
  io_cmd_o[104] (out)                                             0.3478    0.0167 @   0.7702 r
  data arrival time                                                                    0.7702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8702


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3925     0.3925
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1781    0.0000     0.3925 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0419    0.1904     0.5829 r
  fifo_1__mem_fifo/dff/data_o[42] (net)         2       5.8648              0.0000     0.5829 r
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5829 r
  fifo_1__mem_fifo/data_o[42] (net)                     5.8648              0.0000     0.5829 r
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.5829 r
  fifo_lo[89] (net)                                     5.8648              0.0000     0.5829 r
  U1840/IN2 (MUX21X1)                                             0.0419    0.0000 &   0.5830 r
  U1840/Q (MUX21X1)                                               0.3562    0.2065 @   0.7895 r
  io_cmd_o[42] (net)                            5     106.5502              0.0000     0.7895 r
  io_cmd_o[42] (out)                                              0.3562   -0.0187 @   0.7708 r
  data arrival time                                                                    0.7708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8708


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_113_/CLK (DFFX1)                0.2042    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_113_/Q (DFFX1)                  0.0615    0.2262     0.5890 f
  fifo_1__mem_fifo/dff/data_o[113] (net)        2      16.3645              0.0000     0.5890 f
  fifo_1__mem_fifo/dff/data_o[113] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5890 f
  fifo_1__mem_fifo/data_o[113] (net)                   16.3645              0.0000     0.5890 f
  fifo_1__mem_fifo/data_o[113] (bsg_one_fifo_width_p570_3)                  0.0000     0.5890 f
  fifo_lo[153] (net)                                   16.3645              0.0000     0.5890 f
  U1969/IN2 (AND2X1)                                              0.0615   -0.0049 &   0.5841 f
  U1969/Q (AND2X1)                                                0.1615    0.1321 @   0.7162 f
  io_cmd_o[113] (net)                           4      45.4534              0.0000     0.7162 f
  U1970/INP (NBUFFX2)                                             0.1615   -0.0063 @   0.7099 f
  U1970/Z (NBUFFX2)                                               0.0307    0.0668     0.7767 f
  mem_cmd_o[113] (net)                          1       4.4700              0.0000     0.7767 f
  mem_cmd_o[113] (out)                                            0.0307   -0.0058 &   0.7708 f
  data arrival time                                                                    0.7708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8708


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0457    0.1951     0.5580 r
  fifo_1__mem_fifo/dff/data_o[74] (net)         2       7.2604              0.0000     0.5580 r
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5580 r
  fifo_1__mem_fifo/data_o[74] (net)                     7.2604              0.0000     0.5580 r
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5580 r
  fifo_lo[114] (net)                                    7.2604              0.0000     0.5580 r
  U1891/IN2 (AND2X1)                                              0.0457    0.0001 &   0.5581 r
  U1891/Q (AND2X1)                                                0.2174    0.1416 @   0.6997 r
  io_cmd_o[74] (net)                            4      65.6587              0.0000     0.6997 r
  U1892/INP (NBUFFX2)                                             0.2174   -0.0146 @   0.6851 r
  U1892/Z (NBUFFX2)                                               0.0557    0.0973 @   0.7824 r
  mem_cmd_o[74] (net)                           1      19.0950              0.0000     0.7824 r
  mem_cmd_o[74] (out)                                             0.0558   -0.0115 @   0.7709 r
  data arrival time                                                                    0.7709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8709


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3935     0.3935
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1782    0.0000     0.3935 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0582    0.2000     0.5935 r
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      11.9932              0.0000     0.5935 r
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5935 r
  fifo_0__mem_fifo/data_o[31] (net)                    11.9932              0.0000     0.5935 r
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.5935 r
  fifo_lo[29] (net)                                    11.9932              0.0000     0.5935 r
  U1818/IN1 (MUX21X1)                                             0.0582   -0.0007 &   0.5927 r
  U1818/Q (MUX21X1)                                               0.2851    0.1846 @   0.7774 r
  io_cmd_o[31] (net)                            4      84.9207              0.0000     0.7774 r
  io_cmd_o[31] (out)                                              0.2851   -0.0063 @   0.7710 r
  data arrival time                                                                    0.7710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8710


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0473    0.1932     0.5698 r
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       7.8134              0.0000     0.5698 r
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5698 r
  fifo_1__mem_fifo/data_o[82] (net)                     7.8134              0.0000     0.5698 r
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5698 r
  fifo_lo[122] (net)                                    7.8134              0.0000     0.5698 r
  U1907/IN2 (AND2X1)                                              0.0473   -0.0011 &   0.5686 r
  U1907/Q (AND2X1)                                                0.1909    0.1282 @   0.6968 r
  io_cmd_o[82] (net)                            4      55.6630              0.0000     0.6968 r
  U1908/INP (NBUFFX2)                                             0.1918    0.0063 @   0.7031 r
  U1908/Z (NBUFFX2)                                               0.0345    0.0781     0.7812 r
  mem_cmd_o[82] (net)                           1       3.3561              0.0000     0.7812 r
  mem_cmd_o[82] (out)                                             0.0345   -0.0098 &   0.7714 r
  data arrival time                                                                    0.7714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8714


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.0414    0.2106     0.5996 f
  fifo_1__mem_fifo/dff/data_o[27] (net)         2       7.4231              0.0000     0.5996 f
  fifo_1__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5996 f
  fifo_1__mem_fifo/data_o[27] (net)                     7.4231              0.0000     0.5996 f
  fifo_1__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_3)                   0.0000     0.5996 f
  fifo_lo[74] (net)                                     7.4231              0.0000     0.5996 f
  U1810/IN2 (MUX21X1)                                             0.0414   -0.0013 &   0.5983 f
  U1810/Q (MUX21X1)                                               0.3723    0.2329 @   0.8312 f
  io_cmd_o[27] (net)                            5     115.0956              0.0000     0.8312 f
  io_cmd_o[27] (out)                                              0.3723   -0.0596 @   0.7716 f
  data arrival time                                                                    0.7716

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8716


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[66]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3620     0.3620
  fifo_1__mem_fifo/dff/data_r_reg_66_/CLK (DFFX1)                 0.2042    0.0000     0.3620 r
  fifo_1__mem_fifo/dff/data_r_reg_66_/Q (DFFX1)                   0.0480    0.2172     0.5793 f
  fifo_1__mem_fifo/dff/data_o[66] (net)         2      10.3868              0.0000     0.5793 f
  fifo_1__mem_fifo/dff/data_o[66] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5793 f
  fifo_1__mem_fifo/data_o[66] (net)                    10.3868              0.0000     0.5793 f
  fifo_1__mem_fifo/data_o[66] (bsg_one_fifo_width_p570_3)                   0.0000     0.5793 f
  fifo_lo[106] (net)                                   10.3868              0.0000     0.5793 f
  U1875/IN2 (AND2X1)                                              0.0480   -0.0006 &   0.5786 f
  U1875/Q (AND2X1)                                                0.1542    0.1264 @   0.7050 f
  io_cmd_o[66] (net)                            4      43.6170              0.0000     0.7050 f
  U1876/INP (NBUFFX2)                                             0.1542    0.0046 @   0.7095 f
  U1876/Z (NBUFFX2)                                               0.0259    0.0623     0.7719 f
  mem_cmd_o[66] (net)                           1       0.8848              0.0000     0.7719 f
  mem_cmd_o[66] (out)                                             0.0259    0.0000 &   0.7719 f
  data arrival time                                                                    0.7719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8719


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.2041    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0590    0.2025     0.5652 r
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      12.3046              0.0000     0.5652 r
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[121] (net)                   12.3046              0.0000     0.5652 r
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5652 r
  fifo_lo[161] (net)                                   12.3046              0.0000     0.5652 r
  U1985/IN2 (AND2X1)                                              0.0590   -0.0026 &   0.5626 r
  U1985/Q (AND2X1)                                                0.1881    0.1301 @   0.6926 r
  io_cmd_o[121] (net)                           4      55.5648              0.0000     0.6926 r
  U1986/INP (NBUFFX2)                                             0.1881   -0.0065 @   0.6862 r
  U1986/Z (NBUFFX2)                                               0.0796    0.1039 @   0.7901 r
  mem_cmd_o[121] (net)                          1      34.7075              0.0000     0.7901 r
  mem_cmd_o[121] (out)                                            0.0800   -0.0181 @   0.7720 r
  data arrival time                                                                    0.7720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8720


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3937     0.3937
  fifo_0__mem_fifo/dff/data_r_reg_25_/CLK (DFFX1)                 0.1782    0.0000     0.3937 r
  fifo_0__mem_fifo/dff/data_r_reg_25_/Q (DFFX1)                   0.0457    0.2134     0.6071 f
  fifo_0__mem_fifo/dff/data_o[25] (net)         2       9.3184              0.0000     0.6071 f
  fifo_0__mem_fifo/dff/data_o[25] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6071 f
  fifo_0__mem_fifo/data_o[25] (net)                     9.3184              0.0000     0.6071 f
  fifo_0__mem_fifo/data_o[25] (bsg_one_fifo_width_p570_2)                   0.0000     0.6071 f
  fifo_lo[23] (net)                                     9.3184              0.0000     0.6071 f
  U1806/IN1 (MUX21X1)                                             0.0457   -0.0013 &   0.6058 f
  U1806/Q (MUX21X1)                                               0.2604    0.1836 @   0.7894 f
  io_cmd_o[25] (net)                            6      78.6404              0.0000     0.7894 f
  io_cmd_o[25] (out)                                              0.2604   -0.0171 @   0.7723 f
  data arrival time                                                                    0.7723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8723


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[69]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_69_/CLK (DFFX1)                 0.2035    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_69_/Q (DFFX1)                   0.0460    0.2158     0.5781 f
  fifo_1__mem_fifo/dff/data_o[69] (net)         2       9.5010              0.0000     0.5781 f
  fifo_1__mem_fifo/dff/data_o[69] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5781 f
  fifo_1__mem_fifo/data_o[69] (net)                     9.5010              0.0000     0.5781 f
  fifo_1__mem_fifo/data_o[69] (bsg_one_fifo_width_p570_3)                   0.0000     0.5781 f
  fifo_lo[109] (net)                                    9.5010              0.0000     0.5781 f
  U1881/IN2 (AND2X1)                                              0.0460    0.0002 &   0.5782 f
  U1881/Q (AND2X1)                                                0.1531    0.1252 @   0.7034 f
  io_cmd_o[69] (net)                            4      43.2090              0.0000     0.7034 f
  U1882/INP (NBUFFX2)                                             0.1531    0.0050 @   0.7084 f
  U1882/Z (NBUFFX2)                                               0.0319    0.0674     0.7758 f
  mem_cmd_o[69] (net)                           1       5.7239              0.0000     0.7758 f
  mem_cmd_o[69] (out)                                             0.0319   -0.0033 &   0.7725 f
  data arrival time                                                                    0.7725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8725


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  fifo_1__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1781    0.0000     0.3926 r
  fifo_1__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0370    0.2069     0.5995 f
  fifo_1__mem_fifo/dff/data_o[39] (net)         2       5.5461              0.0000     0.5995 f
  fifo_1__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5995 f
  fifo_1__mem_fifo/data_o[39] (net)                     5.5461              0.0000     0.5995 f
  fifo_1__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_3)                   0.0000     0.5995 f
  fifo_lo[86] (net)                                     5.5461              0.0000     0.5995 f
  U1834/IN2 (MUX21X1)                                             0.0370    0.0000 &   0.5995 f
  U1834/Q (MUX21X1)                                               0.2854    0.1942 @   0.7937 f
  io_cmd_o[39] (net)                            5      86.8064              0.0000     0.7937 f
  io_cmd_o[39] (out)                                              0.2854   -0.0211 @   0.7726 f
  data arrival time                                                                    0.7726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8726


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.1791    0.0000     0.3875 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0353    0.2056     0.5931 f
  fifo_1__mem_fifo/dff/data_o[0] (net)          2       4.8203              0.0000     0.5931 f
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[0] (net)                      4.8203              0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.5931 f
  fifo_lo[48] (net)                                     4.8203              0.0000     0.5931 f
  U5082/IN2 (AND2X1)                                              0.0353    0.0000 &   0.5931 f
  U5082/Q (AND2X1)                                                0.2693    0.1745 @   0.7677 f
  io_cmd_o[0] (net)                             4      78.9863              0.0000     0.7677 f
  U1758/INP (NBUFFX2)                                             0.2693   -0.0533 @   0.7143 f
  U1758/Z (NBUFFX2)                                               0.0321    0.0728     0.7871 f
  mem_cmd_o[0] (net)                            1       1.5603              0.0000     0.7871 f
  mem_cmd_o[0] (out)                                              0.0321   -0.0144 &   0.7727 f
  data arrival time                                                                    0.7727

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8727


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_78_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_78_/Q (DFFX1)                   0.0421    0.2132     0.5763 f
  fifo_1__mem_fifo/dff/data_o[78] (net)         2       7.7851              0.0000     0.5763 f
  fifo_1__mem_fifo/dff/data_o[78] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[78] (net)                     7.7851              0.0000     0.5763 f
  fifo_1__mem_fifo/data_o[78] (bsg_one_fifo_width_p570_3)                   0.0000     0.5763 f
  fifo_lo[118] (net)                                    7.7851              0.0000     0.5763 f
  U1899/IN2 (AND2X1)                                              0.0421   -0.0010 &   0.5753 f
  U1899/Q (AND2X1)                                                0.1895    0.1414 @   0.7166 f
  io_cmd_o[78] (net)                            4      55.1298              0.0000     0.7166 f
  U1900/INP (NBUFFX2)                                             0.1895   -0.0107 @   0.7059 f
  U1900/Z (NBUFFX2)                                               0.0295    0.0671     0.7731 f
  mem_cmd_o[78] (net)                           1       2.4400              0.0000     0.7731 f
  mem_cmd_o[78] (out)                                             0.0295    0.0000 &   0.7731 f
  data arrival time                                                                    0.7731

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8731


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1792    0.0000     0.3896 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0513    0.1962     0.5857 r
  fifo_1__mem_fifo/dff/data_o[7] (net)          2       9.3416              0.0000     0.5857 r
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5857 r
  fifo_1__mem_fifo/data_o[7] (net)                      9.3416              0.0000     0.5857 r
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.5857 r
  fifo_lo[54] (net)                                     9.3416              0.0000     0.5857 r
  U1770/IN2 (MUX21X1)                                             0.0513    0.0002 &   0.5860 r
  U1770/Q (MUX21X1)                                               0.3414    0.2039 @   0.7898 r
  io_cmd_o[7] (net)                             4     101.9213              0.0000     0.7898 r
  io_cmd_o[7] (out)                                               0.3414   -0.0165 @   0.7733 r
  data arrival time                                                                    0.7733

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8733


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  fifo_1__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1501    0.0000     0.3771 r
  fifo_1__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0373    0.2048     0.5819 f
  fifo_1__mem_fifo/dff/data_o[22] (net)         2       5.6444              0.0000     0.5819 f
  fifo_1__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5819 f
  fifo_1__mem_fifo/data_o[22] (net)                     5.6444              0.0000     0.5819 f
  fifo_1__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_3)                   0.0000     0.5819 f
  fifo_lo[69] (net)                                     5.6444              0.0000     0.5819 f
  U1800/IN2 (MUX21X1)                                             0.0373    0.0000 &   0.5819 f
  U1800/Q (MUX21X1)                                               0.2954    0.2000 @   0.7819 f
  io_cmd_o[22] (net)                            4      90.5021              0.0000     0.7819 f
  U1801/INP (NBUFFX2)                                             0.2954   -0.0676 @   0.7143 f
  U1801/Z (NBUFFX2)                                               0.0325    0.0736     0.7879 f
  mem_cmd_o[22] (net)                           1       1.0280              0.0000     0.7879 f
  mem_cmd_o[22] (out)                                             0.0325   -0.0143 &   0.7736 f
  data arrival time                                                                    0.7736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8736


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3936     0.3936
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1782    0.0000     0.3936 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0584    0.2000     0.5937 r
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      12.0508              0.0000     0.5937 r
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5937 r
  fifo_0__mem_fifo/data_o[17] (net)                    12.0508              0.0000     0.5937 r
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.5937 r
  fifo_lo[15] (net)                                    12.0508              0.0000     0.5937 r
  U1790/IN1 (MUX21X1)                                             0.0584    0.0003 &   0.5940 r
  U1790/Q (MUX21X1)                                               0.3008    0.1919 @   0.7859 r
  io_cmd_o[17] (net)                            4      90.3690              0.0000     0.7859 r
  U1791/INP (NBUFFX2)                                             0.3008   -0.0852 @   0.7007 r
  U1791/Z (NBUFFX2)                                               0.0378    0.0899     0.7906 r
  mem_cmd_o[17] (net)                           1       1.0966              0.0000     0.7906 r
  mem_cmd_o[17] (out)                                             0.0378   -0.0169 &   0.7737 r
  data arrival time                                                                    0.7737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8737


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3622     0.3622
  fifo_1__mem_fifo/dff/data_r_reg_105_/CLK (DFFX1)                0.2035    0.0000     0.3622 r
  fifo_1__mem_fifo/dff/data_r_reg_105_/Q (DFFX1)                  0.0512    0.2193     0.5816 f
  fifo_1__mem_fifo/dff/data_o[105] (net)        2      11.8003              0.0000     0.5816 f
  fifo_1__mem_fifo/dff/data_o[105] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5816 f
  fifo_1__mem_fifo/data_o[105] (net)                   11.8003              0.0000     0.5816 f
  fifo_1__mem_fifo/data_o[105] (bsg_one_fifo_width_p570_3)                  0.0000     0.5816 f
  fifo_lo[145] (net)                                   11.8003              0.0000     0.5816 f
  U1953/IN2 (AND2X1)                                              0.0512   -0.0069 &   0.5747 f
  U1953/Q (AND2X1)                                                0.1612    0.1299 @   0.7046 f
  io_cmd_o[105] (net)                           4      45.5047              0.0000     0.7046 f
  U1954/INP (NBUFFX2)                                             0.1612    0.0059 @   0.7105 f
  U1954/Z (NBUFFX2)                                               0.0302    0.0664     0.7769 f
  mem_cmd_o[105] (net)                          1       4.0832              0.0000     0.7769 f
  mem_cmd_o[105] (out)                                            0.0302   -0.0031 &   0.7738 f
  data arrival time                                                                    0.7738

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8738


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_114_/CLK (DFFX1)                0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_114_/Q (DFFX1)                  0.0473    0.2167     0.5795 f
  fifo_1__mem_fifo/dff/data_o[114] (net)        2      10.0667              0.0000     0.5795 f
  fifo_1__mem_fifo/dff/data_o[114] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5795 f
  fifo_1__mem_fifo/data_o[114] (net)                   10.0667              0.0000     0.5795 f
  fifo_1__mem_fifo/data_o[114] (bsg_one_fifo_width_p570_3)                  0.0000     0.5795 f
  fifo_lo[154] (net)                                   10.0667              0.0000     0.5795 f
  U1971/IN2 (AND2X1)                                              0.0473   -0.0024 &   0.5771 f
  U1971/Q (AND2X1)                                                0.1577    0.1271 @   0.7042 f
  io_cmd_o[114] (net)                           4      44.3397              0.0000     0.7042 f
  U1972/INP (NBUFFX2)                                             0.1577    0.0059 @   0.7100 f
  U1972/Z (NBUFFX2)                                               0.0295    0.0656     0.7756 f
  mem_cmd_o[114] (net)                          1       3.6550              0.0000     0.7756 f
  mem_cmd_o[114] (out)                                            0.0295   -0.0017 &   0.7740 f
  data arrival time                                                                    0.7740

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8740


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_118_/CLK (DFFX1)                0.2042    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_118_/Q (DFFX1)                  0.0474    0.2168     0.5793 f
  fifo_1__mem_fifo/dff/data_o[118] (net)        2      10.1321              0.0000     0.5793 f
  fifo_1__mem_fifo/dff/data_o[118] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5793 f
  fifo_1__mem_fifo/data_o[118] (net)                   10.1321              0.0000     0.5793 f
  fifo_1__mem_fifo/data_o[118] (bsg_one_fifo_width_p570_3)                  0.0000     0.5793 f
  fifo_lo[158] (net)                                   10.1321              0.0000     0.5793 f
  U1979/IN2 (AND2X1)                                              0.0474   -0.0045 &   0.5747 f
  U1979/Q (AND2X1)                                                0.1623    0.1296 @   0.7044 f
  io_cmd_o[118] (net)                           4      45.8768              0.0000     0.7044 f
  U1980/INP (NBUFFX2)                                             0.1623    0.0044 @   0.7088 f
  U1980/Z (NBUFFX2)                                               0.0305    0.0666     0.7754 f
  mem_cmd_o[118] (net)                          1       4.2510              0.0000     0.7754 f
  mem_cmd_o[118] (out)                                            0.0305   -0.0009 &   0.7745 f
  data arrival time                                                                    0.7745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8745


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3932     0.3932
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1782    0.0000     0.3932 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0692    0.2059     0.5991 r
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      16.1823              0.0000     0.5991 r
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5991 r
  fifo_0__mem_fifo/data_o[41] (net)                    16.1823              0.0000     0.5991 r
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.5991 r
  fifo_lo[39] (net)                                    16.1823              0.0000     0.5991 r
  U1838/IN1 (MUX21X1)                                             0.0692   -0.0027 &   0.5964 r
  U1838/Q (MUX21X1)                                               0.3244    0.2002 @   0.7965 r
  io_cmd_o[41] (net)                            5      96.8335              0.0000     0.7965 r
  io_cmd_o[41] (out)                                              0.3244   -0.0215 @   0.7751 r
  data arrival time                                                                    0.7751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8751


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_101_/CLK (DFFX1)                0.2044    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_101_/Q (DFFX1)                  0.0498    0.2185     0.5812 f
  fifo_1__mem_fifo/dff/data_o[101] (net)        2      11.2023              0.0000     0.5812 f
  fifo_1__mem_fifo/dff/data_o[101] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[101] (net)                   11.2023              0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[101] (bsg_one_fifo_width_p570_3)                  0.0000     0.5812 f
  fifo_lo[141] (net)                                   11.2023              0.0000     0.5812 f
  U1945/IN2 (AND2X1)                                              0.0498   -0.0024 &   0.5788 f
  U1945/Q (AND2X1)                                                0.1580    0.1282 @   0.7071 f
  io_cmd_o[101] (net)                           4      44.5940              0.0000     0.7071 f
  U1946/INP (NBUFFX2)                                             0.1580    0.0054 @   0.7124 f
  U1946/Z (NBUFFX2)                                               0.0260    0.0627     0.7751 f
  mem_cmd_o[101] (net)                          1       0.8622              0.0000     0.7751 f
  mem_cmd_o[101] (out)                                            0.0260    0.0000 &   0.7751 f
  data arrival time                                                                    0.7751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8751


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_0__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_0__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0512    0.2173     0.6064 f
  fifo_0__mem_fifo/dff/data_o[11] (net)         2      11.7778              0.0000     0.6064 f
  fifo_0__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6064 f
  fifo_0__mem_fifo/data_o[11] (net)                    11.7778              0.0000     0.6064 f
  fifo_0__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_2)                   0.0000     0.6064 f
  fifo_lo[9] (net)                                     11.7778              0.0000     0.6064 f
  U1778/IN1 (MUX21X1)                                             0.0512   -0.0031 &   0.6033 f
  U1778/Q (MUX21X1)                                               0.2415    0.1792 @   0.7825 f
  io_cmd_o[11] (net)                            4      73.3653              0.0000     0.7825 f
  io_cmd_o[11] (out)                                              0.2415   -0.0066 @   0.7759 f
  data arrival time                                                                    0.7759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8759


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3938     0.3938
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1781    0.0000     0.3938 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0497    0.1952     0.5890 r
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       8.7377              0.0000     0.5890 r
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5890 r
  fifo_0__mem_fifo/data_o[16] (net)                     8.7377              0.0000     0.5890 r
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.5890 r
  fifo_lo[14] (net)                                     8.7377              0.0000     0.5890 r
  U1788/IN1 (MUX21X1)                                             0.0497    0.0002 &   0.5892 r
  U1788/Q (MUX21X1)                                               0.3312    0.1988 @   0.7880 r
  io_cmd_o[16] (net)                            4      99.1626              0.0000     0.7880 r
  io_cmd_o[16] (out)                                              0.3312   -0.0121 @   0.7759 r
  data arrival time                                                                    0.7759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8759


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3738     0.3738
  fifo_1__mem_fifo/dff/data_r_reg_91_/CLK (DFFX1)                 0.1647    0.0000     0.3738 r
  fifo_1__mem_fifo/dff/data_r_reg_91_/Q (DFFX1)                   0.0368    0.2056     0.5794 f
  fifo_1__mem_fifo/dff/data_o[91] (net)         2       5.4218              0.0000     0.5794 f
  fifo_1__mem_fifo/dff/data_o[91] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5794 f
  fifo_1__mem_fifo/data_o[91] (net)                     5.4218              0.0000     0.5794 f
  fifo_1__mem_fifo/data_o[91] (bsg_one_fifo_width_p570_3)                   0.0000     0.5794 f
  fifo_lo[131] (net)                                    5.4218              0.0000     0.5794 f
  U1925/IN2 (AND2X1)                                              0.0368    0.0000 &   0.5794 f
  U1925/Q (AND2X1)                                                0.1987    0.1433 @   0.7228 f
  io_cmd_o[91] (net)                            4      57.6657              0.0000     0.7228 f
  U1926/INP (NBUFFX2)                                             0.1987   -0.0078 @   0.7150 f
  U1926/Z (NBUFFX2)                                               0.0336    0.0712     0.7862 f
  mem_cmd_o[91] (net)                           1       5.4405              0.0000     0.7862 f
  mem_cmd_o[91] (out)                                             0.0336   -0.0096 &   0.7765 f
  data arrival time                                                                    0.7765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8765


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1772    0.0000     0.3856 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1411    0.2381 @   0.6237 r
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      41.0284              0.0000     0.6237 r
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6237 r
  fifo_0__mem_fifo/data_o[5] (net)                     41.0284              0.0000     0.6237 r
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.6237 r
  fifo_lo[3] (net)                                     41.0284              0.0000     0.6237 r
  U1766/IN1 (MUX21X1)                                             0.1412   -0.0008 @   0.6229 r
  U1766/Q (MUX21X1)                                               0.2786    0.2023 @   0.8252 r
  io_cmd_o[5] (net)                             4      83.5557              0.0000     0.8252 r
  io_cmd_o[5] (out)                                               0.2786   -0.0486 @   0.7766 r
  data arrival time                                                                    0.7766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7766
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8766


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1792    0.0000     0.3896 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0526    0.1969     0.5866 r
  fifo_1__mem_fifo/dff/data_o[30] (net)         2       9.8592              0.0000     0.5866 r
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5866 r
  fifo_1__mem_fifo/data_o[30] (net)                     9.8592              0.0000     0.5866 r
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.5866 r
  fifo_lo[77] (net)                                     9.8592              0.0000     0.5866 r
  U1816/IN2 (MUX21X1)                                             0.0526   -0.0011 &   0.5855 r
  U1816/Q (MUX21X1)                                               0.3472    0.2051 @   0.7907 r
  io_cmd_o[30] (net)                            4     103.3744              0.0000     0.7907 r
  io_cmd_o[30] (out)                                              0.3472   -0.0139 @   0.7768 r
  data arrival time                                                                    0.7768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8768


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0369    0.2045     0.5815 f
  fifo_1__mem_fifo/dff/data_o[29] (net)         2       5.4771              0.0000     0.5815 f
  fifo_1__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[29] (net)                     5.4771              0.0000     0.5815 f
  fifo_1__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_3)                   0.0000     0.5815 f
  fifo_lo[76] (net)                                     5.4771              0.0000     0.5815 f
  U1814/IN2 (MUX21X1)                                             0.0369    0.0000 &   0.5815 f
  U1814/Q (MUX21X1)                                               0.2793    0.1925 @   0.7740 f
  io_cmd_o[29] (net)                            4      85.0993              0.0000     0.7740 f
  U1815/INP (NBUFFX2)                                             0.2793   -0.0604 @   0.7136 f
  U1815/Z (NBUFFX2)                                               0.0334    0.0741     0.7877 f
  mem_cmd_o[29] (net)                           1       2.2997              0.0000     0.7877 f
  mem_cmd_o[29] (out)                                             0.0334   -0.0109 &   0.7768 f
  data arrival time                                                                    0.7768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8768


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3938     0.3938
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1781    0.0000     0.3938 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0448    0.1923     0.5862 r
  fifo_1__mem_fifo/dff/data_o[20] (net)         2       6.9010              0.0000     0.5862 r
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5862 r
  fifo_1__mem_fifo/data_o[20] (net)                     6.9010              0.0000     0.5862 r
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.5862 r
  fifo_lo[67] (net)                                     6.9010              0.0000     0.5862 r
  U1796/IN2 (MUX21X1)                                             0.0448    0.0001 &   0.5862 r
  U1796/Q (MUX21X1)                                               0.4536    0.2386 @   0.8248 r
  io_cmd_o[20] (net)                            4     135.7642              0.0000     0.8248 r
  io_cmd_o[20] (out)                                              0.4536   -0.0480 @   0.7769 r
  data arrival time                                                                    0.7769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7769
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8769


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_115_/CLK (DFFX1)                0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_115_/Q (DFFX1)                  0.0503    0.2188     0.5816 f
  fifo_1__mem_fifo/dff/data_o[115] (net)        2      11.4212              0.0000     0.5816 f
  fifo_1__mem_fifo/dff/data_o[115] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5816 f
  fifo_1__mem_fifo/data_o[115] (net)                   11.4212              0.0000     0.5816 f
  fifo_1__mem_fifo/data_o[115] (bsg_one_fifo_width_p570_3)                  0.0000     0.5816 f
  fifo_lo[155] (net)                                   11.4212              0.0000     0.5816 f
  U1973/IN2 (AND2X1)                                              0.0503   -0.0020 &   0.5795 f
  U1973/Q (AND2X1)                                                0.1589    0.1283 @   0.7079 f
  io_cmd_o[115] (net)                           4      44.6726              0.0000     0.7079 f
  U1974/INP (NBUFFX2)                                             0.1589    0.0067 @   0.7146 f
  U1974/Z (NBUFFX2)                                               0.0288    0.0651     0.7796 f
  mem_cmd_o[115] (net)                          1       3.0617              0.0000     0.7796 f
  mem_cmd_o[115] (out)                                            0.0288   -0.0022 &   0.7774 f
  data arrival time                                                                    0.7774

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7774
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8774


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0440    0.1895     0.5665 r
  fifo_1__mem_fifo/dff/data_o[19] (net)         2       6.6030              0.0000     0.5665 r
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5665 r
  fifo_1__mem_fifo/data_o[19] (net)                     6.6030              0.0000     0.5665 r
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.5665 r
  fifo_lo[66] (net)                                     6.6030              0.0000     0.5665 r
  U1794/IN2 (MUX21X1)                                             0.0440    0.0000 &   0.5665 r
  U1794/Q (MUX21X1)                                               0.3007    0.1898 @   0.7564 r
  io_cmd_o[19] (net)                            4      90.1220              0.0000     0.7564 r
  U1795/INP (NBUFFX2)                                             0.3007   -0.0521 @   0.7043 r
  U1795/Z (NBUFFX2)                                               0.0382    0.0903     0.7945 r
  mem_cmd_o[19] (net)                           1       1.4220              0.0000     0.7945 r
  mem_cmd_o[19] (out)                                             0.0382   -0.0170 &   0.7775 r
  data arrival time                                                                    0.7775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8775


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3937     0.3937
  fifo_0__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1782    0.0000     0.3937 r
  fifo_0__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0481    0.2150     0.6088 f
  fifo_0__mem_fifo/dff/data_o[24] (net)         2      10.3802              0.0000     0.6088 f
  fifo_0__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6088 f
  fifo_0__mem_fifo/data_o[24] (net)                    10.3802              0.0000     0.6088 f
  fifo_0__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_2)                   0.0000     0.6088 f
  fifo_lo[22] (net)                                    10.3802              0.0000     0.6088 f
  U1804/IN1 (MUX21X1)                                             0.0481    0.0002 &   0.6090 f
  U1804/Q (MUX21X1)                                               0.2995    0.2017 @   0.8107 f
  io_cmd_o[24] (net)                            5      91.6104              0.0000     0.8107 f
  io_cmd_o[24] (out)                                              0.2995   -0.0331 @   0.7777 f
  data arrival time                                                                    0.7777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8777


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1771    0.0000     0.3857 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.1002    0.2215 @   0.6072 r
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      28.1764              0.0000     0.6072 r
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6072 r
  fifo_0__mem_fifo/data_o[51] (net)                    28.1764              0.0000     0.6072 r
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.6072 r
  fifo_lo[45] (net)                                    28.1764              0.0000     0.6072 r
  U1850/IN1 (MUX21X1)                                             0.1003   -0.0028 @   0.6044 r
  U1850/Q (MUX21X1)                                               0.2781    0.1917 @   0.7961 r
  io_cmd_o[51] (net)                            4      82.7353              0.0000     0.7961 r
  io_cmd_o[51] (out)                                              0.2781   -0.0184 @   0.7777 r
  data arrival time                                                                    0.7777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8777


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3626     0.3626
  fifo_1__mem_fifo/dff/data_r_reg_92_/CLK (DFFX1)                 0.2042    0.0000     0.3626 r
  fifo_1__mem_fifo/dff/data_r_reg_92_/Q (DFFX1)                   0.0532    0.2207     0.5834 f
  fifo_1__mem_fifo/dff/data_o[92] (net)         2      12.6748              0.0000     0.5834 f
  fifo_1__mem_fifo/dff/data_o[92] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5834 f
  fifo_1__mem_fifo/data_o[92] (net)                    12.6748              0.0000     0.5834 f
  fifo_1__mem_fifo/data_o[92] (bsg_one_fifo_width_p570_3)                   0.0000     0.5834 f
  fifo_lo[132] (net)                                   12.6748              0.0000     0.5834 f
  U1927/IN2 (AND2X1)                                              0.0532   -0.0053 &   0.5780 f
  U1927/Q (AND2X1)                                                0.1891    0.1430 @   0.7210 f
  io_cmd_o[92] (net)                            4      54.7866              0.0000     0.7210 f
  U1928/INP (NBUFFX2)                                             0.1891   -0.0129 @   0.7081 f
  U1928/Z (NBUFFX2)                                               0.0410    0.0770     0.7852 f
  mem_cmd_o[92] (net)                           1      11.7051              0.0000     0.7852 f
  mem_cmd_o[92] (out)                                             0.0410   -0.0075 &   0.7777 f
  data arrival time                                                                    0.7777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8777


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.2040    0.0000     0.3623 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0680    0.2074     0.5696 r
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      15.7113              0.0000     0.5696 r
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5696 r
  fifo_1__mem_fifo/data_o[97] (net)                    15.7113              0.0000     0.5696 r
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5696 r
  fifo_lo[137] (net)                                   15.7113              0.0000     0.5696 r
  U1937/IN2 (AND2X1)                                              0.0680   -0.0061 &   0.5635 r
  U1937/Q (AND2X1)                                                0.1892    0.1314 @   0.6949 r
  io_cmd_o[97] (net)                            4      55.7925              0.0000     0.6949 r
  U1938/INP (NBUFFX2)                                             0.1892   -0.0010 @   0.6939 r
  U1938/Z (NBUFFX2)                                               0.0460    0.0870     0.7809 r
  mem_cmd_o[97] (net)                           1      12.2038              0.0000     0.7809 r
  mem_cmd_o[97] (out)                                             0.0460   -0.0030 &   0.7779 r
  data arrival time                                                                    0.7779

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7779
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8779


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1592    0.0000     0.3772 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0953    0.2178 @   0.5950 r
  fifo_0__mem_fifo/dff/data_o[53] (net)         2      26.3942              0.0000     0.5950 r
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5950 r
  fifo_0__mem_fifo/data_o[53] (net)                    26.3942              0.0000     0.5950 r
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.5950 r
  fifo_lo[47] (net)                                    26.3942              0.0000     0.5950 r
  U1854/IN1 (MUX21X1)                                             0.0954   -0.0005 @   0.5945 r
  U1854/Q (MUX21X1)                                               0.3365    0.2103 @   0.8048 r
  io_cmd_o[53] (net)                            4     100.5161              0.0000     0.8048 r
  io_cmd_o[53] (out)                                              0.3365   -0.0268 @   0.7781 r
  data arrival time                                                                    0.7781

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8781


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3930     0.3930
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1782    0.0000     0.3930 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0565    0.1990     0.5920 r
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      11.3389              0.0000     0.5920 r
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5920 r
  fifo_0__mem_fifo/data_o[42] (net)                    11.3389              0.0000     0.5920 r
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.5920 r
  fifo_lo[40] (net)                                    11.3389              0.0000     0.5920 r
  U1840/IN1 (MUX21X1)                                             0.0565   -0.0028 &   0.5892 r
  U1840/Q (MUX21X1)                                               0.3562    0.2080 @   0.7972 r
  io_cmd_o[42] (net)                            5     106.5502              0.0000     0.7972 r
  io_cmd_o[42] (out)                                              0.3562   -0.0187 @   0.7785 r
  data arrival time                                                                    0.7785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8785


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_0__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_0__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0469    0.2142     0.6066 f
  fifo_0__mem_fifo/dff/data_o[37] (net)         2       9.8649              0.0000     0.6066 f
  fifo_0__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6066 f
  fifo_0__mem_fifo/data_o[37] (net)                     9.8649              0.0000     0.6066 f
  fifo_0__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_2)                   0.0000     0.6066 f
  fifo_lo[35] (net)                                     9.8649              0.0000     0.6066 f
  U1830/IN1 (MUX21X1)                                             0.0469    0.0002 &   0.6068 f
  U1830/Q (MUX21X1)                                               0.2737    0.1892 @   0.7961 f
  io_cmd_o[37] (net)                            5      82.8666              0.0000     0.7961 f
  io_cmd_o[37] (out)                                              0.2737   -0.0170 @   0.7791 f
  data arrival time                                                                    0.7791

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8791


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_94_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_94_/Q (DFFX1)                   0.0647    0.2252     0.6019 f
  fifo_1__mem_fifo/dff/data_o[94] (net)         2      17.7506              0.0000     0.6019 f
  fifo_1__mem_fifo/dff/data_o[94] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6019 f
  fifo_1__mem_fifo/data_o[94] (net)                    17.7506              0.0000     0.6019 f
  fifo_1__mem_fifo/data_o[94] (bsg_one_fifo_width_p570_3)                   0.0000     0.6019 f
  fifo_lo[134] (net)                                   17.7506              0.0000     0.6019 f
  U1931/IN2 (AND2X1)                                              0.0647   -0.0036 &   0.5982 f
  U1931/Q (AND2X1)                                                0.1753    0.1399 @   0.7381 f
  io_cmd_o[94] (net)                            4      49.8893              0.0000     0.7381 f
  U1932/INP (NBUFFX2)                                             0.1753   -0.0221 @   0.7161 f
  U1932/Z (NBUFFX2)                                               0.0300    0.0669     0.7830 f
  mem_cmd_o[94] (net)                           1       3.3865              0.0000     0.7830 f
  mem_cmd_o[94] (out)                                             0.0300   -0.0037 &   0.7792 f
  data arrival time                                                                    0.7792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8792


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3938     0.3938
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1781    0.0000     0.3938 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0521    0.1966     0.5904 r
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       9.6573              0.0000     0.5904 r
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5904 r
  fifo_0__mem_fifo/data_o[20] (net)                     9.6573              0.0000     0.5904 r
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.5904 r
  fifo_lo[18] (net)                                     9.6573              0.0000     0.5904 r
  U1796/IN1 (MUX21X1)                                             0.0521   -0.0015 &   0.5889 r
  U1796/Q (MUX21X1)                                               0.4536    0.2384 @   0.8272 r
  io_cmd_o[20] (net)                            4     135.7642              0.0000     0.8272 r
  io_cmd_o[20] (out)                                              0.4536   -0.0480 @   0.7793 r
  data arrival time                                                                    0.7793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8793


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0419    0.1905     0.5796 r
  fifo_1__mem_fifo/dff/data_o[28] (net)         2       5.8362              0.0000     0.5796 r
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5796 r
  fifo_1__mem_fifo/data_o[28] (net)                     5.8362              0.0000     0.5796 r
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.5796 r
  fifo_lo[75] (net)                                     5.8362              0.0000     0.5796 r
  U1812/IN2 (MUX21X1)                                             0.0419    0.0000 &   0.5796 r
  U1812/Q (MUX21X1)                                               0.2805    0.1826 @   0.7623 r
  io_cmd_o[28] (net)                            4      83.9954              0.0000     0.7623 r
  U1813/INP (NBUFFX2)                                             0.2805   -0.0724 @   0.6899 r
  U1813/Z (NBUFFX2)                                               0.0391    0.0896     0.7795 r
  mem_cmd_o[28] (net)                           1       2.8725              0.0000     0.7795 r
  mem_cmd_o[28] (out)                                             0.0391    0.0000 &   0.7796 r
  data arrival time                                                                    0.7796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8796


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1501    0.0000     0.3773 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0462    0.1910     0.5682 r
  fifo_1__mem_fifo/dff/data_o[36] (net)         2       7.3804              0.0000     0.5682 r
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5682 r
  fifo_1__mem_fifo/data_o[36] (net)                     7.3804              0.0000     0.5682 r
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.5682 r
  fifo_lo[83] (net)                                     7.3804              0.0000     0.5682 r
  U1828/IN2 (MUX21X1)                                             0.0462    0.0001 &   0.5683 r
  U1828/Q (MUX21X1)                                               0.3122    0.1945 @   0.7628 r
  io_cmd_o[36] (net)                            5      93.7100              0.0000     0.7628 r
  U1829/INP (NBUFFX2)                                             0.3122   -0.0604 @   0.7024 r
  U1829/Z (NBUFFX2)                                               0.0391    0.0917     0.7942 r
  mem_cmd_o[36] (net)                           1       1.6396              0.0000     0.7942 r
  mem_cmd_o[36] (out)                                             0.0391   -0.0146 &   0.7796 r
  data arrival time                                                                    0.7796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8796


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2040    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0618    0.2040     0.5667 r
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      13.3561              0.0000     0.5667 r
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5667 r
  fifo_1__mem_fifo/data_o[100] (net)                   13.3561              0.0000     0.5667 r
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5667 r
  fifo_lo[140] (net)                                   13.3561              0.0000     0.5667 r
  U1943/IN2 (AND2X1)                                              0.0618   -0.0070 &   0.5597 r
  U1943/Q (AND2X1)                                                0.1794    0.1260 @   0.6857 r
  io_cmd_o[100] (net)                           4      52.2313              0.0000     0.6857 r
  U1944/INP (NBUFFX2)                                             0.1799   -0.0043 @   0.6814 r
  U1944/Z (NBUFFX2)                                               0.0952    0.1101 @   0.7915 r
  mem_cmd_o[100] (net)                          1      45.6899              0.0000     0.7915 r
  mem_cmd_o[100] (out)                                            0.0952   -0.0116 @   0.7799 r
  data arrival time                                                                    0.7799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8799


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1792    0.0000     0.3894 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0488    0.1948     0.5843 r
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       8.4040              0.0000     0.5843 r
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5843 r
  fifo_0__mem_fifo/data_o[28] (net)                     8.4040              0.0000     0.5843 r
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.5843 r
  fifo_lo[26] (net)                                     8.4040              0.0000     0.5843 r
  U1812/IN1 (MUX21X1)                                             0.0488   -0.0038 &   0.5805 r
  U1812/Q (MUX21X1)                                               0.2805    0.1823 @   0.7628 r
  io_cmd_o[28] (net)                            4      83.9954              0.0000     0.7628 r
  U1813/INP (NBUFFX2)                                             0.2805   -0.0724 @   0.6904 r
  U1813/Z (NBUFFX2)                                               0.0391    0.0896     0.7801 r
  mem_cmd_o[28] (net)                           1       2.8725              0.0000     0.7801 r
  mem_cmd_o[28] (out)                                             0.0391    0.0000 &   0.7801 r
  data arrival time                                                                    0.7801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8801


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3774     0.3774
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1501    0.0000     0.3774 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0397    0.2067     0.5841 f
  fifo_1__mem_fifo/dff/data_o[16] (net)         2       6.6543              0.0000     0.5841 f
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5841 f
  fifo_1__mem_fifo/data_o[16] (net)                     6.6543              0.0000     0.5841 f
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.5841 f
  fifo_lo[63] (net)                                     6.6543              0.0000     0.5841 f
  U1788/IN2 (MUX21X1)                                             0.0397    0.0000 &   0.5841 f
  U1788/Q (MUX21X1)                                               0.3219    0.2097 @   0.7938 f
  io_cmd_o[16] (net)                            4      98.4168              0.0000     0.7938 f
  io_cmd_o[16] (out)                                              0.3219   -0.0134 @   0.7805 f
  data arrival time                                                                    0.7805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8805


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1698    0.0000     0.3778 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0494    0.1944     0.5722 r
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       8.6310              0.0000     0.5722 r
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5722 r
  fifo_1__mem_fifo/data_o[79] (net)                     8.6310              0.0000     0.5722 r
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5722 r
  fifo_lo[119] (net)                                    8.6310              0.0000     0.5722 r
  U1901/IN2 (AND2X1)                                              0.0494   -0.0007 &   0.5715 r
  U1901/Q (AND2X1)                                                0.1612    0.1168 @   0.6883 r
  io_cmd_o[79] (net)                            4      46.2856              0.0000     0.6883 r
  U1902/INP (NBUFFX2)                                             0.1617   -0.0130 @   0.6753 r
  U1902/Z (NBUFFX2)                                               0.1674    0.1292 @   0.8045 r
  mem_cmd_o[79] (net)                           1      89.5701              0.0000     0.8045 r
  mem_cmd_o[79] (out)                                             0.1674   -0.0226 @   0.7819 r
  data arrival time                                                                    0.7819

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8819


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3876     0.3876
  fifo_1__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1792    0.0000     0.3876 r
  fifo_1__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0430    0.2117     0.5993 f
  fifo_1__mem_fifo/dff/data_o[53] (net)         2       8.1491              0.0000     0.5993 f
  fifo_1__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5993 f
  fifo_1__mem_fifo/data_o[53] (net)                     8.1491              0.0000     0.5993 f
  fifo_1__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_3)                   0.0000     0.5993 f
  fifo_lo[96] (net)                                     8.1491              0.0000     0.5993 f
  U1854/IN2 (MUX21X1)                                             0.0430   -0.0016 &   0.5977 f
  U1854/Q (MUX21X1)                                               0.3263    0.2119 @   0.8096 f
  io_cmd_o[53] (net)                            4      99.7704              0.0000     0.8096 f
  io_cmd_o[53] (out)                                              0.3263   -0.0274 @   0.7822 f
  data arrival time                                                                    0.7822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8822


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3938     0.3938
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1781    0.0000     0.3938 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0518    0.2176     0.6114 f
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      12.0418              0.0000     0.6114 f
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6114 f
  fifo_0__mem_fifo/data_o[23] (net)                    12.0418              0.0000     0.6114 f
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.6114 f
  fifo_lo[21] (net)                                    12.0418              0.0000     0.6114 f
  icc_place1968/IN1 (MUX21X2)                                     0.0518   -0.0004 &   0.6110 f
  icc_place1968/Q (MUX21X2)                                       0.2181    0.1659 @   0.7768 f
  io_cmd_o[23] (net)                            4     115.0847              0.0000     0.7768 f
  io_cmd_o[23] (out)                                              0.2181    0.0058 @   0.7826 f
  data arrival time                                                                    0.7826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8826


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3878     0.3878
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1774    0.0000     0.3878 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1408    0.2373 @   0.6250 r
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      40.5703              0.0000     0.6250 r
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6250 r
  fifo_0__mem_fifo/data_o[8] (net)                     40.5703              0.0000     0.6250 r
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.6250 r
  fifo_lo[6] (net)                                     40.5703              0.0000     0.6250 r
  U1772/IN1 (MUX21X1)                                             0.1410   -0.0029 @   0.6221 r
  U1772/Q (MUX21X1)                                               0.3078    0.2106 @   0.8327 r
  io_cmd_o[8] (net)                             4      91.8868              0.0000     0.8327 r
  io_cmd_o[8] (out)                                               0.3078   -0.0501 @   0.7826 r
  data arrival time                                                                    0.7826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8826


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_67_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_67_/Q (DFFX1)                   0.0364    0.2057     0.5823 f
  fifo_1__mem_fifo/dff/data_o[67] (net)         2       5.2525              0.0000     0.5823 f
  fifo_1__mem_fifo/dff/data_o[67] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[67] (net)                     5.2525              0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[67] (bsg_one_fifo_width_p570_3)                   0.0000     0.5823 f
  fifo_lo[107] (net)                                    5.2525              0.0000     0.5823 f
  U1877/IN2 (AND2X1)                                              0.0364    0.0000 &   0.5823 f
  U1877/Q (AND2X1)                                                0.1515    0.1225 @   0.7048 f
  io_cmd_o[67] (net)                            4      42.8431              0.0000     0.7048 f
  U1878/INP (NBUFFX2)                                             0.1515   -0.0111 @   0.6937 f
  U1878/Z (NBUFFX2)                                               0.1466    0.1218 @   0.8155 f
  mem_cmd_o[67] (net)                           1      82.1671              0.0000     0.8155 f
  mem_cmd_o[67] (out)                                             0.1466   -0.0325 @   0.7831 f
  data arrival time                                                                    0.7831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8831


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_106_/CLK (DFFX1)                0.2042    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_106_/Q (DFFX1)                  0.0540    0.2213     0.5837 f
  fifo_1__mem_fifo/dff/data_o[106] (net)        2      13.0216              0.0000     0.5837 f
  fifo_1__mem_fifo/dff/data_o[106] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5837 f
  fifo_1__mem_fifo/data_o[106] (net)                   13.0216              0.0000     0.5837 f
  fifo_1__mem_fifo/data_o[106] (bsg_one_fifo_width_p570_3)                  0.0000     0.5837 f
  fifo_lo[146] (net)                                   13.0216              0.0000     0.5837 f
  U1955/IN2 (AND2X1)                                              0.0540   -0.0049 &   0.5788 f
  U1955/Q (AND2X1)                                                0.1688    0.1341 @   0.7129 f
  io_cmd_o[106] (net)                           4      47.7721              0.0000     0.7129 f
  U1956/INP (NBUFFX2)                                             0.1688    0.0064 @   0.7193 f
  U1956/Z (NBUFFX2)                                               0.0307    0.0672     0.7865 f
  mem_cmd_o[106] (net)                          1       4.2302              0.0000     0.7865 f
  mem_cmd_o[106] (out)                                            0.0307   -0.0028 &   0.7837 f
  data arrival time                                                                    0.7837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8837


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1697    0.0000     0.3763 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0793    0.2103     0.5867 r
  fifo_1__mem_fifo/dff/data_o[85] (net)         2      19.9863              0.0000     0.5867 r
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5867 r
  fifo_1__mem_fifo/data_o[85] (net)                    19.9863              0.0000     0.5867 r
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.5867 r
  fifo_lo[125] (net)                                   19.9863              0.0000     0.5867 r
  U1913/IN2 (AND2X1)                                              0.0793   -0.0132 &   0.5735 r
  U1913/Q (AND2X1)                                                0.1810    0.1282 @   0.7017 r
  io_cmd_o[85] (net)                            4      52.4065              0.0000     0.7017 r
  U1914/INP (NBUFFX2)                                             0.1818    0.0076 @   0.7093 r
  U1914/Z (NBUFFX2)                                               0.0370    0.0791     0.7884 r
  mem_cmd_o[85] (net)                           1       5.7268              0.0000     0.7884 r
  mem_cmd_o[85] (out)                                             0.0370   -0.0041 &   0.7843 r
  data arrival time                                                                    0.7843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8843


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3936     0.3936
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.1782    0.0000     0.3936 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.0504    0.2166     0.6102 f
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      11.4250              0.0000     0.6102 f
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6102 f
  fifo_0__mem_fifo/data_o[17] (net)                    11.4250              0.0000     0.6102 f
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.6102 f
  fifo_lo[15] (net)                                    11.4250              0.0000     0.6102 f
  U1790/IN1 (MUX21X1)                                             0.0504    0.0003 &   0.6106 f
  U1790/Q (MUX21X1)                                               0.2922    0.2002 @   0.8108 f
  io_cmd_o[17] (net)                            4      89.6232              0.0000     0.8108 f
  U1791/INP (NBUFFX2)                                             0.2922   -0.0854 @   0.7254 f
  U1791/Z (NBUFFX2)                                               0.0324    0.0735     0.7989 f
  mem_cmd_o[17] (net)                           1       1.0966              0.0000     0.7989 f
  mem_cmd_o[17] (out)                                             0.0324   -0.0145 &   0.7843 f
  data arrival time                                                                    0.7843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8843


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1592    0.0000     0.3773 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1186    0.2259 @   0.6032 r
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      32.9002              0.0000     0.6032 r
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6032 r
  fifo_0__mem_fifo/data_o[27] (net)                    32.9002              0.0000     0.6032 r
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.6032 r
  fifo_lo[25] (net)                                    32.9002              0.0000     0.6032 r
  U1810/IN1 (MUX21X1)                                             0.1188    0.0023 @   0.6055 r
  U1810/Q (MUX21X1)                                               0.3849    0.2345 @   0.8399 r
  io_cmd_o[27] (net)                            5     116.2067              0.0000     0.8399 r
  io_cmd_o[27] (out)                                              0.3849   -0.0556 @   0.7843 r
  data arrival time                                                                    0.7843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8843


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0510    0.1980     0.5608 r
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       9.2528              0.0000     0.5608 r
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[73] (net)                     9.2528              0.0000     0.5608 r
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5608 r
  fifo_lo[113] (net)                                    9.2528              0.0000     0.5608 r
  U1889/IN2 (AND2X1)                                              0.0510   -0.0010 &   0.5598 r
  U1889/Q (AND2X1)                                                0.2061    0.1365 @   0.6963 r
  io_cmd_o[73] (net)                            4      61.5204              0.0000     0.6963 r
  U1890/INP (NBUFFX2)                                             0.2061    0.0098 @   0.7061 r
  U1890/Z (NBUFFX2)                                               0.0530    0.0942 @   0.8003 r
  mem_cmd_o[73] (net)                           1      17.3580              0.0000     0.8003 r
  mem_cmd_o[73] (out)                                             0.0531   -0.0160 @   0.7843 r
  data arrival time                                                                    0.7843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8843


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  fifo_0__mem_fifo/dff/data_r_reg_52_/CLK (DFFX1)                 0.1771    0.0000     0.3857 r
  fifo_0__mem_fifo/dff/data_r_reg_52_/Q (DFFX1)                   0.1110    0.2515 @   0.6372 f
  fifo_0__mem_fifo/dff/data_o[52] (net)         2      37.0941              0.0000     0.6372 f
  fifo_0__mem_fifo/dff/data_o[52] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6372 f
  fifo_0__mem_fifo/data_o[52] (net)                    37.0941              0.0000     0.6372 f
  fifo_0__mem_fifo/data_o[52] (bsg_one_fifo_width_p570_2)                   0.0000     0.6372 f
  fifo_lo[46] (net)                                    37.0941              0.0000     0.6372 f
  U1852/IN1 (MUX21X1)                                             0.1110   -0.0089 @   0.6283 f
  U1852/Q (MUX21X1)                                               0.3672    0.2383 @   0.8666 f
  io_cmd_o[52] (net)                            4     112.5194              0.0000     0.8666 f
  io_cmd_o[52] (out)                                              0.3672   -0.0819 @   0.7847 f
  data arrival time                                                                    0.7847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8847


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3923     0.3923
  fifo_0__mem_fifo/dff/data_r_reg_39_/CLK (DFFX1)                 0.1781    0.0000     0.3923 r
  fifo_0__mem_fifo/dff/data_r_reg_39_/Q (DFFX1)                   0.0542    0.2192     0.6115 f
  fifo_0__mem_fifo/dff/data_o[39] (net)         2      13.1100              0.0000     0.6115 f
  fifo_0__mem_fifo/dff/data_o[39] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6115 f
  fifo_0__mem_fifo/data_o[39] (net)                    13.1100              0.0000     0.6115 f
  fifo_0__mem_fifo/data_o[39] (bsg_one_fifo_width_p570_2)                   0.0000     0.6115 f
  fifo_lo[37] (net)                                    13.1100              0.0000     0.6115 f
  U1834/IN1 (MUX21X1)                                             0.0542   -0.0014 &   0.6101 f
  U1834/Q (MUX21X1)                                               0.2854    0.1960 @   0.8062 f
  io_cmd_o[39] (net)                            5      86.8064              0.0000     0.8062 f
  io_cmd_o[39] (out)                                              0.2854   -0.0211 @   0.7850 f
  data arrival time                                                                    0.7850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8850


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3931     0.3931
  fifo_0__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1782    0.0000     0.3931 r
  fifo_0__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0512    0.2172     0.6103 f
  fifo_0__mem_fifo/dff/data_o[40] (net)         2      11.7906              0.0000     0.6103 f
  fifo_0__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6103 f
  fifo_0__mem_fifo/data_o[40] (net)                    11.7906              0.0000     0.6103 f
  fifo_0__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_2)                   0.0000     0.6103 f
  fifo_lo[38] (net)                                    11.7906              0.0000     0.6103 f
  U1836/IN1 (MUX21X1)                                             0.0512   -0.0036 &   0.6067 f
  U1836/Q (MUX21X1)                                               0.2867    0.1961 @   0.8029 f
  io_cmd_o[40] (net)                            5      87.2555              0.0000     0.8029 f
  io_cmd_o[40] (out)                                              0.2867   -0.0173 @   0.7856 f
  data arrival time                                                                    0.7856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8856


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3937     0.3937
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1782    0.0000     0.3937 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0427    0.1909     0.5847 r
  fifo_1__mem_fifo/dff/data_o[34] (net)         2       6.1345              0.0000     0.5847 r
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5847 r
  fifo_1__mem_fifo/data_o[34] (net)                     6.1345              0.0000     0.5847 r
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.5847 r
  fifo_lo[81] (net)                                     6.1345              0.0000     0.5847 r
  U1824/IN2 (MUX21X1)                                             0.0427    0.0000 &   0.5847 r
  U1824/Q (MUX21X1)                                               0.2926    0.1852 @   0.7699 r
  io_cmd_o[34] (net)                            4      87.0685              0.0000     0.7699 r
  io_cmd_o[34] (out)                                              0.2926    0.0159 @   0.7857 r
  data arrival time                                                                    0.7857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8857


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0363    0.2065     0.5956 f
  fifo_1__mem_fifo/dff/data_o[28] (net)         2       5.2476              0.0000     0.5956 f
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5956 f
  fifo_1__mem_fifo/data_o[28] (net)                     5.2476              0.0000     0.5956 f
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.5956 f
  fifo_lo[75] (net)                                     5.2476              0.0000     0.5956 f
  U1812/IN2 (MUX21X1)                                             0.0363    0.0000 &   0.5956 f
  U1812/Q (MUX21X1)                                               0.2727    0.1906 @   0.7862 f
  io_cmd_o[28] (net)                            4      83.2497              0.0000     0.7862 f
  U1813/INP (NBUFFX2)                                             0.2727   -0.0746 @   0.7116 f
  U1813/Z (NBUFFX2)                                               0.0338    0.0744     0.7860 f
  mem_cmd_o[28] (net)                           1       2.8725              0.0000     0.7860 f
  mem_cmd_o[28] (out)                                             0.0338    0.0000 &   0.7860 f
  data arrival time                                                                    0.7860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8860


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1791    0.0000     0.3870 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0413    0.1901     0.5771 r
  fifo_1__mem_fifo/dff/data_o[9] (net)          2       5.6329              0.0000     0.5771 r
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5771 r
  fifo_1__mem_fifo/data_o[9] (net)                      5.6329              0.0000     0.5771 r
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.5771 r
  fifo_lo[56] (net)                                     5.6329              0.0000     0.5771 r
  U1774/IN2 (MUX21X1)                                             0.0413    0.0000 &   0.5771 r
  U1774/Q (MUX21X1)                                               0.2974    0.1903 @   0.7674 r
  io_cmd_o[9] (net)                             4      89.7844              0.0000     0.7674 r
  U1775/INP (NBUFFX2)                                             0.2974   -0.0726 @   0.6948 r
  U1775/Z (NBUFFX2)                                               0.0399    0.0915     0.7863 r
  mem_cmd_o[9] (net)                            1       2.8808              0.0000     0.7863 r
  mem_cmd_o[9] (out)                                              0.0399    0.0000 &   0.7863 r
  data arrival time                                                                    0.7863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8863


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  fifo_1__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1501    0.0000     0.3773 r
  fifo_1__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0400    0.2069     0.5842 f
  fifo_1__mem_fifo/dff/data_o[36] (net)         2       6.7918              0.0000     0.5842 f
  fifo_1__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5842 f
  fifo_1__mem_fifo/data_o[36] (net)                     6.7918              0.0000     0.5842 f
  fifo_1__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_3)                   0.0000     0.5842 f
  fifo_lo[83] (net)                                     6.7918              0.0000     0.5842 f
  U1828/IN2 (MUX21X1)                                             0.0400   -0.0008 &   0.5835 f
  U1828/Q (MUX21X1)                                               0.3009    0.2026 @   0.7861 f
  io_cmd_o[36] (net)                            5      92.1845              0.0000     0.7861 f
  U1829/INP (NBUFFX2)                                             0.3009   -0.0618 @   0.7243 f
  U1829/Z (NBUFFX2)                                               0.0335    0.0746     0.7989 f
  mem_cmd_o[36] (net)                           1       1.6396              0.0000     0.7989 f
  mem_cmd_o[36] (out)                                             0.0335   -0.0125 &   0.7863 f
  data arrival time                                                                    0.7863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8863


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1697    0.0000     0.3763 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0797    0.2106     0.5869 r
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      20.1576              0.0000     0.5869 r
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5869 r
  fifo_1__mem_fifo/data_o[89] (net)                    20.1576              0.0000     0.5869 r
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.5869 r
  fifo_lo[129] (net)                                   20.1576              0.0000     0.5869 r
  U1921/IN2 (AND2X1)                                              0.0797   -0.0046 &   0.5823 r
  U1921/Q (AND2X1)                                                0.1796    0.1298 @   0.7121 r
  io_cmd_o[89] (net)                            4      52.9128              0.0000     0.7121 r
  U1922/INP (NBUFFX2)                                             0.1796    0.0071 @   0.7191 r
  U1922/Z (NBUFFX2)                                               0.0326    0.0754     0.7945 r
  mem_cmd_o[89] (net)                           1       2.5179              0.0000     0.7945 r
  mem_cmd_o[89] (out)                                             0.0326   -0.0075 &   0.7870 r
  data arrival time                                                                    0.7870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8870


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3877     0.3877
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1792    0.0000     0.3877 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0431    0.1913     0.5789 r
  fifo_1__mem_fifo/dff/data_o[21] (net)         2       6.2692              0.0000     0.5789 r
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5789 r
  fifo_1__mem_fifo/data_o[21] (net)                     6.2692              0.0000     0.5789 r
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.5789 r
  fifo_lo[68] (net)                                     6.2692              0.0000     0.5789 r
  U1798/IN2 (MUX21X1)                                             0.0431    0.0000 &   0.5789 r
  U1798/Q (MUX21X1)                                               0.2934    0.1880 @   0.7670 r
  io_cmd_o[21] (net)                            4      88.2546              0.0000     0.7670 r
  U1799/INP (NBUFFX2)                                             0.2934   -0.0691 @   0.6979 r
  U1799/Z (NBUFFX2)                                               0.0375    0.0891     0.7870 r
  mem_cmd_o[21] (net)                           1       1.1250              0.0000     0.7870 r
  mem_cmd_o[21] (out)                                             0.0375    0.0000 &   0.7870 r
  data arrival time                                                                    0.7870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8870


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  fifo_0__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.1792    0.0000     0.3894 r
  fifo_0__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.0422    0.2111     0.6006 f
  fifo_0__mem_fifo/dff/data_o[28] (net)         2       7.7782              0.0000     0.6006 f
  fifo_0__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6006 f
  fifo_0__mem_fifo/data_o[28] (net)                     7.7782              0.0000     0.6006 f
  fifo_0__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_2)                   0.0000     0.6006 f
  fifo_lo[26] (net)                                     7.7782              0.0000     0.6006 f
  U1812/IN1 (MUX21X1)                                             0.0422   -0.0036 &   0.5970 f
  U1812/Q (MUX21X1)                                               0.2727    0.1902 @   0.7872 f
  io_cmd_o[28] (net)                            4      83.2497              0.0000     0.7872 f
  U1813/INP (NBUFFX2)                                             0.2727   -0.0746 @   0.7126 f
  U1813/Z (NBUFFX2)                                               0.0338    0.0744     0.7870 f
  mem_cmd_o[28] (net)                           1       2.8725              0.0000     0.7870 f
  mem_cmd_o[28] (out)                                             0.0338    0.0000 &   0.7870 f
  data arrival time                                                                    0.7870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8870


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0382    0.2055     0.5824 f
  fifo_1__mem_fifo/dff/data_o[19] (net)         2       6.0145              0.0000     0.5824 f
  fifo_1__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[19] (net)                     6.0145              0.0000     0.5824 f
  fifo_1__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_3)                   0.0000     0.5824 f
  fifo_lo[66] (net)                                     6.0145              0.0000     0.5824 f
  U1794/IN2 (MUX21X1)                                             0.0382    0.0000 &   0.5825 f
  U1794/Q (MUX21X1)                                               0.2921    0.1986 @   0.7810 f
  io_cmd_o[19] (net)                            4      89.3762              0.0000     0.7810 f
  U1795/INP (NBUFFX2)                                             0.2921   -0.0525 @   0.7285 f
  U1795/Z (NBUFFX2)                                               0.0328    0.0739     0.8024 f
  mem_cmd_o[19] (net)                           1       1.4220              0.0000     0.8024 f
  mem_cmd_o[19] (out)                                             0.0328   -0.0146 &   0.7878 f
  data arrival time                                                                    0.7878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8878


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0428    0.1903     0.5669 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2       6.1575              0.0000     0.5669 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5669 r
  fifo_1__mem_fifo/data_o[102] (net)                    6.1575              0.0000     0.5669 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5669 r
  fifo_lo[142] (net)                                    6.1575              0.0000     0.5669 r
  U1947/IN2 (AND2X1)                                              0.0428   -0.0005 &   0.5663 r
  U1947/Q (AND2X1)                                                0.0734    0.0799     0.6463 r
  n2634 (net)                                   1      17.8661              0.0000     0.6463 r
  icc_place1896/INP (NBUFFX2)                                     0.0734   -0.0064 &   0.6399 r
  icc_place1896/Z (NBUFFX2)                                       0.2676    0.1356 @   0.7755 r
  mem_cmd_o[102] (net)                          4     151.3903              0.0000     0.7755 r
  mem_cmd_o[102] (out)                                            0.2676    0.0126 @   0.7880 r
  data arrival time                                                                    0.7880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8880


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.2039    0.0000     0.3625 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0618    0.2040     0.5666 r
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      13.3760              0.0000     0.5666 r
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5666 r
  fifo_1__mem_fifo/data_o[109] (net)                   13.3760              0.0000     0.5666 r
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5666 r
  fifo_lo[149] (net)                                   13.3760              0.0000     0.5666 r
  U1961/IN2 (AND2X1)                                              0.0618   -0.0056 &   0.5609 r
  U1961/Q (AND2X1)                                                0.1949    0.1333 @   0.6942 r
  io_cmd_o[109] (net)                           4      57.7969              0.0000     0.6942 r
  U1962/INP (NBUFFX2)                                             0.1949    0.0072 @   0.7014 r
  U1962/Z (NBUFFX2)                                               0.0826    0.1068 @   0.8082 r
  mem_cmd_o[109] (net)                          1      37.0373              0.0000     0.8082 r
  mem_cmd_o[109] (out)                                            0.0826   -0.0198 @   0.7884 r
  data arrival time                                                                    0.7884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8884


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1697    0.0000     0.3765 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0477    0.1934     0.5699 r
  fifo_1__mem_fifo/dff/data_o[86] (net)         2       7.9780              0.0000     0.5699 r
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5699 r
  fifo_1__mem_fifo/data_o[86] (net)                     7.9780              0.0000     0.5699 r
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5699 r
  fifo_lo[126] (net)                                    7.9780              0.0000     0.5699 r
  U1915/IN2 (AND2X1)                                              0.0477   -0.0023 &   0.5676 r
  U1915/Q (AND2X1)                                                0.0471    0.0663     0.6339 r
  n2635 (net)                                   1       8.4089              0.0000     0.6339 r
  icc_place1894/INP (NBUFFX2)                                     0.0471   -0.0052 &   0.6287 r
  icc_place1894/Z (NBUFFX2)                                       0.2924    0.1353 @   0.7640 r
  n2559 (net)                                   4     165.9063              0.0000     0.7640 r
  mem_cmd_o[86] (out)                                             0.2924    0.0245 @   0.7885 r
  data arrival time                                                                    0.7885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8885


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1697    0.0000     0.3764 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0832    0.2124     0.5887 r
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      21.4778              0.0000     0.5887 r
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5887 r
  fifo_1__mem_fifo/data_o[83] (net)                    21.4778              0.0000     0.5887 r
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.5887 r
  fifo_lo[123] (net)                                   21.4778              0.0000     0.5887 r
  U1909/IN2 (AND2X1)                                              0.0832   -0.0094 &   0.5793 r
  U1909/Q (AND2X1)                                                0.1766    0.1269 @   0.7062 r
  io_cmd_o[83] (net)                            4      50.9631              0.0000     0.7062 r
  U1910/INP (NBUFFX2)                                             0.1774    0.0079 @   0.7141 r
  U1910/Z (NBUFFX2)                                               0.0318    0.0745     0.7886 r
  mem_cmd_o[83] (net)                           1       1.9902              0.0000     0.7886 r
  mem_cmd_o[83] (out)                                             0.0318    0.0000 &   0.7887 r
  data arrival time                                                                    0.7887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8887


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0468    0.1957     0.5587 r
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       7.6643              0.0000     0.5587 r
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5587 r
  fifo_1__mem_fifo/data_o[103] (net)                    7.6643              0.0000     0.5587 r
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5587 r
  fifo_lo[143] (net)                                    7.6643              0.0000     0.5587 r
  U1949/IN2 (AND2X1)                                              0.0468   -0.0029 &   0.5558 r
  U1949/Q (AND2X1)                                                0.2412    0.1514 @   0.7073 r
  io_cmd_o[103] (net)                           4      73.4394              0.0000     0.7073 r
  U1950/INP (NBUFFX2)                                             0.2412   -0.0256 @   0.6817 r
  U1950/Z (NBUFFX2)                                               0.0930    0.1179 @   0.7996 r
  mem_cmd_o[103] (net)                          1      42.5290              0.0000     0.7996 r
  mem_cmd_o[103] (out)                                            0.0930   -0.0107 @   0.7888 r
  data arrival time                                                                    0.7888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8888


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[84]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_84_/CLK (DFFX1)                 0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_84_/Q (DFFX1)                   0.0473    0.2167     0.5796 f
  fifo_1__mem_fifo/dff/data_o[84] (net)         2      10.0534              0.0000     0.5796 f
  fifo_1__mem_fifo/dff/data_o[84] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[84] (net)                    10.0534              0.0000     0.5796 f
  fifo_1__mem_fifo/data_o[84] (bsg_one_fifo_width_p570_3)                   0.0000     0.5796 f
  fifo_lo[124] (net)                                   10.0534              0.0000     0.5796 f
  U1911/IN2 (AND2X1)                                              0.0473   -0.0014 &   0.5782 f
  U1911/Q (AND2X1)                                                0.1872    0.1430 @   0.7212 f
  io_cmd_o[84] (net)                            4      54.1624              0.0000     0.7212 f
  U1912/INP (NBUFFX2)                                             0.1872    0.0015 @   0.7227 f
  U1912/Z (NBUFFX2)                                               0.0298    0.0673     0.7900 f
  mem_cmd_o[84] (net)                           1       2.8164              0.0000     0.7900 f
  mem_cmd_o[84] (out)                                             0.0298   -0.0012 &   0.7889 f
  data arrival time                                                                    0.7889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8889


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_110_/CLK (DFFX1)                0.2042    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_110_/Q (DFFX1)                  0.0564    0.2229     0.5854 f
  fifo_1__mem_fifo/dff/data_o[110] (net)        2      14.1133              0.0000     0.5854 f
  fifo_1__mem_fifo/dff/data_o[110] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5854 f
  fifo_1__mem_fifo/data_o[110] (net)                   14.1133              0.0000     0.5854 f
  fifo_1__mem_fifo/data_o[110] (bsg_one_fifo_width_p570_3)                  0.0000     0.5854 f
  fifo_lo[150] (net)                                   14.1133              0.0000     0.5854 f
  U1963/IN2 (AND2X1)                                              0.0564   -0.0024 &   0.5830 f
  U1963/Q (AND2X1)                                                0.1964    0.1467 @   0.7297 f
  io_cmd_o[110] (net)                           4      56.9271              0.0000     0.7297 f
  U1964/INP (NBUFFX2)                                             0.1964   -0.0119 @   0.7178 f
  U1964/Z (NBUFFX2)                                               0.0731    0.0960 @   0.8137 f
  mem_cmd_o[110] (net)                          1      33.6860              0.0000     0.8137 f
  mem_cmd_o[110] (out)                                            0.0734   -0.0247 @   0.7890 f
  data arrival time                                                                    0.7890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8890


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3629     0.3629
  fifo_1__mem_fifo/dff/data_r_reg_111_/CLK (DFFX1)                0.2044    0.0000     0.3629 r
  fifo_1__mem_fifo/dff/data_r_reg_111_/Q (DFFX1)                  0.0681    0.2303     0.5931 f
  fifo_1__mem_fifo/dff/data_o[111] (net)        2      19.2883              0.0000     0.5931 f
  fifo_1__mem_fifo/dff/data_o[111] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[111] (net)                   19.2883              0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[111] (bsg_one_fifo_width_p570_3)                  0.0000     0.5931 f
  fifo_lo[151] (net)                                   19.2883              0.0000     0.5931 f
  U1965/IN2 (AND2X1)                                              0.0681   -0.0050 &   0.5882 f
  U1965/Q (AND2X1)                                                0.1578    0.1317 @   0.7198 f
  io_cmd_o[111] (net)                           4      44.3089              0.0000     0.7198 f
  U1966/INP (NBUFFX2)                                             0.1578    0.0066 @   0.7265 f
  U1966/Z (NBUFFX2)                                               0.0265    0.0631     0.7896 f
  mem_cmd_o[111] (net)                          1       1.2887              0.0000     0.7896 f
  mem_cmd_o[111] (out)                                            0.0265    0.0000 &   0.7896 f
  data arrival time                                                                    0.7896

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8896


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0540    0.1977     0.5869 r
  fifo_0__mem_fifo/dff/data_o[21] (net)         2      10.4048              0.0000     0.5869 r
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5869 r
  fifo_0__mem_fifo/data_o[21] (net)                    10.4048              0.0000     0.5869 r
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.5869 r
  fifo_lo[19] (net)                                    10.4048              0.0000     0.5869 r
  U1798/IN1 (MUX21X1)                                             0.0540   -0.0050 &   0.5819 r
  U1798/Q (MUX21X1)                                               0.2934    0.1886 @   0.7706 r
  io_cmd_o[21] (net)                            4      88.2546              0.0000     0.7706 r
  U1799/INP (NBUFFX2)                                             0.2934   -0.0691 @   0.7015 r
  U1799/Z (NBUFFX2)                                               0.0375    0.0891     0.7906 r
  mem_cmd_o[21] (net)                           1       1.1250              0.0000     0.7906 r
  mem_cmd_o[21] (out)                                             0.0375    0.0000 &   0.7906 r
  data arrival time                                                                    0.7906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8906


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  fifo_1__mem_fifo/dff/data_r_reg_88_/CLK (DFFX1)                 0.1696    0.0000     0.3767 r
  fifo_1__mem_fifo/dff/data_r_reg_88_/Q (DFFX1)                   0.0605    0.2227     0.5993 f
  fifo_1__mem_fifo/dff/data_o[88] (net)         2      15.9107              0.0000     0.5993 f
  fifo_1__mem_fifo/dff/data_o[88] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5993 f
  fifo_1__mem_fifo/data_o[88] (net)                    15.9107              0.0000     0.5993 f
  fifo_1__mem_fifo/data_o[88] (bsg_one_fifo_width_p570_3)                   0.0000     0.5993 f
  fifo_lo[128] (net)                                   15.9107              0.0000     0.5993 f
  U1919/IN2 (AND2X1)                                              0.0605   -0.0057 &   0.5937 f
  U1919/Q (AND2X1)                                                0.1756    0.1400 @   0.7336 f
  io_cmd_o[88] (net)                            4      50.3806              0.0000     0.7336 f
  U1920/INP (NBUFFX2)                                             0.1756   -0.0149 @   0.7188 f
  U1920/Z (NBUFFX2)                                               0.0401    0.0756     0.7944 f
  mem_cmd_o[88] (net)                           1      11.5175              0.0000     0.7944 f
  mem_cmd_o[88] (out)                                             0.0401   -0.0037 &   0.7907 f
  data arrival time                                                                    0.7907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8907


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[74]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_74_/CLK (DFFX1)                 0.2040    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_74_/Q (DFFX1)                   0.0402    0.2117     0.5747 f
  fifo_1__mem_fifo/dff/data_o[74] (net)         2       6.9427              0.0000     0.5747 f
  fifo_1__mem_fifo/dff/data_o[74] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5747 f
  fifo_1__mem_fifo/data_o[74] (net)                     6.9427              0.0000     0.5747 f
  fifo_1__mem_fifo/data_o[74] (bsg_one_fifo_width_p570_3)                   0.0000     0.5747 f
  fifo_lo[114] (net)                                    6.9427              0.0000     0.5747 f
  U1891/IN2 (AND2X1)                                              0.0402    0.0001 &   0.5748 f
  U1891/Q (AND2X1)                                                0.2204    0.1561 @   0.7309 f
  io_cmd_o[74] (net)                            4      64.9130              0.0000     0.7309 f
  U1892/INP (NBUFFX2)                                             0.2204   -0.0164 @   0.7145 f
  U1892/Z (NBUFFX2)                                               0.0509    0.0867 @   0.8013 f
  mem_cmd_o[74] (net)                           1      19.0950              0.0000     0.8013 f
  mem_cmd_o[74] (out)                                             0.0510   -0.0105 @   0.7907 f
  data arrival time                                                                    0.7907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7907
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8907


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3932     0.3932
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1782    0.0000     0.3932 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0527    0.1969     0.5901 r
  fifo_0__mem_fifo/dff/data_o[34] (net)         2       9.8953              0.0000     0.5901 r
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5901 r
  fifo_0__mem_fifo/data_o[34] (net)                     9.8953              0.0000     0.5901 r
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.5901 r
  fifo_lo[32] (net)                                     9.8953              0.0000     0.5901 r
  U1824/IN1 (MUX21X1)                                             0.0527   -0.0006 &   0.5895 r
  U1824/Q (MUX21X1)                                               0.2926    0.1855 @   0.7751 r
  io_cmd_o[34] (net)                            4      87.0685              0.0000     0.7751 r
  io_cmd_o[34] (out)                                              0.2926    0.0159 @   0.7909 r
  data arrival time                                                                    0.7909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8909


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0423    0.1907     0.5799 r
  fifo_1__mem_fifo/dff/data_o[14] (net)         2       5.9813              0.0000     0.5799 r
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5799 r
  fifo_1__mem_fifo/data_o[14] (net)                     5.9813              0.0000     0.5799 r
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.5799 r
  fifo_lo[61] (net)                                     5.9813              0.0000     0.5799 r
  U1784/IN2 (MUX21X1)                                             0.0423    0.0000 &   0.5800 r
  U1784/Q (MUX21X1)                                               0.3202    0.1973 @   0.7773 r
  io_cmd_o[14] (net)                            4      96.5487              0.0000     0.7773 r
  U1785/INP (NBUFFX2)                                             0.3202   -0.0812 @   0.6960 r
  U1785/Z (NBUFFX2)                                               0.0670    0.1151 @   0.8111 r
  mem_cmd_o[14] (net)                           1      24.5038              0.0000     0.8111 r
  mem_cmd_o[14] (out)                                             0.0671   -0.0199 @   0.7912 r
  data arrival time                                                                    0.7912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8912


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3935     0.3935
  fifo_0__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1782    0.0000     0.3935 r
  fifo_0__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0503    0.2166     0.6101 f
  fifo_0__mem_fifo/dff/data_o[31] (net)         2      11.3674              0.0000     0.6101 f
  fifo_0__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6101 f
  fifo_0__mem_fifo/data_o[31] (net)                    11.3674              0.0000     0.6101 f
  fifo_0__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_2)                   0.0000     0.6101 f
  fifo_lo[29] (net)                                    11.3674              0.0000     0.6101 f
  U1818/IN1 (MUX21X1)                                             0.0503   -0.0006 &   0.6094 f
  U1818/Q (MUX21X1)                                               0.2770    0.1920 @   0.8015 f
  io_cmd_o[31] (net)                            4      84.1749              0.0000     0.8015 f
  io_cmd_o[31] (out)                                              0.2770   -0.0098 @   0.7916 f
  data arrival time                                                                    0.7916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8916


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0600    0.2010     0.5934 r
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      12.6798              0.0000     0.5934 r
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5934 r
  fifo_0__mem_fifo/data_o[29] (net)                    12.6798              0.0000     0.5934 r
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.5934 r
  fifo_lo[27] (net)                                    12.6798              0.0000     0.5934 r
  U1814/IN1 (MUX21X1)                                             0.0600   -0.0051 &   0.5883 r
  U1814/Q (MUX21X1)                                               0.2875    0.1864 @   0.7747 r
  io_cmd_o[29] (net)                            4      85.8450              0.0000     0.7747 r
  U1815/INP (NBUFFX2)                                             0.2875   -0.0602 @   0.7145 r
  U1815/Z (NBUFFX2)                                               0.0387    0.0898     0.8043 r
  mem_cmd_o[29] (net)                           1       2.2997              0.0000     0.8043 r
  mem_cmd_o[29] (out)                                             0.0387   -0.0126 &   0.7917 r
  data arrival time                                                                    0.7917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8917


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3937     0.3937
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1782    0.0000     0.3937 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0583    0.2000     0.5937 r
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      12.0419              0.0000     0.5937 r
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5937 r
  fifo_0__mem_fifo/data_o[22] (net)                    12.0419              0.0000     0.5937 r
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.5937 r
  fifo_lo[20] (net)                                    12.0419              0.0000     0.5937 r
  U1800/IN1 (MUX21X1)                                             0.0583   -0.0008 &   0.5929 r
  U1800/Q (MUX21X1)                                               0.3041    0.1926 @   0.7855 r
  io_cmd_o[22] (net)                            4      91.2479              0.0000     0.7855 r
  U1801/INP (NBUFFX2)                                             0.3041   -0.0673 @   0.7182 r
  U1801/Z (NBUFFX2)                                               0.0379    0.0902     0.8084 r
  mem_cmd_o[22] (net)                           1       1.0280              0.0000     0.8084 r
  mem_cmd_o[22] (out)                                             0.0379   -0.0167 &   0.7917 r
  data arrival time                                                                    0.7917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8917


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0425    0.1909     0.5783 r
  fifo_1__mem_fifo/dff/data_o[5] (net)          2       6.0624              0.0000     0.5783 r
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5783 r
  fifo_1__mem_fifo/data_o[5] (net)                      6.0624              0.0000     0.5783 r
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.5783 r
  fifo_lo[52] (net)                                     6.0624              0.0000     0.5783 r
  U1766/IN2 (MUX21X1)                                             0.0425    0.0000 &   0.5783 r
  U1766/Q (MUX21X1)                                               0.2786    0.1828 @   0.7611 r
  io_cmd_o[5] (net)                             4      83.5557              0.0000     0.7611 r
  U1767/INP (NBUFFX2)                                             0.2786   -0.0486 @   0.7124 r
  U1767/Z (NBUFFX2)                                               0.0385    0.0891     0.8015 r
  mem_cmd_o[5] (net)                            1       2.5274              0.0000     0.8015 r
  mem_cmd_o[5] (out)                                              0.0385   -0.0098 &   0.7917 r
  data arrival time                                                                    0.7917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8917


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.2041    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0575    0.2017     0.5641 r
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      11.7306              0.0000     0.5641 r
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[119] (net)                   11.7306              0.0000     0.5641 r
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5641 r
  fifo_lo[159] (net)                                   11.7306              0.0000     0.5641 r
  U1981/IN2 (AND2X1)                                              0.0575   -0.0052 &   0.5589 r
  U1981/Q (AND2X1)                                                0.2336    0.1499 @   0.7087 r
  io_cmd_o[119] (net)                           4      70.9798              0.0000     0.7087 r
  U1982/INP (NBUFFX2)                                             0.2336   -0.0187 @   0.6901 r
  U1982/Z (NBUFFX2)                                               0.1011    0.1202 @   0.8102 r
  mem_cmd_o[119] (net)                          1      47.8163              0.0000     0.8102 r
  mem_cmd_o[119] (out)                                            0.1011   -0.0178 @   0.7924 r
  data arrival time                                                                    0.7924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8924


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_1__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_1__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0522    0.2178     0.6103 f
  fifo_1__mem_fifo/dff/data_o[41] (net)         2      12.2141              0.0000     0.6103 f
  fifo_1__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6103 f
  fifo_1__mem_fifo/data_o[41] (net)                    12.2141              0.0000     0.6103 f
  fifo_1__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_3)                   0.0000     0.6103 f
  fifo_lo[88] (net)                                    12.2141              0.0000     0.6103 f
  U1838/IN2 (MUX21X1)                                             0.0522   -0.0032 &   0.6071 f
  U1838/Q (MUX21X1)                                               0.3129    0.2080 @   0.8150 f
  io_cmd_o[41] (net)                            5      95.4853              0.0000     0.8150 f
  io_cmd_o[41] (out)                                              0.3129   -0.0220 @   0.7931 f
  data arrival time                                                                    0.7931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8931


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.2039    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0454    0.1948     0.5578 r
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       7.1377              0.0000     0.5578 r
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5578 r
  fifo_1__mem_fifo/data_o[64] (net)                     7.1377              0.0000     0.5578 r
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5578 r
  fifo_lo[104] (net)                                    7.1377              0.0000     0.5578 r
  U1871/IN2 (AND2X1)                                              0.0454   -0.0006 &   0.5572 r
  U1871/Q (AND2X1)                                                0.2204    0.1402 @   0.6974 r
  io_cmd_o[64] (net)                            4      65.2742              0.0000     0.6974 r
  U1872/INP (NBUFFX2)                                             0.2213   -0.0139 @   0.6835 r
  U1872/Z (NBUFFX2)                                               0.0912    0.1139 @   0.7974 r
  mem_cmd_o[64] (net)                           1      41.4559              0.0000     0.7974 r
  mem_cmd_o[64] (out)                                             0.0912   -0.0042 @   0.7931 r
  data arrival time                                                                    0.7931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8931


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_82_/CLK (DFFX1)                 0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_82_/Q (DFFX1)                   0.0416    0.2099     0.5865 f
  fifo_1__mem_fifo/dff/data_o[82] (net)         2       7.4956              0.0000     0.5865 f
  fifo_1__mem_fifo/dff/data_o[82] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5865 f
  fifo_1__mem_fifo/data_o[82] (net)                     7.4956              0.0000     0.5865 f
  fifo_1__mem_fifo/data_o[82] (bsg_one_fifo_width_p570_3)                   0.0000     0.5865 f
  fifo_lo[122] (net)                                    7.4956              0.0000     0.5865 f
  U1907/IN2 (AND2X1)                                              0.0416   -0.0009 &   0.5856 f
  U1907/Q (AND2X1)                                                0.1910    0.1426 @   0.7282 f
  io_cmd_o[82] (net)                            4      54.9173              0.0000     0.7282 f
  U1908/INP (NBUFFX2)                                             0.1910    0.0059 @   0.7341 f
  U1908/Z (NBUFFX2)                                               0.0307    0.0682     0.8023 f
  mem_cmd_o[82] (net)                           1       3.3561              0.0000     0.8023 f
  mem_cmd_o[82] (out)                                             0.0307   -0.0088 &   0.7936 f
  data arrival time                                                                    0.7936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8936


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1791    0.0000     0.3870 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.0359    0.2061     0.5931 f
  fifo_1__mem_fifo/dff/data_o[9] (net)          2       5.0443              0.0000     0.5931 f
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[9] (net)                      5.0443              0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.5931 f
  fifo_lo[56] (net)                                     5.0443              0.0000     0.5931 f
  U1774/IN2 (MUX21X1)                                             0.0359    0.0000 &   0.5931 f
  U1774/Q (MUX21X1)                                               0.2889    0.1993 @   0.7924 f
  io_cmd_o[9] (net)                             4      89.0387              0.0000     0.7924 f
  U1775/INP (NBUFFX2)                                             0.2889   -0.0741 @   0.7183 f
  U1775/Z (NBUFFX2)                                               0.0345    0.0753     0.7936 f
  mem_cmd_o[9] (net)                            1       2.8808              0.0000     0.7936 f
  mem_cmd_o[9] (out)                                              0.0345    0.0000 &   0.7936 f
  data arrival time                                                                    0.7936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8936


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1696    0.0000     0.3767 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0444    0.1914     0.5681 r
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       6.7503              0.0000     0.5681 r
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5681 r
  fifo_1__mem_fifo/data_o[76] (net)                     6.7503              0.0000     0.5681 r
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5681 r
  fifo_lo[116] (net)                                    6.7503              0.0000     0.5681 r
  U1895/IN2 (AND2X1)                                              0.0444    0.0001 &   0.5681 r
  U1895/Q (AND2X1)                                                0.2175    0.1391 @   0.7072 r
  io_cmd_o[76] (net)                            4      64.4182              0.0000     0.7072 r
  U1896/INP (NBUFFX2)                                             0.2184   -0.0115 @   0.6957 r
  U1896/Z (NBUFFX2)                                               0.0736    0.1054 @   0.8011 r
  mem_cmd_o[76] (net)                           1      29.5984              0.0000     0.8011 r
  mem_cmd_o[76] (out)                                             0.0738   -0.0074 @   0.7937 r
  data arrival time                                                                    0.7937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8937


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_121_/CLK (DFFX1)                0.2041    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_121_/Q (DFFX1)                  0.0516    0.2197     0.5823 f
  fifo_1__mem_fifo/dff/data_o[121] (net)        2      11.9868              0.0000     0.5823 f
  fifo_1__mem_fifo/dff/data_o[121] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[121] (net)                   11.9868              0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[121] (bsg_one_fifo_width_p570_3)                  0.0000     0.5823 f
  fifo_lo[161] (net)                                   11.9868              0.0000     0.5823 f
  U1985/IN2 (AND2X1)                                              0.0516   -0.0022 &   0.5801 f
  U1985/Q (AND2X1)                                                0.1893    0.1426 @   0.7227 f
  io_cmd_o[121] (net)                           4      54.8191              0.0000     0.7227 f
  U1986/INP (NBUFFX2)                                             0.1893   -0.0076 @   0.7151 f
  U1986/Z (NBUFFX2)                                               0.0745    0.0960 @   0.8111 f
  mem_cmd_o[121] (net)                          1      34.7075              0.0000     0.8111 f
  mem_cmd_o[121] (out)                                            0.0749   -0.0174 @   0.7937 f
  data arrival time                                                                    0.7937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8937


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  fifo_0__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1771    0.0000     0.3857 r
  fifo_0__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.1147    0.2531 @   0.6388 f
  fifo_0__mem_fifo/dff/data_o[2] (net)          2      38.3985              0.0000     0.6388 f
  fifo_0__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6388 f
  fifo_0__mem_fifo/data_o[2] (net)                     38.3985              0.0000     0.6388 f
  fifo_0__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_2)                    0.0000     0.6388 f
  fifo_lo[1] (net)                                     38.3985              0.0000     0.6388 f
  U1762/IN1 (MUX21X1)                                             0.1147   -0.0089 @   0.6299 f
  U1762/Q (MUX21X1)                                               0.2872    0.2090 @   0.8389 f
  io_cmd_o[2] (net)                             4      87.9293              0.0000     0.8389 f
  io_cmd_o[2] (out)                                               0.2872   -0.0452 @   0.7938 f
  data arrival time                                                                    0.7938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8938


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3856     0.3856
  fifo_0__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1772    0.0000     0.3856 r
  fifo_0__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1193    0.2558 @   0.6414 f
  fifo_0__mem_fifo/dff/data_o[5] (net)          2      40.4026              0.0000     0.6414 f
  fifo_0__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6414 f
  fifo_0__mem_fifo/data_o[5] (net)                     40.4026              0.0000     0.6414 f
  fifo_0__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_2)                    0.0000     0.6414 f
  fifo_lo[3] (net)                                     40.4026              0.0000     0.6414 f
  U1766/IN1 (MUX21X1)                                             0.1193    0.0006 @   0.6420 f
  U1766/Q (MUX21X1)                                               0.2708    0.2034 @   0.8454 f
  io_cmd_o[5] (net)                             4      82.8100              0.0000     0.8454 f
  io_cmd_o[5] (out)                                               0.2708   -0.0513 @   0.7941 f
  data arrival time                                                                    0.7941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8941


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  fifo_1__mem_fifo/dff/data_r_reg_58_/CLK (DFFX1)                 0.1791    0.0000     0.3870 r
  fifo_1__mem_fifo/dff/data_r_reg_58_/Q (DFFX1)                   0.0345    0.2050     0.5920 f
  fifo_1__mem_fifo/dff/data_o[58] (net)         2       4.4763              0.0000     0.5920 f
  fifo_1__mem_fifo/dff/data_o[58] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5920 f
  fifo_1__mem_fifo/data_o[58] (net)                     4.4763              0.0000     0.5920 f
  fifo_1__mem_fifo/data_o[58] (bsg_one_fifo_width_p570_3)                   0.0000     0.5920 f
  fifo_lo[98] (net)                                     4.4763              0.0000     0.5920 f
  U1858/IN2 (AND2X1)                                              0.0345    0.0000 &   0.5920 f
  U1858/Q (AND2X1)                                                0.3796    0.2186 @   0.8106 f
  io_cmd_o[58] (net)                            4     111.0716              0.0000     0.8106 f
  io_cmd_o[58] (out)                                              0.3796   -0.0164 @   0.7942 f
  data arrival time                                                                    0.7942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8942


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3877     0.3877
  fifo_1__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1792    0.0000     0.3877 r
  fifo_1__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0373    0.2073     0.5949 f
  fifo_1__mem_fifo/dff/data_o[21] (net)         2       5.6807              0.0000     0.5949 f
  fifo_1__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5949 f
  fifo_1__mem_fifo/data_o[21] (net)                     5.6807              0.0000     0.5949 f
  fifo_1__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_3)                   0.0000     0.5949 f
  fifo_lo[68] (net)                                     5.6807              0.0000     0.5949 f
  U1798/IN2 (MUX21X1)                                             0.0373    0.0000 &   0.5950 f
  U1798/Q (MUX21X1)                                               0.2854    0.1966 @   0.7916 f
  io_cmd_o[21] (net)                            4      87.5088              0.0000     0.7916 f
  U1799/INP (NBUFFX2)                                             0.2854   -0.0697 @   0.7218 f
  U1799/Z (NBUFFX2)                                               0.0322    0.0732     0.7950 f
  mem_cmd_o[21] (net)                           1       1.1250              0.0000     0.7950 f
  mem_cmd_o[21] (out)                                             0.0322    0.0000 &   0.7950 f
  data arrival time                                                                    0.7950

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8950


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1792    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0507    0.1959     0.5856 r
  fifo_0__mem_fifo/dff/data_o[14] (net)         2       9.1215              0.0000     0.5856 r
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5856 r
  fifo_0__mem_fifo/data_o[14] (net)                     9.1215              0.0000     0.5856 r
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.5856 r
  fifo_lo[12] (net)                                     9.1215              0.0000     0.5856 r
  U1784/IN1 (MUX21X1)                                             0.0507   -0.0009 &   0.5847 r
  U1784/Q (MUX21X1)                                               0.3202    0.1973 @   0.7820 r
  io_cmd_o[14] (net)                            4      96.5487              0.0000     0.7820 r
  U1785/INP (NBUFFX2)                                             0.3202   -0.0812 @   0.7008 r
  U1785/Z (NBUFFX2)                                               0.0670    0.1151 @   0.8159 r
  mem_cmd_o[14] (net)                           1      24.5038              0.0000     0.8159 r
  mem_cmd_o[14] (out)                                             0.0671   -0.0199 @   0.7960 r
  data arrival time                                                                    0.7960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8960


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3925     0.3925
  fifo_1__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1781    0.0000     0.3925 r
  fifo_1__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0364    0.2064     0.5990 f
  fifo_1__mem_fifo/dff/data_o[42] (net)         2       5.2763              0.0000     0.5990 f
  fifo_1__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5990 f
  fifo_1__mem_fifo/data_o[42] (net)                     5.2763              0.0000     0.5990 f
  fifo_1__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_3)                   0.0000     0.5990 f
  fifo_lo[89] (net)                                     5.2763              0.0000     0.5990 f
  U1840/IN2 (MUX21X1)                                             0.0364    0.0000 &   0.5990 f
  U1840/Q (MUX21X1)                                               0.3458    0.2176 @   0.8166 f
  io_cmd_o[42] (net)                            5     105.7327              0.0000     0.8166 f
  io_cmd_o[42] (out)                                              0.3458   -0.0193 @   0.7973 f
  data arrival time                                                                    0.7973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8973


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3936     0.3936
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1782    0.0000     0.3936 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0555    0.1984     0.5920 r
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      10.9488              0.0000     0.5920 r
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5920 r
  fifo_0__mem_fifo/data_o[36] (net)                    10.9488              0.0000     0.5920 r
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.5920 r
  fifo_lo[34] (net)                                    10.9488              0.0000     0.5920 r
  U1828/IN1 (MUX21X1)                                             0.0555   -0.0056 &   0.5864 r
  U1828/Q (MUX21X1)                                               0.3122    0.1947 @   0.7811 r
  io_cmd_o[36] (net)                            5      93.7100              0.0000     0.7811 r
  U1829/INP (NBUFFX2)                                             0.3122   -0.0604 @   0.7208 r
  U1829/Z (NBUFFX2)                                               0.0391    0.0917     0.8125 r
  mem_cmd_o[36] (net)                           1       1.6396              0.0000     0.8125 r
  mem_cmd_o[36] (out)                                             0.0391   -0.0146 &   0.7979 r
  data arrival time                                                                    0.7979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8979


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  fifo_0__mem_fifo/dff/data_r_reg_51_/CLK (DFFX1)                 0.1771    0.0000     0.3857 r
  fifo_0__mem_fifo/dff/data_r_reg_51_/Q (DFFX1)                   0.0859    0.2391 @   0.6247 f
  fifo_0__mem_fifo/dff/data_o[51] (net)         2      27.5506              0.0000     0.6247 f
  fifo_0__mem_fifo/dff/data_o[51] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6247 f
  fifo_0__mem_fifo/data_o[51] (net)                    27.5506              0.0000     0.6247 f
  fifo_0__mem_fifo/data_o[51] (bsg_one_fifo_width_p570_2)                   0.0000     0.6247 f
  fifo_lo[45] (net)                                    27.5506              0.0000     0.6247 f
  U1850/IN1 (MUX21X1)                                             0.0859   -0.0011 @   0.6236 f
  U1850/Q (MUX21X1)                                               0.2701    0.1957 @   0.8193 f
  io_cmd_o[51] (net)                            4      81.9895              0.0000     0.8193 f
  io_cmd_o[51] (out)                                              0.2701   -0.0210 @   0.7983 f
  data arrival time                                                                    0.7983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8983


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.0369    0.2069     0.5943 f
  fifo_1__mem_fifo/dff/data_o[5] (net)          2       5.4738              0.0000     0.5943 f
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5943 f
  fifo_1__mem_fifo/data_o[5] (net)                      5.4738              0.0000     0.5943 f
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.5943 f
  fifo_lo[52] (net)                                     5.4738              0.0000     0.5943 f
  U1766/IN2 (MUX21X1)                                             0.0369    0.0000 &   0.5943 f
  U1766/Q (MUX21X1)                                               0.2708    0.1907 @   0.7850 f
  io_cmd_o[5] (net)                             4      82.8100              0.0000     0.7850 f
  U1767/INP (NBUFFX2)                                             0.2708   -0.0513 @   0.7337 f
  U1767/Z (NBUFFX2)                                               0.0333    0.0739     0.8076 f
  mem_cmd_o[5] (net)                            1       2.5274              0.0000     0.8076 f
  mem_cmd_o[5] (out)                                              0.0333   -0.0085 &   0.7991 f
  data arrival time                                                                    0.7991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8991


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1792    0.0000     0.3896 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.0444    0.2126     0.6022 f
  fifo_1__mem_fifo/dff/data_o[7] (net)          2       8.7530              0.0000     0.6022 f
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6022 f
  fifo_1__mem_fifo/data_o[7] (net)                      8.7530              0.0000     0.6022 f
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.6022 f
  fifo_lo[54] (net)                                     8.7530              0.0000     0.6022 f
  U1770/IN2 (MUX21X1)                                             0.0444    0.0002 &   0.6024 f
  U1770/Q (MUX21X1)                                               0.3315    0.2138 @   0.8162 f
  io_cmd_o[7] (net)                             4     101.1755              0.0000     0.8162 f
  io_cmd_o[7] (out)                                               0.3315   -0.0171 @   0.7991 f
  data arrival time                                                                    0.7991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7991
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8991


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_0__mem_fifo/dff/data_r_reg_21_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_0__mem_fifo/dff/data_r_reg_21_/Q (DFFX1)                   0.0467    0.2142     0.6034 f
  fifo_0__mem_fifo/dff/data_o[21] (net)         2       9.7790              0.0000     0.6034 f
  fifo_0__mem_fifo/dff/data_o[21] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6034 f
  fifo_0__mem_fifo/data_o[21] (net)                     9.7790              0.0000     0.6034 f
  fifo_0__mem_fifo/data_o[21] (bsg_one_fifo_width_p570_2)                   0.0000     0.6034 f
  fifo_lo[19] (net)                                     9.7790              0.0000     0.6034 f
  U1798/IN1 (MUX21X1)                                             0.0467   -0.0046 &   0.5988 f
  U1798/Q (MUX21X1)                                               0.2854    0.1969 @   0.7958 f
  io_cmd_o[21] (net)                            4      87.5088              0.0000     0.7958 f
  U1799/INP (NBUFFX2)                                             0.2854   -0.0697 @   0.7260 f
  U1799/Z (NBUFFX2)                                               0.0322    0.0732     0.7992 f
  mem_cmd_o[21] (net)                           1       1.1250              0.0000     0.7992 f
  mem_cmd_o[21] (out)                                             0.0322    0.0000 &   0.7992 f
  data arrival time                                                                    0.7992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8992


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3932     0.3932
  fifo_0__mem_fifo/dff/data_r_reg_41_/CLK (DFFX1)                 0.1782    0.0000     0.3932 r
  fifo_0__mem_fifo/dff/data_r_reg_41_/Q (DFFX1)                   0.0597    0.2229     0.6161 f
  fifo_0__mem_fifo/dff/data_o[41] (net)         2      15.5565              0.0000     0.6161 f
  fifo_0__mem_fifo/dff/data_o[41] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6161 f
  fifo_0__mem_fifo/data_o[41] (net)                    15.5565              0.0000     0.6161 f
  fifo_0__mem_fifo/data_o[41] (bsg_one_fifo_width_p570_2)                   0.0000     0.6161 f
  fifo_lo[39] (net)                                    15.5565              0.0000     0.6161 f
  U1838/IN1 (MUX21X1)                                             0.0597   -0.0025 &   0.6135 f
  U1838/Q (MUX21X1)                                               0.3129    0.2079 @   0.8215 f
  io_cmd_o[41] (net)                            5      95.4853              0.0000     0.8215 f
  io_cmd_o[41] (out)                                              0.3129   -0.0220 @   0.7995 f
  data arrival time                                                                    0.7995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8995


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3623     0.3623
  fifo_1__mem_fifo/dff/data_r_reg_97_/CLK (DFFX1)                 0.2040    0.0000     0.3623 r
  fifo_1__mem_fifo/dff/data_r_reg_97_/Q (DFFX1)                   0.0593    0.2248     0.5871 f
  fifo_1__mem_fifo/dff/data_o[97] (net)         2      15.3936              0.0000     0.5871 f
  fifo_1__mem_fifo/dff/data_o[97] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5871 f
  fifo_1__mem_fifo/data_o[97] (net)                    15.3936              0.0000     0.5871 f
  fifo_1__mem_fifo/data_o[97] (bsg_one_fifo_width_p570_3)                   0.0000     0.5871 f
  fifo_lo[137] (net)                                   15.3936              0.0000     0.5871 f
  U1937/IN2 (AND2X1)                                              0.0593   -0.0055 &   0.5815 f
  U1937/Q (AND2X1)                                                0.1903    0.1446 @   0.7261 f
  io_cmd_o[97] (net)                            4      55.0468              0.0000     0.7261 f
  U1938/INP (NBUFFX2)                                             0.1903   -0.0016 @   0.7245 f
  U1938/Z (NBUFFX2)                                               0.0417    0.0777     0.8022 f
  mem_cmd_o[97] (net)                           1      12.2038              0.0000     0.8022 f
  mem_cmd_o[97] (out)                                             0.0417   -0.0023 &   0.7999 f
  data arrival time                                                                    0.7999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.7999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.8999


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0367    0.2067     0.5960 f
  fifo_1__mem_fifo/dff/data_o[14] (net)         2       5.3927              0.0000     0.5960 f
  fifo_1__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5960 f
  fifo_1__mem_fifo/data_o[14] (net)                     5.3927              0.0000     0.5960 f
  fifo_1__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_3)                   0.0000     0.5960 f
  fifo_lo[61] (net)                                     5.3927              0.0000     0.5960 f
  U1784/IN2 (MUX21X1)                                             0.0367    0.0000 &   0.5960 f
  U1784/Q (MUX21X1)                                               0.3115    0.2072 @   0.8032 f
  io_cmd_o[14] (net)                            4      95.8030              0.0000     0.8032 f
  U1785/INP (NBUFFX2)                                             0.3115   -0.0827 @   0.7204 f
  U1785/Z (NBUFFX2)                                               0.0609    0.0979 @   0.8183 f
  mem_cmd_o[14] (net)                           1      24.5038              0.0000     0.8183 f
  mem_cmd_o[14] (out)                                             0.0610   -0.0184 @   0.8000 f
  data arrival time                                                                    0.8000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9000


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3938     0.3938
  fifo_0__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.1781    0.0000     0.3938 r
  fifo_0__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.0429    0.2116     0.6053 f
  fifo_0__mem_fifo/dff/data_o[16] (net)         2       8.1119              0.0000     0.6053 f
  fifo_0__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6053 f
  fifo_0__mem_fifo/data_o[16] (net)                     8.1119              0.0000     0.6053 f
  fifo_0__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_2)                   0.0000     0.6053 f
  fifo_lo[14] (net)                                     8.1119              0.0000     0.6053 f
  U1788/IN1 (MUX21X1)                                             0.0429    0.0002 &   0.6055 f
  U1788/Q (MUX21X1)                                               0.3219    0.2088 @   0.8144 f
  io_cmd_o[16] (net)                            4      98.4168              0.0000     0.8144 f
  io_cmd_o[16] (out)                                              0.3219   -0.0134 @   0.8010 f
  data arrival time                                                                    0.8010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9010


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2578    0.2848 @   0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (net)                           78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6722 r
  n2386 (net)                                          78.1615              0.0000     0.6722 r
  U1867/IN1 (AND2X1)                                              0.2578    0.0006 @   0.6728 r
  U1867/Q (AND2X1)                                                0.1479    0.1466 @   0.8195 r
  io_cmd_o[62] (net)                            4      42.0803              0.0000     0.8195 r
  io_cmd_o[62] (out)                                              0.1482   -0.0180 @   0.8015 r
  data arrival time                                                                    0.8015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9015


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0409    0.1897     0.5822 r
  fifo_1__mem_fifo/dff/data_o[43] (net)         2       5.4809              0.0000     0.5822 r
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5822 r
  fifo_1__mem_fifo/data_o[43] (net)                     5.4809              0.0000     0.5822 r
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.5822 r
  fifo_lo[90] (net)                                     5.4809              0.0000     0.5822 r
  U1842/IN2 (MUX21X1)                                             0.0409    0.0000 &   0.5822 r
  U1842/Q (MUX21X1)                                               0.2983    0.1887 @   0.7709 r
  io_cmd_o[43] (net)                            5      89.5271              0.0000     0.7709 r
  U1843/INP (NBUFFX2)                                             0.2983   -0.0528 @   0.7181 r
  U1843/Z (NBUFFX2)                                               0.0406    0.0922     0.8103 r
  mem_cmd_o[43] (net)                           1       3.4191              0.0000     0.8103 r
  mem_cmd_o[43] (out)                                             0.0406   -0.0087 &   0.8016 r
  data arrival time                                                                    0.8016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9016


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_0__mem_fifo/dff/data_r_reg_29_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_0__mem_fifo/dff/data_r_reg_29_/Q (DFFX1)                   0.0518    0.2176     0.6100 f
  fifo_0__mem_fifo/dff/data_o[29] (net)         2      12.0540              0.0000     0.6100 f
  fifo_0__mem_fifo/dff/data_o[29] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6100 f
  fifo_0__mem_fifo/data_o[29] (net)                    12.0540              0.0000     0.6100 f
  fifo_0__mem_fifo/data_o[29] (bsg_one_fifo_width_p570_2)                   0.0000     0.6100 f
  fifo_lo[27] (net)                                    12.0540              0.0000     0.6100 f
  U1814/IN1 (MUX21X1)                                             0.0518   -0.0047 &   0.6053 f
  U1814/Q (MUX21X1)                                               0.2793    0.1939 @   0.7992 f
  io_cmd_o[29] (net)                            4      85.0993              0.0000     0.7992 f
  U1815/INP (NBUFFX2)                                             0.2793   -0.0604 @   0.7388 f
  U1815/Z (NBUFFX2)                                               0.0334    0.0741     0.8129 f
  mem_cmd_o[29] (net)                           1       2.2997              0.0000     0.8129 f
  mem_cmd_o[29] (out)                                             0.0334   -0.0109 &   0.8020 f
  data arrival time                                                                    0.8020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9020


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  fifo_0__mem_fifo/dff/data_r_reg_53_/CLK (DFFX1)                 0.1592    0.0000     0.3772 r
  fifo_0__mem_fifo/dff/data_r_reg_53_/Q (DFFX1)                   0.0818    0.2353 @   0.6124 f
  fifo_0__mem_fifo/dff/data_o[53] (net)         2      25.7684              0.0000     0.6124 f
  fifo_0__mem_fifo/dff/data_o[53] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6124 f
  fifo_0__mem_fifo/data_o[53] (net)                    25.7684              0.0000     0.6124 f
  fifo_0__mem_fifo/data_o[53] (bsg_one_fifo_width_p570_2)                   0.0000     0.6124 f
  fifo_lo[47] (net)                                    25.7684              0.0000     0.6124 f
  U1854/IN1 (MUX21X1)                                             0.0818   -0.0003 @   0.6121 f
  U1854/Q (MUX21X1)                                               0.3263    0.2174 @   0.8296 f
  io_cmd_o[53] (net)                            4      99.7704              0.0000     0.8296 f
  io_cmd_o[53] (out)                                              0.3263   -0.0274 @   0.8021 f
  data arrival time                                                                    0.8021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9021


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2578    0.2848 @   0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (net)                           78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6722 r
  n2386 (net)                                          78.1615              0.0000     0.6722 r
  U1869/IN1 (AND2X1)                                              0.2578    0.0009 @   0.6731 r
  U1869/Q (AND2X1)                                                0.2495    0.1874 @   0.8605 r
  io_cmd_o[63] (net)                            4      75.6951              0.0000     0.8605 r
  io_cmd_o[63] (out)                                              0.2495   -0.0580 @   0.8025 r
  data arrival time                                                                    0.8025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9025


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1775    0.0000     0.3889 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.1345    0.2346 @   0.6236 r
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      38.4803              0.0000     0.6236 r
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6236 r
  fifo_0__mem_fifo/data_o[33] (net)                    38.4803              0.0000     0.6236 r
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.6236 r
  fifo_lo[31] (net)                                    38.4803              0.0000     0.6236 r
  U1822/IN1 (MUX21X1)                                             0.1347    0.0025 @   0.6261 r
  U1822/Q (MUX21X1)                                               0.3743    0.2321 @   0.8581 r
  io_cmd_o[33] (net)                            4     112.3473              0.0000     0.8581 r
  io_cmd_o[33] (out)                                              0.3743   -0.0557 @   0.8025 r
  data arrival time                                                                    0.8025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9025


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3937     0.3937
  fifo_0__mem_fifo/dff/data_r_reg_22_/CLK (DFFX1)                 0.1782    0.0000     0.3937 r
  fifo_0__mem_fifo/dff/data_r_reg_22_/Q (DFFX1)                   0.0504    0.2166     0.6103 f
  fifo_0__mem_fifo/dff/data_o[22] (net)         2      11.4162              0.0000     0.6103 f
  fifo_0__mem_fifo/dff/data_o[22] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6103 f
  fifo_0__mem_fifo/data_o[22] (net)                    11.4162              0.0000     0.6103 f
  fifo_0__mem_fifo/data_o[22] (bsg_one_fifo_width_p570_2)                   0.0000     0.6103 f
  fifo_lo[20] (net)                                    11.4162              0.0000     0.6103 f
  U1800/IN1 (MUX21X1)                                             0.0504   -0.0004 &   0.6099 f
  U1800/Q (MUX21X1)                                               0.2954    0.2010 @   0.8110 f
  io_cmd_o[22] (net)                            4      90.5021              0.0000     0.8110 f
  U1801/INP (NBUFFX2)                                             0.2954   -0.0676 @   0.7434 f
  U1801/Z (NBUFFX2)                                               0.0325    0.0736     0.8170 f
  mem_cmd_o[22] (net)                           1       1.0280              0.0000     0.8170 f
  mem_cmd_o[22] (out)                                             0.0325   -0.0143 &   0.8027 f
  data arrival time                                                                    0.8027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9027


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  fifo_1__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1792    0.0000     0.3896 r
  fifo_1__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.0456    0.2134     0.6031 f
  fifo_1__mem_fifo/dff/data_o[30] (net)         2       9.2706              0.0000     0.6031 f
  fifo_1__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6031 f
  fifo_1__mem_fifo/data_o[30] (net)                     9.2706              0.0000     0.6031 f
  fifo_1__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_3)                   0.0000     0.6031 f
  fifo_lo[77] (net)                                     9.2706              0.0000     0.6031 f
  U1816/IN2 (MUX21X1)                                             0.0456   -0.0009 &   0.6021 f
  U1816/Q (MUX21X1)                                               0.3370    0.2152 @   0.8173 f
  io_cmd_o[30] (net)                            4     102.6287              0.0000     0.8173 f
  io_cmd_o[30] (out)                                              0.3370   -0.0143 @   0.8030 f
  data arrival time                                                                    0.8030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9030


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3629     0.3629
  fifo_1__mem_fifo/dff/data_r_reg_104_/CLK (DFFX1)                0.2035    0.0000     0.3629 r
  fifo_1__mem_fifo/dff/data_r_reg_104_/Q (DFFX1)                  0.0458    0.2156     0.5786 f
  fifo_1__mem_fifo/dff/data_o[104] (net)        2       9.3905              0.0000     0.5786 f
  fifo_1__mem_fifo/dff/data_o[104] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5786 f
  fifo_1__mem_fifo/data_o[104] (net)                    9.3905              0.0000     0.5786 f
  fifo_1__mem_fifo/data_o[104] (bsg_one_fifo_width_p570_3)                  0.0000     0.5786 f
  fifo_lo[144] (net)                                    9.3905              0.0000     0.5786 f
  U1951/IN2 (AND2X1)                                              0.0458    0.0002 &   0.5787 f
  U1951/Q (AND2X1)                                                0.3571    0.2176 @   0.7963 f
  io_cmd_o[104] (net)                           4     106.0383              0.0000     0.7963 f
  io_cmd_o[104] (out)                                             0.3571    0.0084 @   0.8047 f
  data arrival time                                                                    0.8047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9047


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1792    0.0000     0.3889 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0514    0.1963     0.5851 r
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       9.3950              0.0000     0.5851 r
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5851 r
  fifo_0__mem_fifo/data_o[44] (net)                     9.3950              0.0000     0.5851 r
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.5851 r
  fifo_lo[42] (net)                                     9.3950              0.0000     0.5851 r
  U1844/IN1 (MUX21X1)                                             0.0514    0.0002 &   0.5853 r
  U1844/Q (MUX21X1)                                               0.2749    0.1804 @   0.7657 r
  io_cmd_o[44] (net)                            4      82.0704              0.0000     0.7657 r
  U1845/INP (NBUFFX2)                                             0.2749   -0.0430 @   0.7227 r
  U1845/Z (NBUFFX2)                                               0.0420    0.0919     0.8146 r
  mem_cmd_o[44] (net)                           1       5.4492              0.0000     0.8146 r
  mem_cmd_o[44] (out)                                             0.0420   -0.0096 &   0.8049 r
  data arrival time                                                                    0.8049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9049


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_100_/CLK (DFFX1)                0.2040    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_100_/Q (DFFX1)                  0.0540    0.2213     0.5839 f
  fifo_1__mem_fifo/dff/data_o[100] (net)        2      13.0384              0.0000     0.5839 f
  fifo_1__mem_fifo/dff/data_o[100] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5839 f
  fifo_1__mem_fifo/data_o[100] (net)                   13.0384              0.0000     0.5839 f
  fifo_1__mem_fifo/data_o[100] (bsg_one_fifo_width_p570_3)                  0.0000     0.5839 f
  fifo_lo[140] (net)                                   13.0384              0.0000     0.5839 f
  U1943/IN2 (AND2X1)                                              0.0540   -0.0062 &   0.5777 f
  U1943/Q (AND2X1)                                                0.1791    0.1402 @   0.7180 f
  io_cmd_o[100] (net)                           4      51.4856              0.0000     0.7180 f
  U1944/INP (NBUFFX2)                                             0.1791   -0.0052 @   0.7128 f
  U1944/Z (NBUFFX2)                                               0.0897    0.1034 @   0.8162 f
  mem_cmd_o[100] (net)                          1      45.6899              0.0000     0.8162 f
  mem_cmd_o[100] (out)                                            0.0897   -0.0112 @   0.8050 f
  data arrival time                                                                    0.8050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9050


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1697    0.0000     0.3764 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0505    0.1950     0.5714 r
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       9.0515              0.0000     0.5714 r
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5714 r
  fifo_1__mem_fifo/data_o[95] (net)                     9.0515              0.0000     0.5714 r
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5714 r
  fifo_lo[135] (net)                                    9.0515              0.0000     0.5714 r
  U1933/IN2 (AND2X1)                                              0.0505   -0.0018 &   0.5696 r
  U1933/Q (AND2X1)                                                0.1958    0.1316 @   0.7012 r
  io_cmd_o[95] (net)                            4      57.9066              0.0000     0.7012 r
  U1934/INP (NBUFFX2)                                             0.1958   -0.0072 @   0.6939 r
  U1934/Z (NBUFFX2)                                               0.0828    0.1067 @   0.8006 r
  mem_cmd_o[95] (net)                           1      36.7859              0.0000     0.8006 r
  mem_cmd_o[95] (out)                                             0.0828    0.0045 @   0.8052 r
  data arrival time                                                                    0.8052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9052


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_0__mem_fifo/dff/data_r_reg_14_/CLK (DFFX1)                 0.1792    0.0000     0.3897 r
  fifo_0__mem_fifo/dff/data_r_reg_14_/Q (DFFX1)                   0.0438    0.2122     0.6020 f
  fifo_0__mem_fifo/dff/data_o[14] (net)         2       8.4957              0.0000     0.6020 f
  fifo_0__mem_fifo/dff/data_o[14] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6020 f
  fifo_0__mem_fifo/data_o[14] (net)                     8.4957              0.0000     0.6020 f
  fifo_0__mem_fifo/data_o[14] (bsg_one_fifo_width_p570_2)                   0.0000     0.6020 f
  fifo_lo[12] (net)                                     8.4957              0.0000     0.6020 f
  U1784/IN1 (MUX21X1)                                             0.0438   -0.0005 &   0.6015 f
  U1784/Q (MUX21X1)                                               0.3115    0.2070 @   0.8085 f
  io_cmd_o[14] (net)                            4      95.8030              0.0000     0.8085 f
  U1785/INP (NBUFFX2)                                             0.3115   -0.0827 @   0.7258 f
  U1785/Z (NBUFFX2)                                               0.0609    0.0979 @   0.8237 f
  mem_cmd_o[14] (net)                           1      24.5038              0.0000     0.8237 f
  mem_cmd_o[14] (out)                                             0.0610   -0.0184 @   0.8053 f
  data arrival time                                                                    0.8053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9053


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  fifo_0__mem_fifo/dff/data_r_reg_27_/CLK (DFFX1)                 0.1592    0.0000     0.3773 r
  fifo_0__mem_fifo/dff/data_r_reg_27_/Q (DFFX1)                   0.1019    0.2435 @   0.6207 f
  fifo_0__mem_fifo/dff/data_o[27] (net)         2      32.2744              0.0000     0.6207 f
  fifo_0__mem_fifo/dff/data_o[27] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6207 f
  fifo_0__mem_fifo/data_o[27] (net)                    32.2744              0.0000     0.6207 f
  fifo_0__mem_fifo/data_o[27] (bsg_one_fifo_width_p570_2)                   0.0000     0.6207 f
  fifo_lo[25] (net)                                    32.2744              0.0000     0.6207 f
  U1810/IN1 (MUX21X1)                                             0.1021    0.0024 @   0.6231 f
  U1810/Q (MUX21X1)                                               0.3723    0.2419 @   0.8650 f
  io_cmd_o[27] (net)                            5     115.0956              0.0000     0.8650 f
  io_cmd_o[27] (out)                                              0.3723   -0.0596 @   0.8054 f
  data arrival time                                                                    0.8054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9054


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3878     0.3878
  fifo_0__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1774    0.0000     0.3878 r
  fifo_0__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.1190    0.2551 @   0.6428 f
  fifo_0__mem_fifo/dff/data_o[8] (net)          2      39.9445              0.0000     0.6428 f
  fifo_0__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6428 f
  fifo_0__mem_fifo/data_o[8] (net)                     39.9445              0.0000     0.6428 f
  fifo_0__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_2)                    0.0000     0.6428 f
  fifo_lo[6] (net)                                     39.9445              0.0000     0.6428 f
  U1772/IN1 (MUX21X1)                                             0.1190    0.0009 @   0.6438 f
  U1772/Q (MUX21X1)                                               0.2990    0.2129 @   0.8567 f
  io_cmd_o[8] (net)                             4      91.1410              0.0000     0.8567 f
  io_cmd_o[8] (out)                                               0.2990   -0.0511 @   0.8055 f
  data arrival time                                                                    0.8055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9055


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3930     0.3930
  fifo_0__mem_fifo/dff/data_r_reg_42_/CLK (DFFX1)                 0.1782    0.0000     0.3930 r
  fifo_0__mem_fifo/dff/data_r_reg_42_/Q (DFFX1)                   0.0488    0.2155     0.6085 f
  fifo_0__mem_fifo/dff/data_o[42] (net)         2      10.7131              0.0000     0.6085 f
  fifo_0__mem_fifo/dff/data_o[42] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[42] (net)                    10.7131              0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[42] (bsg_one_fifo_width_p570_2)                   0.0000     0.6085 f
  fifo_lo[40] (net)                                    10.7131              0.0000     0.6085 f
  U1840/IN1 (MUX21X1)                                             0.0488   -0.0022 &   0.6063 f
  U1840/Q (MUX21X1)                                               0.3458    0.2185 @   0.8248 f
  io_cmd_o[42] (net)                            5     105.7327              0.0000     0.8248 f
  io_cmd_o[42] (out)                                              0.3458   -0.0193 @   0.8055 f
  data arrival time                                                                    0.8055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9055


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_117_/CLK (DFFX1)                0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_117_/Q (DFFX1)                  0.0766    0.2117     0.5747 r
  fifo_1__mem_fifo/dff/data_o[117] (net)        2      18.9705              0.0000     0.5747 r
  fifo_1__mem_fifo/dff/data_o[117] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5747 r
  fifo_1__mem_fifo/data_o[117] (net)                   18.9705              0.0000     0.5747 r
  fifo_1__mem_fifo/data_o[117] (bsg_one_fifo_width_p570_3)                  0.0000     0.5747 r
  fifo_lo[157] (net)                                   18.9705              0.0000     0.5747 r
  U1977/IN2 (AND2X1)                                              0.0766   -0.0097 &   0.5649 r
  U1977/Q (AND2X1)                                                0.1987    0.1361 @   0.7011 r
  io_cmd_o[117] (net)                           4      58.8004              0.0000     0.7011 r
  U1978/INP (NBUFFX2)                                             0.1987    0.0094 @   0.7105 r
  U1978/Z (NBUFFX2)                                               0.0592    0.0973 @   0.8078 r
  mem_cmd_o[117] (net)                          1      22.9224              0.0000     0.8078 r
  mem_cmd_o[117] (out)                                            0.0593   -0.0015 @   0.8063 r
  data arrival time                                                                    0.8063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9063


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  fifo_1__mem_fifo/dff/data_r_reg_79_/CLK (DFFX1)                 0.1698    0.0000     0.3778 r
  fifo_1__mem_fifo/dff/data_r_reg_79_/Q (DFFX1)                   0.0434    0.2112     0.5889 f
  fifo_1__mem_fifo/dff/data_o[79] (net)         2       8.3132              0.0000     0.5889 f
  fifo_1__mem_fifo/dff/data_o[79] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5889 f
  fifo_1__mem_fifo/data_o[79] (net)                     8.3132              0.0000     0.5889 f
  fifo_1__mem_fifo/data_o[79] (bsg_one_fifo_width_p570_3)                   0.0000     0.5889 f
  fifo_lo[119] (net)                                    8.3132              0.0000     0.5889 f
  U1901/IN2 (AND2X1)                                              0.0434   -0.0005 &   0.5884 f
  U1901/Q (AND2X1)                                                0.1603    0.1283 @   0.7167 f
  io_cmd_o[79] (net)                            4      45.5399              0.0000     0.7167 f
  U1902/INP (NBUFFX2)                                             0.1603   -0.0146 @   0.7022 f
  U1902/Z (NBUFFX2)                                               0.1599    0.1262 @   0.8284 f
  mem_cmd_o[79] (net)                           1      89.5701              0.0000     0.8284 f
  mem_cmd_o[79] (out)                                             0.1599   -0.0222 @   0.8063 f
  data arrival time                                                                    0.8063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9063


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3627     0.3627
  fifo_1__mem_fifo/dff/data_r_reg_61_/CLK (DFFX1)                 0.2043    0.0000     0.3627 r
  fifo_1__mem_fifo/dff/data_r_reg_61_/Q (DFFX1)                   0.0581    0.2020     0.5647 r
  fifo_1__mem_fifo/dff/data_o[61] (net)         2      11.9791              0.0000     0.5647 r
  fifo_1__mem_fifo/dff/data_o[61] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5647 r
  fifo_1__mem_fifo/data_o[61] (net)                    11.9791              0.0000     0.5647 r
  fifo_1__mem_fifo/data_o[61] (bsg_one_fifo_width_p570_3)                   0.0000     0.5647 r
  fifo_lo[101] (net)                                   11.9791              0.0000     0.5647 r
  U1865/IN2 (AND2X1)                                              0.0581   -0.0050 &   0.5597 r
  U1865/Q (AND2X1)                                                0.2152    0.1405 @   0.7003 r
  io_cmd_o[61] (net)                            4      64.2691              0.0000     0.7003 r
  U1866/INP (NBUFFX2)                                             0.2152    0.0128 @   0.7131 r
  U1866/Z (NBUFFX2)                                               0.0512    0.0942 @   0.8072 r
  mem_cmd_o[61] (net)                           1      15.5407              0.0000     0.8072 r
  mem_cmd_o[61] (out)                                             0.0512   -0.0009 @   0.8063 r
  data arrival time                                                                    0.8063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9063


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3936     0.3936
  fifo_0__mem_fifo/dff/data_r_reg_36_/CLK (DFFX1)                 0.1782    0.0000     0.3936 r
  fifo_0__mem_fifo/dff/data_r_reg_36_/Q (DFFX1)                   0.0479    0.2150     0.6085 f
  fifo_0__mem_fifo/dff/data_o[36] (net)         2      10.3230              0.0000     0.6085 f
  fifo_0__mem_fifo/dff/data_o[36] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[36] (net)                    10.3230              0.0000     0.6085 f
  fifo_0__mem_fifo/data_o[36] (bsg_one_fifo_width_p570_2)                   0.0000     0.6085 f
  fifo_lo[34] (net)                                    10.3230              0.0000     0.6085 f
  U1828/IN1 (MUX21X1)                                             0.0479   -0.0051 &   0.6034 f
  U1828/Q (MUX21X1)                                               0.3009    0.2027 @   0.8061 f
  io_cmd_o[36] (net)                            5      92.1845              0.0000     0.8061 f
  U1829/INP (NBUFFX2)                                             0.3009   -0.0618 @   0.7443 f
  U1829/Z (NBUFFX2)                                               0.0335    0.0746     0.8189 f
  mem_cmd_o[36] (net)                           1       1.6396              0.0000     0.8189 f
  mem_cmd_o[36] (out)                                             0.0335   -0.0125 &   0.8064 f
  data arrival time                                                                    0.8064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9064


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0408    0.1897     0.5821 r
  fifo_1__mem_fifo/dff/data_o[38] (net)         2       5.4485              0.0000     0.5821 r
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5821 r
  fifo_1__mem_fifo/data_o[38] (net)                     5.4485              0.0000     0.5821 r
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.5821 r
  fifo_lo[85] (net)                                     5.4485              0.0000     0.5821 r
  U1832/IN2 (MUX21X1)                                             0.0408    0.0000 &   0.5821 r
  U1832/Q (MUX21X1)                                               0.3242    0.1982 @   0.7803 r
  io_cmd_o[38] (net)                            5      97.6815              0.0000     0.7803 r
  U1833/INP (NBUFFX2)                                             0.3242   -0.0683 @   0.7120 r
  U1833/Z (NBUFFX2)                                               0.0415    0.0947     0.8067 r
  mem_cmd_o[38] (net)                           1       3.1337              0.0000     0.8067 r
  mem_cmd_o[38] (out)                                             0.0415    0.0000 &   0.8067 r
  data arrival time                                                                    0.8067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9067


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1792    0.0000     0.3890 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0511    0.1961     0.5851 r
  fifo_1__mem_fifo/dff/data_o[44] (net)         2       9.2771              0.0000     0.5851 r
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5851 r
  fifo_1__mem_fifo/data_o[44] (net)                     9.2771              0.0000     0.5851 r
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.5851 r
  fifo_lo[91] (net)                                     9.2771              0.0000     0.5851 r
  U1844/IN2 (MUX21X1)                                             0.0511    0.0002 &   0.5853 r
  U1844/Q (MUX21X1)                                               0.2749    0.1822 @   0.7675 r
  io_cmd_o[44] (net)                            4      82.0704              0.0000     0.7675 r
  U1845/INP (NBUFFX2)                                             0.2749   -0.0430 @   0.7245 r
  U1845/Z (NBUFFX2)                                               0.0420    0.0919     0.8164 r
  mem_cmd_o[44] (net)                           1       5.4492              0.0000     0.8164 r
  mem_cmd_o[44] (out)                                             0.0420   -0.0096 &   0.8068 r
  data arrival time                                                                    0.8068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9068


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[73]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3628     0.3628
  fifo_1__mem_fifo/dff/data_r_reg_73_/CLK (DFFX1)                 0.2035    0.0000     0.3628 r
  fifo_1__mem_fifo/dff/data_r_reg_73_/Q (DFFX1)                   0.0447    0.2149     0.5777 f
  fifo_1__mem_fifo/dff/data_o[73] (net)         2       8.9350              0.0000     0.5777 f
  fifo_1__mem_fifo/dff/data_o[73] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[73] (net)                     8.9350              0.0000     0.5777 f
  fifo_1__mem_fifo/data_o[73] (bsg_one_fifo_width_p570_3)                   0.0000     0.5777 f
  fifo_lo[113] (net)                                    8.9350              0.0000     0.5777 f
  U1889/IN2 (AND2X1)                                              0.0447    0.0001 &   0.5778 f
  U1889/Q (AND2X1)                                                0.2084    0.1501 @   0.7279 f
  io_cmd_o[73] (net)                            4      60.7746              0.0000     0.7279 f
  U1890/INP (NBUFFX2)                                             0.2084    0.0097 @   0.7376 f
  U1890/Z (NBUFFX2)                                               0.0483    0.0842 @   0.8218 f
  mem_cmd_o[73] (net)                           1      17.3580              0.0000     0.8218 f
  mem_cmd_o[73] (out)                                             0.0484   -0.0149 @   0.8068 f
  data arrival time                                                                    0.8068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9068


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3934     0.3934
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1782    0.0000     0.3934 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0626    0.2024     0.5959 r
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      13.6855              0.0000     0.5959 r
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5959 r
  fifo_0__mem_fifo/data_o[19] (net)                    13.6855              0.0000     0.5959 r
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.5959 r
  fifo_lo[17] (net)                                    13.6855              0.0000     0.5959 r
  U1794/IN1 (MUX21X1)                                             0.0626   -0.0016 &   0.5943 r
  U1794/Q (MUX21X1)                                               0.3007    0.1922 @   0.7864 r
  io_cmd_o[19] (net)                            4      90.1220              0.0000     0.7864 r
  U1795/INP (NBUFFX2)                                             0.3007   -0.0521 @   0.7343 r
  U1795/Z (NBUFFX2)                                               0.0382    0.0903     0.8246 r
  mem_cmd_o[19] (net)                           1       1.4220              0.0000     0.8246 r
  mem_cmd_o[19] (out)                                             0.0382   -0.0170 &   0.8076 r
  data arrival time                                                                    0.8076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9076


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2578    0.2848 @   0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (net)                           78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6722 r
  n2386 (net)                                          78.1615              0.0000     0.6722 r
  U1923/IN1 (AND2X1)                                              0.2578    0.0008 @   0.6730 r
  U1923/Q (AND2X1)                                                0.2078    0.1708 @   0.8438 r
  io_cmd_o[90] (net)                            4      62.0784              0.0000     0.8438 r
  io_cmd_o[90] (out)                                              0.2078   -0.0361 @   0.8077 r
  data arrival time                                                                    0.8077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9077


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0435    0.1915     0.5790 r
  fifo_1__mem_fifo/dff/data_o[12] (net)         2       6.4298              0.0000     0.5790 r
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5790 r
  fifo_1__mem_fifo/data_o[12] (net)                     6.4298              0.0000     0.5790 r
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.5790 r
  fifo_lo[59] (net)                                     6.4298              0.0000     0.5790 r
  U1780/IN2 (MUX21X1)                                             0.0435    0.0000 &   0.5790 r
  U1780/Q (MUX21X1)                                               0.1054    0.1130 @   0.6920 r
  n4538 (net)                                   1      26.7389              0.0000     0.6920 r
  icc_place1892/INP (NBUFFX2)                                     0.1056   -0.0170 @   0.6750 r
  icc_place1892/Z (NBUFFX2)                                       0.2062    0.1317 @   0.8066 r
  mem_cmd_o[12] (net)                           4     114.7951              0.0000     0.8066 r
  mem_cmd_o[12] (out)                                             0.2062    0.0017 @   0.8083 r
  data arrival time                                                                    0.8083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9083


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3938     0.3938
  fifo_1__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1781    0.0000     0.3938 r
  fifo_1__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0388    0.2084     0.6022 f
  fifo_1__mem_fifo/dff/data_o[20] (net)         2       6.3124              0.0000     0.6022 f
  fifo_1__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6022 f
  fifo_1__mem_fifo/data_o[20] (net)                     6.3124              0.0000     0.6022 f
  fifo_1__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_3)                   0.0000     0.6022 f
  fifo_lo[67] (net)                                     6.3124              0.0000     0.6022 f
  U1796/IN2 (MUX21X1)                                             0.0388    0.0001 &   0.6023 f
  U1796/Q (MUX21X1)                                               0.4412    0.2536 @   0.8559 f
  io_cmd_o[20] (net)                            4     135.0184              0.0000     0.8559 f
  io_cmd_o[20] (out)                                              0.4412   -0.0475 @   0.8084 f
  data arrival time                                                                    0.8084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9084


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0355    0.2057     0.5981 f
  fifo_1__mem_fifo/dff/data_o[43] (net)         2       4.8923              0.0000     0.5981 f
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5981 f
  fifo_1__mem_fifo/data_o[43] (net)                     4.8923              0.0000     0.5981 f
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.5981 f
  fifo_lo[90] (net)                                     4.8923              0.0000     0.5981 f
  U1842/IN2 (MUX21X1)                                             0.0355    0.0000 &   0.5982 f
  U1842/Q (MUX21X1)                                               0.2880    0.1968 @   0.7949 f
  io_cmd_o[43] (net)                            5      88.1790              0.0000     0.7949 f
  U1843/INP (NBUFFX2)                                             0.2880   -0.0544 @   0.7405 f
  U1843/Z (NBUFFX2)                                               0.0351    0.0758     0.8163 f
  mem_cmd_o[43] (net)                           1       3.4191              0.0000     0.8163 f
  mem_cmd_o[43] (out)                                             0.0351   -0.0075 &   0.8088 f
  data arrival time                                                                    0.8088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9088


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1781    0.0000     0.3926 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0402    0.1893     0.5819 r
  fifo_1__mem_fifo/dff/data_o[35] (net)         2       5.2495              0.0000     0.5819 r
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5819 r
  fifo_1__mem_fifo/data_o[35] (net)                     5.2495              0.0000     0.5819 r
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.5819 r
  fifo_lo[82] (net)                                     5.2495              0.0000     0.5819 r
  U1826/IN2 (MUX21X1)                                             0.0402    0.0000 &   0.5819 r
  U1826/Q (MUX21X1)                                               0.2845    0.1835 @   0.7655 r
  io_cmd_o[35] (net)                            5      85.1891              0.0000     0.7655 r
  U1827/INP (NBUFFX2)                                             0.2845   -0.0486 @   0.7168 r
  U1827/Z (NBUFFX2)                                               0.0420    0.0925     0.8093 r
  mem_cmd_o[35] (net)                           1       5.0475              0.0000     0.8093 r
  mem_cmd_o[35] (out)                                             0.0420    0.0001 &   0.8094 r
  data arrival time                                                                    0.8094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9094


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  fifo_1__mem_fifo/dff/data_r_reg_85_/CLK (DFFX1)                 0.1697    0.0000     0.3763 r
  fifo_1__mem_fifo/dff/data_r_reg_85_/Q (DFFX1)                   0.0690    0.2279     0.6043 f
  fifo_1__mem_fifo/dff/data_o[85] (net)         2      19.6685              0.0000     0.6043 f
  fifo_1__mem_fifo/dff/data_o[85] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6043 f
  fifo_1__mem_fifo/data_o[85] (net)                    19.6685              0.0000     0.6043 f
  fifo_1__mem_fifo/data_o[85] (bsg_one_fifo_width_p570_3)                   0.0000     0.6043 f
  fifo_lo[125] (net)                                   19.6685              0.0000     0.6043 f
  U1913/IN2 (AND2X1)                                              0.0690   -0.0116 &   0.5927 f
  U1913/Q (AND2X1)                                                0.1805    0.1436 @   0.7362 f
  io_cmd_o[85] (net)                            4      51.6608              0.0000     0.7362 f
  U1914/INP (NBUFFX2)                                             0.1805    0.0073 @   0.7435 f
  U1914/Z (NBUFFX2)                                               0.0331    0.0699     0.8134 f
  mem_cmd_o[85] (net)                           1       5.7268              0.0000     0.8134 f
  mem_cmd_o[85] (out)                                             0.0331   -0.0038 &   0.8096 f
  data arrival time                                                                    0.8096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9096


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[103]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_103_/CLK (DFFX1)                0.2035    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_103_/Q (DFFX1)                  0.0411    0.2125     0.5755 f
  fifo_1__mem_fifo/dff/data_o[103] (net)        2       7.3466              0.0000     0.5755 f
  fifo_1__mem_fifo/dff/data_o[103] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[103] (net)                    7.3466              0.0000     0.5755 f
  fifo_1__mem_fifo/data_o[103] (bsg_one_fifo_width_p570_3)                  0.0000     0.5755 f
  fifo_lo[143] (net)                                    7.3466              0.0000     0.5755 f
  U1949/IN2 (AND2X1)                                              0.0411   -0.0024 &   0.5730 f
  U1949/Q (AND2X1)                                                0.2455    0.1681 @   0.7411 f
  io_cmd_o[103] (net)                           4      72.6937              0.0000     0.7411 f
  U1950/INP (NBUFFX2)                                             0.2455   -0.0286 @   0.7125 f
  U1950/Z (NBUFFX2)                                               0.0877    0.1074 @   0.8199 f
  mem_cmd_o[103] (net)                          1      42.5290              0.0000     0.8199 f
  mem_cmd_o[103] (out)                                            0.0877   -0.0102 @   0.8097 f
  data arrival time                                                                    0.8097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9097


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3930     0.3930
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1782    0.0000     0.3930 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0524    0.1968     0.5898 r
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       9.7919              0.0000     0.5898 r
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5898 r
  fifo_0__mem_fifo/data_o[43] (net)                     9.7919              0.0000     0.5898 r
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.5898 r
  fifo_lo[41] (net)                                     9.7919              0.0000     0.5898 r
  U1842/IN1 (MUX21X1)                                             0.0524    0.0001 &   0.5898 r
  U1842/Q (MUX21X1)                                               0.2983    0.1894 @   0.7793 r
  io_cmd_o[43] (net)                            5      89.5271              0.0000     0.7793 r
  U1843/INP (NBUFFX2)                                             0.2983   -0.0528 @   0.7265 r
  U1843/Z (NBUFFX2)                                               0.0406    0.0922     0.8187 r
  mem_cmd_o[43] (net)                           1       3.4191              0.0000     0.8187 r
  mem_cmd_o[43] (out)                                             0.0406   -0.0087 &   0.8100 r
  data arrival time                                                                    0.8100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9100


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  fifo_1__mem_fifo/dff/data_r_reg_87_/CLK (DFFX1)                 0.1697    0.0000     0.3763 r
  fifo_1__mem_fifo/dff/data_r_reg_87_/Q (DFFX1)                   0.0496    0.1945     0.5708 r
  fifo_1__mem_fifo/dff/data_o[87] (net)         2       8.6892              0.0000     0.5708 r
  fifo_1__mem_fifo/dff/data_o[87] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5708 r
  fifo_1__mem_fifo/data_o[87] (net)                     8.6892              0.0000     0.5708 r
  fifo_1__mem_fifo/data_o[87] (bsg_one_fifo_width_p570_3)                   0.0000     0.5708 r
  fifo_lo[127] (net)                                    8.6892              0.0000     0.5708 r
  U1917/IN2 (AND2X1)                                              0.0496   -0.0015 &   0.5693 r
  U1917/Q (AND2X1)                                                0.2388    0.1498 @   0.7191 r
  io_cmd_o[87] (net)                            4      72.2960              0.0000     0.7191 r
  U1918/INP (NBUFFX2)                                             0.2388   -0.0324 @   0.6868 r
  U1918/Z (NBUFFX2)                                               0.1251    0.1280 @   0.8147 r
  mem_cmd_o[87] (net)                           1      62.2382              0.0000     0.8147 r
  mem_cmd_o[87] (out)                                             0.1251   -0.0044 @   0.8103 r
  data arrival time                                                                    0.8103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8103
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9103


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3937     0.3937
  fifo_1__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1782    0.0000     0.3937 r
  fifo_1__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0370    0.2069     0.6007 f
  fifo_1__mem_fifo/dff/data_o[34] (net)         2       5.5459              0.0000     0.6007 f
  fifo_1__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6007 f
  fifo_1__mem_fifo/data_o[34] (net)                     5.5459              0.0000     0.6007 f
  fifo_1__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_3)                   0.0000     0.6007 f
  fifo_lo[81] (net)                                     5.5459              0.0000     0.6007 f
  U1824/IN2 (MUX21X1)                                             0.0370    0.0000 &   0.6007 f
  U1824/Q (MUX21X1)                                               0.2844    0.1934 @   0.7941 f
  io_cmd_o[34] (net)                            4      86.3227              0.0000     0.7941 f
  io_cmd_o[34] (out)                                              0.2844    0.0164 @   0.8104 f
  data arrival time                                                                    0.8104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9104


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1791    0.0000     0.3870 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0416    0.1903     0.5773 r
  fifo_1__mem_fifo/dff/data_o[1] (net)          2       5.7382              0.0000     0.5773 r
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5773 r
  fifo_1__mem_fifo/data_o[1] (net)                      5.7382              0.0000     0.5773 r
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.5773 r
  fifo_lo[49] (net)                                     5.7382              0.0000     0.5773 r
  U1760/IN2 (MUX21X1)                                             0.0416    0.0000 &   0.5773 r
  U1760/Q (MUX21X1)                                               0.2445    0.1680 @   0.7453 r
  io_cmd_o[1] (net)                             4      72.1487              0.0000     0.7453 r
  U1761/INP (NBUFFX2)                                             0.2445   -0.0193 @   0.7260 r
  U1761/Z (NBUFFX2)                                               0.0528    0.0985     0.8246 r
  mem_cmd_o[1] (net)                            1      15.1704              0.0000     0.8246 r
  mem_cmd_o[1] (out)                                              0.0528   -0.0141 &   0.8105 r
  data arrival time                                                                    0.8105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9105


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1501    0.0000     0.3771 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0437    0.1893     0.5664 r
  fifo_1__mem_fifo/dff/data_o[37] (net)         2       6.4959              0.0000     0.5664 r
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5664 r
  fifo_1__mem_fifo/data_o[37] (net)                     6.4959              0.0000     0.5664 r
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.5664 r
  fifo_lo[84] (net)                                     6.4959              0.0000     0.5664 r
  U1830/IN2 (MUX21X1)                                             0.0437   -0.0011 &   0.5653 r
  U1830/Q (MUX21X1)                                               0.2828    0.1818 @   0.7471 r
  io_cmd_o[37] (net)                            5      83.9777              0.0000     0.7471 r
  U1831/INP (NBUFFX2)                                             0.2828   -0.0165 @   0.7306 r
  U1831/Z (NBUFFX2)                                               0.0377    0.0886     0.8193 r
  mem_cmd_o[37] (net)                           1       1.7229              0.0000     0.8193 r
  mem_cmd_o[37] (out)                                             0.0377   -0.0084 &   0.8109 r
  data arrival time                                                                    0.8109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9109


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0377    0.2068     0.5834 f
  fifo_1__mem_fifo/dff/data_o[102] (net)        2       5.8398              0.0000     0.5834 f
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5834 f
  fifo_1__mem_fifo/data_o[102] (net)                    5.8398              0.0000     0.5834 f
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5834 f
  fifo_lo[142] (net)                                    5.8398              0.0000     0.5834 f
  U1947/IN2 (AND2X1)                                              0.0377   -0.0005 &   0.5829 f
  U1947/Q (AND2X1)                                                0.0712    0.0829     0.6658 f
  n2634 (net)                                   1      17.7461              0.0000     0.6658 f
  icc_place1896/INP (NBUFFX2)                                     0.0712   -0.0067 &   0.6592 f
  icc_place1896/Z (NBUFFX2)                                       0.2576    0.1392 @   0.7984 f
  mem_cmd_o[102] (net)                          4     150.6446              0.0000     0.7984 f
  mem_cmd_o[102] (out)                                            0.2576    0.0128 @   0.8111 f
  data arrival time                                                                    0.8111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9111


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3938     0.3938
  fifo_0__mem_fifo/dff/data_r_reg_20_/CLK (DFFX1)                 0.1781    0.0000     0.3938 r
  fifo_0__mem_fifo/dff/data_r_reg_20_/Q (DFFX1)                   0.0450    0.2130     0.6068 f
  fifo_0__mem_fifo/dff/data_o[20] (net)         2       9.0315              0.0000     0.6068 f
  fifo_0__mem_fifo/dff/data_o[20] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6068 f
  fifo_0__mem_fifo/data_o[20] (net)                     9.0315              0.0000     0.6068 f
  fifo_0__mem_fifo/data_o[20] (bsg_one_fifo_width_p570_2)                   0.0000     0.6068 f
  fifo_lo[18] (net)                                     9.0315              0.0000     0.6068 f
  U1796/IN1 (MUX21X1)                                             0.0450   -0.0012 &   0.6056 f
  U1796/Q (MUX21X1)                                               0.4412    0.2534 @   0.8589 f
  io_cmd_o[20] (net)                            4     135.0184              0.0000     0.8589 f
  io_cmd_o[20] (out)                                              0.4412   -0.0475 @   0.8114 f
  data arrival time                                                                    0.8114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9114


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2578    0.2848 @   0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (net)                           78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6722 r
  n2386 (net)                                          78.1615              0.0000     0.6722 r
  U1901/IN1 (AND2X1)                                              0.2578    0.0006 @   0.6728 r
  U1901/Q (AND2X1)                                                0.1612    0.1519 @   0.8247 r
  io_cmd_o[79] (net)                            4      46.2856              0.0000     0.8247 r
  io_cmd_o[79] (out)                                              0.1617   -0.0132 @   0.8115 r
  data arrival time                                                                    0.8115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8115
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9115


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2578    0.2848 @   0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (net)                           78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6722 r
  n2386 (net)                                          78.1615              0.0000     0.6722 r
  U1877/IN1 (AND2X1)                                              0.2578    0.0008 @   0.6730 r
  U1877/Q (AND2X1)                                                0.1527    0.1485 @   0.8216 r
  io_cmd_o[67] (net)                            4      43.5888              0.0000     0.8216 r
  io_cmd_o[67] (out)                                              0.1531   -0.0098 @   0.8118 r
  data arrival time                                                                    0.8118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9118


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[86]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  fifo_1__mem_fifo/dff/data_r_reg_86_/CLK (DFFX1)                 0.1697    0.0000     0.3765 r
  fifo_1__mem_fifo/dff/data_r_reg_86_/Q (DFFX1)                   0.0420    0.2102     0.5866 f
  fifo_1__mem_fifo/dff/data_o[86] (net)         2       7.6603              0.0000     0.5866 f
  fifo_1__mem_fifo/dff/data_o[86] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5866 f
  fifo_1__mem_fifo/data_o[86] (net)                     7.6603              0.0000     0.5866 f
  fifo_1__mem_fifo/data_o[86] (bsg_one_fifo_width_p570_3)                   0.0000     0.5866 f
  fifo_lo[126] (net)                                    7.6603              0.0000     0.5866 f
  U1915/IN2 (AND2X1)                                              0.0420   -0.0019 &   0.5847 f
  U1915/Q (AND2X1)                                                0.0440    0.0677     0.6523 f
  n2635 (net)                                   1       8.2889              0.0000     0.6523 f
  icc_place1894/INP (NBUFFX2)                                     0.0440   -0.0051 &   0.6472 f
  icc_place1894/Z (NBUFFX2)                                       0.2815    0.1400 @   0.7872 f
  n2559 (net)                                   4     165.1606              0.0000     0.7872 f
  mem_cmd_o[86] (out)                                             0.2815    0.0247 @   0.8118 f
  data arrival time                                                                    0.8118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9118


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  fifo_1__mem_fifo/dff/data_r_reg_89_/CLK (DFFX1)                 0.1697    0.0000     0.3763 r
  fifo_1__mem_fifo/dff/data_r_reg_89_/Q (DFFX1)                   0.0694    0.2282     0.6045 f
  fifo_1__mem_fifo/dff/data_o[89] (net)         2      19.8399              0.0000     0.6045 f
  fifo_1__mem_fifo/dff/data_o[89] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6045 f
  fifo_1__mem_fifo/data_o[89] (net)                    19.8399              0.0000     0.6045 f
  fifo_1__mem_fifo/data_o[89] (bsg_one_fifo_width_p570_3)                   0.0000     0.6045 f
  fifo_lo[129] (net)                                   19.8399              0.0000     0.6045 f
  U1921/IN2 (AND2X1)                                              0.0694   -0.0037 &   0.6008 f
  U1921/Q (AND2X1)                                                0.1826    0.1443 @   0.7451 f
  io_cmd_o[89] (net)                            4      52.1671              0.0000     0.7451 f
  U1922/INP (NBUFFX2)                                             0.1826    0.0070 @   0.7521 f
  U1922/Z (NBUFFX2)                                               0.0292    0.0666     0.8187 f
  mem_cmd_o[89] (net)                           1       2.5179              0.0000     0.8187 f
  mem_cmd_o[89] (out)                                             0.0292   -0.0068 &   0.8120 f
  data arrival time                                                                    0.8120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9120


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3625     0.3625
  fifo_1__mem_fifo/dff/data_r_reg_109_/CLK (DFFX1)                0.2039    0.0000     0.3625 r
  fifo_1__mem_fifo/dff/data_r_reg_109_/Q (DFFX1)                  0.0540    0.2213     0.5838 f
  fifo_1__mem_fifo/dff/data_o[109] (net)        2      13.0583              0.0000     0.5838 f
  fifo_1__mem_fifo/dff/data_o[109] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5838 f
  fifo_1__mem_fifo/data_o[109] (net)                   13.0583              0.0000     0.5838 f
  fifo_1__mem_fifo/data_o[109] (bsg_one_fifo_width_p570_3)                  0.0000     0.5838 f
  fifo_lo[149] (net)                                   13.0583              0.0000     0.5838 f
  U1961/IN2 (AND2X1)                                              0.0540   -0.0050 &   0.5788 f
  U1961/Q (AND2X1)                                                0.1964    0.1466 @   0.7254 f
  io_cmd_o[109] (net)                           4      57.0512              0.0000     0.7254 f
  U1962/INP (NBUFFX2)                                             0.1964    0.0075 @   0.7330 f
  U1962/Z (NBUFFX2)                                               0.0773    0.0986 @   0.8316 f
  mem_cmd_o[109] (net)                          1      37.0373              0.0000     0.8316 f
  mem_cmd_o[109] (out)                                            0.0773   -0.0192 @   0.8124 f
  data arrival time                                                                    0.8124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9124


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_83_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  fifo_1__mem_fifo/dff/data_r_reg_83_/CLK (DFFX1)                 0.1697    0.0000     0.3764 r
  fifo_1__mem_fifo/dff/data_r_reg_83_/Q (DFFX1)                   0.0724    0.2300     0.6064 f
  fifo_1__mem_fifo/dff/data_o[83] (net)         2      21.1601              0.0000     0.6064 f
  fifo_1__mem_fifo/dff/data_o[83] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6064 f
  fifo_1__mem_fifo/data_o[83] (net)                    21.1601              0.0000     0.6064 f
  fifo_1__mem_fifo/data_o[83] (bsg_one_fifo_width_p570_3)                   0.0000     0.6064 f
  fifo_lo[123] (net)                                   21.1601              0.0000     0.6064 f
  U1909/IN2 (AND2X1)                                              0.0724   -0.0084 &   0.5979 f
  U1909/Q (AND2X1)                                                0.1760    0.1419 @   0.7398 f
  io_cmd_o[83] (net)                            4      50.2174              0.0000     0.7398 f
  U1910/INP (NBUFFX2)                                             0.1760    0.0076 @   0.7474 f
  U1910/Z (NBUFFX2)                                               0.0283    0.0654     0.8128 f
  mem_cmd_o[83] (net)                           1       1.9902              0.0000     0.8128 f
  mem_cmd_o[83] (out)                                             0.0283    0.0000 &   0.8129 f
  data arrival time                                                                    0.8129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9129


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3924     0.3924
  fifo_1__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1781    0.0000     0.3924 r
  fifo_1__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0354    0.2056     0.5981 f
  fifo_1__mem_fifo/dff/data_o[38] (net)         2       4.8599              0.0000     0.5981 f
  fifo_1__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5981 f
  fifo_1__mem_fifo/data_o[38] (net)                     4.8599              0.0000     0.5981 f
  fifo_1__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_3)                   0.0000     0.5981 f
  fifo_lo[85] (net)                                     4.8599              0.0000     0.5981 f
  U1832/IN2 (MUX21X1)                                             0.0354    0.0000 &   0.5981 f
  U1832/Q (MUX21X1)                                               0.3136    0.2078 @   0.8059 f
  io_cmd_o[38] (net)                            5      96.5422              0.0000     0.8059 f
  U1833/INP (NBUFFX2)                                             0.3136   -0.0698 @   0.7362 f
  U1833/Z (NBUFFX2)                                               0.0358    0.0769     0.8131 f
  mem_cmd_o[38] (net)                           1       3.1337              0.0000     0.8131 f
  mem_cmd_o[38] (out)                                             0.0358    0.0000 &   0.8131 f
  data arrival time                                                                    0.8131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9131


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3877     0.3877
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1792    0.0000     0.3877 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0405    0.1895     0.5772 r
  fifo_1__mem_fifo/dff/data_o[2] (net)          2       5.3234              0.0000     0.5772 r
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5772 r
  fifo_1__mem_fifo/data_o[2] (net)                      5.3234              0.0000     0.5772 r
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.5772 r
  fifo_lo[50] (net)                                     5.3234              0.0000     0.5772 r
  U1762/IN2 (MUX21X1)                                             0.0405    0.0000 &   0.5772 r
  U1762/Q (MUX21X1)                                               0.2957    0.1879 @   0.7651 r
  io_cmd_o[2] (net)                             4      88.6750              0.0000     0.7651 r
  U1763/INP (NBUFFX2)                                             0.2957   -0.0441 @   0.7210 r
  U1763/Z (NBUFFX2)                                               0.0415    0.0928     0.8138 r
  mem_cmd_o[2] (net)                            1       4.2022              0.0000     0.8138 r
  mem_cmd_o[2] (out)                                              0.0415    0.0001 &   0.8139 r
  data arrival time                                                                    0.8139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9139


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.1592    0.0000     0.3776 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1453    0.2378 @   0.6153 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      42.1083              0.0000     0.6153 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6153 r
  fifo_0__mem_fifo/data_o[7] (net)                     42.1083              0.0000     0.6153 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.6153 r
  fifo_lo[5] (net)                                     42.1083              0.0000     0.6153 r
  U1770/IN1 (MUX21X1)                                             0.1455   -0.0068 @   0.6085 r
  U1770/Q (MUX21X1)                                               0.3414    0.2221 @   0.8306 r
  io_cmd_o[7] (net)                             4     101.9213              0.0000     0.8306 r
  io_cmd_o[7] (out)                                               0.3414   -0.0165 @   0.8141 r
  data arrival time                                                                    0.8141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9141


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_0__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1792    0.0000     0.3889 r
  fifo_0__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0444    0.2127     0.6015 f
  fifo_0__mem_fifo/dff/data_o[44] (net)         2       8.7692              0.0000     0.6015 f
  fifo_0__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6015 f
  fifo_0__mem_fifo/data_o[44] (net)                     8.7692              0.0000     0.6015 f
  fifo_0__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_2)                   0.0000     0.6015 f
  fifo_lo[42] (net)                                     8.7692              0.0000     0.6015 f
  U1844/IN1 (MUX21X1)                                             0.0444    0.0002 &   0.6017 f
  U1844/Q (MUX21X1)                                               0.2672    0.1878 @   0.7895 f
  io_cmd_o[44] (net)                            4      81.3246              0.0000     0.7895 f
  U1845/INP (NBUFFX2)                                             0.2672   -0.0438 @   0.7457 f
  U1845/Z (NBUFFX2)                                               0.0368    0.0769     0.8227 f
  mem_cmd_o[44] (net)                           1       5.4492              0.0000     0.8227 f
  mem_cmd_o[44] (out)                                             0.0368   -0.0085 &   0.8142 f
  data arrival time                                                                    0.8142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9142


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3876     0.3876
  fifo_0__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1791    0.0000     0.3876 r
  fifo_0__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0540    0.1977     0.5853 r
  fifo_0__mem_fifo/dff/data_o[12] (net)         2      10.3814              0.0000     0.5853 r
  fifo_0__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5853 r
  fifo_0__mem_fifo/data_o[12] (net)                    10.3814              0.0000     0.5853 r
  fifo_0__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_2)                   0.0000     0.5853 r
  fifo_lo[10] (net)                                    10.3814              0.0000     0.5853 r
  U1780/IN1 (MUX21X1)                                             0.0540   -0.0008 &   0.5845 r
  U1780/Q (MUX21X1)                                               0.1054    0.1135 @   0.6980 r
  n4538 (net)                                   1      26.7389              0.0000     0.6980 r
  icc_place1892/INP (NBUFFX2)                                     0.1056   -0.0170 @   0.6810 r
  icc_place1892/Z (NBUFFX2)                                       0.2062    0.1317 @   0.8126 r
  mem_cmd_o[12] (net)                           4     114.7951              0.0000     0.8126 r
  mem_cmd_o[12] (out)                                             0.2062    0.0017 @   0.8143 r
  data arrival time                                                                    0.8143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9143


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3624     0.3624
  fifo_1__mem_fifo/dff/data_r_reg_119_/CLK (DFFX1)                0.2041    0.0000     0.3624 r
  fifo_1__mem_fifo/dff/data_r_reg_119_/Q (DFFX1)                  0.0503    0.2188     0.5812 f
  fifo_1__mem_fifo/dff/data_o[119] (net)        2      11.4129              0.0000     0.5812 f
  fifo_1__mem_fifo/dff/data_o[119] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[119] (net)                   11.4129              0.0000     0.5812 f
  fifo_1__mem_fifo/data_o[119] (bsg_one_fifo_width_p570_3)                  0.0000     0.5812 f
  fifo_lo[159] (net)                                   11.4129              0.0000     0.5812 f
  U1981/IN2 (AND2X1)                                              0.0503   -0.0047 &   0.5765 f
  U1981/Q (AND2X1)                                                0.2374    0.1666 @   0.7431 f
  io_cmd_o[119] (net)                           4      70.2341              0.0000     0.7431 f
  U1982/INP (NBUFFX2)                                             0.2374   -0.0208 @   0.7223 f
  U1982/Z (NBUFFX2)                                               0.0946    0.1095 @   0.8318 f
  mem_cmd_o[119] (net)                          1      47.8163              0.0000     0.8318 f
  mem_cmd_o[119] (out)                                            0.0946   -0.0171 @   0.8147 f
  data arrival time                                                                    0.8147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9147


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3885     0.3885
  fifo_0__mem_fifo/dff/data_r_reg_6_/CLK (DFFX1)                  0.1792    0.0000     0.3885 r
  fifo_0__mem_fifo/dff/data_r_reg_6_/Q (DFFX1)                    0.1235    0.2296 @   0.6181 r
  fifo_0__mem_fifo/dff/data_o[6] (net)          2      34.5509              0.0000     0.6181 r
  fifo_0__mem_fifo/dff/data_o[6] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6181 r
  fifo_0__mem_fifo/data_o[6] (net)                     34.5509              0.0000     0.6181 r
  fifo_0__mem_fifo/data_o[6] (bsg_one_fifo_width_p570_2)                    0.0000     0.6181 r
  fifo_lo[4] (net)                                     34.5509              0.0000     0.6181 r
  U1768/IN1 (MUX21X1)                                             0.1237   -0.0050 @   0.6131 r
  U1768/Q (MUX21X1)                                               0.2480    0.1861 @   0.7991 r
  io_cmd_o[6] (net)                             4      73.3102              0.0000     0.7991 r
  io_cmd_o[6] (out)                                               0.2480    0.0159 @   0.8150 r
  data arrival time                                                                    0.8150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9150


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  fifo_1__mem_fifo/dff/data_r_reg_76_/CLK (DFFX1)                 0.1696    0.0000     0.3767 r
  fifo_1__mem_fifo/dff/data_r_reg_76_/Q (DFFX1)                   0.0391    0.2079     0.5846 f
  fifo_1__mem_fifo/dff/data_o[76] (net)         2       6.4325              0.0000     0.5846 f
  fifo_1__mem_fifo/dff/data_o[76] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5846 f
  fifo_1__mem_fifo/data_o[76] (net)                     6.4325              0.0000     0.5846 f
  fifo_1__mem_fifo/data_o[76] (bsg_one_fifo_width_p570_3)                   0.0000     0.5846 f
  fifo_lo[116] (net)                                    6.4325              0.0000     0.5846 f
  U1895/IN2 (AND2X1)                                              0.0391    0.0001 &   0.5847 f
  U1895/Q (AND2X1)                                                0.2188    0.1560 @   0.7406 f
  io_cmd_o[76] (net)                            4      63.6725              0.0000     0.7406 f
  U1896/INP (NBUFFX2)                                             0.2188   -0.0135 @   0.7272 f
  U1896/Z (NBUFFX2)                                               0.0684    0.0950 @   0.8221 f
  mem_cmd_o[76] (net)                           1      29.5984              0.0000     0.8221 f
  mem_cmd_o[76] (out)                                             0.0686   -0.0071 @   0.8150 f
  data arrival time                                                                    0.8150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9150


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2578    0.2848 @   0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (net)                           78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6722 r
  n2386 (net)                                          78.1615              0.0000     0.6722 r
  U1893/IN1 (AND2X1)                                              0.2578    0.0002 @   0.6724 r
  U1893/Q (AND2X1)                                                0.1829    0.1603 @   0.8327 r
  io_cmd_o[75] (net)                            4      54.2627              0.0000     0.8327 r
  io_cmd_o[75] (out)                                              0.1829   -0.0176 @   0.8152 r
  data arrival time                                                                    0.8152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9152


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3630     0.3630
  fifo_1__mem_fifo/dff/data_r_reg_64_/CLK (DFFX1)                 0.2039    0.0000     0.3630 r
  fifo_1__mem_fifo/dff/data_r_reg_64_/Q (DFFX1)                   0.0399    0.2115     0.5745 f
  fifo_1__mem_fifo/dff/data_o[64] (net)         2       6.8200              0.0000     0.5745 f
  fifo_1__mem_fifo/dff/data_o[64] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5745 f
  fifo_1__mem_fifo/data_o[64] (net)                     6.8200              0.0000     0.5745 f
  fifo_1__mem_fifo/data_o[64] (bsg_one_fifo_width_p570_3)                   0.0000     0.5745 f
  fifo_lo[104] (net)                                    6.8200              0.0000     0.5745 f
  U1871/IN2 (AND2X1)                                              0.0399   -0.0005 &   0.5740 f
  U1871/Q (AND2X1)                                                0.2217    0.1575 @   0.7315 f
  io_cmd_o[64] (net)                            4      64.5285              0.0000     0.7315 f
  U1872/INP (NBUFFX2)                                             0.2217   -0.0159 @   0.7155 f
  U1872/Z (NBUFFX2)                                               0.0857    0.1042 @   0.8198 f
  mem_cmd_o[64] (net)                           1      41.4559              0.0000     0.8198 f
  mem_cmd_o[64] (out)                                             0.0857   -0.0044 @   0.8153 f
  data arrival time                                                                    0.8153

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9153


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0414    0.1902     0.5794 r
  fifo_1__mem_fifo/dff/data_o[32] (net)         2       5.6792              0.0000     0.5794 r
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5794 r
  fifo_1__mem_fifo/data_o[32] (net)                     5.6792              0.0000     0.5794 r
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.5794 r
  fifo_lo[79] (net)                                     5.6792              0.0000     0.5794 r
  U1820/IN2 (MUX21X1)                                             0.0414    0.0000 &   0.5794 r
  U1820/Q (MUX21X1)                                               0.2975    0.1886 @   0.7680 r
  io_cmd_o[32] (net)                            4      89.3013              0.0000     0.7680 r
  U1821/INP (NBUFFX2)                                             0.2975   -0.0426 @   0.7254 r
  U1821/Z (NBUFFX2)                                               0.0433    0.0945     0.8199 r
  mem_cmd_o[32] (net)                           1       5.5675              0.0000     0.8199 r
  mem_cmd_o[32] (out)                                             0.0433   -0.0043 &   0.8155 r
  data arrival time                                                                    0.8155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9155


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3890     0.3890
  fifo_1__mem_fifo/dff/data_r_reg_44_/CLK (DFFX1)                 0.1792    0.0000     0.3890 r
  fifo_1__mem_fifo/dff/data_r_reg_44_/Q (DFFX1)                   0.0442    0.2125     0.6016 f
  fifo_1__mem_fifo/dff/data_o[44] (net)         2       8.6885              0.0000     0.6016 f
  fifo_1__mem_fifo/dff/data_o[44] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6016 f
  fifo_1__mem_fifo/data_o[44] (net)                     8.6885              0.0000     0.6016 f
  fifo_1__mem_fifo/data_o[44] (bsg_one_fifo_width_p570_3)                   0.0000     0.6016 f
  fifo_lo[91] (net)                                     8.6885              0.0000     0.6016 f
  U1844/IN2 (MUX21X1)                                             0.0442    0.0002 &   0.6018 f
  U1844/Q (MUX21X1)                                               0.2672    0.1893 @   0.7910 f
  io_cmd_o[44] (net)                            4      81.3246              0.0000     0.7910 f
  U1845/INP (NBUFFX2)                                             0.2672   -0.0438 @   0.7473 f
  U1845/Z (NBUFFX2)                                               0.0368    0.0769     0.8242 f
  mem_cmd_o[44] (net)                           1       5.4492              0.0000     0.8242 f
  mem_cmd_o[44] (out)                                             0.0368   -0.0085 &   0.8158 f
  data arrival time                                                                    0.8158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9158


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3776     0.3776
  fifo_0__mem_fifo/dff/data_r_reg_30_/CLK (DFFX1)                 0.1592    0.0000     0.3776 r
  fifo_0__mem_fifo/dff/data_r_reg_30_/Q (DFFX1)                   0.1445    0.2375 @   0.6151 r
  fifo_0__mem_fifo/dff/data_o[30] (net)         2      41.8984              0.0000     0.6151 r
  fifo_0__mem_fifo/dff/data_o[30] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6151 r
  fifo_0__mem_fifo/data_o[30] (net)                    41.8984              0.0000     0.6151 r
  fifo_0__mem_fifo/data_o[30] (bsg_one_fifo_width_p570_2)                   0.0000     0.6151 r
  fifo_lo[28] (net)                                    41.8984              0.0000     0.6151 r
  U1816/IN1 (MUX21X1)                                             0.1447   -0.0083 @   0.6068 r
  U1816/Q (MUX21X1)                                               0.3472    0.2229 @   0.8297 r
  io_cmd_o[30] (net)                            4     103.3744              0.0000     0.8297 r
  io_cmd_o[30] (out)                                              0.3472   -0.0139 @   0.8159 r
  data arrival time                                                                    0.8159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9159


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3932     0.3932
  fifo_0__mem_fifo/dff/data_r_reg_34_/CLK (DFFX1)                 0.1782    0.0000     0.3932 r
  fifo_0__mem_fifo/dff/data_r_reg_34_/Q (DFFX1)                   0.0456    0.2133     0.6065 f
  fifo_0__mem_fifo/dff/data_o[34] (net)         2       9.2695              0.0000     0.6065 f
  fifo_0__mem_fifo/dff/data_o[34] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6065 f
  fifo_0__mem_fifo/data_o[34] (net)                     9.2695              0.0000     0.6065 f
  fifo_0__mem_fifo/data_o[34] (bsg_one_fifo_width_p570_2)                   0.0000     0.6065 f
  fifo_lo[32] (net)                                     9.2695              0.0000     0.6065 f
  U1824/IN1 (MUX21X1)                                             0.0456   -0.0005 &   0.6060 f
  U1824/Q (MUX21X1)                                               0.2844    0.1935 @   0.7996 f
  io_cmd_o[34] (net)                            4      86.3227              0.0000     0.7996 f
  io_cmd_o[34] (out)                                              0.2844    0.0164 @   0.8159 f
  data arrival time                                                                    0.8159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9159


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[70]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2578    0.2848 @   0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (net)                           78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6722 r
  n2386 (net)                                          78.1615              0.0000     0.6722 r
  U1883/IN1 (AND2X1)                                              0.2578    0.0001 @   0.6723 r
  U1883/Q (AND2X1)                                                0.1838    0.1599 @   0.8321 r
  io_cmd_o[70] (net)                            4      53.5713              0.0000     0.8321 r
  io_cmd_o[70] (out)                                              0.1845   -0.0160 @   0.8161 r
  data arrival time                                                                    0.8161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9161


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2151    0.3001 @   0.6875 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      76.1333              0.0000     0.6875 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6875 f
  fifo_1__mem_fifo/v_o (net)                           76.1333              0.0000     0.6875 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6875 f
  n2386 (net)                                          76.1333              0.0000     0.6875 f
  U1867/IN1 (AND2X1)                                              0.2151    0.0077 @   0.6952 f
  U1867/Q (AND2X1)                                                0.1465    0.1410 @   0.8361 f
  io_cmd_o[62] (net)                            4      41.3345              0.0000     0.8361 f
  io_cmd_o[62] (out)                                              0.1465   -0.0196 @   0.8166 f
  data arrival time                                                                    0.8166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9166


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3879     0.3879
  fifo_0__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1792    0.0000     0.3879 r
  fifo_0__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0517    0.1964     0.5844 r
  fifo_0__mem_fifo/dff/data_o[1] (net)          2       9.5071              0.0000     0.5844 r
  fifo_0__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.5844 r
  fifo_0__mem_fifo/data_o[1] (net)                      9.5071              0.0000     0.5844 r
  fifo_0__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_2)                    0.0000     0.5844 r
  fifo_lo[0] (net)                                      9.5071              0.0000     0.5844 r
  U1760/IN1 (MUX21X1)                                             0.0517   -0.0011 &   0.5833 r
  U1760/Q (MUX21X1)                                               0.2445    0.1683 @   0.7516 r
  io_cmd_o[1] (net)                             4      72.1487              0.0000     0.7516 r
  U1761/INP (NBUFFX2)                                             0.2445   -0.0193 @   0.7323 r
  U1761/Z (NBUFFX2)                                               0.0528    0.0985     0.8308 r
  mem_cmd_o[1] (net)                            1      15.1704              0.0000     0.8308 r
  mem_cmd_o[1] (out)                                              0.0528   -0.0141 &   0.8168 r
  data arrival time                                                                    0.8168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9168


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0424    0.1908     0.5783 r
  fifo_1__mem_fifo/dff/data_o[11] (net)         2       6.0367              0.0000     0.5783 r
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5783 r
  fifo_1__mem_fifo/data_o[11] (net)                     6.0367              0.0000     0.5783 r
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5783 r
  fifo_lo[58] (net)                                     6.0367              0.0000     0.5783 r
  U1778/IN2 (MUX21X1)                                             0.0424    0.0000 &   0.5783 r
  U1778/Q (MUX21X1)                                               0.2482    0.1715 @   0.7498 r
  io_cmd_o[11] (net)                            4      74.1110              0.0000     0.7498 r
  U1779/INP (NBUFFX2)                                             0.2482   -0.0061 @   0.7437 r
  U1779/Z (NBUFFX2)                                               0.0359    0.0846     0.8283 r
  mem_cmd_o[11] (net)                           1       1.7372              0.0000     0.8283 r
  mem_cmd_o[11] (out)                                             0.0359   -0.0115 &   0.8168 r
  data arrival time                                                                    0.8168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9168


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1781    0.0000     0.3926 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0350    0.2053     0.5979 f
  fifo_1__mem_fifo/dff/data_o[35] (net)         2       4.6609              0.0000     0.5979 f
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5979 f
  fifo_1__mem_fifo/data_o[35] (net)                     4.6609              0.0000     0.5979 f
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.5979 f
  fifo_lo[82] (net)                                     4.6609              0.0000     0.5979 f
  U1826/IN2 (MUX21X1)                                             0.0350    0.0000 &   0.5979 f
  U1826/Q (MUX21X1)                                               0.2763    0.1917 @   0.7896 f
  io_cmd_o[35] (net)                            5      84.3853              0.0000     0.7896 f
  U1827/INP (NBUFFX2)                                             0.2763   -0.0498 @   0.7398 f
  U1827/Z (NBUFFX2)                                               0.0367    0.0770     0.8168 f
  mem_cmd_o[35] (net)                           1       5.0475              0.0000     0.8168 f
  mem_cmd_o[35] (out)                                             0.0367    0.0001 &   0.8169 f
  data arrival time                                                                    0.8169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9169


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0429    0.1888     0.5658 r
  fifo_1__mem_fifo/dff/data_o[24] (net)         2       6.2000              0.0000     0.5658 r
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[24] (net)                     6.2000              0.0000     0.5658 r
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.5658 r
  fifo_lo[71] (net)                                     6.2000              0.0000     0.5658 r
  U1804/IN2 (MUX21X1)                                             0.0429    0.0000 &   0.5659 r
  U1804/Q (MUX21X1)                                               0.3085    0.1921 @   0.7580 r
  io_cmd_o[24] (net)                            5      92.4539              0.0000     0.7580 r
  U1805/INP (NBUFFX2)                                             0.3085   -0.0323 @   0.7256 r
  U1805/Z (NBUFFX2)                                               0.0404    0.0927     0.8184 r
  mem_cmd_o[24] (net)                           1       2.8819              0.0000     0.8184 r
  mem_cmd_o[24] (out)                                             0.0404   -0.0014 &   0.8170 r
  data arrival time                                                                    0.8170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9170


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3930     0.3930
  fifo_0__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.1782    0.0000     0.3930 r
  fifo_0__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.0453    0.2132     0.6062 f
  fifo_0__mem_fifo/dff/data_o[43] (net)         2       9.1661              0.0000     0.6062 f
  fifo_0__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6062 f
  fifo_0__mem_fifo/data_o[43] (net)                     9.1661              0.0000     0.6062 f
  fifo_0__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_2)                   0.0000     0.6062 f
  fifo_lo[41] (net)                                     9.1661              0.0000     0.6062 f
  U1842/IN1 (MUX21X1)                                             0.0453    0.0001 &   0.6062 f
  U1842/Q (MUX21X1)                                               0.2880    0.1972 @   0.8034 f
  io_cmd_o[43] (net)                            5      88.1790              0.0000     0.8034 f
  U1843/INP (NBUFFX2)                                             0.2880   -0.0544 @   0.7490 f
  U1843/Z (NBUFFX2)                                               0.0351    0.0758     0.8248 f
  mem_cmd_o[43] (net)                           1       3.4191              0.0000     0.8248 f
  mem_cmd_o[43] (out)                                             0.0351   -0.0075 &   0.8173 f
  data arrival time                                                                    0.8173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9173


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3934     0.3934
  fifo_0__mem_fifo/dff/data_r_reg_19_/CLK (DFFX1)                 0.1782    0.0000     0.3934 r
  fifo_0__mem_fifo/dff/data_r_reg_19_/Q (DFFX1)                   0.0541    0.2191     0.6126 f
  fifo_0__mem_fifo/dff/data_o[19] (net)         2      13.0597              0.0000     0.6126 f
  fifo_0__mem_fifo/dff/data_o[19] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6126 f
  fifo_0__mem_fifo/data_o[19] (net)                    13.0597              0.0000     0.6126 f
  fifo_0__mem_fifo/data_o[19] (bsg_one_fifo_width_p570_2)                   0.0000     0.6126 f
  fifo_lo[17] (net)                                    13.0597              0.0000     0.6126 f
  U1794/IN1 (MUX21X1)                                             0.0541   -0.0014 &   0.6112 f
  U1794/Q (MUX21X1)                                               0.2921    0.2002 @   0.8114 f
  io_cmd_o[19] (net)                            4      89.3762              0.0000     0.8114 f
  U1795/INP (NBUFFX2)                                             0.2921   -0.0525 @   0.7589 f
  U1795/Z (NBUFFX2)                                               0.0328    0.0739     0.8327 f
  mem_cmd_o[19] (net)                           1       1.4220              0.0000     0.8327 f
  mem_cmd_o[19] (out)                                             0.0328   -0.0146 &   0.8181 f
  data arrival time                                                                    0.8181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9181


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.1501    0.0000     0.3771 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.0406    0.1873     0.5644 r
  fifo_1__mem_fifo/dff/data_o[23] (net)         2       5.3699              0.0000     0.5644 r
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[23] (net)                     5.3699              0.0000     0.5644 r
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.5644 r
  fifo_lo[70] (net)                                     5.3699              0.0000     0.5644 r
  icc_place1968/IN2 (MUX21X2)                                     0.0406    0.0000 &   0.5644 r
  icc_place1968/Q (MUX21X2)                                       0.2219    0.1610 @   0.7254 r
  io_cmd_o[23] (net)                            4     115.8304              0.0000     0.7254 r
  U1803/INP (NBUFFX2)                                             0.2219    0.0071 @   0.7325 r
  U1803/Z (NBUFFX2)                                               0.0666    0.1025 @   0.8350 r
  mem_cmd_o[23] (net)                           1      25.0230              0.0000     0.8350 r
  mem_cmd_o[23] (out)                                             0.0667   -0.0164 @   0.8186 r
  data arrival time                                                                    0.8186

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9186


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_8_/CLK (DFFX1)                  0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_8_/Q (DFFX1)                    0.0492    0.1950     0.5842 r
  fifo_1__mem_fifo/dff/data_o[8] (net)          2       8.5482              0.0000     0.5842 r
  fifo_1__mem_fifo/dff/data_o[8] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5842 r
  fifo_1__mem_fifo/data_o[8] (net)                      8.5482              0.0000     0.5842 r
  fifo_1__mem_fifo/data_o[8] (bsg_one_fifo_width_p570_3)                    0.0000     0.5842 r
  fifo_lo[55] (net)                                     8.5482              0.0000     0.5842 r
  U1772/IN2 (MUX21X1)                                             0.0492   -0.0011 &   0.5830 r
  U1772/Q (MUX21X1)                                               0.3078    0.1927 @   0.7757 r
  io_cmd_o[8] (net)                             4      91.8868              0.0000     0.7757 r
  U1773/INP (NBUFFX2)                                             0.3078   -0.0487 @   0.7270 r
  U1773/Z (NBUFFX2)                                               0.0734    0.1155 @   0.8426 r
  mem_cmd_o[8] (net)                            1      26.9490              0.0000     0.8426 r
  mem_cmd_o[8] (out)                                              0.0736   -0.0237 @   0.8189 r
  data arrival time                                                                    0.8189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9189


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0438    0.1918     0.5809 r
  fifo_1__mem_fifo/dff/data_o[15] (net)         2       6.5544              0.0000     0.5809 r
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5809 r
  fifo_1__mem_fifo/data_o[15] (net)                     6.5544              0.0000     0.5809 r
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.5809 r
  fifo_lo[62] (net)                                     6.5544              0.0000     0.5809 r
  U1786/IN2 (MUX21X1)                                             0.0438    0.0000 &   0.5809 r
  U1786/Q (MUX21X1)                                               0.2696    0.1790 @   0.7600 r
  io_cmd_o[15] (net)                            4      80.5393              0.0000     0.7600 r
  U1787/INP (NBUFFX2)                                             0.2696   -0.0286 @   0.7314 r
  U1787/Z (NBUFFX2)                                               0.0376    0.0877     0.8190 r
  mem_cmd_o[15] (net)                           1       2.1559              0.0000     0.8190 r
  mem_cmd_o[15] (out)                                             0.0376    0.0000 &   0.8190 r
  data arrival time                                                                    0.8190

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8190
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9190


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  fifo_1__mem_fifo/dff/data_r_reg_37_/CLK (DFFX1)                 0.1501    0.0000     0.3771 r
  fifo_1__mem_fifo/dff/data_r_reg_37_/Q (DFFX1)                   0.0379    0.2053     0.5823 f
  fifo_1__mem_fifo/dff/data_o[37] (net)         2       5.9074              0.0000     0.5823 f
  fifo_1__mem_fifo/dff/data_o[37] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[37] (net)                     5.9074              0.0000     0.5823 f
  fifo_1__mem_fifo/data_o[37] (bsg_one_fifo_width_p570_3)                   0.0000     0.5823 f
  fifo_lo[84] (net)                                     5.9074              0.0000     0.5823 f
  U1830/IN2 (MUX21X1)                                             0.0379   -0.0010 &   0.5814 f
  U1830/Q (MUX21X1)                                               0.2737    0.1890 @   0.7703 f
  io_cmd_o[37] (net)                            5      82.8666              0.0000     0.7703 f
  U1831/INP (NBUFFX2)                                             0.2737   -0.0171 @   0.7533 f
  U1831/Z (NBUFFX2)                                               0.0324    0.0732     0.8264 f
  mem_cmd_o[37] (net)                           1       1.7229              0.0000     0.8264 f
  mem_cmd_o[37] (out)                                             0.0324   -0.0072 &   0.8192 f
  data arrival time                                                                    0.8192

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9192


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  fifo_1__mem_fifo/dff/data_r_reg_1_/CLK (DFFX1)                  0.1791    0.0000     0.3870 r
  fifo_1__mem_fifo/dff/data_r_reg_1_/Q (DFFX1)                    0.0361    0.2063     0.5933 f
  fifo_1__mem_fifo/dff/data_o[1] (net)          2       5.1497              0.0000     0.5933 f
  fifo_1__mem_fifo/dff/data_o[1] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5933 f
  fifo_1__mem_fifo/data_o[1] (net)                      5.1497              0.0000     0.5933 f
  fifo_1__mem_fifo/data_o[1] (bsg_one_fifo_width_p570_3)                    0.0000     0.5933 f
  fifo_lo[49] (net)                                     5.1497              0.0000     0.5933 f
  U1760/IN2 (MUX21X1)                                             0.0361    0.0000 &   0.5933 f
  U1760/Q (MUX21X1)                                               0.2377    0.1739 @   0.7672 f
  io_cmd_o[1] (net)                             4      71.4029              0.0000     0.7672 f
  U1761/INP (NBUFFX2)                                             0.2377   -0.0198 @   0.7474 f
  U1761/Z (NBUFFX2)                                               0.0475    0.0853     0.8327 f
  mem_cmd_o[1] (net)                            1      15.1704              0.0000     0.8327 f
  mem_cmd_o[1] (out)                                              0.0475   -0.0128 &   0.8199 f
  data arrival time                                                                    0.8199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9199


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.1782    0.0000     0.3933 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.0563    0.1989     0.5922 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      11.2760              0.0000     0.5922 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5922 r
  fifo_0__mem_fifo/data_o[35] (net)                    11.2760              0.0000     0.5922 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.5922 r
  fifo_lo[33] (net)                                    11.2760              0.0000     0.5922 r
  U1826/IN1 (MUX21X1)                                             0.0563   -0.0012 &   0.5911 r
  U1826/Q (MUX21X1)                                               0.2845    0.1853 @   0.7763 r
  io_cmd_o[35] (net)                            5      85.1891              0.0000     0.7763 r
  U1827/INP (NBUFFX2)                                             0.2845   -0.0486 @   0.7277 r
  U1827/Z (NBUFFX2)                                               0.0420    0.0925     0.8202 r
  mem_cmd_o[35] (net)                           1       5.0475              0.0000     0.8202 r
  mem_cmd_o[35] (out)                                             0.0420    0.0001 &   0.8203 r
  data arrival time                                                                    0.8203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9203


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3922     0.3922
  fifo_0__mem_fifo/dff/data_r_reg_38_/CLK (DFFX1)                 0.1781    0.0000     0.3922 r
  fifo_0__mem_fifo/dff/data_r_reg_38_/Q (DFFX1)                   0.0600    0.2010     0.5932 r
  fifo_0__mem_fifo/dff/data_o[38] (net)         2      12.6777              0.0000     0.5932 r
  fifo_0__mem_fifo/dff/data_o[38] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5932 r
  fifo_0__mem_fifo/data_o[38] (net)                    12.6777              0.0000     0.5932 r
  fifo_0__mem_fifo/data_o[38] (bsg_one_fifo_width_p570_2)                   0.0000     0.5932 r
  fifo_lo[36] (net)                                    12.6777              0.0000     0.5932 r
  U1832/IN1 (MUX21X1)                                             0.0600    0.0002 &   0.5934 r
  U1832/Q (MUX21X1)                                               0.3242    0.2007 @   0.7941 r
  io_cmd_o[38] (net)                            5      97.6815              0.0000     0.7941 r
  U1833/INP (NBUFFX2)                                             0.3242   -0.0683 @   0.7258 r
  U1833/Z (NBUFFX2)                                               0.0415    0.0947     0.8205 r
  mem_cmd_o[38] (net)                           1       3.1337              0.0000     0.8205 r
  mem_cmd_o[38] (out)                                             0.0415    0.0000 &   0.8205 r
  data arrival time                                                                    0.8205

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8205
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9205


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3896     0.3896
  fifo_0__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1792    0.0000     0.3896 r
  fifo_0__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0523    0.1968     0.5864 r
  fifo_0__mem_fifo/dff/data_o[32] (net)         2       9.7474              0.0000     0.5864 r
  fifo_0__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5864 r
  fifo_0__mem_fifo/data_o[32] (net)                     9.7474              0.0000     0.5864 r
  fifo_0__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_2)                   0.0000     0.5864 r
  fifo_lo[30] (net)                                     9.7474              0.0000     0.5864 r
  U1820/IN1 (MUX21X1)                                             0.0523   -0.0026 &   0.5838 r
  U1820/Q (MUX21X1)                                               0.2975    0.1892 @   0.7730 r
  io_cmd_o[32] (net)                            4      89.3013              0.0000     0.7730 r
  U1821/INP (NBUFFX2)                                             0.2975   -0.0426 @   0.7304 r
  U1821/Z (NBUFFX2)                                               0.0433    0.0945     0.8249 r
  mem_cmd_o[32] (net)                           1       5.5675              0.0000     0.8249 r
  mem_cmd_o[32] (out)                                             0.0433   -0.0043 &   0.8205 r
  data arrival time                                                                    0.8205

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8205
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9205


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0404    0.1895     0.5786 r
  fifo_1__mem_fifo/dff/data_o[45] (net)         2       5.3026              0.0000     0.5786 r
  fifo_1__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5786 r
  fifo_1__mem_fifo/data_o[45] (net)                     5.3026              0.0000     0.5786 r
  fifo_1__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_3)                   0.0000     0.5786 r
  fifo_lo[92] (net)                                     5.3026              0.0000     0.5786 r
  U1846/IN2 (MUX21X1)                                             0.0404    0.0000 &   0.5786 r
  U1846/Q (MUX21X1)                                               0.2715    0.1790 @   0.7577 r
  io_cmd_o[45] (net)                            4      81.1772              0.0000     0.7577 r
  U1847/INP (NBUFFX2)                                             0.2715   -0.0255 @   0.7322 r
  U1847/Z (NBUFFX2)                                               0.0386    0.0886     0.8208 r
  mem_cmd_o[45] (net)                           1       2.8575              0.0000     0.8208 r
  mem_cmd_o[45] (out)                                             0.0386    0.0000 &   0.8208 r
  data arrival time                                                                    0.8208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9208


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3897     0.3897
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1792    0.0000     0.3897 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0527    0.1970     0.5867 r
  fifo_1__mem_fifo/dff/data_o[13] (net)         2       9.8801              0.0000     0.5867 r
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5867 r
  fifo_1__mem_fifo/data_o[13] (net)                     9.8801              0.0000     0.5867 r
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.5867 r
  fifo_lo[60] (net)                                     9.8801              0.0000     0.5867 r
  U1782/IN2 (MUX21X1)                                             0.0527   -0.0035 &   0.5832 r
  U1782/Q (MUX21X1)                                               0.3730    0.2145 @   0.7977 r
  io_cmd_o[13] (net)                            4     111.7008              0.0000     0.7977 r
  io_cmd_o[13] (out)                                              0.3730    0.0239 @   0.8216 r
  data arrival time                                                                    0.8216

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8216
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9216


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2578    0.2848 @   0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (net)                           78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6722 r
  n2386 (net)                                          78.1615              0.0000     0.6722 r
  U1917/IN1 (AND2X1)                                              0.2578    0.0010 @   0.6732 r
  U1917/Q (AND2X1)                                                0.2388    0.1835 @   0.8566 r
  io_cmd_o[87] (net)                            4      72.2960              0.0000     0.8566 r
  io_cmd_o[87] (out)                                              0.2388   -0.0349 @   0.8217 r
  data arrival time                                                                    0.8217

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9217


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3894     0.3894
  fifo_0__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1792    0.0000     0.3894 r
  fifo_0__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0504    0.1957     0.5851 r
  fifo_0__mem_fifo/dff/data_o[15] (net)         2       9.0127              0.0000     0.5851 r
  fifo_0__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5851 r
  fifo_0__mem_fifo/data_o[15] (net)                     9.0127              0.0000     0.5851 r
  fifo_0__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_2)                   0.0000     0.5851 r
  fifo_lo[13] (net)                                     9.0127              0.0000     0.5851 r
  U1786/IN1 (MUX21X1)                                             0.0504   -0.0007 &   0.5844 r
  U1786/Q (MUX21X1)                                               0.2696    0.1786 @   0.7630 r
  io_cmd_o[15] (net)                            4      80.5393              0.0000     0.7630 r
  U1787/INP (NBUFFX2)                                             0.2696   -0.0286 @   0.7344 r
  U1787/Z (NBUFFX2)                                               0.0376    0.0877     0.8220 r
  mem_cmd_o[15] (net)                           1       2.1559              0.0000     0.8220 r
  mem_cmd_o[15] (out)                                             0.0376    0.0000 &   0.8221 r
  data arrival time                                                                    0.8221

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8221
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9221


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3877     0.3877
  fifo_1__mem_fifo/dff/data_r_reg_2_/CLK (DFFX1)                  0.1792    0.0000     0.3877 r
  fifo_1__mem_fifo/dff/data_r_reg_2_/Q (DFFX1)                    0.0351    0.2055     0.5931 f
  fifo_1__mem_fifo/dff/data_o[2] (net)          2       4.7349              0.0000     0.5931 f
  fifo_1__mem_fifo/dff/data_o[2] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[2] (net)                      4.7349              0.0000     0.5931 f
  fifo_1__mem_fifo/data_o[2] (bsg_one_fifo_width_p570_3)                    0.0000     0.5931 f
  fifo_lo[50] (net)                                     4.7349              0.0000     0.5931 f
  U1762/IN2 (MUX21X1)                                             0.0351    0.0000 &   0.5932 f
  U1762/Q (MUX21X1)                                               0.2872    0.1966 @   0.7898 f
  io_cmd_o[2] (net)                             4      87.9293              0.0000     0.7898 f
  U1763/INP (NBUFFX2)                                             0.2872   -0.0443 @   0.7455 f
  U1763/Z (NBUFFX2)                                               0.0361    0.0767     0.8222 f
  mem_cmd_o[2] (net)                            1       4.2022              0.0000     0.8222 f
  mem_cmd_o[2] (out)                                              0.0361    0.0001 &   0.8223 f
  data arrival time                                                                    0.8223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9223


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  fifo_1__mem_fifo/dff/data_r_reg_31_/CLK (DFFX1)                 0.1501    0.0000     0.3768 r
  fifo_1__mem_fifo/dff/data_r_reg_31_/Q (DFFX1)                   0.0429    0.1888     0.5656 r
  fifo_1__mem_fifo/dff/data_o[31] (net)         2       6.1957              0.0000     0.5656 r
  fifo_1__mem_fifo/dff/data_o[31] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5656 r
  fifo_1__mem_fifo/data_o[31] (net)                     6.1957              0.0000     0.5656 r
  fifo_1__mem_fifo/data_o[31] (bsg_one_fifo_width_p570_3)                   0.0000     0.5656 r
  fifo_lo[78] (net)                                     6.1957              0.0000     0.5656 r
  U1818/IN2 (MUX21X1)                                             0.0429    0.0000 &   0.5656 r
  U1818/Q (MUX21X1)                                               0.2851    0.1831 @   0.7487 r
  io_cmd_o[31] (net)                            4      84.9207              0.0000     0.7487 r
  U1819/INP (NBUFFX2)                                             0.2851   -0.0063 @   0.7423 r
  U1819/Z (NBUFFX2)                                               0.0437    0.0940     0.8363 r
  mem_cmd_o[31] (net)                           1       6.3706              0.0000     0.8363 r
  mem_cmd_o[31] (out)                                             0.0437   -0.0138 &   0.8226 r
  data arrival time                                                                    0.8226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9226


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff/data_r_reg_12_/CLK (DFFX1)                 0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff/data_r_reg_12_/Q (DFFX1)                   0.0377    0.2076     0.5950 f
  fifo_1__mem_fifo/dff/data_o[12] (net)         2       5.8413              0.0000     0.5950 f
  fifo_1__mem_fifo/dff/data_o[12] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5950 f
  fifo_1__mem_fifo/data_o[12] (net)                     5.8413              0.0000     0.5950 f
  fifo_1__mem_fifo/data_o[12] (bsg_one_fifo_width_p570_3)                   0.0000     0.5950 f
  fifo_lo[59] (net)                                     5.8413              0.0000     0.5950 f
  U1780/IN2 (MUX21X1)                                             0.0377    0.0000 &   0.5950 f
  U1780/Q (MUX21X1)                                               0.1051    0.1113 @   0.7064 f
  n4538 (net)                                   1      26.6189              0.0000     0.7064 f
  icc_place1892/INP (NBUFFX2)                                     0.1052   -0.0185 @   0.6879 f
  icc_place1892/Z (NBUFFX2)                                       0.1972    0.1334 @   0.8212 f
  mem_cmd_o[12] (net)                           4     114.0493              0.0000     0.8212 f
  mem_cmd_o[12] (out)                                             0.1972    0.0015 @   0.8228 f
  data arrival time                                                                    0.8228

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9228


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  fifo_1__mem_fifo/dff/data_r_reg_24_/CLK (DFFX1)                 0.1501    0.0000     0.3770 r
  fifo_1__mem_fifo/dff/data_r_reg_24_/Q (DFFX1)                   0.0373    0.2047     0.5818 f
  fifo_1__mem_fifo/dff/data_o[24] (net)         2       5.6114              0.0000     0.5818 f
  fifo_1__mem_fifo/dff/data_o[24] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5818 f
  fifo_1__mem_fifo/data_o[24] (net)                     5.6114              0.0000     0.5818 f
  fifo_1__mem_fifo/data_o[24] (bsg_one_fifo_width_p570_3)                   0.0000     0.5818 f
  fifo_lo[71] (net)                                     5.6114              0.0000     0.5818 f
  U1804/IN2 (MUX21X1)                                             0.0373    0.0000 &   0.5818 f
  U1804/Q (MUX21X1)                                               0.2995    0.2011 @   0.7829 f
  io_cmd_o[24] (net)                            5      91.6104              0.0000     0.7829 f
  U1805/INP (NBUFFX2)                                             0.2995   -0.0334 @   0.7495 f
  U1805/Z (NBUFFX2)                                               0.0349    0.0759     0.8254 f
  mem_cmd_o[24] (net)                           1       2.8819              0.0000     0.8254 f
  mem_cmd_o[24] (out)                                             0.0349   -0.0012 &   0.8242 f
  data arrival time                                                                    0.8242

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9242


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2578    0.2848 @   0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (net)                           78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6722 r
  n2386 (net)                                          78.1615              0.0000     0.6722 r
  U1861/IN1 (AND2X1)                                              0.2578    0.0004 @   0.6726 r
  U1861/Q (AND2X1)                                                0.1796    0.1579 @   0.8305 r
  io_cmd_o[59] (net)                            4      52.1322              0.0000     0.8305 r
  io_cmd_o[59] (out)                                              0.1802   -0.0063 @   0.8243 r
  data arrival time                                                                    0.8243

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9243


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2151    0.3001 @   0.6875 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      76.1333              0.0000     0.6875 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6875 f
  fifo_1__mem_fifo/v_o (net)                           76.1333              0.0000     0.6875 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6875 f
  n2386 (net)                                          76.1333              0.0000     0.6875 f
  U1869/IN1 (AND2X1)                                              0.2151    0.0079 @   0.6954 f
  U1869/Q (AND2X1)                                                0.2542    0.1901 @   0.8856 f
  io_cmd_o[63] (net)                            4      74.9494              0.0000     0.8856 f
  io_cmd_o[63] (out)                                              0.2542   -0.0609 @   0.8247 f
  data arrival time                                                                    0.8247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9247


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_10_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_10_/Q (DFFX1)                   0.0433    0.1914     0.5806 r
  fifo_1__mem_fifo/dff/data_o[10] (net)         2       6.3512              0.0000     0.5806 r
  fifo_1__mem_fifo/dff/data_o[10] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5806 r
  fifo_1__mem_fifo/data_o[10] (net)                     6.3512              0.0000     0.5806 r
  fifo_1__mem_fifo/data_o[10] (bsg_one_fifo_width_p570_3)                   0.0000     0.5806 r
  fifo_lo[57] (net)                                     6.3512              0.0000     0.5806 r
  U1776/IN2 (MUX21X1)                                             0.0433   -0.0008 &   0.5798 r
  U1776/Q (MUX21X1)                                               0.2606    0.1753 @   0.7552 r
  io_cmd_o[10] (net)                            4      77.6149              0.0000     0.7552 r
  U1777/INP (NBUFFX2)                                             0.2606   -0.0201 @   0.7351 r
  U1777/Z (NBUFFX2)                                               0.0452    0.0936     0.8287 r
  mem_cmd_o[10] (net)                           1       8.5105              0.0000     0.8287 r
  mem_cmd_o[10] (out)                                             0.0452   -0.0039 &   0.8248 r
  data arrival time                                                                    0.8248

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8248
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9248


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3891     0.3891
  fifo_1__mem_fifo/dff/data_r_reg_15_/CLK (DFFX1)                 0.1792    0.0000     0.3891 r
  fifo_1__mem_fifo/dff/data_r_reg_15_/Q (DFFX1)                   0.0380    0.2078     0.5970 f
  fifo_1__mem_fifo/dff/data_o[15] (net)         2       5.9658              0.0000     0.5970 f
  fifo_1__mem_fifo/dff/data_o[15] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5970 f
  fifo_1__mem_fifo/data_o[15] (net)                     5.9658              0.0000     0.5970 f
  fifo_1__mem_fifo/data_o[15] (bsg_one_fifo_width_p570_3)                   0.0000     0.5970 f
  fifo_lo[62] (net)                                     5.9658              0.0000     0.5970 f
  U1786/IN2 (MUX21X1)                                             0.0380    0.0000 &   0.5970 f
  U1786/Q (MUX21X1)                                               0.2621    0.1863 @   0.7833 f
  io_cmd_o[15] (net)                            4      79.7935              0.0000     0.7833 f
  U1787/INP (NBUFFX2)                                             0.2621   -0.0314 @   0.7518 f
  U1787/Z (NBUFFX2)                                               0.0325    0.0730     0.8249 f
  mem_cmd_o[15] (net)                           1       2.1559              0.0000     0.8249 f
  mem_cmd_o[15] (out)                                             0.0325    0.0000 &   0.8249 f
  data arrival time                                                                    0.8249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9249


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_0__mem_fifo/dff/data_r_reg_45_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_0__mem_fifo/dff/data_r_reg_45_/Q (DFFX1)                   0.0504    0.1957     0.5849 r
  fifo_0__mem_fifo/dff/data_o[45] (net)         2       9.0191              0.0000     0.5849 r
  fifo_0__mem_fifo/dff/data_o[45] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5849 r
  fifo_0__mem_fifo/data_o[45] (net)                     9.0191              0.0000     0.5849 r
  fifo_0__mem_fifo/data_o[45] (bsg_one_fifo_width_p570_2)                   0.0000     0.5849 r
  fifo_lo[43] (net)                                     9.0191              0.0000     0.5849 r
  U1846/IN1 (MUX21X1)                                             0.0504   -0.0025 &   0.5824 r
  U1846/Q (MUX21X1)                                               0.2715    0.1794 @   0.7618 r
  io_cmd_o[45] (net)                            4      81.1772              0.0000     0.7618 r
  U1847/INP (NBUFFX2)                                             0.2715   -0.0255 @   0.7363 r
  U1847/Z (NBUFFX2)                                               0.0386    0.0886     0.8249 r
  mem_cmd_o[45] (net)                           1       2.8575              0.0000     0.8249 r
  mem_cmd_o[45] (out)                                             0.0386    0.0000 &   0.8250 r
  data arrival time                                                                    0.8250

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9250


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  fifo_1__mem_fifo/dff/data_r_reg_95_/CLK (DFFX1)                 0.1697    0.0000     0.3764 r
  fifo_1__mem_fifo/dff/data_r_reg_95_/Q (DFFX1)                   0.0444    0.2118     0.5882 f
  fifo_1__mem_fifo/dff/data_o[95] (net)         2       8.7338              0.0000     0.5882 f
  fifo_1__mem_fifo/dff/data_o[95] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5882 f
  fifo_1__mem_fifo/data_o[95] (net)                     8.7338              0.0000     0.5882 f
  fifo_1__mem_fifo/data_o[95] (bsg_one_fifo_width_p570_3)                   0.0000     0.5882 f
  fifo_lo[135] (net)                                    8.7338              0.0000     0.5882 f
  U1933/IN2 (AND2X1)                                              0.0444   -0.0015 &   0.5866 f
  U1933/Q (AND2X1)                                                0.1973    0.1442 @   0.7308 f
  io_cmd_o[95] (net)                            4      57.1609              0.0000     0.7308 f
  U1934/INP (NBUFFX2)                                             0.1973   -0.0085 @   0.7223 f
  U1934/Z (NBUFFX2)                                               0.0778    0.0984 @   0.8207 f
  mem_cmd_o[95] (net)                           1      36.7859              0.0000     0.8207 f
  mem_cmd_o[95] (out)                                             0.0778    0.0046 @   0.8253 f
  data arrival time                                                                    0.8253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9253


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  fifo_1__mem_fifo/dff/data_r_reg_102_/CLK (DFFX1)                0.1697    0.0000     0.3766 r
  fifo_1__mem_fifo/dff/data_r_reg_102_/Q (DFFX1)                  0.0428    0.1903     0.5669 r
  fifo_1__mem_fifo/dff/data_o[102] (net)        2       6.1575              0.0000     0.5669 r
  fifo_1__mem_fifo/dff/data_o[102] (bsg_dff_en_width_p570_harden_p0_3)      0.0000     0.5669 r
  fifo_1__mem_fifo/data_o[102] (net)                    6.1575              0.0000     0.5669 r
  fifo_1__mem_fifo/data_o[102] (bsg_one_fifo_width_p570_3)                  0.0000     0.5669 r
  fifo_lo[142] (net)                                    6.1575              0.0000     0.5669 r
  U1947/IN2 (AND2X1)                                              0.0428   -0.0005 &   0.5663 r
  U1947/Q (AND2X1)                                                0.0734    0.0799     0.6463 r
  n2634 (net)                                   1      17.8661              0.0000     0.6463 r
  icc_place1896/INP (NBUFFX2)                                     0.0734   -0.0064 &   0.6399 r
  icc_place1896/Z (NBUFFX2)                                       0.2676    0.1356 @   0.7755 r
  mem_cmd_o[102] (net)                          4     151.3903              0.0000     0.7755 r
  icc_place1969/INP (NBUFFX2)                                     0.2676   -0.0204 @   0.7551 r
  icc_place1969/Z (NBUFFX2)                                       0.0372    0.0871     0.8422 r
  io_cmd_o[102] (net)                           1       1.8746              0.0000     0.8422 r
  io_cmd_o[102] (out)                                             0.0372   -0.0166 &   0.8256 r
  data arrival time                                                                    0.8256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9256


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  fifo_0__mem_fifo/dff/data_r_reg_33_/CLK (DFFX1)                 0.1775    0.0000     0.3889 r
  fifo_0__mem_fifo/dff/data_r_reg_33_/Q (DFFX1)                   0.1138    0.2524 @   0.6413 f
  fifo_0__mem_fifo/dff/data_o[33] (net)         2      37.8545              0.0000     0.6413 f
  fifo_0__mem_fifo/dff/data_o[33] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6413 f
  fifo_0__mem_fifo/data_o[33] (net)                    37.8545              0.0000     0.6413 f
  fifo_0__mem_fifo/data_o[33] (bsg_one_fifo_width_p570_2)                   0.0000     0.6413 f
  fifo_lo[31] (net)                                    37.8545              0.0000     0.6413 f
  U1822/IN1 (MUX21X1)                                             0.1138    0.0025 @   0.6439 f
  U1822/Q (MUX21X1)                                               0.3637    0.2379 @   0.8818 f
  io_cmd_o[33] (net)                            4     111.6016              0.0000     0.8818 f
  io_cmd_o[33] (out)                                              0.3637   -0.0562 @   0.8256 f
  data arrival time                                                                    0.8256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9256


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  fifo_1__mem_fifo/dff/data_r_reg_40_/CLK (DFFX1)                 0.1501    0.0000     0.3772 r
  fifo_1__mem_fifo/dff/data_r_reg_40_/Q (DFFX1)                   0.0420    0.1882     0.5654 r
  fifo_1__mem_fifo/dff/data_o[40] (net)         2       5.8744              0.0000     0.5654 r
  fifo_1__mem_fifo/dff/data_o[40] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[40] (net)                     5.8744              0.0000     0.5654 r
  fifo_1__mem_fifo/data_o[40] (bsg_one_fifo_width_p570_3)                   0.0000     0.5654 r
  fifo_lo[87] (net)                                     5.8744              0.0000     0.5654 r
  U1836/IN2 (MUX21X1)                                             0.0420    0.0000 &   0.5654 r
  U1836/Q (MUX21X1)                                               0.2976    0.1872 @   0.7526 r
  io_cmd_o[40] (net)                            5      88.7810              0.0000     0.7526 r
  U1837/INP (NBUFFX2)                                             0.2976   -0.0166 @   0.7360 r
  U1837/Z (NBUFFX2)                                               0.0400    0.0916     0.8276 r
  mem_cmd_o[40] (net)                           1       2.9187              0.0000     0.8276 r
  mem_cmd_o[40] (out)                                             0.0400   -0.0019 &   0.8256 r
  data arrival time                                                                    0.8256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9256


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3892     0.3892
  fifo_1__mem_fifo/dff/data_r_reg_32_/CLK (DFFX1)                 0.1792    0.0000     0.3892 r
  fifo_1__mem_fifo/dff/data_r_reg_32_/Q (DFFX1)                   0.0360    0.2062     0.5954 f
  fifo_1__mem_fifo/dff/data_o[32] (net)         2       5.0907              0.0000     0.5954 f
  fifo_1__mem_fifo/dff/data_o[32] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5954 f
  fifo_1__mem_fifo/data_o[32] (net)                     5.0907              0.0000     0.5954 f
  fifo_1__mem_fifo/data_o[32] (bsg_one_fifo_width_p570_3)                   0.0000     0.5954 f
  fifo_lo[79] (net)                                     5.0907              0.0000     0.5954 f
  U1820/IN2 (MUX21X1)                                             0.0360    0.0000 &   0.5954 f
  U1820/Q (MUX21X1)                                               0.2891    0.1974 @   0.7928 f
  io_cmd_o[32] (net)                            4      88.5555              0.0000     0.7928 f
  U1821/INP (NBUFFX2)                                             0.2891   -0.0432 @   0.7496 f
  U1821/Z (NBUFFX2)                                               0.0378    0.0783     0.8279 f
  mem_cmd_o[32] (net)                           1       5.5675              0.0000     0.8279 f
  mem_cmd_o[32] (out)                                             0.0378   -0.0022 &   0.8256 f
  data arrival time                                                                    0.8256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9256


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3857     0.3857
  fifo_0__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.1771    0.0000     0.3857 r
  fifo_0__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1388    0.2371 @   0.6227 r
  fifo_0__mem_fifo/dff/data_o[9] (net)          2      40.2413              0.0000     0.6227 r
  fifo_0__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.6227 r
  fifo_0__mem_fifo/data_o[9] (net)                     40.2413              0.0000     0.6227 r
  fifo_0__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_2)                    0.0000     0.6227 r
  fifo_lo[7] (net)                                     40.2413              0.0000     0.6227 r
  U1774/IN1 (MUX21X1)                                             0.1389   -0.0256 @   0.5971 r
  U1774/Q (MUX21X1)                                               0.2974    0.2096 @   0.8067 r
  io_cmd_o[9] (net)                             4      89.7844              0.0000     0.8067 r
  U1775/INP (NBUFFX2)                                             0.2974   -0.0726 @   0.7341 r
  U1775/Z (NBUFFX2)                                               0.0399    0.0915     0.8256 r
  mem_cmd_o[9] (net)                            1       2.8808              0.0000     0.8256 r
  mem_cmd_o[9] (out)                                              0.0399    0.0000 &   0.8257 r
  data arrival time                                                                    0.8257

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8257
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9257


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3898     0.3898
  fifo_0__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.1792    0.0000     0.3898 r
  fifo_0__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.0559    0.1988     0.5886 r
  fifo_0__mem_fifo/dff/data_o[13] (net)         2      11.1325              0.0000     0.5886 r
  fifo_0__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.5886 r
  fifo_0__mem_fifo/data_o[13] (net)                    11.1325              0.0000     0.5886 r
  fifo_0__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_2)                   0.0000     0.5886 r
  fifo_lo[11] (net)                                    11.1325              0.0000     0.5886 r
  U1782/IN1 (MUX21X1)                                             0.0559    0.0003 &   0.5889 r
  U1782/Q (MUX21X1)                                               0.3730    0.2134 @   0.8023 r
  io_cmd_o[13] (net)                            4     111.7008              0.0000     0.8023 r
  io_cmd_o[13] (out)                                              0.3730    0.0239 @   0.8262 r
  data arrival time                                                                    0.8262

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8262
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9262


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff/data_r_reg_11_/CLK (DFFX1)                 0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff/data_r_reg_11_/Q (DFFX1)                   0.0368    0.2068     0.5943 f
  fifo_1__mem_fifo/dff/data_o[11] (net)         2       5.4481              0.0000     0.5943 f
  fifo_1__mem_fifo/dff/data_o[11] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.5943 f
  fifo_1__mem_fifo/data_o[11] (net)                     5.4481              0.0000     0.5943 f
  fifo_1__mem_fifo/data_o[11] (bsg_one_fifo_width_p570_3)                   0.0000     0.5943 f
  fifo_lo[58] (net)                                     5.4481              0.0000     0.5943 f
  U1778/IN2 (MUX21X1)                                             0.0368    0.0000 &   0.5943 f
  U1778/Q (MUX21X1)                                               0.2415    0.1779 @   0.7722 f
  io_cmd_o[11] (net)                            4      73.3653              0.0000     0.7722 f
  U1779/INP (NBUFFX2)                                             0.2415   -0.0069 @   0.7653 f
  U1779/Z (NBUFFX2)                                               0.0310    0.0710     0.8362 f
  mem_cmd_o[11] (net)                           1       1.7372              0.0000     0.8362 f
  mem_cmd_o[11] (out)                                             0.0310   -0.0099 &   0.8263 f
  data arrival time                                                                    0.8263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9263


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2578    0.2848 @   0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (net)                           78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6722 r
  n2386 (net)                                          78.1615              0.0000     0.6722 r
  U1899/IN1 (AND2X1)                                              0.2578    0.0003 @   0.6725 r
  U1899/Q (AND2X1)                                                0.1879    0.1623 @   0.8348 r
  io_cmd_o[78] (net)                            4      55.8756              0.0000     0.8348 r
  io_cmd_o[78] (out)                                              0.1879   -0.0085 @   0.8263 r
  data arrival time                                                                    0.8263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9263


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[65]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.1791    0.0000     0.3874 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.2578    0.2848 @   0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    24      78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (net)                           78.1615              0.0000     0.6722 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.6722 r
  n2386 (net)                                          78.1615              0.0000     0.6722 r
  U1873/IN1 (AND2X1)                                              0.2578   -0.0005 @   0.6717 r
  U1873/Q (AND2X1)                                                0.1964    0.1648 @   0.8365 r
  io_cmd_o[65] (net)                            4      57.5622              0.0000     0.8365 r
  io_cmd_o[65] (out)                                              0.1971   -0.0101 @   0.8264 r
  data arrival time                                                                    0.8264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  clock reconvergence pessimism                                             0.0000     0.0000
  output external delay                                                    -0.1000    -0.1000
  data required time                                                                  -0.1000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                  -0.1000
  data arrival time                                                                   -0.8264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.9264


1
