// Seed: 3511785302
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = -1'b0;
  logic [7:0] id_5, id_6;
  localparam id_7 = -1;
  assign id_5[-1] = 1;
  localparam id_8 = 1;
  uwire id_9, id_10;
  logic [7:0] id_11 = id_6;
  wire id_12;
  id_13(
      -1
  );
  wire id_14;
  always begin : LABEL_0
    id_9 = 1;
  end
endmodule
module module_1 (
    input uwire id_0,
    input tri0  id_1,
    input wand  id_2
);
  wire id_4;
  wire id_5, id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4
  );
endmodule
