# aclk {FREQ_HZ 299997009 CLK_DOMAIN thz_pipeline_top_zynq_ultra_ps_e_0_0_pl_clk0 PHASE 0.0}
# Clock Domain: thz_pipeline_top_zynq_ultra_ps_e_0_0_pl_clk0
create_clock -name aclk -period 3.333 [get_ports aclk]
# Generated clocks
