//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Mon Nov 25 23:13:09 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// CLK                            I     1 clock
// RST_N                          I     1 reset
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkTestbench(CLK,
		   RST_N);
  input  CLK;
  input  RST_N;

  // ports of submodule pe
  wire [31 : 0] pe$getC;
  wire [15 : 0] pe$putA_in_a, pe$putB_in_b;
  wire pe$EN_putA, pe$EN_putB, pe$EN_putS, pe$EN_reset_mod, pe$putS_in_c;

  // submodule pe
  mk_pe pe(.CLK(CLK),
	   .RST_N(RST_N),
	   .putA_in_a(pe$putA_in_a),
	   .putB_in_b(pe$putB_in_b),
	   .putS_in_c(pe$putS_in_c),
	   .EN_putA(pe$EN_putA),
	   .EN_putB(pe$EN_putB),
	   .EN_putS(pe$EN_putS),
	   .EN_reset_mod(pe$EN_reset_mod),
	   .RDY_putA(),
	   .RDY_putB(),
	   .RDY_putS(),
	   .getA(),
	   .RDY_getA(),
	   .getB(),
	   .RDY_getB(),
	   .getC(pe$getC),
	   .RDY_getC(),
	   .getS(),
	   .RDY_getS(),
	   .validAB(),
	   .RDY_validAB(),
	   .RDY_reset_mod());

  // submodule pe
  assign pe$putA_in_a = 16'd3 ;
  assign pe$putB_in_b = 16'd4 ;
  assign pe$putS_in_c = 1'd1 ;
  assign pe$EN_putA = 1'd1 ;
  assign pe$EN_putB = 1'd1 ;
  assign pe$EN_putS = 1'd1 ;
  assign pe$EN_reset_mod = 1'd1 ;

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      $display("\n[TESTBENCH] Starting tests for mk_pe module...");
    if (RST_N != `BSV_RESET_VALUE)
      $display("[TESTBENCH] Resetting the module...");
    if (RST_N != `BSV_RESET_VALUE)
      $display("[TESTBENCH] Test 1: Basic MAC operation");
    if (RST_N != `BSV_RESET_VALUE)
      $display("The value of output: %b", pe$getC);
    if (RST_N != `BSV_RESET_VALUE) $finish(32'd1);
  end
  // synopsys translate_on
endmodule  // mkTestbench

