* Z:\mnt\design.r\spice\examples\4260.asc
M§Q1 N002 N005 N003 N003 IRL530NS_L
R1 N001 N002 5m
R2 N001 N010 49.9K
R3 N011 N010 1.74K
R4 N011 0 2.67K
R5 N003 N009 43.5K
R6 0 N009 3.57K
R7 N003 N012 24K
C2 N015 0 .1µ
C3 N016 0 68n
V1 N013 0 PWL(0 3.1 1 3.1 1.0001 3.1)
V2 N001 0 PWL(0 0 10u 0 100u 48 )
C4 N003 0 330µ
R8 0 N003 10
M§Q2 N003 N006 N004 N004 IRL530NS_L
V3 N006 0 PWL(0 0 4 0 4.0001 0)
R9 N005 N008 10
R10 0 N004 .05
V4 N014 0 PWL(0 3.1 1 3.1 1.0001 0 1.2 0 1.20001 0)
R11 N007 N008 100K
C1 N007 0 6.8n
C5 N010 0 0.1µ
XU1 N002 N001 MP_01 N010 N011 0 N013 MP_02 MP_03 MP_04 MP_05 N016 MP_06 N014 MP_07 MP_08 MP_09 N009 N015 N012 MP_10 MP_11 N003 N008 LTC4260 uvautoretry=1 ovautoretry=1 ocautoretry=1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 2
* Simulate shorts
* simulate board detection
.lib LTC4260.sub
.backanno
.end
