;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN <-127, 100
	ADD 270, 60
	SPL 0, -98
	MOV #102, -101
	MOV @-127, 100
	SUB @0, @80
	SUB @-127, 100
	MOV @127, 106
	SUB -207, <-120
	JMP @270, @0
	SUB #12, @20
	JMN -1, @-26
	MOV 1, <-1
	DJN -1, @-20
	ADD 3, @21
	SPL 0, -98
	MOV #102, -101
	SUB @127, 106
	ADD 270, 65
	SPL <12, #10
	SUB 70, 60
	MOV @121, 102
	SUB @12, @10
	ADD 3, @21
	ADD 3, @21
	JMN 700, 601
	ADD 270, 60
	SUB #92, @120
	ADD 130, 9
	MOV -7, <-20
	JMN 210, 60
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 106
	SPL 0, <-42
	SLT 0, -8
	SPL 0, <-42
	SLT -1, <-25
	SLT @13, 2
	SLT @13, 2
	JMN 210, 60
	JMN 210, 60
	SPL 0, <-42
	MOV -1, <-20
	JMN @12, #0
