
robot.elf:     file format elf32-littlenios2
robot.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x028001b4

Program Header:
    LOAD off    0x00001000 vaddr 0x02800000 paddr 0x02800000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x02800020 paddr 0x02800020 align 2**12
         filesz 0x0000e584 memsz 0x0000e584 flags r-x
    LOAD off    0x0000f5a4 vaddr 0x0280e5a4 paddr 0x028101b0 align 2**12
         filesz 0x00001c0c memsz 0x00001c0c flags rw-
    LOAD off    0x00011dbc vaddr 0x02811dbc paddr 0x02811dbc align 2**12
         filesz 0x00000000 memsz 0x000002ec flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  02800000  02800000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  02800020  02800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0000dfb0  028001b4  028001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000440  0280e164  0280e164  0000f164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001c0c  0280e5a4  028101b0  0000f5a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002ec  02811dbc  02811dbc  00011dbc  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  000111b0  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000d58  00000000  00000000  000111d8  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 000015d6  00000000  00000000  00011f30  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000259f3  00000000  00000000  00013506  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000830b  00000000  00000000  00038ef9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00014ebc  00000000  00000000  00041204  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001c24  00000000  00000000  000560c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002332  00000000  00000000  00057ce4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000c2d3  00000000  00000000  0005a016  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000010  00000000  00000000  000662ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000009e0  00000000  00000000  00066300  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0006a0e0  2**0
                  CONTENTS, READONLY
 18 .cpu          00000008  00000000  00000000  0006a0e3  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0006a0eb  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0006a0ec  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   00000009  00000000  00000000  0006a0ed  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    00000009  00000000  00000000  0006a0f6  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   00000009  00000000  00000000  0006a0ff  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 00000007  00000000  00000000  0006a108  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 00000022  00000000  00000000  0006a10f  2**0
                  CONTENTS, READONLY
 26 .sopcinfo     0006feb0  00000000  00000000  0006a131  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
02800000 l    d  .entry	00000000 .entry
02800020 l    d  .exceptions	00000000 .exceptions
028001b4 l    d  .text	00000000 .text
0280e164 l    d  .rodata	00000000 .rodata
0280e5a4 l    d  .rwdata	00000000 .rwdata
02811dbc l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
028001ec l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
028005a0 l     F .text	00000058 __sprint_r
0280e2c2 l     O .rodata	00000010 blanks.3452
0280e2b2 l     O .rodata	00000010 zeroes.3453
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
0280261c l     F .text	00000244 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
02804044 l     F .text	00000058 std
02804150 l     F .text	00000008 __fp_lock
02804158 l     F .text	00000008 __fp_unlock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
0280e5a4 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 locale.c
0281016c l     O .rwdata	00000004 charset
0280e2f8 l     O .rodata	00000030 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
0280e440 l     O .rodata	0000000c p05.2458
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_isinfd.c
00000000 l    df *ABS*	00000000 s_isnand.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
02808504 l     F .text	00000410 _fpadd_parts
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
02809630 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 alt_close.c
02809f6c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
02809fcc l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
0280a0d0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
0280a3b4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
0280a494 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
0280a5f4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
0280a824 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
02810194 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
0280aadc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0280ef60 l     O .rwdata	000000a4 dma_priv
0280f004 l     O .rwdata	0000001c dma_tx
0280f020 l     O .rwdata	0000001c dma_rx
0280f03c l     O .rwdata	00001060 jtag_uart
0281009c l     O .rwdata	000000c4 uart0
0280abf8 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_dma.c
0280ad50 l     F .text	000000a8 alt_avalon_dma_launch_txonly
0280adf8 l     F .text	000000a8 alt_avalon_dma_launch_rxonly
0280aea0 l     F .text	000003a4 alt_avalon_dma_ioctl
0280b5f4 l     F .text	000001c8 alt_avalon_dma_irq
0280b86c l     F .text	00000038 alt_dma_txchan_reg
0280b8a4 l     F .text	00000038 alt_dma_rxchan_reg
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0280bae4 l     F .text	00000228 altera_avalon_jtag_uart_irq
0280bd0c l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
0280c548 l     F .text	0000009c altera_avalon_uart_irq
0280c5e4 l     F .text	000000e0 altera_avalon_uart_rxirq
0280c6c4 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0280cab0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0280ccd8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0280cf5c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dma_rxchan_open.c
0280d014 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dma_txchan_open.c
0280d0cc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0280d570 l     F .text	000000d8 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
0280d6c0 l     F .text	000000f8 alt_file_locked
0280d944 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
0280df4c l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
0280e100 l     F .text	00000040 alt_sim_halt
02805e34 g     F .text	00000094 _mprec_log10
02805f20 g     F .text	00000088 __any_on
028076d8 g     F .text	00000070 _isatty_r
0280e418 g     O .rodata	00000028 __mprec_tinytens
0280a654 g     F .text	0000006c alt_main
02800478 g     F .text	000000a0 _puts_r
02811e18 g     O .bss	00000100 alt_irq
02807748 g     F .text	00000078 _lseek_r
028101b0 g       *ABS*	00000000 __flash_rwdata_start
02809024 g     F .text	00000088 __eqdf2
028120a8 g       *ABS*	00000000 __alt_heap_start
02800400 g     F .text	00000044 printf
02807190 g     F .text	00000068 __sseek
028040ac g     F .text	000000a4 __sinit
0280b7bc g     F .text	000000b0 alt_avalon_dma_init
02804db8 g     F .text	00000084 _setlocale_r
028041ac g     F .text	0000009c __sfmoreglue
0280a6e0 g     F .text	00000020 __malloc_unlock
028058b0 g     F .text	000000e0 memmove
0280419c g     F .text	00000010 _cleanup
02805fa8 g     F .text	000000bc _Balloc
02809134 g     F .text	00000088 __gtdf2
00000000  w      *UND*	00000000 __errno
02800000 g     F .entry	0000000c __reset
02800020 g       *ABS*	00000000 __flash_exceptions_start
02807664 g     F .text	00000074 _fstat_r
02811dd4 g     O .bss	00000004 errno
02811de0 g     O .bss	00000004 alt_argv
02818160 g       *ABS*	00000000 _gp
0280d074 g     F .text	00000058 alt_dma_txchan_open
028001f0 g     F .text	00000088 DoEnablePIOInterrupt
0280ede0 g     O .rwdata	00000180 alt_fd_list
028002d0 g     F .text	00000090 PIOISRInitial
0280d1f4 g     F .text	00000094 alt_find_dev
02805810 g     F .text	000000a0 memcpy
02804190 g     F .text	0000000c _cleanup_r
028092cc g     F .text	000000f8 __floatsidf
0280d648 g     F .text	00000078 alt_io_redirect
02809244 g     F .text	00000088 __ltdf2
0280e164 g       *ABS*	00000000 __DTOR_END__
02800518 g     F .text	00000014 puts
02805d84 g     F .text	000000b0 __ratio
0280bf24 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
02800444 g     F .text	00000034 _printf_r
0280976c g     F .text	00000008 __udivsi3
0280a2f0 g     F .text	000000c4 isatty
0280e328 g     O .rodata	000000c8 __mprec_tens
02804d94 g     F .text	00000008 __locale_charset
02811dc8 g     O .bss	00000004 __malloc_top_pad
02810168 g     O .rwdata	00000004 __mb_cur_max
02804d9c g     F .text	0000000c _localeconv_r
0280670c g     F .text	0000003c __i2b
02804778 g     F .text	0000049c __sfvwrite_r
02807118 g     F .text	00000070 _sbrk_r
028077c0 g     F .text	00000078 _read_r
0280e9a4 g     O .rwdata	0000000c __lc_ctype
02810188 g     O .rwdata	00000004 alt_max_fd
02809c6c g     F .text	00000138 __unpack_d
02807540 g     F .text	00000110 _fclose_r
02804010 g     F .text	00000034 fflush
02811dcc g     O .bss	00000004 __malloc_max_sbrked_mem
0280a130 g     F .text	000001c0 alt_irq_register
02808994 g     F .text	00000074 __adddf3
0280ac30 g     F .text	00000120 alt_avalon_dma_launch_bidir
02805c64 g     F .text	00000120 __b2d
0280cfbc g     F .text	00000058 alt_dma_rxchan_open
02807ea4 g     F .text	00000660 __umoddi3
0280a500 g     F .text	000000f4 lseek
02810164 g     O .rwdata	00000004 _global_impure_ptr
02806ab4 g     F .text	000005f4 _realloc_r
028120a8 g       *ABS*	00000000 __bss_end
0280d478 g     F .text	000000f8 alt_iic_isr_register
0280da3c g     F .text	0000010c alt_tick
02807838 g     F .text	0000066c __udivdi3
0280e3f0 g     O .rodata	00000028 __mprec_bigtens
02806994 g     F .text	00000120 __s2b
0280949c g     F .text	00000194 __floatunsidf
02805b84 g     F .text	00000060 __mcmp
0280c480 g     F .text	000000c8 altera_avalon_uart_init
02804178 g     F .text	00000018 __fp_lock_all
0280d430 g     F .text	00000048 alt_ic_irq_enabled
0280d9a4 g     F .text	00000098 alt_alarm_stop
02811dd8 g     O .bss	00000004 alt_irq_active
028000ec g     F .exceptions	000000c8 alt_irq_handler
0280edb8 g     O .rwdata	00000028 alt_dev_null
0280ce8c g     F .text	0000001c alt_dcache_flush_all
02805a50 g     F .text	00000070 __hi0bits
028093c4 g     F .text	000000d8 __fixdfsi
028101b0 g       *ABS*	00000000 __ram_rwdata_end
02810180 g     O .rwdata	00000008 alt_dev_list
0280b420 g     F .text	00000080 alt_avalon_dma_space
0280a9b8 g     F .text	00000124 write
0280e5a4 g       *ABS*	00000000 __ram_rodata_end
02809ff8 g     F .text	000000d8 fstat
02806874 g     F .text	00000120 __pow5mult
02811dbc g     O .bss	00000004 __nlocale_changed
02809774 g     F .text	00000008 __umodsi3
028120a8 g       *ABS*	00000000 end
0280cb10 g     F .text	000001c8 altera_avalon_uart_write
0280ba24 g     F .text	000000c0 altera_avalon_jtag_uart_init
0280e160 g       *ABS*	00000000 __CTOR_LIST__
03000000 g       *ABS*	00000000 __alt_stack_pointer
0280c3e0 g     F .text	00000058 altera_avalon_uart_write_fd
028098d8 g     F .text	00000080 __clzsi2
0280c438 g     F .text	00000048 altera_avalon_uart_close_fd
0280c148 g     F .text	00000240 altera_avalon_jtag_uart_write
0280409c g     F .text	00000004 __sfp_lock_acquire
0280572c g     F .text	000000e4 memchr
028005f8 g     F .text	00001ec4 ___vfprintf_internal_r
02804464 g     F .text	00000314 _free_r
0280b4a0 g     F .text	00000154 alt_avalon_dma_send
0280df50 g     F .text	000001b0 __call_exitprocs
028101a0 g     O .rwdata	00000008 alt_dma_txchan_list
02811dc0 g     O .bss	00000004 __mlocale_changed
02810174 g     O .rwdata	00000004 __malloc_sbrk_base
028001b4 g     F .text	0000003c _start
02811de8 g     O .bss	00000004 _alt_tick_rate
0280636c g     F .text	0000014c __lshift
02811dec g     O .bss	00000004 _alt_nticks
0280a700 g     F .text	00000124 read
0280ab70 g     F .text	00000088 alt_sys_init
0280de18 g     F .text	00000134 __register_exitproc
028064b8 g     F .text	00000254 __multiply
0280bdbc g     F .text	00000074 altera_avalon_jtag_uart_close
0280977c g     F .text	00000038 __mulsi3
0280e5a4 g       *ABS*	00000000 __ram_rwdata_start
0280e164 g       *ABS*	00000000 __ram_rodata_start
02811df0 g     O .bss	00000028 __malloc_current_mallinfo
02806064 g     F .text	0000017c __d2b
0280b8dc g     F .text	00000058 altera_avalon_jtag_uart_read_fd
0280dc88 g     F .text	000000d0 alt_get_fd
02809da4 g     F .text	000000c8 __fpcmp_parts_d
02800000 g       *ABS*	00000000 __alt_mem_sdram_ctrl
028074d0 g     F .text	00000070 _close_r
0280dda4 g     F .text	00000074 memcmp
0280b98c g     F .text	00000048 altera_avalon_jtag_uart_close_fd
028120a8 g       *ABS*	00000000 __alt_stack_base
0280b9d4 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
028024e0 g     F .text	0000013c __swsetup_r
02808dcc g     F .text	00000258 __divdf3
02804248 g     F .text	000000f0 __sfp
02805ec8 g     F .text	00000058 __copybits
0280e9b0 g     O .rwdata	00000408 __malloc_av_
028040a8 g     F .text	00000004 __sinit_lock_release
02808a08 g     F .text	000003c4 __muldf3
02807274 g     F .text	00000060 __sread
0280db68 g     F .text	00000120 alt_find_file
0280cea8 g     F .text	000000b4 alt_dev_llist_insert
0280a6c0 g     F .text	00000020 __malloc_lock
0280a8fc g     F .text	000000bc sbrk
02803e14 g     F .text	000001fc _fflush_r
02807408 g     F .text	000000c8 _calloc_r
02811dbc g       *ABS*	00000000 __bss_start
02805990 g     F .text	00000098 memset
028003a8 g     F .text	00000058 main
0280b288 g     F .text	00000044 alt_avalon_dma_rx_ioctl
02811de4 g     O .bss	00000004 alt_envp
02811dd0 g     O .bss	00000004 __malloc_max_total_mem
0280b934 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
02807188 g     F .text	00000008 __sclose
03000000 g       *ABS*	00000000 __alt_heap_limit
02807650 g     F .text	00000014 fclose
02811f18 g     O .bss	00000190 _atexit0
02802860 g     F .text	000015b4 _dtoa_r
02804fec g     F .text	00000740 _malloc_r
0281018c g     O .rwdata	00000004 alt_errno
02804cdc g     F .text	000000b8 _fwalk
028096ac g     F .text	00000060 __divsi3
0280e44c g     O .rodata	00000014 __thenan_df
02804338 g     F .text	0000012c _malloc_trim_r
0280e164 g       *ABS*	00000000 __CTOR_END__
028072d4 g     F .text	000000bc strcmp
0280e164 g       *ABS*	00000000 __flash_rodata_start
0280e164 g       *ABS*	00000000 __DTOR_LIST__
028090ac g     F .text	00000088 __nedf2
0280ab3c g     F .text	00000034 alt_irq_init
0280a884 g     F .text	00000078 alt_release_fd
0280e460 g     O .rodata	00000100 __clz_tab
02811dc4 g     O .bss	00000004 _PathLocale
0280dd58 g     F .text	00000014 atexit
02807390 g     F .text	00000078 _write_r
02804e3c g     F .text	0000001c setlocale
02810160 g     O .rwdata	00000004 _impure_ptr
02811ddc g     O .bss	00000004 alt_argc
0280d190 g     F .text	00000064 _do_dtors
02800020 g       .exceptions	00000000 alt_irq_entry
02805be4 g     F .text	00000080 __ulp
028070a8 g     F .text	00000040 __isinfd
02804160 g     F .text	00000018 __fp_unlock_all
02810178 g     O .rwdata	00000008 alt_fs_list
02800020 g       *ABS*	00000000 __ram_exceptions_start
02804da8 g     F .text	00000010 localeconv
0280d2a4 g     F .text	00000050 alt_ic_isr_register
028101b0 g       *ABS*	00000000 _edata
0280c388 g     F .text	00000058 altera_avalon_uart_read_fd
028120a8 g       *ABS*	00000000 _end
028001b4 g       *ABS*	00000000 __ram_exceptions_end
02800360 g     F .text	00000048 PIOISR
0280be30 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
0280d390 g     F .text	000000a0 alt_ic_irq_disable
028071f8 g     F .text	0000007c __swrite
02810170 g     O .rwdata	00000004 __malloc_trim_threshold
0280db48 g     F .text	00000020 altera_nios2_qsys_irq_init
0280dd6c g     F .text	00000038 exit
02804c14 g     F .text	000000c8 _fwalk_reent
028061e0 g     F .text	0000018c __mdiff
0280970c g     F .text	00000060 __modsi3
03000000 g       *ABS*	00000000 __alt_data_end
02800020 g     F .exceptions	00000000 alt_exception
028040a0 g     F .text	00000004 __sfp_lock_release
0280c820 g     F .text	00000060 altera_avalon_uart_close
0280e140 g     F .text	00000020 _exit
028070e8 g     F .text	00000030 __isnand
0280cd38 g     F .text	00000154 alt_alarm_start
028097b4 g     F .text	00000124 __muldi3
02804e58 g     F .text	00000194 __smakebuf_r
0280052c g     F .text	00000074 strlen
0280d7b8 g     F .text	0000018c open
028091bc g     F .text	00000088 __gedf2
0280d288 g     F .text	0000001c alt_icache_flush_all
02810190 g     O .rwdata	00000004 alt_priority_mask
0280d2f4 g     F .text	0000009c alt_ic_irq_enable
028024bc g     F .text	00000024 __vfprintf_internal
0280c880 g     F .text	00000230 altera_avalon_uart_read
0280b2cc g     F .text	00000154 alt_avalon_dma_prepare
02808914 g     F .text	00000080 __subdf3
02800278 g     F .text	00000058 DoDisablePIOInterrupt
02810198 g     O .rwdata	00000008 alt_dma_rxchan_list
02805ac0 g     F .text	000000c4 __lo0bits
028101a8 g     O .rwdata	00000008 alt_alarm_list
0280d12c g     F .text	00000064 _do_ctors
02809e6c g     F .text	00000100 close
0280a414 g     F .text	00000080 alt_load
02809958 g     F .text	00000314 __pack_d
0280b244 g     F .text	00000044 alt_avalon_dma_tx_ioctl
00000000  w      *UND*	00000000 free
028040a4 g     F .text	00000004 __sinit_lock_acquire
02806748 g     F .text	0000012c __multadd
02805a28 g     F .text	00000028 _Bfree



Disassembly of section .entry:

02800000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 2800000:	0040a034 	movhi	at,640
    ori r1, r1, %lo(_start)
 2800004:	08406d14 	ori	at,at,436
    jmp r1
 2800008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

02800020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
 2800020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
 2800024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
 2800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 280002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 2800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 2800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 2800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 280003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 2800040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
 2800044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
 2800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 280004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 2800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 2800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 2800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 280005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 2800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 2800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 2800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 280006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 2800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 2800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 2800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 280007c:	10000326 	beq	r2,zero,280008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 2800080:	20000226 	beq	r4,zero,280008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 2800084:	28000ec0 	call	28000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 2800088:	00000306 	br	2800098 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 280008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 2800090:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
 2800094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 2800098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 280009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 28000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 28000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 28000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 28000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 28000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 28000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 28000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 28000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 28000c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
 28000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 28000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 28000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 28000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 28000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 28000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 28000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 28000e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
 28000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 28000e8:	ef80083a 	eret

028000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 28000ec:	defff904 	addi	sp,sp,-28
 28000f0:	dfc00615 	stw	ra,24(sp)
 28000f4:	df000515 	stw	fp,20(sp)
 28000f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 28000fc:	0005313a 	rdctl	r2,ipending
 2800100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 2800104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 2800108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 280010c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 2800110:	00800044 	movi	r2,1
 2800114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 2800118:	e0ffff17 	ldw	r3,-4(fp)
 280011c:	e0bffe17 	ldw	r2,-8(fp)
 2800120:	1884703a 	and	r2,r3,r2
 2800124:	1005003a 	cmpeq	r2,r2,zero
 2800128:	1000161e 	bne	r2,zero,2800184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 280012c:	e0bffd17 	ldw	r2,-12(fp)
 2800130:	00c0a074 	movhi	r3,641
 2800134:	18c78604 	addi	r3,r3,7704
 2800138:	100490fa 	slli	r2,r2,3
 280013c:	10c5883a 	add	r2,r2,r3
 2800140:	11400017 	ldw	r5,0(r2)
 2800144:	e0bffd17 	ldw	r2,-12(fp)
 2800148:	00c0a074 	movhi	r3,641
 280014c:	18c78604 	addi	r3,r3,7704
 2800150:	100490fa 	slli	r2,r2,3
 2800154:	10c5883a 	add	r2,r2,r3
 2800158:	10800104 	addi	r2,r2,4
 280015c:	11000017 	ldw	r4,0(r2)
 2800160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 2800164:	0005313a 	rdctl	r2,ipending
 2800168:	e0bffb15 	stw	r2,-20(fp)

  return active;
 280016c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 2800170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 2800174:	e0bfff17 	ldw	r2,-4(fp)
 2800178:	1004c03a 	cmpne	r2,r2,zero
 280017c:	103fe31e 	bne	r2,zero,280010c <alt_irq_handler+0x20>
 2800180:	00000706 	br	28001a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 2800184:	e0bffe17 	ldw	r2,-8(fp)
 2800188:	1085883a 	add	r2,r2,r2
 280018c:	e0bffe15 	stw	r2,-8(fp)
      i++;
 2800190:	e0bffd17 	ldw	r2,-12(fp)
 2800194:	10800044 	addi	r2,r2,1
 2800198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 280019c:	003fde06 	br	2800118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 28001a0:	e037883a 	mov	sp,fp
 28001a4:	dfc00117 	ldw	ra,4(sp)
 28001a8:	df000017 	ldw	fp,0(sp)
 28001ac:	dec00204 	addi	sp,sp,8
 28001b0:	f800283a 	ret

Disassembly of section .text:

028001b4 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 28001b4:	06c0c034 	movhi	sp,768
    ori sp, sp, %lo(__alt_stack_pointer)
 28001b8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
 28001bc:	0680a074 	movhi	gp,641
    ori gp, gp, %lo(_gp)
 28001c0:	d6a05814 	ori	gp,gp,33120
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 28001c4:	0080a074 	movhi	r2,641
    ori r2, r2, %lo(__bss_start)
 28001c8:	10876f14 	ori	r2,r2,7612

    movhi r3, %hi(__bss_end)
 28001cc:	00c0a074 	movhi	r3,641
    ori r3, r3, %lo(__bss_end)
 28001d0:	18c82a14 	ori	r3,r3,8360

    beq r2, r3, 1f
 28001d4:	10c00326 	beq	r2,r3,28001e4 <_start+0x30>

0:
    stw zero, (r2)
 28001d8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 28001dc:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 28001e0:	10fffd36 	bltu	r2,r3,28001d8 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 28001e4:	280a4140 	call	280a414 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 28001e8:	280a6540 	call	280a654 <alt_main>

028001ec <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 28001ec:	003fff06 	br	28001ec <alt_after_alt_main>

028001f0 <DoEnablePIOInterrupt>:
void PIOISRInitial(sPIO_s *spio ); /* initial pio ISR function */
void PIOISR(sPIO_s *spio, unsigned int id); /* pio ISR */

//Enable pio Interrupt Routine
void DoEnablePIOInterrupt(sPIO_s *spio)
{
 28001f0:	defffc04 	addi	sp,sp,-16
 28001f4:	dfc00315 	stw	ra,12(sp)
 28001f8:	df000215 	stw	fp,8(sp)
 28001fc:	df000204 	addi	fp,sp,8
 2800200:	e13fff15 	stw	r4,-4(fp)
    int i;
#ifdef BUTTON1_BASE
    printf("[MSG][pio]Find BUTTON and start initial pio interrupt.\n");
 2800204:	0100a074 	movhi	r4,641
 2800208:	21385904 	addi	r4,r4,-7836
 280020c:	28005180 	call	2800518 <puts>

    i = alt_irq_register( spio->uiIRQ,    /* register IRQ number */
 2800210:	e0bfff17 	ldw	r2,-4(fp)
 2800214:	11000117 	ldw	r4,4(r2)
 2800218:	e0bfff17 	ldw	r2,-4(fp)
 280021c:	10800717 	ldw	r2,28(r2)
 2800220:	100d883a 	mov	r6,r2
 2800224:	e17fff17 	ldw	r5,-4(fp)
 2800228:	280a1300 	call	280a130 <alt_irq_register>
 280022c:	e0bffe15 	stw	r2,-8(fp)
                          spio,           /* pointer to any passed context */
                          spio->ISRFun_p);/* register ISR function */
    /* Setting pio interrupt register */
    IOWR(spio->uiBase, 2, 0x07); /* Set buttion[2:0] pio interrupt */
 2800230:	e0bfff17 	ldw	r2,-4(fp)
 2800234:	10800017 	ldw	r2,0(r2)
 2800238:	10800204 	addi	r2,r2,8
 280023c:	1007883a 	mov	r3,r2
 2800240:	008001c4 	movi	r2,7
 2800244:	18800035 	stwio	r2,0(r3)
    IOWR(spio->uiBase, 3, 0);  /* Clear edgecapture flag */
 2800248:	e0bfff17 	ldw	r2,-4(fp)
 280024c:	10800017 	ldw	r2,0(r2)
 2800250:	10800304 	addi	r2,r2,12
 2800254:	10000035 	stwio	zero,0(r2)
    printf("[MSG][pio]pio interrupt is activated.\n");
 2800258:	0100a074 	movhi	r4,641
 280025c:	21386704 	addi	r4,r4,-7780
 2800260:	28005180 	call	2800518 <puts>
#else
    printf("[MSG][pio]Can't find BUTTON pio peripheral. \n");
#endif
}
 2800264:	e037883a 	mov	sp,fp
 2800268:	dfc00117 	ldw	ra,4(sp)
 280026c:	df000017 	ldw	fp,0(sp)
 2800270:	dec00204 	addi	sp,sp,8
 2800274:	f800283a 	ret

02800278 <DoDisablePIOInterrupt>:

void DoDisablePIOInterrupt(sPIO_s *spio)/* disable pio interrupt */
{
 2800278:	defffd04 	addi	sp,sp,-12
 280027c:	dfc00215 	stw	ra,8(sp)
 2800280:	df000115 	stw	fp,4(sp)
 2800284:	df000104 	addi	fp,sp,4
 2800288:	e13fff15 	stw	r4,-4(fp)
     alt_irq_register(spio->uiIRQ, 0, 0); /* disable pio */
 280028c:	e0bfff17 	ldw	r2,-4(fp)
 2800290:	11000117 	ldw	r4,4(r2)
 2800294:	000b883a 	mov	r5,zero
 2800298:	000d883a 	mov	r6,zero
 280029c:	280a1300 	call	280a130 <alt_irq_register>
     IOWR(spio->uiBase, 2, 0); /* Stop pio Interrupt */
 28002a0:	e0bfff17 	ldw	r2,-4(fp)
 28002a4:	10800017 	ldw	r2,0(r2)
 28002a8:	10800204 	addi	r2,r2,8
 28002ac:	10000035 	stwio	zero,0(r2)
     printf("[MSG][pio]pio interrupt is disabled.\n");
 28002b0:	0100a074 	movhi	r4,641
 28002b4:	21387104 	addi	r4,r4,-7740
 28002b8:	28005180 	call	2800518 <puts>
}
 28002bc:	e037883a 	mov	sp,fp
 28002c0:	dfc00117 	ldw	ra,4(sp)
 28002c4:	df000017 	ldw	fp,0(sp)
 28002c8:	dec00204 	addi	sp,sp,8
 28002cc:	f800283a 	ret

028002d0 <PIOISRInitial>:


void PIOISRInitial(sPIO_s *spio ){
 28002d0:	defffd04 	addi	sp,sp,-12
 28002d4:	dfc00215 	stw	ra,8(sp)
 28002d8:	df000115 	stw	fp,4(sp)
 28002dc:	df000104 	addi	fp,sp,4
 28002e0:	e13fff15 	stw	r4,-4(fp)
    // initial pio
    #ifdef BUTTON1_BASE
        printf("[MSG][pio]Find BTTON pio and start initial process.\n");
 28002e4:	0100a074 	movhi	r4,641
 28002e8:	21387b04 	addi	r4,r4,-7700
 28002ec:	28005180 	call	2800518 <puts>
        spio->uiBase = BUTTON1_BASE;  /* store button base 	 	  */
 28002f0:	e0ffff17 	ldw	r3,-4(fp)
 28002f4:	00804034 	movhi	r2,256
 28002f8:	10801404 	addi	r2,r2,80
 28002fc:	18800015 	stw	r2,0(r3)
        spio->uiIRQ  = BUTTON1_IRQ;   /* store button IRQ number   */
 2800300:	e0ffff17 	ldw	r3,-4(fp)
 2800304:	00800104 	movi	r2,4
 2800308:	18800115 	stw	r2,4(r3)
        spio->uiData = 0;            /* set Data variable 		  */
 280030c:	e0bfff17 	ldw	r2,-4(fp)
 2800310:	10000215 	stw	zero,8(r2)
        spio->uiDirection= 0;        /* set Direction variable    */
 2800314:	e0bfff17 	ldw	r2,-4(fp)
 2800318:	10000315 	stw	zero,12(r2)
        spio->uiInterrupt = 0;       /* clear interrupt variable  */
 280031c:	e0bfff17 	ldw	r2,-4(fp)
 2800320:	10000415 	stw	zero,16(r2)
        spio->uiEdgeCapture = 0;     /* set edge capture variable */
 2800324:	e0bfff17 	ldw	r2,-4(fp)
 2800328:	10000515 	stw	zero,20(r2)
        spio->uiPressCnt = 0;     	 /* set edge capture variable */
 280032c:	e0bfff17 	ldw	r2,-4(fp)
 2800330:	10000615 	stw	zero,24(r2)
        spio->ISRFun_p = PIOISR;  	 /* set ISR function name 	  */
 2800334:	e0ffff17 	ldw	r3,-4(fp)
 2800338:	0080a034 	movhi	r2,640
 280033c:	1080d804 	addi	r2,r2,864
 2800340:	18800715 	stw	r2,28(r3)
        DoEnablePIOInterrupt(spio);  /* Enable interrupt 		  */
 2800344:	e13fff17 	ldw	r4,-4(fp)
 2800348:	28001f00 	call	28001f0 <DoEnablePIOInterrupt>
    #else
        printf("[MSG][pio]Can't find BUTTON pio.\n");
    #endif
}
 280034c:	e037883a 	mov	sp,fp
 2800350:	dfc00117 	ldw	ra,4(sp)
 2800354:	df000017 	ldw	fp,0(sp)
 2800358:	dec00204 	addi	sp,sp,8
 280035c:	f800283a 	ret

02800360 <PIOISR>:

// adjust Freq base on phase
void PIOISR(sPIO_s *spio, unsigned int id) {
 2800360:	defffd04 	addi	sp,sp,-12
 2800364:	df000215 	stw	fp,8(sp)
 2800368:	df000204 	addi	fp,sp,8
 280036c:	e13ffe15 	stw	r4,-8(fp)
 2800370:	e17fff15 	stw	r5,-4(fp)
    IOWR(spio->uiBase, 3, 0);  /* Clear edgecapture flag */
 2800374:	e0bffe17 	ldw	r2,-8(fp)
 2800378:	10800017 	ldw	r2,0(r2)
 280037c:	10800304 	addi	r2,r2,12
 2800380:	10000035 	stwio	zero,0(r2)
    spio->uiPressCnt++;        /* accumulate interrupt times */
 2800384:	e0bffe17 	ldw	r2,-8(fp)
 2800388:	10800617 	ldw	r2,24(r2)
 280038c:	10c00044 	addi	r3,r2,1
 2800390:	e0bffe17 	ldw	r2,-8(fp)
 2800394:	10c00615 	stw	r3,24(r2)
}
 2800398:	e037883a 	mov	sp,fp
 280039c:	df000017 	ldw	fp,0(sp)
 28003a0:	dec00104 	addi	sp,sp,4
 28003a4:	f800283a 	ret

028003a8 <main>:
#include "pio.c" /* 宣告pio函數 */

extern void PIOISRInitial(sPIO_s *sPIO ); /* decalare external initial PIO ISR function */

int main()/* C 主程式 */
{
 28003a8:	defff404 	addi	sp,sp,-48
 28003ac:	dfc00b15 	stw	ra,44(sp)
 28003b0:	df000a15 	stw	fp,40(sp)
 28003b4:	df000a04 	addi	fp,sp,40
  unsigned int tmp;
  sPIO_s sPIO; /* 宣告PIO 結構變數*/
  printf("PIO interrupt experimental!\n");
 28003b8:	0100a074 	movhi	r4,641
 28003bc:	21388804 	addi	r4,r4,-7648
 28003c0:	28005180 	call	2800518 <puts>
  PIOISRInitial(&sPIO); /* 初始化ISR函數 */
 28003c4:	e13ff704 	addi	r4,fp,-36
 28003c8:	28002d00 	call	28002d0 <PIOISRInitial>
  tmp = sPIO.uiPressCnt;
 28003cc:	e0bffd17 	ldw	r2,-12(fp)
 28003d0:	e0bff615 	stw	r2,-40(fp)
 28003d4:	00000006 	br	28003d8 <main+0x30>
  while(1)
  {
      if(tmp != sPIO.uiPressCnt)
 28003d8:	e0fffd17 	ldw	r3,-12(fp)
 28003dc:	e0bff617 	ldw	r2,-40(fp)
 28003e0:	18bffd26 	beq	r3,r2,28003d8 <main+0x30>
      {
    	  printf("Press Counter=%3d.\n", sPIO.uiPressCnt);
 28003e4:	e17ffd17 	ldw	r5,-12(fp)
 28003e8:	0100a074 	movhi	r4,641
 28003ec:	21388f04 	addi	r4,r4,-7620
 28003f0:	28004000 	call	2800400 <printf>
    	  tmp = sPIO.uiPressCnt;
 28003f4:	e0bffd17 	ldw	r2,-12(fp)
 28003f8:	e0bff615 	stw	r2,-40(fp)
      }
  }
 28003fc:	003ff606 	br	28003d8 <main+0x30>

02800400 <printf>:
 2800400:	defffb04 	addi	sp,sp,-20
 2800404:	dfc00115 	stw	ra,4(sp)
 2800408:	d9400215 	stw	r5,8(sp)
 280040c:	d9800315 	stw	r6,12(sp)
 2800410:	d9c00415 	stw	r7,16(sp)
 2800414:	0080a074 	movhi	r2,641
 2800418:	10805804 	addi	r2,r2,352
 280041c:	10c00017 	ldw	r3,0(r2)
 2800420:	200b883a 	mov	r5,r4
 2800424:	d8800204 	addi	r2,sp,8
 2800428:	19000217 	ldw	r4,8(r3)
 280042c:	100d883a 	mov	r6,r2
 2800430:	d8800015 	stw	r2,0(sp)
 2800434:	28024bc0 	call	28024bc <__vfprintf_internal>
 2800438:	dfc00117 	ldw	ra,4(sp)
 280043c:	dec00504 	addi	sp,sp,20
 2800440:	f800283a 	ret

02800444 <_printf_r>:
 2800444:	defffc04 	addi	sp,sp,-16
 2800448:	dfc00115 	stw	ra,4(sp)
 280044c:	d9800215 	stw	r6,8(sp)
 2800450:	d9c00315 	stw	r7,12(sp)
 2800454:	280d883a 	mov	r6,r5
 2800458:	21400217 	ldw	r5,8(r4)
 280045c:	d8c00204 	addi	r3,sp,8
 2800460:	180f883a 	mov	r7,r3
 2800464:	d8c00015 	stw	r3,0(sp)
 2800468:	28005f80 	call	28005f8 <___vfprintf_internal_r>
 280046c:	dfc00117 	ldw	ra,4(sp)
 2800470:	dec00404 	addi	sp,sp,16
 2800474:	f800283a 	ret

02800478 <_puts_r>:
 2800478:	defff604 	addi	sp,sp,-40
 280047c:	dc400715 	stw	r17,28(sp)
 2800480:	2023883a 	mov	r17,r4
 2800484:	2809883a 	mov	r4,r5
 2800488:	dfc00915 	stw	ra,36(sp)
 280048c:	dcc00815 	stw	r19,32(sp)
 2800490:	2827883a 	mov	r19,r5
 2800494:	280052c0 	call	280052c <strlen>
 2800498:	89400217 	ldw	r5,8(r17)
 280049c:	00c0a074 	movhi	r3,641
 28004a0:	18f89404 	addi	r3,r3,-7600
 28004a4:	01c00044 	movi	r7,1
 28004a8:	12000044 	addi	r8,r2,1
 28004ac:	d8c00515 	stw	r3,20(sp)
 28004b0:	d9c00615 	stw	r7,24(sp)
 28004b4:	d8c00304 	addi	r3,sp,12
 28004b8:	01c00084 	movi	r7,2
 28004bc:	8809883a 	mov	r4,r17
 28004c0:	d80d883a 	mov	r6,sp
 28004c4:	d8c00015 	stw	r3,0(sp)
 28004c8:	dcc00315 	stw	r19,12(sp)
 28004cc:	da000215 	stw	r8,8(sp)
 28004d0:	d9c00115 	stw	r7,4(sp)
 28004d4:	d8800415 	stw	r2,16(sp)
 28004d8:	28047780 	call	2804778 <__sfvwrite_r>
 28004dc:	00ffffc4 	movi	r3,-1
 28004e0:	10000626 	beq	r2,zero,28004fc <_puts_r+0x84>
 28004e4:	1805883a 	mov	r2,r3
 28004e8:	dfc00917 	ldw	ra,36(sp)
 28004ec:	dcc00817 	ldw	r19,32(sp)
 28004f0:	dc400717 	ldw	r17,28(sp)
 28004f4:	dec00a04 	addi	sp,sp,40
 28004f8:	f800283a 	ret
 28004fc:	00c00284 	movi	r3,10
 2800500:	1805883a 	mov	r2,r3
 2800504:	dfc00917 	ldw	ra,36(sp)
 2800508:	dcc00817 	ldw	r19,32(sp)
 280050c:	dc400717 	ldw	r17,28(sp)
 2800510:	dec00a04 	addi	sp,sp,40
 2800514:	f800283a 	ret

02800518 <puts>:
 2800518:	0080a074 	movhi	r2,641
 280051c:	10805804 	addi	r2,r2,352
 2800520:	200b883a 	mov	r5,r4
 2800524:	11000017 	ldw	r4,0(r2)
 2800528:	28004781 	jmpi	2800478 <_puts_r>

0280052c <strlen>:
 280052c:	208000cc 	andi	r2,r4,3
 2800530:	2011883a 	mov	r8,r4
 2800534:	1000161e 	bne	r2,zero,2800590 <strlen+0x64>
 2800538:	20c00017 	ldw	r3,0(r4)
 280053c:	017fbff4 	movhi	r5,65279
 2800540:	297fbfc4 	addi	r5,r5,-257
 2800544:	01e02074 	movhi	r7,32897
 2800548:	39e02004 	addi	r7,r7,-32640
 280054c:	1945883a 	add	r2,r3,r5
 2800550:	11c4703a 	and	r2,r2,r7
 2800554:	00c6303a 	nor	r3,zero,r3
 2800558:	1886703a 	and	r3,r3,r2
 280055c:	18000c1e 	bne	r3,zero,2800590 <strlen+0x64>
 2800560:	280d883a 	mov	r6,r5
 2800564:	380b883a 	mov	r5,r7
 2800568:	21000104 	addi	r4,r4,4
 280056c:	20800017 	ldw	r2,0(r4)
 2800570:	1187883a 	add	r3,r2,r6
 2800574:	1946703a 	and	r3,r3,r5
 2800578:	0084303a 	nor	r2,zero,r2
 280057c:	10c4703a 	and	r2,r2,r3
 2800580:	103ff926 	beq	r2,zero,2800568 <strlen+0x3c>
 2800584:	20800007 	ldb	r2,0(r4)
 2800588:	10000326 	beq	r2,zero,2800598 <strlen+0x6c>
 280058c:	21000044 	addi	r4,r4,1
 2800590:	20800007 	ldb	r2,0(r4)
 2800594:	103ffd1e 	bne	r2,zero,280058c <strlen+0x60>
 2800598:	2205c83a 	sub	r2,r4,r8
 280059c:	f800283a 	ret

028005a0 <__sprint_r>:
 28005a0:	30800217 	ldw	r2,8(r6)
 28005a4:	defffe04 	addi	sp,sp,-8
 28005a8:	dc000015 	stw	r16,0(sp)
 28005ac:	dfc00115 	stw	ra,4(sp)
 28005b0:	3021883a 	mov	r16,r6
 28005b4:	0007883a 	mov	r3,zero
 28005b8:	1000061e 	bne	r2,zero,28005d4 <__sprint_r+0x34>
 28005bc:	1805883a 	mov	r2,r3
 28005c0:	30000115 	stw	zero,4(r6)
 28005c4:	dfc00117 	ldw	ra,4(sp)
 28005c8:	dc000017 	ldw	r16,0(sp)
 28005cc:	dec00204 	addi	sp,sp,8
 28005d0:	f800283a 	ret
 28005d4:	28047780 	call	2804778 <__sfvwrite_r>
 28005d8:	1007883a 	mov	r3,r2
 28005dc:	1805883a 	mov	r2,r3
 28005e0:	80000115 	stw	zero,4(r16)
 28005e4:	80000215 	stw	zero,8(r16)
 28005e8:	dfc00117 	ldw	ra,4(sp)
 28005ec:	dc000017 	ldw	r16,0(sp)
 28005f0:	dec00204 	addi	sp,sp,8
 28005f4:	f800283a 	ret

028005f8 <___vfprintf_internal_r>:
 28005f8:	defea404 	addi	sp,sp,-1392
 28005fc:	dd815815 	stw	r22,1376(sp)
 2800600:	dc015215 	stw	r16,1352(sp)
 2800604:	d9c15115 	stw	r7,1348(sp)
 2800608:	dfc15b15 	stw	ra,1388(sp)
 280060c:	df015a15 	stw	fp,1384(sp)
 2800610:	ddc15915 	stw	r23,1380(sp)
 2800614:	dd415715 	stw	r21,1372(sp)
 2800618:	dd015615 	stw	r20,1368(sp)
 280061c:	dcc15515 	stw	r19,1364(sp)
 2800620:	dc815415 	stw	r18,1360(sp)
 2800624:	dc415315 	stw	r17,1356(sp)
 2800628:	282d883a 	mov	r22,r5
 280062c:	3021883a 	mov	r16,r6
 2800630:	d9014f15 	stw	r4,1340(sp)
 2800634:	2804d9c0 	call	2804d9c <_localeconv_r>
 2800638:	10800017 	ldw	r2,0(r2)
 280063c:	d9c15117 	ldw	r7,1348(sp)
 2800640:	d8814915 	stw	r2,1316(sp)
 2800644:	d8814f17 	ldw	r2,1340(sp)
 2800648:	10000226 	beq	r2,zero,2800654 <___vfprintf_internal_r+0x5c>
 280064c:	10800e17 	ldw	r2,56(r2)
 2800650:	10020d26 	beq	r2,zero,2800e88 <___vfprintf_internal_r+0x890>
 2800654:	b080030b 	ldhu	r2,12(r22)
 2800658:	1080020c 	andi	r2,r2,8
 280065c:	10020e26 	beq	r2,zero,2800e98 <___vfprintf_internal_r+0x8a0>
 2800660:	b0800417 	ldw	r2,16(r22)
 2800664:	10020c26 	beq	r2,zero,2800e98 <___vfprintf_internal_r+0x8a0>
 2800668:	b200030b 	ldhu	r8,12(r22)
 280066c:	00800284 	movi	r2,10
 2800670:	40c0068c 	andi	r3,r8,26
 2800674:	18802f1e 	bne	r3,r2,2800734 <___vfprintf_internal_r+0x13c>
 2800678:	b080038f 	ldh	r2,14(r22)
 280067c:	10002d16 	blt	r2,zero,2800734 <___vfprintf_internal_r+0x13c>
 2800680:	b240038b 	ldhu	r9,14(r22)
 2800684:	b2800717 	ldw	r10,28(r22)
 2800688:	b2c00917 	ldw	r11,36(r22)
 280068c:	d9014f17 	ldw	r4,1340(sp)
 2800690:	dc402904 	addi	r17,sp,164
 2800694:	d8804004 	addi	r2,sp,256
 2800698:	00c10004 	movi	r3,1024
 280069c:	423fff4c 	andi	r8,r8,65533
 28006a0:	800d883a 	mov	r6,r16
 28006a4:	880b883a 	mov	r5,r17
 28006a8:	da002c0d 	sth	r8,176(sp)
 28006ac:	da402c8d 	sth	r9,178(sp)
 28006b0:	da803015 	stw	r10,192(sp)
 28006b4:	dac03215 	stw	r11,200(sp)
 28006b8:	d8802d15 	stw	r2,180(sp)
 28006bc:	d8c02e15 	stw	r3,184(sp)
 28006c0:	d8802915 	stw	r2,164(sp)
 28006c4:	d8c02b15 	stw	r3,172(sp)
 28006c8:	d8002f15 	stw	zero,188(sp)
 28006cc:	28005f80 	call	28005f8 <___vfprintf_internal_r>
 28006d0:	d8814b15 	stw	r2,1324(sp)
 28006d4:	10000416 	blt	r2,zero,28006e8 <___vfprintf_internal_r+0xf0>
 28006d8:	d9014f17 	ldw	r4,1340(sp)
 28006dc:	880b883a 	mov	r5,r17
 28006e0:	2803e140 	call	2803e14 <_fflush_r>
 28006e4:	1002321e 	bne	r2,zero,2800fb0 <___vfprintf_internal_r+0x9b8>
 28006e8:	d8802c0b 	ldhu	r2,176(sp)
 28006ec:	1080100c 	andi	r2,r2,64
 28006f0:	10000326 	beq	r2,zero,2800700 <___vfprintf_internal_r+0x108>
 28006f4:	b080030b 	ldhu	r2,12(r22)
 28006f8:	10801014 	ori	r2,r2,64
 28006fc:	b080030d 	sth	r2,12(r22)
 2800700:	d8814b17 	ldw	r2,1324(sp)
 2800704:	dfc15b17 	ldw	ra,1388(sp)
 2800708:	df015a17 	ldw	fp,1384(sp)
 280070c:	ddc15917 	ldw	r23,1380(sp)
 2800710:	dd815817 	ldw	r22,1376(sp)
 2800714:	dd415717 	ldw	r21,1372(sp)
 2800718:	dd015617 	ldw	r20,1368(sp)
 280071c:	dcc15517 	ldw	r19,1364(sp)
 2800720:	dc815417 	ldw	r18,1360(sp)
 2800724:	dc415317 	ldw	r17,1356(sp)
 2800728:	dc015217 	ldw	r16,1352(sp)
 280072c:	dec15c04 	addi	sp,sp,1392
 2800730:	f800283a 	ret
 2800734:	0005883a 	mov	r2,zero
 2800738:	0007883a 	mov	r3,zero
 280073c:	dd401904 	addi	r21,sp,100
 2800740:	d8814215 	stw	r2,1288(sp)
 2800744:	802f883a 	mov	r23,r16
 2800748:	d8c14315 	stw	r3,1292(sp)
 280074c:	d8014b15 	stw	zero,1324(sp)
 2800750:	d8014815 	stw	zero,1312(sp)
 2800754:	d8014415 	stw	zero,1296(sp)
 2800758:	d8014715 	stw	zero,1308(sp)
 280075c:	dd400c15 	stw	r21,48(sp)
 2800760:	d8000e15 	stw	zero,56(sp)
 2800764:	d8000d15 	stw	zero,52(sp)
 2800768:	b8800007 	ldb	r2,0(r23)
 280076c:	10001926 	beq	r2,zero,28007d4 <___vfprintf_internal_r+0x1dc>
 2800770:	00c00944 	movi	r3,37
 2800774:	10c01726 	beq	r2,r3,28007d4 <___vfprintf_internal_r+0x1dc>
 2800778:	b821883a 	mov	r16,r23
 280077c:	00000106 	br	2800784 <___vfprintf_internal_r+0x18c>
 2800780:	10c00326 	beq	r2,r3,2800790 <___vfprintf_internal_r+0x198>
 2800784:	84000044 	addi	r16,r16,1
 2800788:	80800007 	ldb	r2,0(r16)
 280078c:	103ffc1e 	bne	r2,zero,2800780 <___vfprintf_internal_r+0x188>
 2800790:	85e7c83a 	sub	r19,r16,r23
 2800794:	98000e26 	beq	r19,zero,28007d0 <___vfprintf_internal_r+0x1d8>
 2800798:	dc800e17 	ldw	r18,56(sp)
 280079c:	dc400d17 	ldw	r17,52(sp)
 28007a0:	008001c4 	movi	r2,7
 28007a4:	94e5883a 	add	r18,r18,r19
 28007a8:	8c400044 	addi	r17,r17,1
 28007ac:	adc00015 	stw	r23,0(r21)
 28007b0:	dc800e15 	stw	r18,56(sp)
 28007b4:	acc00115 	stw	r19,4(r21)
 28007b8:	dc400d15 	stw	r17,52(sp)
 28007bc:	14428b16 	blt	r2,r17,28011ec <___vfprintf_internal_r+0xbf4>
 28007c0:	ad400204 	addi	r21,r21,8
 28007c4:	d9014b17 	ldw	r4,1324(sp)
 28007c8:	24c9883a 	add	r4,r4,r19
 28007cc:	d9014b15 	stw	r4,1324(sp)
 28007d0:	802f883a 	mov	r23,r16
 28007d4:	b8800007 	ldb	r2,0(r23)
 28007d8:	10013c26 	beq	r2,zero,2800ccc <___vfprintf_internal_r+0x6d4>
 28007dc:	bdc00044 	addi	r23,r23,1
 28007e0:	d8000405 	stb	zero,16(sp)
 28007e4:	b8c00007 	ldb	r3,0(r23)
 28007e8:	04ffffc4 	movi	r19,-1
 28007ec:	d8014c15 	stw	zero,1328(sp)
 28007f0:	d8014a15 	stw	zero,1320(sp)
 28007f4:	d8c14d15 	stw	r3,1332(sp)
 28007f8:	bdc00044 	addi	r23,r23,1
 28007fc:	d9414d17 	ldw	r5,1332(sp)
 2800800:	00801604 	movi	r2,88
 2800804:	28fff804 	addi	r3,r5,-32
 2800808:	10c06036 	bltu	r2,r3,280098c <___vfprintf_internal_r+0x394>
 280080c:	18c5883a 	add	r2,r3,r3
 2800810:	1085883a 	add	r2,r2,r2
 2800814:	00c0a034 	movhi	r3,640
 2800818:	18c20a04 	addi	r3,r3,2088
 280081c:	10c5883a 	add	r2,r2,r3
 2800820:	11000017 	ldw	r4,0(r2)
 2800824:	2000683a 	jmp	r4
 2800828:	0280179c 	xori	r10,zero,94
 280082c:	0280098c 	andi	r10,zero,38
 2800830:	0280098c 	andi	r10,zero,38
 2800834:	02801788 	cmpgei	r10,zero,94
 2800838:	0280098c 	andi	r10,zero,38
 280083c:	0280098c 	andi	r10,zero,38
 2800840:	0280098c 	andi	r10,zero,38
 2800844:	0280098c 	andi	r10,zero,38
 2800848:	0280098c 	andi	r10,zero,38
 280084c:	0280098c 	andi	r10,zero,38
 2800850:	02801568 	cmpgeui	r10,zero,85
 2800854:	02801778 	rdprs	r10,zero,93
 2800858:	0280098c 	andi	r10,zero,38
 280085c:	02801580 	call	280158 <__alt_mem_sdram_ctrl-0x257fea8>
 2800860:	02801820 	cmpeqi	r10,zero,96
 2800864:	0280098c 	andi	r10,zero,38
 2800868:	0280180c 	andi	r10,zero,96
 280086c:	028017c8 	cmpgei	r10,zero,95
 2800870:	028017c8 	cmpgei	r10,zero,95
 2800874:	028017c8 	cmpgei	r10,zero,95
 2800878:	028017c8 	cmpgei	r10,zero,95
 280087c:	028017c8 	cmpgei	r10,zero,95
 2800880:	028017c8 	cmpgei	r10,zero,95
 2800884:	028017c8 	cmpgei	r10,zero,95
 2800888:	028017c8 	cmpgei	r10,zero,95
 280088c:	028017c8 	cmpgei	r10,zero,95
 2800890:	0280098c 	andi	r10,zero,38
 2800894:	0280098c 	andi	r10,zero,38
 2800898:	0280098c 	andi	r10,zero,38
 280089c:	0280098c 	andi	r10,zero,38
 28008a0:	0280098c 	andi	r10,zero,38
 28008a4:	0280098c 	andi	r10,zero,38
 28008a8:	0280098c 	andi	r10,zero,38
 28008ac:	0280098c 	andi	r10,zero,38
 28008b0:	0280098c 	andi	r10,zero,38
 28008b4:	0280098c 	andi	r10,zero,38
 28008b8:	02800fe4 	muli	r10,zero,63
 28008bc:	02801650 	cmplti	r10,zero,89
 28008c0:	0280098c 	andi	r10,zero,38
 28008c4:	02801650 	cmplti	r10,zero,89
 28008c8:	0280098c 	andi	r10,zero,38
 28008cc:	0280098c 	andi	r10,zero,38
 28008d0:	0280098c 	andi	r10,zero,38
 28008d4:	0280098c 	andi	r10,zero,38
 28008d8:	028017b4 	movhi	r10,94
 28008dc:	0280098c 	andi	r10,zero,38
 28008e0:	0280098c 	andi	r10,zero,38
 28008e4:	02801098 	cmpnei	r10,zero,66
 28008e8:	0280098c 	andi	r10,zero,38
 28008ec:	0280098c 	andi	r10,zero,38
 28008f0:	0280098c 	andi	r10,zero,38
 28008f4:	0280098c 	andi	r10,zero,38
 28008f8:	0280098c 	andi	r10,zero,38
 28008fc:	028010e4 	muli	r10,zero,67
 2800900:	0280098c 	andi	r10,zero,38
 2800904:	0280098c 	andi	r10,zero,38
 2800908:	02801704 	movi	r10,92
 280090c:	0280098c 	andi	r10,zero,38
 2800910:	0280098c 	andi	r10,zero,38
 2800914:	0280098c 	andi	r10,zero,38
 2800918:	0280098c 	andi	r10,zero,38
 280091c:	0280098c 	andi	r10,zero,38
 2800920:	0280098c 	andi	r10,zero,38
 2800924:	0280098c 	andi	r10,zero,38
 2800928:	0280098c 	andi	r10,zero,38
 280092c:	0280098c 	andi	r10,zero,38
 2800930:	0280098c 	andi	r10,zero,38
 2800934:	028016d8 	cmpnei	r10,zero,91
 2800938:	02800ff0 	cmpltui	r10,zero,63
 280093c:	02801650 	cmplti	r10,zero,89
 2800940:	02801650 	cmplti	r10,zero,89
 2800944:	02801650 	cmplti	r10,zero,89
 2800948:	0280163c 	xorhi	r10,zero,88
 280094c:	02800ff0 	cmpltui	r10,zero,63
 2800950:	0280098c 	andi	r10,zero,38
 2800954:	0280098c 	andi	r10,zero,38
 2800958:	028015c4 	movi	r10,87
 280095c:	0280098c 	andi	r10,zero,38
 2800960:	02801594 	movui	r10,86
 2800964:	028010a4 	muli	r10,zero,66
 2800968:	028015f4 	movhi	r10,87
 280096c:	028015e0 	cmpeqi	r10,zero,87
 2800970:	0280098c 	andi	r10,zero,38
 2800974:	02801888 	cmpgei	r10,zero,98
 2800978:	0280098c 	andi	r10,zero,38
 280097c:	028010f0 	cmpltui	r10,zero,67
 2800980:	0280098c 	andi	r10,zero,38
 2800984:	0280098c 	andi	r10,zero,38
 2800988:	02801768 	cmpgeui	r10,zero,93
 280098c:	d9014d17 	ldw	r4,1332(sp)
 2800990:	2000ce26 	beq	r4,zero,2800ccc <___vfprintf_internal_r+0x6d4>
 2800994:	01400044 	movi	r5,1
 2800998:	d9800f04 	addi	r6,sp,60
 280099c:	d9c14015 	stw	r7,1280(sp)
 28009a0:	d9414515 	stw	r5,1300(sp)
 28009a4:	d9814115 	stw	r6,1284(sp)
 28009a8:	280f883a 	mov	r7,r5
 28009ac:	d9000f05 	stb	r4,60(sp)
 28009b0:	d8000405 	stb	zero,16(sp)
 28009b4:	d8014615 	stw	zero,1304(sp)
 28009b8:	d8c14c17 	ldw	r3,1328(sp)
 28009bc:	1880008c 	andi	r2,r3,2
 28009c0:	1005003a 	cmpeq	r2,r2,zero
 28009c4:	d8815015 	stw	r2,1344(sp)
 28009c8:	1000031e 	bne	r2,zero,28009d8 <___vfprintf_internal_r+0x3e0>
 28009cc:	d9014517 	ldw	r4,1300(sp)
 28009d0:	21000084 	addi	r4,r4,2
 28009d4:	d9014515 	stw	r4,1300(sp)
 28009d8:	d9414c17 	ldw	r5,1328(sp)
 28009dc:	2940210c 	andi	r5,r5,132
 28009e0:	d9414e15 	stw	r5,1336(sp)
 28009e4:	28002d1e 	bne	r5,zero,2800a9c <___vfprintf_internal_r+0x4a4>
 28009e8:	d9814a17 	ldw	r6,1320(sp)
 28009ec:	d8814517 	ldw	r2,1300(sp)
 28009f0:	30a1c83a 	sub	r16,r6,r2
 28009f4:	0400290e 	bge	zero,r16,2800a9c <___vfprintf_internal_r+0x4a4>
 28009f8:	00800404 	movi	r2,16
 28009fc:	14045e0e 	bge	r2,r16,2801b78 <___vfprintf_internal_r+0x1580>
 2800a00:	dc800e17 	ldw	r18,56(sp)
 2800a04:	dc400d17 	ldw	r17,52(sp)
 2800a08:	1027883a 	mov	r19,r2
 2800a0c:	0700a074 	movhi	fp,641
 2800a10:	e738b084 	addi	fp,fp,-7486
 2800a14:	050001c4 	movi	r20,7
 2800a18:	00000306 	br	2800a28 <___vfprintf_internal_r+0x430>
 2800a1c:	843ffc04 	addi	r16,r16,-16
 2800a20:	ad400204 	addi	r21,r21,8
 2800a24:	9c00130e 	bge	r19,r16,2800a74 <___vfprintf_internal_r+0x47c>
 2800a28:	94800404 	addi	r18,r18,16
 2800a2c:	8c400044 	addi	r17,r17,1
 2800a30:	af000015 	stw	fp,0(r21)
 2800a34:	acc00115 	stw	r19,4(r21)
 2800a38:	dc800e15 	stw	r18,56(sp)
 2800a3c:	dc400d15 	stw	r17,52(sp)
 2800a40:	a47ff60e 	bge	r20,r17,2800a1c <___vfprintf_internal_r+0x424>
 2800a44:	d9014f17 	ldw	r4,1340(sp)
 2800a48:	b00b883a 	mov	r5,r22
 2800a4c:	d9800c04 	addi	r6,sp,48
 2800a50:	d9c15115 	stw	r7,1348(sp)
 2800a54:	28005a00 	call	28005a0 <__sprint_r>
 2800a58:	d9c15117 	ldw	r7,1348(sp)
 2800a5c:	10009e1e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2800a60:	843ffc04 	addi	r16,r16,-16
 2800a64:	dc800e17 	ldw	r18,56(sp)
 2800a68:	dc400d17 	ldw	r17,52(sp)
 2800a6c:	dd401904 	addi	r21,sp,100
 2800a70:	9c3fed16 	blt	r19,r16,2800a28 <___vfprintf_internal_r+0x430>
 2800a74:	9425883a 	add	r18,r18,r16
 2800a78:	8c400044 	addi	r17,r17,1
 2800a7c:	008001c4 	movi	r2,7
 2800a80:	af000015 	stw	fp,0(r21)
 2800a84:	ac000115 	stw	r16,4(r21)
 2800a88:	dc800e15 	stw	r18,56(sp)
 2800a8c:	dc400d15 	stw	r17,52(sp)
 2800a90:	1441f516 	blt	r2,r17,2801268 <___vfprintf_internal_r+0xc70>
 2800a94:	ad400204 	addi	r21,r21,8
 2800a98:	00000206 	br	2800aa4 <___vfprintf_internal_r+0x4ac>
 2800a9c:	dc800e17 	ldw	r18,56(sp)
 2800aa0:	dc400d17 	ldw	r17,52(sp)
 2800aa4:	d8800407 	ldb	r2,16(sp)
 2800aa8:	10000b26 	beq	r2,zero,2800ad8 <___vfprintf_internal_r+0x4e0>
 2800aac:	00800044 	movi	r2,1
 2800ab0:	94800044 	addi	r18,r18,1
 2800ab4:	8c400044 	addi	r17,r17,1
 2800ab8:	a8800115 	stw	r2,4(r21)
 2800abc:	d8c00404 	addi	r3,sp,16
 2800ac0:	008001c4 	movi	r2,7
 2800ac4:	a8c00015 	stw	r3,0(r21)
 2800ac8:	dc800e15 	stw	r18,56(sp)
 2800acc:	dc400d15 	stw	r17,52(sp)
 2800ad0:	1441da16 	blt	r2,r17,280123c <___vfprintf_internal_r+0xc44>
 2800ad4:	ad400204 	addi	r21,r21,8
 2800ad8:	d9015017 	ldw	r4,1344(sp)
 2800adc:	20000b1e 	bne	r4,zero,2800b0c <___vfprintf_internal_r+0x514>
 2800ae0:	d8800444 	addi	r2,sp,17
 2800ae4:	94800084 	addi	r18,r18,2
 2800ae8:	8c400044 	addi	r17,r17,1
 2800aec:	a8800015 	stw	r2,0(r21)
 2800af0:	00c00084 	movi	r3,2
 2800af4:	008001c4 	movi	r2,7
 2800af8:	a8c00115 	stw	r3,4(r21)
 2800afc:	dc800e15 	stw	r18,56(sp)
 2800b00:	dc400d15 	stw	r17,52(sp)
 2800b04:	1441c216 	blt	r2,r17,2801210 <___vfprintf_internal_r+0xc18>
 2800b08:	ad400204 	addi	r21,r21,8
 2800b0c:	d9414e17 	ldw	r5,1336(sp)
 2800b10:	00802004 	movi	r2,128
 2800b14:	2880b126 	beq	r5,r2,2800ddc <___vfprintf_internal_r+0x7e4>
 2800b18:	d8c14617 	ldw	r3,1304(sp)
 2800b1c:	19e1c83a 	sub	r16,r3,r7
 2800b20:	0400260e 	bge	zero,r16,2800bbc <___vfprintf_internal_r+0x5c4>
 2800b24:	00800404 	movi	r2,16
 2800b28:	1403cf0e 	bge	r2,r16,2801a68 <___vfprintf_internal_r+0x1470>
 2800b2c:	1027883a 	mov	r19,r2
 2800b30:	0700a074 	movhi	fp,641
 2800b34:	e738ac84 	addi	fp,fp,-7502
 2800b38:	050001c4 	movi	r20,7
 2800b3c:	00000306 	br	2800b4c <___vfprintf_internal_r+0x554>
 2800b40:	843ffc04 	addi	r16,r16,-16
 2800b44:	ad400204 	addi	r21,r21,8
 2800b48:	9c00130e 	bge	r19,r16,2800b98 <___vfprintf_internal_r+0x5a0>
 2800b4c:	94800404 	addi	r18,r18,16
 2800b50:	8c400044 	addi	r17,r17,1
 2800b54:	af000015 	stw	fp,0(r21)
 2800b58:	acc00115 	stw	r19,4(r21)
 2800b5c:	dc800e15 	stw	r18,56(sp)
 2800b60:	dc400d15 	stw	r17,52(sp)
 2800b64:	a47ff60e 	bge	r20,r17,2800b40 <___vfprintf_internal_r+0x548>
 2800b68:	d9014f17 	ldw	r4,1340(sp)
 2800b6c:	b00b883a 	mov	r5,r22
 2800b70:	d9800c04 	addi	r6,sp,48
 2800b74:	d9c15115 	stw	r7,1348(sp)
 2800b78:	28005a00 	call	28005a0 <__sprint_r>
 2800b7c:	d9c15117 	ldw	r7,1348(sp)
 2800b80:	1000551e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2800b84:	843ffc04 	addi	r16,r16,-16
 2800b88:	dc800e17 	ldw	r18,56(sp)
 2800b8c:	dc400d17 	ldw	r17,52(sp)
 2800b90:	dd401904 	addi	r21,sp,100
 2800b94:	9c3fed16 	blt	r19,r16,2800b4c <___vfprintf_internal_r+0x554>
 2800b98:	9425883a 	add	r18,r18,r16
 2800b9c:	8c400044 	addi	r17,r17,1
 2800ba0:	008001c4 	movi	r2,7
 2800ba4:	af000015 	stw	fp,0(r21)
 2800ba8:	ac000115 	stw	r16,4(r21)
 2800bac:	dc800e15 	stw	r18,56(sp)
 2800bb0:	dc400d15 	stw	r17,52(sp)
 2800bb4:	14418216 	blt	r2,r17,28011c0 <___vfprintf_internal_r+0xbc8>
 2800bb8:	ad400204 	addi	r21,r21,8
 2800bbc:	d9014c17 	ldw	r4,1328(sp)
 2800bc0:	2080400c 	andi	r2,r4,256
 2800bc4:	10004a1e 	bne	r2,zero,2800cf0 <___vfprintf_internal_r+0x6f8>
 2800bc8:	d9414117 	ldw	r5,1284(sp)
 2800bcc:	91e5883a 	add	r18,r18,r7
 2800bd0:	8c400044 	addi	r17,r17,1
 2800bd4:	008001c4 	movi	r2,7
 2800bd8:	a9400015 	stw	r5,0(r21)
 2800bdc:	a9c00115 	stw	r7,4(r21)
 2800be0:	dc800e15 	stw	r18,56(sp)
 2800be4:	dc400d15 	stw	r17,52(sp)
 2800be8:	14416716 	blt	r2,r17,2801188 <___vfprintf_internal_r+0xb90>
 2800bec:	a8c00204 	addi	r3,r21,8
 2800bf0:	d9814c17 	ldw	r6,1328(sp)
 2800bf4:	3080010c 	andi	r2,r6,4
 2800bf8:	10002826 	beq	r2,zero,2800c9c <___vfprintf_internal_r+0x6a4>
 2800bfc:	d8814a17 	ldw	r2,1320(sp)
 2800c00:	d9014517 	ldw	r4,1300(sp)
 2800c04:	1121c83a 	sub	r16,r2,r4
 2800c08:	0400240e 	bge	zero,r16,2800c9c <___vfprintf_internal_r+0x6a4>
 2800c0c:	00800404 	movi	r2,16
 2800c10:	1404550e 	bge	r2,r16,2801d68 <___vfprintf_internal_r+0x1770>
 2800c14:	dc400d17 	ldw	r17,52(sp)
 2800c18:	1027883a 	mov	r19,r2
 2800c1c:	0700a074 	movhi	fp,641
 2800c20:	e738b084 	addi	fp,fp,-7486
 2800c24:	050001c4 	movi	r20,7
 2800c28:	00000306 	br	2800c38 <___vfprintf_internal_r+0x640>
 2800c2c:	843ffc04 	addi	r16,r16,-16
 2800c30:	18c00204 	addi	r3,r3,8
 2800c34:	9c00110e 	bge	r19,r16,2800c7c <___vfprintf_internal_r+0x684>
 2800c38:	94800404 	addi	r18,r18,16
 2800c3c:	8c400044 	addi	r17,r17,1
 2800c40:	1f000015 	stw	fp,0(r3)
 2800c44:	1cc00115 	stw	r19,4(r3)
 2800c48:	dc800e15 	stw	r18,56(sp)
 2800c4c:	dc400d15 	stw	r17,52(sp)
 2800c50:	a47ff60e 	bge	r20,r17,2800c2c <___vfprintf_internal_r+0x634>
 2800c54:	d9014f17 	ldw	r4,1340(sp)
 2800c58:	b00b883a 	mov	r5,r22
 2800c5c:	d9800c04 	addi	r6,sp,48
 2800c60:	28005a00 	call	28005a0 <__sprint_r>
 2800c64:	10001c1e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2800c68:	843ffc04 	addi	r16,r16,-16
 2800c6c:	dc800e17 	ldw	r18,56(sp)
 2800c70:	dc400d17 	ldw	r17,52(sp)
 2800c74:	d8c01904 	addi	r3,sp,100
 2800c78:	9c3fef16 	blt	r19,r16,2800c38 <___vfprintf_internal_r+0x640>
 2800c7c:	9425883a 	add	r18,r18,r16
 2800c80:	8c400044 	addi	r17,r17,1
 2800c84:	008001c4 	movi	r2,7
 2800c88:	1f000015 	stw	fp,0(r3)
 2800c8c:	1c000115 	stw	r16,4(r3)
 2800c90:	dc800e15 	stw	r18,56(sp)
 2800c94:	dc400d15 	stw	r17,52(sp)
 2800c98:	1440cb16 	blt	r2,r17,2800fc8 <___vfprintf_internal_r+0x9d0>
 2800c9c:	d8814a17 	ldw	r2,1320(sp)
 2800ca0:	d9414517 	ldw	r5,1300(sp)
 2800ca4:	1140010e 	bge	r2,r5,2800cac <___vfprintf_internal_r+0x6b4>
 2800ca8:	2805883a 	mov	r2,r5
 2800cac:	d9814b17 	ldw	r6,1324(sp)
 2800cb0:	308d883a 	add	r6,r6,r2
 2800cb4:	d9814b15 	stw	r6,1324(sp)
 2800cb8:	90013b1e 	bne	r18,zero,28011a8 <___vfprintf_internal_r+0xbb0>
 2800cbc:	d9c14017 	ldw	r7,1280(sp)
 2800cc0:	dd401904 	addi	r21,sp,100
 2800cc4:	d8000d15 	stw	zero,52(sp)
 2800cc8:	003ea706 	br	2800768 <___vfprintf_internal_r+0x170>
 2800ccc:	d8800e17 	ldw	r2,56(sp)
 2800cd0:	1005451e 	bne	r2,zero,28021e8 <___vfprintf_internal_r+0x1bf0>
 2800cd4:	d8000d15 	stw	zero,52(sp)
 2800cd8:	b080030b 	ldhu	r2,12(r22)
 2800cdc:	1080100c 	andi	r2,r2,64
 2800ce0:	103e8726 	beq	r2,zero,2800700 <___vfprintf_internal_r+0x108>
 2800ce4:	00bfffc4 	movi	r2,-1
 2800ce8:	d8814b15 	stw	r2,1324(sp)
 2800cec:	003e8406 	br	2800700 <___vfprintf_internal_r+0x108>
 2800cf0:	d9814d17 	ldw	r6,1332(sp)
 2800cf4:	00801944 	movi	r2,101
 2800cf8:	11806e16 	blt	r2,r6,2800eb4 <___vfprintf_internal_r+0x8bc>
 2800cfc:	d9414717 	ldw	r5,1308(sp)
 2800d00:	00c00044 	movi	r3,1
 2800d04:	1943490e 	bge	r3,r5,2801a2c <___vfprintf_internal_r+0x1434>
 2800d08:	d8814117 	ldw	r2,1284(sp)
 2800d0c:	94800044 	addi	r18,r18,1
 2800d10:	8c400044 	addi	r17,r17,1
 2800d14:	a8800015 	stw	r2,0(r21)
 2800d18:	008001c4 	movi	r2,7
 2800d1c:	a8c00115 	stw	r3,4(r21)
 2800d20:	dc800e15 	stw	r18,56(sp)
 2800d24:	dc400d15 	stw	r17,52(sp)
 2800d28:	1441ca16 	blt	r2,r17,2801454 <___vfprintf_internal_r+0xe5c>
 2800d2c:	a8c00204 	addi	r3,r21,8
 2800d30:	d9014917 	ldw	r4,1316(sp)
 2800d34:	00800044 	movi	r2,1
 2800d38:	94800044 	addi	r18,r18,1
 2800d3c:	8c400044 	addi	r17,r17,1
 2800d40:	18800115 	stw	r2,4(r3)
 2800d44:	008001c4 	movi	r2,7
 2800d48:	19000015 	stw	r4,0(r3)
 2800d4c:	dc800e15 	stw	r18,56(sp)
 2800d50:	dc400d15 	stw	r17,52(sp)
 2800d54:	1441b616 	blt	r2,r17,2801430 <___vfprintf_internal_r+0xe38>
 2800d58:	1cc00204 	addi	r19,r3,8
 2800d5c:	d9014217 	ldw	r4,1288(sp)
 2800d60:	d9414317 	ldw	r5,1292(sp)
 2800d64:	000d883a 	mov	r6,zero
 2800d68:	000f883a 	mov	r7,zero
 2800d6c:	28090ac0 	call	28090ac <__nedf2>
 2800d70:	10017426 	beq	r2,zero,2801344 <___vfprintf_internal_r+0xd4c>
 2800d74:	d9414717 	ldw	r5,1308(sp)
 2800d78:	d9814117 	ldw	r6,1284(sp)
 2800d7c:	8c400044 	addi	r17,r17,1
 2800d80:	2c85883a 	add	r2,r5,r18
 2800d84:	14bfffc4 	addi	r18,r2,-1
 2800d88:	28bfffc4 	addi	r2,r5,-1
 2800d8c:	30c00044 	addi	r3,r6,1
 2800d90:	98800115 	stw	r2,4(r19)
 2800d94:	008001c4 	movi	r2,7
 2800d98:	98c00015 	stw	r3,0(r19)
 2800d9c:	dc800e15 	stw	r18,56(sp)
 2800da0:	dc400d15 	stw	r17,52(sp)
 2800da4:	14418e16 	blt	r2,r17,28013e0 <___vfprintf_internal_r+0xde8>
 2800da8:	9cc00204 	addi	r19,r19,8
 2800dac:	d9414817 	ldw	r5,1312(sp)
 2800db0:	d8800804 	addi	r2,sp,32
 2800db4:	8c400044 	addi	r17,r17,1
 2800db8:	9165883a 	add	r18,r18,r5
 2800dbc:	98800015 	stw	r2,0(r19)
 2800dc0:	008001c4 	movi	r2,7
 2800dc4:	99400115 	stw	r5,4(r19)
 2800dc8:	dc800e15 	stw	r18,56(sp)
 2800dcc:	dc400d15 	stw	r17,52(sp)
 2800dd0:	1440ed16 	blt	r2,r17,2801188 <___vfprintf_internal_r+0xb90>
 2800dd4:	98c00204 	addi	r3,r19,8
 2800dd8:	003f8506 	br	2800bf0 <___vfprintf_internal_r+0x5f8>
 2800ddc:	d9814a17 	ldw	r6,1320(sp)
 2800de0:	d8814517 	ldw	r2,1300(sp)
 2800de4:	30a1c83a 	sub	r16,r6,r2
 2800de8:	043f4b0e 	bge	zero,r16,2800b18 <___vfprintf_internal_r+0x520>
 2800dec:	00800404 	movi	r2,16
 2800df0:	14043a0e 	bge	r2,r16,2801edc <___vfprintf_internal_r+0x18e4>
 2800df4:	1027883a 	mov	r19,r2
 2800df8:	0700a074 	movhi	fp,641
 2800dfc:	e738ac84 	addi	fp,fp,-7502
 2800e00:	050001c4 	movi	r20,7
 2800e04:	00000306 	br	2800e14 <___vfprintf_internal_r+0x81c>
 2800e08:	843ffc04 	addi	r16,r16,-16
 2800e0c:	ad400204 	addi	r21,r21,8
 2800e10:	9c00130e 	bge	r19,r16,2800e60 <___vfprintf_internal_r+0x868>
 2800e14:	94800404 	addi	r18,r18,16
 2800e18:	8c400044 	addi	r17,r17,1
 2800e1c:	af000015 	stw	fp,0(r21)
 2800e20:	acc00115 	stw	r19,4(r21)
 2800e24:	dc800e15 	stw	r18,56(sp)
 2800e28:	dc400d15 	stw	r17,52(sp)
 2800e2c:	a47ff60e 	bge	r20,r17,2800e08 <___vfprintf_internal_r+0x810>
 2800e30:	d9014f17 	ldw	r4,1340(sp)
 2800e34:	b00b883a 	mov	r5,r22
 2800e38:	d9800c04 	addi	r6,sp,48
 2800e3c:	d9c15115 	stw	r7,1348(sp)
 2800e40:	28005a00 	call	28005a0 <__sprint_r>
 2800e44:	d9c15117 	ldw	r7,1348(sp)
 2800e48:	103fa31e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2800e4c:	843ffc04 	addi	r16,r16,-16
 2800e50:	dc800e17 	ldw	r18,56(sp)
 2800e54:	dc400d17 	ldw	r17,52(sp)
 2800e58:	dd401904 	addi	r21,sp,100
 2800e5c:	9c3fed16 	blt	r19,r16,2800e14 <___vfprintf_internal_r+0x81c>
 2800e60:	9425883a 	add	r18,r18,r16
 2800e64:	8c400044 	addi	r17,r17,1
 2800e68:	008001c4 	movi	r2,7
 2800e6c:	af000015 	stw	fp,0(r21)
 2800e70:	ac000115 	stw	r16,4(r21)
 2800e74:	dc800e15 	stw	r18,56(sp)
 2800e78:	dc400d15 	stw	r17,52(sp)
 2800e7c:	14416116 	blt	r2,r17,2801404 <___vfprintf_internal_r+0xe0c>
 2800e80:	ad400204 	addi	r21,r21,8
 2800e84:	003f2406 	br	2800b18 <___vfprintf_internal_r+0x520>
 2800e88:	d9014f17 	ldw	r4,1340(sp)
 2800e8c:	28040ac0 	call	28040ac <__sinit>
 2800e90:	d9c15117 	ldw	r7,1348(sp)
 2800e94:	003def06 	br	2800654 <___vfprintf_internal_r+0x5c>
 2800e98:	d9014f17 	ldw	r4,1340(sp)
 2800e9c:	b00b883a 	mov	r5,r22
 2800ea0:	d9c15115 	stw	r7,1348(sp)
 2800ea4:	28024e00 	call	28024e0 <__swsetup_r>
 2800ea8:	d9c15117 	ldw	r7,1348(sp)
 2800eac:	103dee26 	beq	r2,zero,2800668 <___vfprintf_internal_r+0x70>
 2800eb0:	003f8c06 	br	2800ce4 <___vfprintf_internal_r+0x6ec>
 2800eb4:	d9014217 	ldw	r4,1288(sp)
 2800eb8:	d9414317 	ldw	r5,1292(sp)
 2800ebc:	000d883a 	mov	r6,zero
 2800ec0:	000f883a 	mov	r7,zero
 2800ec4:	28090240 	call	2809024 <__eqdf2>
 2800ec8:	1000f21e 	bne	r2,zero,2801294 <___vfprintf_internal_r+0xc9c>
 2800ecc:	0080a074 	movhi	r2,641
 2800ed0:	10b8ac04 	addi	r2,r2,-7504
 2800ed4:	94800044 	addi	r18,r18,1
 2800ed8:	8c400044 	addi	r17,r17,1
 2800edc:	a8800015 	stw	r2,0(r21)
 2800ee0:	00c00044 	movi	r3,1
 2800ee4:	008001c4 	movi	r2,7
 2800ee8:	a8c00115 	stw	r3,4(r21)
 2800eec:	dc800e15 	stw	r18,56(sp)
 2800ef0:	dc400d15 	stw	r17,52(sp)
 2800ef4:	14430016 	blt	r2,r17,2801af8 <___vfprintf_internal_r+0x1500>
 2800ef8:	a8c00204 	addi	r3,r21,8
 2800efc:	d8800517 	ldw	r2,20(sp)
 2800f00:	d9014717 	ldw	r4,1308(sp)
 2800f04:	11015c0e 	bge	r2,r4,2801478 <___vfprintf_internal_r+0xe80>
 2800f08:	dc400d17 	ldw	r17,52(sp)
 2800f0c:	d9814917 	ldw	r6,1316(sp)
 2800f10:	00800044 	movi	r2,1
 2800f14:	94800044 	addi	r18,r18,1
 2800f18:	8c400044 	addi	r17,r17,1
 2800f1c:	18800115 	stw	r2,4(r3)
 2800f20:	008001c4 	movi	r2,7
 2800f24:	19800015 	stw	r6,0(r3)
 2800f28:	dc800e15 	stw	r18,56(sp)
 2800f2c:	dc400d15 	stw	r17,52(sp)
 2800f30:	14431616 	blt	r2,r17,2801b8c <___vfprintf_internal_r+0x1594>
 2800f34:	18c00204 	addi	r3,r3,8
 2800f38:	d8814717 	ldw	r2,1308(sp)
 2800f3c:	143fffc4 	addi	r16,r2,-1
 2800f40:	043f2b0e 	bge	zero,r16,2800bf0 <___vfprintf_internal_r+0x5f8>
 2800f44:	00800404 	movi	r2,16
 2800f48:	1402a80e 	bge	r2,r16,28019ec <___vfprintf_internal_r+0x13f4>
 2800f4c:	dc400d17 	ldw	r17,52(sp)
 2800f50:	1027883a 	mov	r19,r2
 2800f54:	0700a074 	movhi	fp,641
 2800f58:	e738ac84 	addi	fp,fp,-7502
 2800f5c:	050001c4 	movi	r20,7
 2800f60:	00000306 	br	2800f70 <___vfprintf_internal_r+0x978>
 2800f64:	18c00204 	addi	r3,r3,8
 2800f68:	843ffc04 	addi	r16,r16,-16
 2800f6c:	9c02a20e 	bge	r19,r16,28019f8 <___vfprintf_internal_r+0x1400>
 2800f70:	94800404 	addi	r18,r18,16
 2800f74:	8c400044 	addi	r17,r17,1
 2800f78:	1f000015 	stw	fp,0(r3)
 2800f7c:	1cc00115 	stw	r19,4(r3)
 2800f80:	dc800e15 	stw	r18,56(sp)
 2800f84:	dc400d15 	stw	r17,52(sp)
 2800f88:	a47ff60e 	bge	r20,r17,2800f64 <___vfprintf_internal_r+0x96c>
 2800f8c:	d9014f17 	ldw	r4,1340(sp)
 2800f90:	b00b883a 	mov	r5,r22
 2800f94:	d9800c04 	addi	r6,sp,48
 2800f98:	28005a00 	call	28005a0 <__sprint_r>
 2800f9c:	103f4e1e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2800fa0:	dc800e17 	ldw	r18,56(sp)
 2800fa4:	dc400d17 	ldw	r17,52(sp)
 2800fa8:	d8c01904 	addi	r3,sp,100
 2800fac:	003fee06 	br	2800f68 <___vfprintf_internal_r+0x970>
 2800fb0:	d8802c0b 	ldhu	r2,176(sp)
 2800fb4:	00ffffc4 	movi	r3,-1
 2800fb8:	d8c14b15 	stw	r3,1324(sp)
 2800fbc:	1080100c 	andi	r2,r2,64
 2800fc0:	103dcc1e 	bne	r2,zero,28006f4 <___vfprintf_internal_r+0xfc>
 2800fc4:	003dce06 	br	2800700 <___vfprintf_internal_r+0x108>
 2800fc8:	d9014f17 	ldw	r4,1340(sp)
 2800fcc:	b00b883a 	mov	r5,r22
 2800fd0:	d9800c04 	addi	r6,sp,48
 2800fd4:	28005a00 	call	28005a0 <__sprint_r>
 2800fd8:	103f3f1e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2800fdc:	dc800e17 	ldw	r18,56(sp)
 2800fe0:	003f2e06 	br	2800c9c <___vfprintf_internal_r+0x6a4>
 2800fe4:	d9414c17 	ldw	r5,1328(sp)
 2800fe8:	29400414 	ori	r5,r5,16
 2800fec:	d9414c15 	stw	r5,1328(sp)
 2800ff0:	d9814c17 	ldw	r6,1328(sp)
 2800ff4:	3080080c 	andi	r2,r6,32
 2800ff8:	10014f1e 	bne	r2,zero,2801538 <___vfprintf_internal_r+0xf40>
 2800ffc:	d8c14c17 	ldw	r3,1328(sp)
 2801000:	1880040c 	andi	r2,r3,16
 2801004:	1002f01e 	bne	r2,zero,2801bc8 <___vfprintf_internal_r+0x15d0>
 2801008:	d9014c17 	ldw	r4,1328(sp)
 280100c:	2080100c 	andi	r2,r4,64
 2801010:	1002ed26 	beq	r2,zero,2801bc8 <___vfprintf_internal_r+0x15d0>
 2801014:	3880000f 	ldh	r2,0(r7)
 2801018:	39c00104 	addi	r7,r7,4
 280101c:	d9c14015 	stw	r7,1280(sp)
 2801020:	1023d7fa 	srai	r17,r2,31
 2801024:	1021883a 	mov	r16,r2
 2801028:	88037816 	blt	r17,zero,2801e0c <___vfprintf_internal_r+0x1814>
 280102c:	01000044 	movi	r4,1
 2801030:	98000416 	blt	r19,zero,2801044 <___vfprintf_internal_r+0xa4c>
 2801034:	d8c14c17 	ldw	r3,1328(sp)
 2801038:	00bfdfc4 	movi	r2,-129
 280103c:	1886703a 	and	r3,r3,r2
 2801040:	d8c14c15 	stw	r3,1328(sp)
 2801044:	8444b03a 	or	r2,r16,r17
 2801048:	10022c1e 	bne	r2,zero,28018fc <___vfprintf_internal_r+0x1304>
 280104c:	98022b1e 	bne	r19,zero,28018fc <___vfprintf_internal_r+0x1304>
 2801050:	20803fcc 	andi	r2,r4,255
 2801054:	1002a126 	beq	r2,zero,2801adc <___vfprintf_internal_r+0x14e4>
 2801058:	d8c01904 	addi	r3,sp,100
 280105c:	dd000f04 	addi	r20,sp,60
 2801060:	d8c14115 	stw	r3,1284(sp)
 2801064:	d8c14117 	ldw	r3,1284(sp)
 2801068:	dcc14515 	stw	r19,1300(sp)
 280106c:	a0c5c83a 	sub	r2,r20,r3
 2801070:	11c00a04 	addi	r7,r2,40
 2801074:	99c0010e 	bge	r19,r7,280107c <___vfprintf_internal_r+0xa84>
 2801078:	d9c14515 	stw	r7,1300(sp)
 280107c:	dcc14615 	stw	r19,1304(sp)
 2801080:	d8800407 	ldb	r2,16(sp)
 2801084:	103e4c26 	beq	r2,zero,28009b8 <___vfprintf_internal_r+0x3c0>
 2801088:	d8814517 	ldw	r2,1300(sp)
 280108c:	10800044 	addi	r2,r2,1
 2801090:	d8814515 	stw	r2,1300(sp)
 2801094:	003e4806 	br	28009b8 <___vfprintf_internal_r+0x3c0>
 2801098:	d9814c17 	ldw	r6,1328(sp)
 280109c:	31800414 	ori	r6,r6,16
 28010a0:	d9814c15 	stw	r6,1328(sp)
 28010a4:	d8c14c17 	ldw	r3,1328(sp)
 28010a8:	1880080c 	andi	r2,r3,32
 28010ac:	1001271e 	bne	r2,zero,280154c <___vfprintf_internal_r+0xf54>
 28010b0:	d9414c17 	ldw	r5,1328(sp)
 28010b4:	2880040c 	andi	r2,r5,16
 28010b8:	1002bc1e 	bne	r2,zero,2801bac <___vfprintf_internal_r+0x15b4>
 28010bc:	d9814c17 	ldw	r6,1328(sp)
 28010c0:	3080100c 	andi	r2,r6,64
 28010c4:	1002b926 	beq	r2,zero,2801bac <___vfprintf_internal_r+0x15b4>
 28010c8:	3c00000b 	ldhu	r16,0(r7)
 28010cc:	0009883a 	mov	r4,zero
 28010d0:	39c00104 	addi	r7,r7,4
 28010d4:	0023883a 	mov	r17,zero
 28010d8:	d9c14015 	stw	r7,1280(sp)
 28010dc:	d8000405 	stb	zero,16(sp)
 28010e0:	003fd306 	br	2801030 <___vfprintf_internal_r+0xa38>
 28010e4:	d9014c17 	ldw	r4,1328(sp)
 28010e8:	21000414 	ori	r4,r4,16
 28010ec:	d9014c15 	stw	r4,1328(sp)
 28010f0:	d9414c17 	ldw	r5,1328(sp)
 28010f4:	2880080c 	andi	r2,r5,32
 28010f8:	1001081e 	bne	r2,zero,280151c <___vfprintf_internal_r+0xf24>
 28010fc:	d8c14c17 	ldw	r3,1328(sp)
 2801100:	1880040c 	andi	r2,r3,16
 2801104:	1002b61e 	bne	r2,zero,2801be0 <___vfprintf_internal_r+0x15e8>
 2801108:	d9014c17 	ldw	r4,1328(sp)
 280110c:	2080100c 	andi	r2,r4,64
 2801110:	1002b326 	beq	r2,zero,2801be0 <___vfprintf_internal_r+0x15e8>
 2801114:	3c00000b 	ldhu	r16,0(r7)
 2801118:	01000044 	movi	r4,1
 280111c:	39c00104 	addi	r7,r7,4
 2801120:	0023883a 	mov	r17,zero
 2801124:	d9c14015 	stw	r7,1280(sp)
 2801128:	d8000405 	stb	zero,16(sp)
 280112c:	003fc006 	br	2801030 <___vfprintf_internal_r+0xa38>
 2801130:	d9014f17 	ldw	r4,1340(sp)
 2801134:	b00b883a 	mov	r5,r22
 2801138:	d9800c04 	addi	r6,sp,48
 280113c:	28005a00 	call	28005a0 <__sprint_r>
 2801140:	103ee51e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801144:	dc800e17 	ldw	r18,56(sp)
 2801148:	d8c01904 	addi	r3,sp,100
 280114c:	d9814c17 	ldw	r6,1328(sp)
 2801150:	3080004c 	andi	r2,r6,1
 2801154:	1005003a 	cmpeq	r2,r2,zero
 2801158:	103ea51e 	bne	r2,zero,2800bf0 <___vfprintf_internal_r+0x5f8>
 280115c:	00800044 	movi	r2,1
 2801160:	dc400d17 	ldw	r17,52(sp)
 2801164:	18800115 	stw	r2,4(r3)
 2801168:	d8814917 	ldw	r2,1316(sp)
 280116c:	94800044 	addi	r18,r18,1
 2801170:	8c400044 	addi	r17,r17,1
 2801174:	18800015 	stw	r2,0(r3)
 2801178:	008001c4 	movi	r2,7
 280117c:	dc800e15 	stw	r18,56(sp)
 2801180:	dc400d15 	stw	r17,52(sp)
 2801184:	1442240e 	bge	r2,r17,2801a18 <___vfprintf_internal_r+0x1420>
 2801188:	d9014f17 	ldw	r4,1340(sp)
 280118c:	b00b883a 	mov	r5,r22
 2801190:	d9800c04 	addi	r6,sp,48
 2801194:	28005a00 	call	28005a0 <__sprint_r>
 2801198:	103ecf1e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 280119c:	dc800e17 	ldw	r18,56(sp)
 28011a0:	d8c01904 	addi	r3,sp,100
 28011a4:	003e9206 	br	2800bf0 <___vfprintf_internal_r+0x5f8>
 28011a8:	d9014f17 	ldw	r4,1340(sp)
 28011ac:	b00b883a 	mov	r5,r22
 28011b0:	d9800c04 	addi	r6,sp,48
 28011b4:	28005a00 	call	28005a0 <__sprint_r>
 28011b8:	103ec026 	beq	r2,zero,2800cbc <___vfprintf_internal_r+0x6c4>
 28011bc:	003ec606 	br	2800cd8 <___vfprintf_internal_r+0x6e0>
 28011c0:	d9014f17 	ldw	r4,1340(sp)
 28011c4:	b00b883a 	mov	r5,r22
 28011c8:	d9800c04 	addi	r6,sp,48
 28011cc:	d9c15115 	stw	r7,1348(sp)
 28011d0:	28005a00 	call	28005a0 <__sprint_r>
 28011d4:	d9c15117 	ldw	r7,1348(sp)
 28011d8:	103ebf1e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 28011dc:	dc800e17 	ldw	r18,56(sp)
 28011e0:	dc400d17 	ldw	r17,52(sp)
 28011e4:	dd401904 	addi	r21,sp,100
 28011e8:	003e7406 	br	2800bbc <___vfprintf_internal_r+0x5c4>
 28011ec:	d9014f17 	ldw	r4,1340(sp)
 28011f0:	b00b883a 	mov	r5,r22
 28011f4:	d9800c04 	addi	r6,sp,48
 28011f8:	d9c15115 	stw	r7,1348(sp)
 28011fc:	28005a00 	call	28005a0 <__sprint_r>
 2801200:	d9c15117 	ldw	r7,1348(sp)
 2801204:	103eb41e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801208:	dd401904 	addi	r21,sp,100
 280120c:	003d6d06 	br	28007c4 <___vfprintf_internal_r+0x1cc>
 2801210:	d9014f17 	ldw	r4,1340(sp)
 2801214:	b00b883a 	mov	r5,r22
 2801218:	d9800c04 	addi	r6,sp,48
 280121c:	d9c15115 	stw	r7,1348(sp)
 2801220:	28005a00 	call	28005a0 <__sprint_r>
 2801224:	d9c15117 	ldw	r7,1348(sp)
 2801228:	103eab1e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 280122c:	dc800e17 	ldw	r18,56(sp)
 2801230:	dc400d17 	ldw	r17,52(sp)
 2801234:	dd401904 	addi	r21,sp,100
 2801238:	003e3406 	br	2800b0c <___vfprintf_internal_r+0x514>
 280123c:	d9014f17 	ldw	r4,1340(sp)
 2801240:	b00b883a 	mov	r5,r22
 2801244:	d9800c04 	addi	r6,sp,48
 2801248:	d9c15115 	stw	r7,1348(sp)
 280124c:	28005a00 	call	28005a0 <__sprint_r>
 2801250:	d9c15117 	ldw	r7,1348(sp)
 2801254:	103ea01e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801258:	dc800e17 	ldw	r18,56(sp)
 280125c:	dc400d17 	ldw	r17,52(sp)
 2801260:	dd401904 	addi	r21,sp,100
 2801264:	003e1c06 	br	2800ad8 <___vfprintf_internal_r+0x4e0>
 2801268:	d9014f17 	ldw	r4,1340(sp)
 280126c:	b00b883a 	mov	r5,r22
 2801270:	d9800c04 	addi	r6,sp,48
 2801274:	d9c15115 	stw	r7,1348(sp)
 2801278:	28005a00 	call	28005a0 <__sprint_r>
 280127c:	d9c15117 	ldw	r7,1348(sp)
 2801280:	103e951e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801284:	dc800e17 	ldw	r18,56(sp)
 2801288:	dc400d17 	ldw	r17,52(sp)
 280128c:	dd401904 	addi	r21,sp,100
 2801290:	003e0406 	br	2800aa4 <___vfprintf_internal_r+0x4ac>
 2801294:	d9000517 	ldw	r4,20(sp)
 2801298:	0102580e 	bge	zero,r4,2801bfc <___vfprintf_internal_r+0x1604>
 280129c:	d9814717 	ldw	r6,1308(sp)
 28012a0:	21807a16 	blt	r4,r6,280148c <___vfprintf_internal_r+0xe94>
 28012a4:	d8814117 	ldw	r2,1284(sp)
 28012a8:	91a5883a 	add	r18,r18,r6
 28012ac:	8c400044 	addi	r17,r17,1
 28012b0:	a8800015 	stw	r2,0(r21)
 28012b4:	008001c4 	movi	r2,7
 28012b8:	a9800115 	stw	r6,4(r21)
 28012bc:	dc800e15 	stw	r18,56(sp)
 28012c0:	dc400d15 	stw	r17,52(sp)
 28012c4:	1442fc16 	blt	r2,r17,2801eb8 <___vfprintf_internal_r+0x18c0>
 28012c8:	a8c00204 	addi	r3,r21,8
 28012cc:	d9414717 	ldw	r5,1308(sp)
 28012d0:	2161c83a 	sub	r16,r4,r5
 28012d4:	043f9d0e 	bge	zero,r16,280114c <___vfprintf_internal_r+0xb54>
 28012d8:	00800404 	movi	r2,16
 28012dc:	1402190e 	bge	r2,r16,2801b44 <___vfprintf_internal_r+0x154c>
 28012e0:	dc400d17 	ldw	r17,52(sp)
 28012e4:	1027883a 	mov	r19,r2
 28012e8:	0700a074 	movhi	fp,641
 28012ec:	e738ac84 	addi	fp,fp,-7502
 28012f0:	050001c4 	movi	r20,7
 28012f4:	00000306 	br	2801304 <___vfprintf_internal_r+0xd0c>
 28012f8:	18c00204 	addi	r3,r3,8
 28012fc:	843ffc04 	addi	r16,r16,-16
 2801300:	9c02130e 	bge	r19,r16,2801b50 <___vfprintf_internal_r+0x1558>
 2801304:	94800404 	addi	r18,r18,16
 2801308:	8c400044 	addi	r17,r17,1
 280130c:	1f000015 	stw	fp,0(r3)
 2801310:	1cc00115 	stw	r19,4(r3)
 2801314:	dc800e15 	stw	r18,56(sp)
 2801318:	dc400d15 	stw	r17,52(sp)
 280131c:	a47ff60e 	bge	r20,r17,28012f8 <___vfprintf_internal_r+0xd00>
 2801320:	d9014f17 	ldw	r4,1340(sp)
 2801324:	b00b883a 	mov	r5,r22
 2801328:	d9800c04 	addi	r6,sp,48
 280132c:	28005a00 	call	28005a0 <__sprint_r>
 2801330:	103e691e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801334:	dc800e17 	ldw	r18,56(sp)
 2801338:	dc400d17 	ldw	r17,52(sp)
 280133c:	d8c01904 	addi	r3,sp,100
 2801340:	003fee06 	br	28012fc <___vfprintf_internal_r+0xd04>
 2801344:	d8814717 	ldw	r2,1308(sp)
 2801348:	143fffc4 	addi	r16,r2,-1
 280134c:	043e970e 	bge	zero,r16,2800dac <___vfprintf_internal_r+0x7b4>
 2801350:	00800404 	movi	r2,16
 2801354:	1400180e 	bge	r2,r16,28013b8 <___vfprintf_internal_r+0xdc0>
 2801358:	1029883a 	mov	r20,r2
 280135c:	0700a074 	movhi	fp,641
 2801360:	e738ac84 	addi	fp,fp,-7502
 2801364:	054001c4 	movi	r21,7
 2801368:	00000306 	br	2801378 <___vfprintf_internal_r+0xd80>
 280136c:	9cc00204 	addi	r19,r19,8
 2801370:	843ffc04 	addi	r16,r16,-16
 2801374:	a400120e 	bge	r20,r16,28013c0 <___vfprintf_internal_r+0xdc8>
 2801378:	94800404 	addi	r18,r18,16
 280137c:	8c400044 	addi	r17,r17,1
 2801380:	9f000015 	stw	fp,0(r19)
 2801384:	9d000115 	stw	r20,4(r19)
 2801388:	dc800e15 	stw	r18,56(sp)
 280138c:	dc400d15 	stw	r17,52(sp)
 2801390:	ac7ff60e 	bge	r21,r17,280136c <___vfprintf_internal_r+0xd74>
 2801394:	d9014f17 	ldw	r4,1340(sp)
 2801398:	b00b883a 	mov	r5,r22
 280139c:	d9800c04 	addi	r6,sp,48
 28013a0:	28005a00 	call	28005a0 <__sprint_r>
 28013a4:	103e4c1e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 28013a8:	dc800e17 	ldw	r18,56(sp)
 28013ac:	dc400d17 	ldw	r17,52(sp)
 28013b0:	dcc01904 	addi	r19,sp,100
 28013b4:	003fee06 	br	2801370 <___vfprintf_internal_r+0xd78>
 28013b8:	0700a074 	movhi	fp,641
 28013bc:	e738ac84 	addi	fp,fp,-7502
 28013c0:	9425883a 	add	r18,r18,r16
 28013c4:	8c400044 	addi	r17,r17,1
 28013c8:	008001c4 	movi	r2,7
 28013cc:	9f000015 	stw	fp,0(r19)
 28013d0:	9c000115 	stw	r16,4(r19)
 28013d4:	dc800e15 	stw	r18,56(sp)
 28013d8:	dc400d15 	stw	r17,52(sp)
 28013dc:	147e720e 	bge	r2,r17,2800da8 <___vfprintf_internal_r+0x7b0>
 28013e0:	d9014f17 	ldw	r4,1340(sp)
 28013e4:	b00b883a 	mov	r5,r22
 28013e8:	d9800c04 	addi	r6,sp,48
 28013ec:	28005a00 	call	28005a0 <__sprint_r>
 28013f0:	103e391e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 28013f4:	dc800e17 	ldw	r18,56(sp)
 28013f8:	dc400d17 	ldw	r17,52(sp)
 28013fc:	dcc01904 	addi	r19,sp,100
 2801400:	003e6a06 	br	2800dac <___vfprintf_internal_r+0x7b4>
 2801404:	d9014f17 	ldw	r4,1340(sp)
 2801408:	b00b883a 	mov	r5,r22
 280140c:	d9800c04 	addi	r6,sp,48
 2801410:	d9c15115 	stw	r7,1348(sp)
 2801414:	28005a00 	call	28005a0 <__sprint_r>
 2801418:	d9c15117 	ldw	r7,1348(sp)
 280141c:	103e2e1e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801420:	dc800e17 	ldw	r18,56(sp)
 2801424:	dc400d17 	ldw	r17,52(sp)
 2801428:	dd401904 	addi	r21,sp,100
 280142c:	003dba06 	br	2800b18 <___vfprintf_internal_r+0x520>
 2801430:	d9014f17 	ldw	r4,1340(sp)
 2801434:	b00b883a 	mov	r5,r22
 2801438:	d9800c04 	addi	r6,sp,48
 280143c:	28005a00 	call	28005a0 <__sprint_r>
 2801440:	103e251e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801444:	dc800e17 	ldw	r18,56(sp)
 2801448:	dc400d17 	ldw	r17,52(sp)
 280144c:	dcc01904 	addi	r19,sp,100
 2801450:	003e4206 	br	2800d5c <___vfprintf_internal_r+0x764>
 2801454:	d9014f17 	ldw	r4,1340(sp)
 2801458:	b00b883a 	mov	r5,r22
 280145c:	d9800c04 	addi	r6,sp,48
 2801460:	28005a00 	call	28005a0 <__sprint_r>
 2801464:	103e1c1e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801468:	dc800e17 	ldw	r18,56(sp)
 280146c:	dc400d17 	ldw	r17,52(sp)
 2801470:	d8c01904 	addi	r3,sp,100
 2801474:	003e2e06 	br	2800d30 <___vfprintf_internal_r+0x738>
 2801478:	d9414c17 	ldw	r5,1328(sp)
 280147c:	2880004c 	andi	r2,r5,1
 2801480:	1005003a 	cmpeq	r2,r2,zero
 2801484:	103dda1e 	bne	r2,zero,2800bf0 <___vfprintf_internal_r+0x5f8>
 2801488:	003e9f06 	br	2800f08 <___vfprintf_internal_r+0x910>
 280148c:	d8c14117 	ldw	r3,1284(sp)
 2801490:	9125883a 	add	r18,r18,r4
 2801494:	8c400044 	addi	r17,r17,1
 2801498:	008001c4 	movi	r2,7
 280149c:	a8c00015 	stw	r3,0(r21)
 28014a0:	a9000115 	stw	r4,4(r21)
 28014a4:	dc800e15 	stw	r18,56(sp)
 28014a8:	dc400d15 	stw	r17,52(sp)
 28014ac:	14426c16 	blt	r2,r17,2801e60 <___vfprintf_internal_r+0x1868>
 28014b0:	a8c00204 	addi	r3,r21,8
 28014b4:	d9414917 	ldw	r5,1316(sp)
 28014b8:	00800044 	movi	r2,1
 28014bc:	94800044 	addi	r18,r18,1
 28014c0:	8c400044 	addi	r17,r17,1
 28014c4:	18800115 	stw	r2,4(r3)
 28014c8:	008001c4 	movi	r2,7
 28014cc:	19400015 	stw	r5,0(r3)
 28014d0:	dc800e15 	stw	r18,56(sp)
 28014d4:	dc400d15 	stw	r17,52(sp)
 28014d8:	2021883a 	mov	r16,r4
 28014dc:	14425616 	blt	r2,r17,2801e38 <___vfprintf_internal_r+0x1840>
 28014e0:	19400204 	addi	r5,r3,8
 28014e4:	d9814717 	ldw	r6,1308(sp)
 28014e8:	8c400044 	addi	r17,r17,1
 28014ec:	dc400d15 	stw	r17,52(sp)
 28014f0:	3107c83a 	sub	r3,r6,r4
 28014f4:	d9014117 	ldw	r4,1284(sp)
 28014f8:	90e5883a 	add	r18,r18,r3
 28014fc:	28c00115 	stw	r3,4(r5)
 2801500:	8105883a 	add	r2,r16,r4
 2801504:	28800015 	stw	r2,0(r5)
 2801508:	008001c4 	movi	r2,7
 280150c:	dc800e15 	stw	r18,56(sp)
 2801510:	147f1d16 	blt	r2,r17,2801188 <___vfprintf_internal_r+0xb90>
 2801514:	28c00204 	addi	r3,r5,8
 2801518:	003db506 	br	2800bf0 <___vfprintf_internal_r+0x5f8>
 280151c:	3c000017 	ldw	r16,0(r7)
 2801520:	3c400117 	ldw	r17,4(r7)
 2801524:	39800204 	addi	r6,r7,8
 2801528:	01000044 	movi	r4,1
 280152c:	d9814015 	stw	r6,1280(sp)
 2801530:	d8000405 	stb	zero,16(sp)
 2801534:	003ebe06 	br	2801030 <___vfprintf_internal_r+0xa38>
 2801538:	3c000017 	ldw	r16,0(r7)
 280153c:	3c400117 	ldw	r17,4(r7)
 2801540:	38800204 	addi	r2,r7,8
 2801544:	d8814015 	stw	r2,1280(sp)
 2801548:	003eb706 	br	2801028 <___vfprintf_internal_r+0xa30>
 280154c:	3c000017 	ldw	r16,0(r7)
 2801550:	3c400117 	ldw	r17,4(r7)
 2801554:	39000204 	addi	r4,r7,8
 2801558:	d9014015 	stw	r4,1280(sp)
 280155c:	0009883a 	mov	r4,zero
 2801560:	d8000405 	stb	zero,16(sp)
 2801564:	003eb206 	br	2801030 <___vfprintf_internal_r+0xa38>
 2801568:	38c00017 	ldw	r3,0(r7)
 280156c:	39c00104 	addi	r7,r7,4
 2801570:	d8c14a15 	stw	r3,1320(sp)
 2801574:	1800d70e 	bge	r3,zero,28018d4 <___vfprintf_internal_r+0x12dc>
 2801578:	00c7c83a 	sub	r3,zero,r3
 280157c:	d8c14a15 	stw	r3,1320(sp)
 2801580:	d9014c17 	ldw	r4,1328(sp)
 2801584:	b8c00007 	ldb	r3,0(r23)
 2801588:	21000114 	ori	r4,r4,4
 280158c:	d9014c15 	stw	r4,1328(sp)
 2801590:	003c9806 	br	28007f4 <___vfprintf_internal_r+0x1fc>
 2801594:	d9814c17 	ldw	r6,1328(sp)
 2801598:	3080080c 	andi	r2,r6,32
 280159c:	1001f626 	beq	r2,zero,2801d78 <___vfprintf_internal_r+0x1780>
 28015a0:	d9014b17 	ldw	r4,1324(sp)
 28015a4:	38800017 	ldw	r2,0(r7)
 28015a8:	39c00104 	addi	r7,r7,4
 28015ac:	d9c14015 	stw	r7,1280(sp)
 28015b0:	2007d7fa 	srai	r3,r4,31
 28015b4:	d9c14017 	ldw	r7,1280(sp)
 28015b8:	11000015 	stw	r4,0(r2)
 28015bc:	10c00115 	stw	r3,4(r2)
 28015c0:	003c6906 	br	2800768 <___vfprintf_internal_r+0x170>
 28015c4:	b8c00007 	ldb	r3,0(r23)
 28015c8:	00801b04 	movi	r2,108
 28015cc:	18825526 	beq	r3,r2,2801f24 <___vfprintf_internal_r+0x192c>
 28015d0:	d9414c17 	ldw	r5,1328(sp)
 28015d4:	29400414 	ori	r5,r5,16
 28015d8:	d9414c15 	stw	r5,1328(sp)
 28015dc:	003c8506 	br	28007f4 <___vfprintf_internal_r+0x1fc>
 28015e0:	d9814c17 	ldw	r6,1328(sp)
 28015e4:	b8c00007 	ldb	r3,0(r23)
 28015e8:	31800814 	ori	r6,r6,32
 28015ec:	d9814c15 	stw	r6,1328(sp)
 28015f0:	003c8006 	br	28007f4 <___vfprintf_internal_r+0x1fc>
 28015f4:	d8814c17 	ldw	r2,1328(sp)
 28015f8:	3c000017 	ldw	r16,0(r7)
 28015fc:	00c01e04 	movi	r3,120
 2801600:	10800094 	ori	r2,r2,2
 2801604:	d8814c15 	stw	r2,1328(sp)
 2801608:	39c00104 	addi	r7,r7,4
 280160c:	0140a074 	movhi	r5,641
 2801610:	29789504 	addi	r5,r5,-7596
 2801614:	00800c04 	movi	r2,48
 2801618:	0023883a 	mov	r17,zero
 280161c:	01000084 	movi	r4,2
 2801620:	d9c14015 	stw	r7,1280(sp)
 2801624:	d8c14d15 	stw	r3,1332(sp)
 2801628:	d9414415 	stw	r5,1296(sp)
 280162c:	d8800445 	stb	r2,17(sp)
 2801630:	d8c00485 	stb	r3,18(sp)
 2801634:	d8000405 	stb	zero,16(sp)
 2801638:	003e7d06 	br	2801030 <___vfprintf_internal_r+0xa38>
 280163c:	d8814c17 	ldw	r2,1328(sp)
 2801640:	b8c00007 	ldb	r3,0(r23)
 2801644:	10801014 	ori	r2,r2,64
 2801648:	d8814c15 	stw	r2,1328(sp)
 280164c:	003c6906 	br	28007f4 <___vfprintf_internal_r+0x1fc>
 2801650:	d9414c17 	ldw	r5,1328(sp)
 2801654:	2880020c 	andi	r2,r5,8
 2801658:	1001e526 	beq	r2,zero,2801df0 <___vfprintf_internal_r+0x17f8>
 280165c:	39800017 	ldw	r6,0(r7)
 2801660:	38800204 	addi	r2,r7,8
 2801664:	d8814015 	stw	r2,1280(sp)
 2801668:	d9814215 	stw	r6,1288(sp)
 280166c:	39c00117 	ldw	r7,4(r7)
 2801670:	d9c14315 	stw	r7,1292(sp)
 2801674:	d9014217 	ldw	r4,1288(sp)
 2801678:	d9414317 	ldw	r5,1292(sp)
 280167c:	28070a80 	call	28070a8 <__isinfd>
 2801680:	10021d26 	beq	r2,zero,2801ef8 <___vfprintf_internal_r+0x1900>
 2801684:	d9014217 	ldw	r4,1288(sp)
 2801688:	d9414317 	ldw	r5,1292(sp)
 280168c:	000d883a 	mov	r6,zero
 2801690:	000f883a 	mov	r7,zero
 2801694:	28092440 	call	2809244 <__ltdf2>
 2801698:	1002d016 	blt	r2,zero,28021dc <___vfprintf_internal_r+0x1be4>
 280169c:	d9414d17 	ldw	r5,1332(sp)
 28016a0:	008011c4 	movi	r2,71
 28016a4:	11421016 	blt	r2,r5,2801ee8 <___vfprintf_internal_r+0x18f0>
 28016a8:	0180a074 	movhi	r6,641
 28016ac:	31b89a04 	addi	r6,r6,-7576
 28016b0:	d9814115 	stw	r6,1284(sp)
 28016b4:	d9014c17 	ldw	r4,1328(sp)
 28016b8:	00c000c4 	movi	r3,3
 28016bc:	00bfdfc4 	movi	r2,-129
 28016c0:	2088703a 	and	r4,r4,r2
 28016c4:	180f883a 	mov	r7,r3
 28016c8:	d8c14515 	stw	r3,1300(sp)
 28016cc:	d9014c15 	stw	r4,1328(sp)
 28016d0:	d8014615 	stw	zero,1304(sp)
 28016d4:	003e6a06 	br	2801080 <___vfprintf_internal_r+0xa88>
 28016d8:	38800017 	ldw	r2,0(r7)
 28016dc:	00c00044 	movi	r3,1
 28016e0:	39c00104 	addi	r7,r7,4
 28016e4:	d9c14015 	stw	r7,1280(sp)
 28016e8:	d9000f04 	addi	r4,sp,60
 28016ec:	180f883a 	mov	r7,r3
 28016f0:	d8c14515 	stw	r3,1300(sp)
 28016f4:	d9014115 	stw	r4,1284(sp)
 28016f8:	d8800f05 	stb	r2,60(sp)
 28016fc:	d8000405 	stb	zero,16(sp)
 2801700:	003cac06 	br	28009b4 <___vfprintf_internal_r+0x3bc>
 2801704:	0140a074 	movhi	r5,641
 2801708:	2978a004 	addi	r5,r5,-7552
 280170c:	d9414415 	stw	r5,1296(sp)
 2801710:	d9814c17 	ldw	r6,1328(sp)
 2801714:	3080080c 	andi	r2,r6,32
 2801718:	1000ff26 	beq	r2,zero,2801b18 <___vfprintf_internal_r+0x1520>
 280171c:	3c000017 	ldw	r16,0(r7)
 2801720:	3c400117 	ldw	r17,4(r7)
 2801724:	38800204 	addi	r2,r7,8
 2801728:	d8814015 	stw	r2,1280(sp)
 280172c:	d9414c17 	ldw	r5,1328(sp)
 2801730:	2880004c 	andi	r2,r5,1
 2801734:	1005003a 	cmpeq	r2,r2,zero
 2801738:	1000b91e 	bne	r2,zero,2801a20 <___vfprintf_internal_r+0x1428>
 280173c:	8444b03a 	or	r2,r16,r17
 2801740:	1000b726 	beq	r2,zero,2801a20 <___vfprintf_internal_r+0x1428>
 2801744:	d9814d17 	ldw	r6,1332(sp)
 2801748:	29400094 	ori	r5,r5,2
 280174c:	00800c04 	movi	r2,48
 2801750:	01000084 	movi	r4,2
 2801754:	d9414c15 	stw	r5,1328(sp)
 2801758:	d8800445 	stb	r2,17(sp)
 280175c:	d9800485 	stb	r6,18(sp)
 2801760:	d8000405 	stb	zero,16(sp)
 2801764:	003e3206 	br	2801030 <___vfprintf_internal_r+0xa38>
 2801768:	0180a074 	movhi	r6,641
 280176c:	31b89504 	addi	r6,r6,-7596
 2801770:	d9814415 	stw	r6,1296(sp)
 2801774:	003fe606 	br	2801710 <___vfprintf_internal_r+0x1118>
 2801778:	00800ac4 	movi	r2,43
 280177c:	d8800405 	stb	r2,16(sp)
 2801780:	b8c00007 	ldb	r3,0(r23)
 2801784:	003c1b06 	br	28007f4 <___vfprintf_internal_r+0x1fc>
 2801788:	d8814c17 	ldw	r2,1328(sp)
 280178c:	b8c00007 	ldb	r3,0(r23)
 2801790:	10800054 	ori	r2,r2,1
 2801794:	d8814c15 	stw	r2,1328(sp)
 2801798:	003c1606 	br	28007f4 <___vfprintf_internal_r+0x1fc>
 280179c:	d8800407 	ldb	r2,16(sp)
 28017a0:	10004c1e 	bne	r2,zero,28018d4 <___vfprintf_internal_r+0x12dc>
 28017a4:	00800804 	movi	r2,32
 28017a8:	d8800405 	stb	r2,16(sp)
 28017ac:	b8c00007 	ldb	r3,0(r23)
 28017b0:	003c1006 	br	28007f4 <___vfprintf_internal_r+0x1fc>
 28017b4:	d9814c17 	ldw	r6,1328(sp)
 28017b8:	b8c00007 	ldb	r3,0(r23)
 28017bc:	31800214 	ori	r6,r6,8
 28017c0:	d9814c15 	stw	r6,1328(sp)
 28017c4:	003c0b06 	br	28007f4 <___vfprintf_internal_r+0x1fc>
 28017c8:	0009883a 	mov	r4,zero
 28017cc:	04000244 	movi	r16,9
 28017d0:	01400284 	movi	r5,10
 28017d4:	d9c15115 	stw	r7,1348(sp)
 28017d8:	280977c0 	call	280977c <__mulsi3>
 28017dc:	b9000007 	ldb	r4,0(r23)
 28017e0:	d8c14d17 	ldw	r3,1332(sp)
 28017e4:	bdc00044 	addi	r23,r23,1
 28017e8:	d9014d15 	stw	r4,1332(sp)
 28017ec:	d9414d17 	ldw	r5,1332(sp)
 28017f0:	1885883a 	add	r2,r3,r2
 28017f4:	113ff404 	addi	r4,r2,-48
 28017f8:	28bff404 	addi	r2,r5,-48
 28017fc:	d9c15117 	ldw	r7,1348(sp)
 2801800:	80bff32e 	bgeu	r16,r2,28017d0 <___vfprintf_internal_r+0x11d8>
 2801804:	d9014a15 	stw	r4,1320(sp)
 2801808:	003bfc06 	br	28007fc <___vfprintf_internal_r+0x204>
 280180c:	d8814c17 	ldw	r2,1328(sp)
 2801810:	b8c00007 	ldb	r3,0(r23)
 2801814:	10802014 	ori	r2,r2,128
 2801818:	d8814c15 	stw	r2,1328(sp)
 280181c:	003bf506 	br	28007f4 <___vfprintf_internal_r+0x1fc>
 2801820:	b8c00007 	ldb	r3,0(r23)
 2801824:	00800a84 	movi	r2,42
 2801828:	bdc00044 	addi	r23,r23,1
 280182c:	18831826 	beq	r3,r2,2802490 <___vfprintf_internal_r+0x1e98>
 2801830:	d8c14d15 	stw	r3,1332(sp)
 2801834:	18bff404 	addi	r2,r3,-48
 2801838:	00c00244 	movi	r3,9
 280183c:	18827b36 	bltu	r3,r2,280222c <___vfprintf_internal_r+0x1c34>
 2801840:	1821883a 	mov	r16,r3
 2801844:	0009883a 	mov	r4,zero
 2801848:	01400284 	movi	r5,10
 280184c:	d9c15115 	stw	r7,1348(sp)
 2801850:	280977c0 	call	280977c <__mulsi3>
 2801854:	d9414d17 	ldw	r5,1332(sp)
 2801858:	b9800007 	ldb	r6,0(r23)
 280185c:	d9c15117 	ldw	r7,1348(sp)
 2801860:	1145883a 	add	r2,r2,r5
 2801864:	113ff404 	addi	r4,r2,-48
 2801868:	30bff404 	addi	r2,r6,-48
 280186c:	d9814d15 	stw	r6,1332(sp)
 2801870:	bdc00044 	addi	r23,r23,1
 2801874:	80bff42e 	bgeu	r16,r2,2801848 <___vfprintf_internal_r+0x1250>
 2801878:	2027883a 	mov	r19,r4
 280187c:	203bdf0e 	bge	r4,zero,28007fc <___vfprintf_internal_r+0x204>
 2801880:	04ffffc4 	movi	r19,-1
 2801884:	003bdd06 	br	28007fc <___vfprintf_internal_r+0x204>
 2801888:	d8000405 	stb	zero,16(sp)
 280188c:	39800017 	ldw	r6,0(r7)
 2801890:	39c00104 	addi	r7,r7,4
 2801894:	d9c14015 	stw	r7,1280(sp)
 2801898:	d9814115 	stw	r6,1284(sp)
 280189c:	3001c926 	beq	r6,zero,2801fc4 <___vfprintf_internal_r+0x19cc>
 28018a0:	98000e16 	blt	r19,zero,28018dc <___vfprintf_internal_r+0x12e4>
 28018a4:	d9014117 	ldw	r4,1284(sp)
 28018a8:	000b883a 	mov	r5,zero
 28018ac:	980d883a 	mov	r6,r19
 28018b0:	280572c0 	call	280572c <memchr>
 28018b4:	10025926 	beq	r2,zero,280221c <___vfprintf_internal_r+0x1c24>
 28018b8:	d8c14117 	ldw	r3,1284(sp)
 28018bc:	10cfc83a 	sub	r7,r2,r3
 28018c0:	99c19e16 	blt	r19,r7,2801f3c <___vfprintf_internal_r+0x1944>
 28018c4:	d9c14515 	stw	r7,1300(sp)
 28018c8:	38000916 	blt	r7,zero,28018f0 <___vfprintf_internal_r+0x12f8>
 28018cc:	d8014615 	stw	zero,1304(sp)
 28018d0:	003deb06 	br	2801080 <___vfprintf_internal_r+0xa88>
 28018d4:	b8c00007 	ldb	r3,0(r23)
 28018d8:	003bc606 	br	28007f4 <___vfprintf_internal_r+0x1fc>
 28018dc:	d9014117 	ldw	r4,1284(sp)
 28018e0:	280052c0 	call	280052c <strlen>
 28018e4:	d8814515 	stw	r2,1300(sp)
 28018e8:	100f883a 	mov	r7,r2
 28018ec:	103ff70e 	bge	r2,zero,28018cc <___vfprintf_internal_r+0x12d4>
 28018f0:	d8014515 	stw	zero,1300(sp)
 28018f4:	d8014615 	stw	zero,1304(sp)
 28018f8:	003de106 	br	2801080 <___vfprintf_internal_r+0xa88>
 28018fc:	20c03fcc 	andi	r3,r4,255
 2801900:	00800044 	movi	r2,1
 2801904:	18802d26 	beq	r3,r2,28019bc <___vfprintf_internal_r+0x13c4>
 2801908:	18800e36 	bltu	r3,r2,2801944 <___vfprintf_internal_r+0x134c>
 280190c:	00800084 	movi	r2,2
 2801910:	1880fa26 	beq	r3,r2,2801cfc <___vfprintf_internal_r+0x1704>
 2801914:	0100a074 	movhi	r4,641
 2801918:	2138a504 	addi	r4,r4,-7532
 280191c:	280052c0 	call	280052c <strlen>
 2801920:	100f883a 	mov	r7,r2
 2801924:	dcc14515 	stw	r19,1300(sp)
 2801928:	9880010e 	bge	r19,r2,2801930 <___vfprintf_internal_r+0x1338>
 280192c:	d8814515 	stw	r2,1300(sp)
 2801930:	0080a074 	movhi	r2,641
 2801934:	10b8a504 	addi	r2,r2,-7532
 2801938:	dcc14615 	stw	r19,1304(sp)
 280193c:	d8814115 	stw	r2,1284(sp)
 2801940:	003dcf06 	br	2801080 <___vfprintf_internal_r+0xa88>
 2801944:	d9401904 	addi	r5,sp,100
 2801948:	dd000f04 	addi	r20,sp,60
 280194c:	d9414115 	stw	r5,1284(sp)
 2801950:	880a977a 	slli	r5,r17,29
 2801954:	d9814117 	ldw	r6,1284(sp)
 2801958:	8004d0fa 	srli	r2,r16,3
 280195c:	8806d0fa 	srli	r3,r17,3
 2801960:	810001cc 	andi	r4,r16,7
 2801964:	2884b03a 	or	r2,r5,r2
 2801968:	31bfffc4 	addi	r6,r6,-1
 280196c:	21000c04 	addi	r4,r4,48
 2801970:	d9814115 	stw	r6,1284(sp)
 2801974:	10cab03a 	or	r5,r2,r3
 2801978:	31000005 	stb	r4,0(r6)
 280197c:	1021883a 	mov	r16,r2
 2801980:	1823883a 	mov	r17,r3
 2801984:	283ff21e 	bne	r5,zero,2801950 <___vfprintf_internal_r+0x1358>
 2801988:	d8c14c17 	ldw	r3,1328(sp)
 280198c:	1880004c 	andi	r2,r3,1
 2801990:	1005003a 	cmpeq	r2,r2,zero
 2801994:	103db31e 	bne	r2,zero,2801064 <___vfprintf_internal_r+0xa6c>
 2801998:	20803fcc 	andi	r2,r4,255
 280199c:	1080201c 	xori	r2,r2,128
 28019a0:	10bfe004 	addi	r2,r2,-128
 28019a4:	00c00c04 	movi	r3,48
 28019a8:	10fdae26 	beq	r2,r3,2801064 <___vfprintf_internal_r+0xa6c>
 28019ac:	31bfffc4 	addi	r6,r6,-1
 28019b0:	d9814115 	stw	r6,1284(sp)
 28019b4:	30c00005 	stb	r3,0(r6)
 28019b8:	003daa06 	br	2801064 <___vfprintf_internal_r+0xa6c>
 28019bc:	88800068 	cmpgeui	r2,r17,1
 28019c0:	10002c1e 	bne	r2,zero,2801a74 <___vfprintf_internal_r+0x147c>
 28019c4:	8800021e 	bne	r17,zero,28019d0 <___vfprintf_internal_r+0x13d8>
 28019c8:	00800244 	movi	r2,9
 28019cc:	14002936 	bltu	r2,r16,2801a74 <___vfprintf_internal_r+0x147c>
 28019d0:	d90018c4 	addi	r4,sp,99
 28019d4:	dd000f04 	addi	r20,sp,60
 28019d8:	d9014115 	stw	r4,1284(sp)
 28019dc:	d9014117 	ldw	r4,1284(sp)
 28019e0:	80800c04 	addi	r2,r16,48
 28019e4:	20800005 	stb	r2,0(r4)
 28019e8:	003d9e06 	br	2801064 <___vfprintf_internal_r+0xa6c>
 28019ec:	dc400d17 	ldw	r17,52(sp)
 28019f0:	0700a074 	movhi	fp,641
 28019f4:	e738ac84 	addi	fp,fp,-7502
 28019f8:	9425883a 	add	r18,r18,r16
 28019fc:	8c400044 	addi	r17,r17,1
 2801a00:	008001c4 	movi	r2,7
 2801a04:	1f000015 	stw	fp,0(r3)
 2801a08:	1c000115 	stw	r16,4(r3)
 2801a0c:	dc800e15 	stw	r18,56(sp)
 2801a10:	dc400d15 	stw	r17,52(sp)
 2801a14:	147ddc16 	blt	r2,r17,2801188 <___vfprintf_internal_r+0xb90>
 2801a18:	18c00204 	addi	r3,r3,8
 2801a1c:	003c7406 	br	2800bf0 <___vfprintf_internal_r+0x5f8>
 2801a20:	01000084 	movi	r4,2
 2801a24:	d8000405 	stb	zero,16(sp)
 2801a28:	003d8106 	br	2801030 <___vfprintf_internal_r+0xa38>
 2801a2c:	d9814c17 	ldw	r6,1328(sp)
 2801a30:	30c4703a 	and	r2,r6,r3
 2801a34:	1005003a 	cmpeq	r2,r2,zero
 2801a38:	103cb326 	beq	r2,zero,2800d08 <___vfprintf_internal_r+0x710>
 2801a3c:	d9014117 	ldw	r4,1284(sp)
 2801a40:	94800044 	addi	r18,r18,1
 2801a44:	8c400044 	addi	r17,r17,1
 2801a48:	008001c4 	movi	r2,7
 2801a4c:	a9000015 	stw	r4,0(r21)
 2801a50:	a8c00115 	stw	r3,4(r21)
 2801a54:	dc800e15 	stw	r18,56(sp)
 2801a58:	dc400d15 	stw	r17,52(sp)
 2801a5c:	147e6016 	blt	r2,r17,28013e0 <___vfprintf_internal_r+0xde8>
 2801a60:	acc00204 	addi	r19,r21,8
 2801a64:	003cd106 	br	2800dac <___vfprintf_internal_r+0x7b4>
 2801a68:	0700a074 	movhi	fp,641
 2801a6c:	e738ac84 	addi	fp,fp,-7502
 2801a70:	003c4906 	br	2800b98 <___vfprintf_internal_r+0x5a0>
 2801a74:	dd000f04 	addi	r20,sp,60
 2801a78:	dc801904 	addi	r18,sp,100
 2801a7c:	8009883a 	mov	r4,r16
 2801a80:	880b883a 	mov	r5,r17
 2801a84:	01800284 	movi	r6,10
 2801a88:	000f883a 	mov	r7,zero
 2801a8c:	2807ea40 	call	2807ea4 <__umoddi3>
 2801a90:	12000c04 	addi	r8,r2,48
 2801a94:	94bfffc4 	addi	r18,r18,-1
 2801a98:	8009883a 	mov	r4,r16
 2801a9c:	880b883a 	mov	r5,r17
 2801aa0:	01800284 	movi	r6,10
 2801aa4:	000f883a 	mov	r7,zero
 2801aa8:	92000005 	stb	r8,0(r18)
 2801aac:	28078380 	call	2807838 <__udivdi3>
 2801ab0:	1009883a 	mov	r4,r2
 2801ab4:	1021883a 	mov	r16,r2
 2801ab8:	18800068 	cmpgeui	r2,r3,1
 2801abc:	1823883a 	mov	r17,r3
 2801ac0:	103fee1e 	bne	r2,zero,2801a7c <___vfprintf_internal_r+0x1484>
 2801ac4:	1800021e 	bne	r3,zero,2801ad0 <___vfprintf_internal_r+0x14d8>
 2801ac8:	00800244 	movi	r2,9
 2801acc:	113feb36 	bltu	r2,r4,2801a7c <___vfprintf_internal_r+0x1484>
 2801ad0:	94bfffc4 	addi	r18,r18,-1
 2801ad4:	dc814115 	stw	r18,1284(sp)
 2801ad8:	003fc006 	br	28019dc <___vfprintf_internal_r+0x13e4>
 2801adc:	d9014c17 	ldw	r4,1328(sp)
 2801ae0:	2080004c 	andi	r2,r4,1
 2801ae4:	10009a1e 	bne	r2,zero,2801d50 <___vfprintf_internal_r+0x1758>
 2801ae8:	d9401904 	addi	r5,sp,100
 2801aec:	dd000f04 	addi	r20,sp,60
 2801af0:	d9414115 	stw	r5,1284(sp)
 2801af4:	003d5b06 	br	2801064 <___vfprintf_internal_r+0xa6c>
 2801af8:	d9014f17 	ldw	r4,1340(sp)
 2801afc:	b00b883a 	mov	r5,r22
 2801b00:	d9800c04 	addi	r6,sp,48
 2801b04:	28005a00 	call	28005a0 <__sprint_r>
 2801b08:	103c731e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801b0c:	dc800e17 	ldw	r18,56(sp)
 2801b10:	d8c01904 	addi	r3,sp,100
 2801b14:	003cf906 	br	2800efc <___vfprintf_internal_r+0x904>
 2801b18:	d8c14c17 	ldw	r3,1328(sp)
 2801b1c:	1880040c 	andi	r2,r3,16
 2801b20:	1000711e 	bne	r2,zero,2801ce8 <___vfprintf_internal_r+0x16f0>
 2801b24:	d9014c17 	ldw	r4,1328(sp)
 2801b28:	2080100c 	andi	r2,r4,64
 2801b2c:	10006e26 	beq	r2,zero,2801ce8 <___vfprintf_internal_r+0x16f0>
 2801b30:	3c00000b 	ldhu	r16,0(r7)
 2801b34:	0023883a 	mov	r17,zero
 2801b38:	39c00104 	addi	r7,r7,4
 2801b3c:	d9c14015 	stw	r7,1280(sp)
 2801b40:	003efa06 	br	280172c <___vfprintf_internal_r+0x1134>
 2801b44:	dc400d17 	ldw	r17,52(sp)
 2801b48:	0700a074 	movhi	fp,641
 2801b4c:	e738ac84 	addi	fp,fp,-7502
 2801b50:	9425883a 	add	r18,r18,r16
 2801b54:	8c400044 	addi	r17,r17,1
 2801b58:	008001c4 	movi	r2,7
 2801b5c:	1f000015 	stw	fp,0(r3)
 2801b60:	1c000115 	stw	r16,4(r3)
 2801b64:	dc800e15 	stw	r18,56(sp)
 2801b68:	dc400d15 	stw	r17,52(sp)
 2801b6c:	147d7016 	blt	r2,r17,2801130 <___vfprintf_internal_r+0xb38>
 2801b70:	18c00204 	addi	r3,r3,8
 2801b74:	003d7506 	br	280114c <___vfprintf_internal_r+0xb54>
 2801b78:	dc800e17 	ldw	r18,56(sp)
 2801b7c:	dc400d17 	ldw	r17,52(sp)
 2801b80:	0700a074 	movhi	fp,641
 2801b84:	e738b084 	addi	fp,fp,-7486
 2801b88:	003bba06 	br	2800a74 <___vfprintf_internal_r+0x47c>
 2801b8c:	d9014f17 	ldw	r4,1340(sp)
 2801b90:	b00b883a 	mov	r5,r22
 2801b94:	d9800c04 	addi	r6,sp,48
 2801b98:	28005a00 	call	28005a0 <__sprint_r>
 2801b9c:	103c4e1e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801ba0:	dc800e17 	ldw	r18,56(sp)
 2801ba4:	d8c01904 	addi	r3,sp,100
 2801ba8:	003ce306 	br	2800f38 <___vfprintf_internal_r+0x940>
 2801bac:	3c000017 	ldw	r16,0(r7)
 2801bb0:	0009883a 	mov	r4,zero
 2801bb4:	39c00104 	addi	r7,r7,4
 2801bb8:	0023883a 	mov	r17,zero
 2801bbc:	d9c14015 	stw	r7,1280(sp)
 2801bc0:	d8000405 	stb	zero,16(sp)
 2801bc4:	003d1a06 	br	2801030 <___vfprintf_internal_r+0xa38>
 2801bc8:	38800017 	ldw	r2,0(r7)
 2801bcc:	39c00104 	addi	r7,r7,4
 2801bd0:	d9c14015 	stw	r7,1280(sp)
 2801bd4:	1023d7fa 	srai	r17,r2,31
 2801bd8:	1021883a 	mov	r16,r2
 2801bdc:	003d1206 	br	2801028 <___vfprintf_internal_r+0xa30>
 2801be0:	3c000017 	ldw	r16,0(r7)
 2801be4:	01000044 	movi	r4,1
 2801be8:	39c00104 	addi	r7,r7,4
 2801bec:	0023883a 	mov	r17,zero
 2801bf0:	d9c14015 	stw	r7,1280(sp)
 2801bf4:	d8000405 	stb	zero,16(sp)
 2801bf8:	003d0d06 	br	2801030 <___vfprintf_internal_r+0xa38>
 2801bfc:	0080a074 	movhi	r2,641
 2801c00:	10b8ac04 	addi	r2,r2,-7504
 2801c04:	94800044 	addi	r18,r18,1
 2801c08:	8c400044 	addi	r17,r17,1
 2801c0c:	a8800015 	stw	r2,0(r21)
 2801c10:	00c00044 	movi	r3,1
 2801c14:	008001c4 	movi	r2,7
 2801c18:	a8c00115 	stw	r3,4(r21)
 2801c1c:	dc800e15 	stw	r18,56(sp)
 2801c20:	dc400d15 	stw	r17,52(sp)
 2801c24:	1440ca16 	blt	r2,r17,2801f50 <___vfprintf_internal_r+0x1958>
 2801c28:	a8c00204 	addi	r3,r21,8
 2801c2c:	2000061e 	bne	r4,zero,2801c48 <___vfprintf_internal_r+0x1650>
 2801c30:	d9414717 	ldw	r5,1308(sp)
 2801c34:	2800041e 	bne	r5,zero,2801c48 <___vfprintf_internal_r+0x1650>
 2801c38:	d9814c17 	ldw	r6,1328(sp)
 2801c3c:	3080004c 	andi	r2,r6,1
 2801c40:	1005003a 	cmpeq	r2,r2,zero
 2801c44:	103bea1e 	bne	r2,zero,2800bf0 <___vfprintf_internal_r+0x5f8>
 2801c48:	00800044 	movi	r2,1
 2801c4c:	dc400d17 	ldw	r17,52(sp)
 2801c50:	18800115 	stw	r2,4(r3)
 2801c54:	d8814917 	ldw	r2,1316(sp)
 2801c58:	94800044 	addi	r18,r18,1
 2801c5c:	8c400044 	addi	r17,r17,1
 2801c60:	18800015 	stw	r2,0(r3)
 2801c64:	008001c4 	movi	r2,7
 2801c68:	dc800e15 	stw	r18,56(sp)
 2801c6c:	dc400d15 	stw	r17,52(sp)
 2801c70:	1440ca16 	blt	r2,r17,2801f9c <___vfprintf_internal_r+0x19a4>
 2801c74:	18c00204 	addi	r3,r3,8
 2801c78:	0121c83a 	sub	r16,zero,r4
 2801c7c:	0400500e 	bge	zero,r16,2801dc0 <___vfprintf_internal_r+0x17c8>
 2801c80:	00800404 	movi	r2,16
 2801c84:	1400800e 	bge	r2,r16,2801e88 <___vfprintf_internal_r+0x1890>
 2801c88:	1027883a 	mov	r19,r2
 2801c8c:	0700a074 	movhi	fp,641
 2801c90:	e738ac84 	addi	fp,fp,-7502
 2801c94:	050001c4 	movi	r20,7
 2801c98:	00000306 	br	2801ca8 <___vfprintf_internal_r+0x16b0>
 2801c9c:	18c00204 	addi	r3,r3,8
 2801ca0:	843ffc04 	addi	r16,r16,-16
 2801ca4:	9c007a0e 	bge	r19,r16,2801e90 <___vfprintf_internal_r+0x1898>
 2801ca8:	94800404 	addi	r18,r18,16
 2801cac:	8c400044 	addi	r17,r17,1
 2801cb0:	1f000015 	stw	fp,0(r3)
 2801cb4:	1cc00115 	stw	r19,4(r3)
 2801cb8:	dc800e15 	stw	r18,56(sp)
 2801cbc:	dc400d15 	stw	r17,52(sp)
 2801cc0:	a47ff60e 	bge	r20,r17,2801c9c <___vfprintf_internal_r+0x16a4>
 2801cc4:	d9014f17 	ldw	r4,1340(sp)
 2801cc8:	b00b883a 	mov	r5,r22
 2801ccc:	d9800c04 	addi	r6,sp,48
 2801cd0:	28005a00 	call	28005a0 <__sprint_r>
 2801cd4:	103c001e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801cd8:	dc800e17 	ldw	r18,56(sp)
 2801cdc:	dc400d17 	ldw	r17,52(sp)
 2801ce0:	d8c01904 	addi	r3,sp,100
 2801ce4:	003fee06 	br	2801ca0 <___vfprintf_internal_r+0x16a8>
 2801ce8:	3c000017 	ldw	r16,0(r7)
 2801cec:	0023883a 	mov	r17,zero
 2801cf0:	39c00104 	addi	r7,r7,4
 2801cf4:	d9c14015 	stw	r7,1280(sp)
 2801cf8:	003e8c06 	br	280172c <___vfprintf_internal_r+0x1134>
 2801cfc:	d9401904 	addi	r5,sp,100
 2801d00:	dd000f04 	addi	r20,sp,60
 2801d04:	d9414115 	stw	r5,1284(sp)
 2801d08:	d9814417 	ldw	r6,1296(sp)
 2801d0c:	880a973a 	slli	r5,r17,28
 2801d10:	8004d13a 	srli	r2,r16,4
 2801d14:	810003cc 	andi	r4,r16,15
 2801d18:	3109883a 	add	r4,r6,r4
 2801d1c:	2884b03a 	or	r2,r5,r2
 2801d20:	21400003 	ldbu	r5,0(r4)
 2801d24:	d9014117 	ldw	r4,1284(sp)
 2801d28:	8806d13a 	srli	r3,r17,4
 2801d2c:	1021883a 	mov	r16,r2
 2801d30:	213fffc4 	addi	r4,r4,-1
 2801d34:	d9014115 	stw	r4,1284(sp)
 2801d38:	d9814117 	ldw	r6,1284(sp)
 2801d3c:	10c8b03a 	or	r4,r2,r3
 2801d40:	1823883a 	mov	r17,r3
 2801d44:	31400005 	stb	r5,0(r6)
 2801d48:	203fef1e 	bne	r4,zero,2801d08 <___vfprintf_internal_r+0x1710>
 2801d4c:	003cc506 	br	2801064 <___vfprintf_internal_r+0xa6c>
 2801d50:	00800c04 	movi	r2,48
 2801d54:	d98018c4 	addi	r6,sp,99
 2801d58:	dd000f04 	addi	r20,sp,60
 2801d5c:	d88018c5 	stb	r2,99(sp)
 2801d60:	d9814115 	stw	r6,1284(sp)
 2801d64:	003cbf06 	br	2801064 <___vfprintf_internal_r+0xa6c>
 2801d68:	dc400d17 	ldw	r17,52(sp)
 2801d6c:	0700a074 	movhi	fp,641
 2801d70:	e738b084 	addi	fp,fp,-7486
 2801d74:	003bc106 	br	2800c7c <___vfprintf_internal_r+0x684>
 2801d78:	d9414c17 	ldw	r5,1328(sp)
 2801d7c:	2880040c 	andi	r2,r5,16
 2801d80:	10007c26 	beq	r2,zero,2801f74 <___vfprintf_internal_r+0x197c>
 2801d84:	38800017 	ldw	r2,0(r7)
 2801d88:	39c00104 	addi	r7,r7,4
 2801d8c:	d9c14015 	stw	r7,1280(sp)
 2801d90:	d9814b17 	ldw	r6,1324(sp)
 2801d94:	d9c14017 	ldw	r7,1280(sp)
 2801d98:	11800015 	stw	r6,0(r2)
 2801d9c:	003a7206 	br	2800768 <___vfprintf_internal_r+0x170>
 2801da0:	d9014f17 	ldw	r4,1340(sp)
 2801da4:	b00b883a 	mov	r5,r22
 2801da8:	d9800c04 	addi	r6,sp,48
 2801dac:	28005a00 	call	28005a0 <__sprint_r>
 2801db0:	103bc91e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801db4:	dc800e17 	ldw	r18,56(sp)
 2801db8:	dc400d17 	ldw	r17,52(sp)
 2801dbc:	d8c01904 	addi	r3,sp,100
 2801dc0:	d9014717 	ldw	r4,1308(sp)
 2801dc4:	d9414117 	ldw	r5,1284(sp)
 2801dc8:	8c400044 	addi	r17,r17,1
 2801dcc:	9125883a 	add	r18,r18,r4
 2801dd0:	008001c4 	movi	r2,7
 2801dd4:	19400015 	stw	r5,0(r3)
 2801dd8:	19000115 	stw	r4,4(r3)
 2801ddc:	dc800e15 	stw	r18,56(sp)
 2801de0:	dc400d15 	stw	r17,52(sp)
 2801de4:	147ce816 	blt	r2,r17,2801188 <___vfprintf_internal_r+0xb90>
 2801de8:	18c00204 	addi	r3,r3,8
 2801dec:	003b8006 	br	2800bf0 <___vfprintf_internal_r+0x5f8>
 2801df0:	38c00017 	ldw	r3,0(r7)
 2801df4:	39000204 	addi	r4,r7,8
 2801df8:	d9014015 	stw	r4,1280(sp)
 2801dfc:	d8c14215 	stw	r3,1288(sp)
 2801e00:	39c00117 	ldw	r7,4(r7)
 2801e04:	d9c14315 	stw	r7,1292(sp)
 2801e08:	003e1a06 	br	2801674 <___vfprintf_internal_r+0x107c>
 2801e0c:	0005883a 	mov	r2,zero
 2801e10:	1409c83a 	sub	r4,r2,r16
 2801e14:	1105803a 	cmpltu	r2,r2,r4
 2801e18:	044bc83a 	sub	r5,zero,r17
 2801e1c:	2885c83a 	sub	r2,r5,r2
 2801e20:	2021883a 	mov	r16,r4
 2801e24:	1023883a 	mov	r17,r2
 2801e28:	01000044 	movi	r4,1
 2801e2c:	00800b44 	movi	r2,45
 2801e30:	d8800405 	stb	r2,16(sp)
 2801e34:	003c7e06 	br	2801030 <___vfprintf_internal_r+0xa38>
 2801e38:	d9014f17 	ldw	r4,1340(sp)
 2801e3c:	b00b883a 	mov	r5,r22
 2801e40:	d9800c04 	addi	r6,sp,48
 2801e44:	28005a00 	call	28005a0 <__sprint_r>
 2801e48:	103ba31e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801e4c:	dc800e17 	ldw	r18,56(sp)
 2801e50:	dc400d17 	ldw	r17,52(sp)
 2801e54:	d9000517 	ldw	r4,20(sp)
 2801e58:	d9401904 	addi	r5,sp,100
 2801e5c:	003da106 	br	28014e4 <___vfprintf_internal_r+0xeec>
 2801e60:	d9014f17 	ldw	r4,1340(sp)
 2801e64:	b00b883a 	mov	r5,r22
 2801e68:	d9800c04 	addi	r6,sp,48
 2801e6c:	28005a00 	call	28005a0 <__sprint_r>
 2801e70:	103b991e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801e74:	dc800e17 	ldw	r18,56(sp)
 2801e78:	dc400d17 	ldw	r17,52(sp)
 2801e7c:	d9000517 	ldw	r4,20(sp)
 2801e80:	d8c01904 	addi	r3,sp,100
 2801e84:	003d8b06 	br	28014b4 <___vfprintf_internal_r+0xebc>
 2801e88:	0700a074 	movhi	fp,641
 2801e8c:	e738ac84 	addi	fp,fp,-7502
 2801e90:	9425883a 	add	r18,r18,r16
 2801e94:	8c400044 	addi	r17,r17,1
 2801e98:	008001c4 	movi	r2,7
 2801e9c:	1f000015 	stw	fp,0(r3)
 2801ea0:	1c000115 	stw	r16,4(r3)
 2801ea4:	dc800e15 	stw	r18,56(sp)
 2801ea8:	dc400d15 	stw	r17,52(sp)
 2801eac:	147fbc16 	blt	r2,r17,2801da0 <___vfprintf_internal_r+0x17a8>
 2801eb0:	18c00204 	addi	r3,r3,8
 2801eb4:	003fc206 	br	2801dc0 <___vfprintf_internal_r+0x17c8>
 2801eb8:	d9014f17 	ldw	r4,1340(sp)
 2801ebc:	b00b883a 	mov	r5,r22
 2801ec0:	d9800c04 	addi	r6,sp,48
 2801ec4:	28005a00 	call	28005a0 <__sprint_r>
 2801ec8:	103b831e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801ecc:	dc800e17 	ldw	r18,56(sp)
 2801ed0:	d9000517 	ldw	r4,20(sp)
 2801ed4:	d8c01904 	addi	r3,sp,100
 2801ed8:	003cfc06 	br	28012cc <___vfprintf_internal_r+0xcd4>
 2801edc:	0700a074 	movhi	fp,641
 2801ee0:	e738ac84 	addi	fp,fp,-7502
 2801ee4:	003bde06 	br	2800e60 <___vfprintf_internal_r+0x868>
 2801ee8:	0080a074 	movhi	r2,641
 2801eec:	10b89b04 	addi	r2,r2,-7572
 2801ef0:	d8814115 	stw	r2,1284(sp)
 2801ef4:	003def06 	br	28016b4 <___vfprintf_internal_r+0x10bc>
 2801ef8:	d9014217 	ldw	r4,1288(sp)
 2801efc:	d9414317 	ldw	r5,1292(sp)
 2801f00:	28070e80 	call	28070e8 <__isnand>
 2801f04:	10003926 	beq	r2,zero,2801fec <___vfprintf_internal_r+0x19f4>
 2801f08:	d9414d17 	ldw	r5,1332(sp)
 2801f0c:	008011c4 	movi	r2,71
 2801f10:	1140ce16 	blt	r2,r5,280224c <___vfprintf_internal_r+0x1c54>
 2801f14:	0180a074 	movhi	r6,641
 2801f18:	31b89c04 	addi	r6,r6,-7568
 2801f1c:	d9814115 	stw	r6,1284(sp)
 2801f20:	003de406 	br	28016b4 <___vfprintf_internal_r+0x10bc>
 2801f24:	d9014c17 	ldw	r4,1328(sp)
 2801f28:	bdc00044 	addi	r23,r23,1
 2801f2c:	b8c00007 	ldb	r3,0(r23)
 2801f30:	21000814 	ori	r4,r4,32
 2801f34:	d9014c15 	stw	r4,1328(sp)
 2801f38:	003a2e06 	br	28007f4 <___vfprintf_internal_r+0x1fc>
 2801f3c:	dcc14515 	stw	r19,1300(sp)
 2801f40:	98011016 	blt	r19,zero,2802384 <___vfprintf_internal_r+0x1d8c>
 2801f44:	980f883a 	mov	r7,r19
 2801f48:	d8014615 	stw	zero,1304(sp)
 2801f4c:	003c4c06 	br	2801080 <___vfprintf_internal_r+0xa88>
 2801f50:	d9014f17 	ldw	r4,1340(sp)
 2801f54:	b00b883a 	mov	r5,r22
 2801f58:	d9800c04 	addi	r6,sp,48
 2801f5c:	28005a00 	call	28005a0 <__sprint_r>
 2801f60:	103b5d1e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801f64:	dc800e17 	ldw	r18,56(sp)
 2801f68:	d9000517 	ldw	r4,20(sp)
 2801f6c:	d8c01904 	addi	r3,sp,100
 2801f70:	003f2e06 	br	2801c2c <___vfprintf_internal_r+0x1634>
 2801f74:	d8c14c17 	ldw	r3,1328(sp)
 2801f78:	1880100c 	andi	r2,r3,64
 2801f7c:	1000a026 	beq	r2,zero,2802200 <___vfprintf_internal_r+0x1c08>
 2801f80:	38800017 	ldw	r2,0(r7)
 2801f84:	39c00104 	addi	r7,r7,4
 2801f88:	d9c14015 	stw	r7,1280(sp)
 2801f8c:	d9014b17 	ldw	r4,1324(sp)
 2801f90:	d9c14017 	ldw	r7,1280(sp)
 2801f94:	1100000d 	sth	r4,0(r2)
 2801f98:	0039f306 	br	2800768 <___vfprintf_internal_r+0x170>
 2801f9c:	d9014f17 	ldw	r4,1340(sp)
 2801fa0:	b00b883a 	mov	r5,r22
 2801fa4:	d9800c04 	addi	r6,sp,48
 2801fa8:	28005a00 	call	28005a0 <__sprint_r>
 2801fac:	103b4a1e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 2801fb0:	dc800e17 	ldw	r18,56(sp)
 2801fb4:	dc400d17 	ldw	r17,52(sp)
 2801fb8:	d9000517 	ldw	r4,20(sp)
 2801fbc:	d8c01904 	addi	r3,sp,100
 2801fc0:	003f2d06 	br	2801c78 <___vfprintf_internal_r+0x1680>
 2801fc4:	00800184 	movi	r2,6
 2801fc8:	14c09a36 	bltu	r2,r19,2802234 <___vfprintf_internal_r+0x1c3c>
 2801fcc:	dcc14515 	stw	r19,1300(sp)
 2801fd0:	9800010e 	bge	r19,zero,2801fd8 <___vfprintf_internal_r+0x19e0>
 2801fd4:	d8014515 	stw	zero,1300(sp)
 2801fd8:	0080a074 	movhi	r2,641
 2801fdc:	10b89e04 	addi	r2,r2,-7560
 2801fe0:	980f883a 	mov	r7,r19
 2801fe4:	d8814115 	stw	r2,1284(sp)
 2801fe8:	003a7206 	br	28009b4 <___vfprintf_internal_r+0x3bc>
 2801fec:	00bfffc4 	movi	r2,-1
 2801ff0:	9880e226 	beq	r19,r2,280237c <___vfprintf_internal_r+0x1d84>
 2801ff4:	d9414d17 	ldw	r5,1332(sp)
 2801ff8:	008019c4 	movi	r2,103
 2801ffc:	2880dc26 	beq	r5,r2,2802370 <___vfprintf_internal_r+0x1d78>
 2802000:	008011c4 	movi	r2,71
 2802004:	2880da26 	beq	r5,r2,2802370 <___vfprintf_internal_r+0x1d78>
 2802008:	d9414c17 	ldw	r5,1328(sp)
 280200c:	d9014317 	ldw	r4,1292(sp)
 2802010:	d9814217 	ldw	r6,1288(sp)
 2802014:	29404014 	ori	r5,r5,256
 2802018:	d9414c15 	stw	r5,1328(sp)
 280201c:	2000cc16 	blt	r4,zero,2802350 <___vfprintf_internal_r+0x1d58>
 2802020:	3021883a 	mov	r16,r6
 2802024:	2023883a 	mov	r17,r4
 2802028:	0039883a 	mov	fp,zero
 280202c:	d9414d17 	ldw	r5,1332(sp)
 2802030:	00801984 	movi	r2,102
 2802034:	2880b726 	beq	r5,r2,2802314 <___vfprintf_internal_r+0x1d1c>
 2802038:	00801184 	movi	r2,70
 280203c:	2880b526 	beq	r5,r2,2802314 <___vfprintf_internal_r+0x1d1c>
 2802040:	00801944 	movi	r2,101
 2802044:	2880c826 	beq	r5,r2,2802368 <___vfprintf_internal_r+0x1d70>
 2802048:	00801144 	movi	r2,69
 280204c:	2880c626 	beq	r5,r2,2802368 <___vfprintf_internal_r+0x1d70>
 2802050:	9829883a 	mov	r20,r19
 2802054:	d9014f17 	ldw	r4,1340(sp)
 2802058:	d8800504 	addi	r2,sp,20
 280205c:	880d883a 	mov	r6,r17
 2802060:	d8800115 	stw	r2,4(sp)
 2802064:	d8c00604 	addi	r3,sp,24
 2802068:	d8800704 	addi	r2,sp,28
 280206c:	800b883a 	mov	r5,r16
 2802070:	01c00084 	movi	r7,2
 2802074:	d8c00215 	stw	r3,8(sp)
 2802078:	d8800315 	stw	r2,12(sp)
 280207c:	dd000015 	stw	r20,0(sp)
 2802080:	28028600 	call	2802860 <_dtoa_r>
 2802084:	d9814d17 	ldw	r6,1332(sp)
 2802088:	d8814115 	stw	r2,1284(sp)
 280208c:	008019c4 	movi	r2,103
 2802090:	30809526 	beq	r6,r2,28022e8 <___vfprintf_internal_r+0x1cf0>
 2802094:	d8c14d17 	ldw	r3,1332(sp)
 2802098:	008011c4 	movi	r2,71
 280209c:	18809226 	beq	r3,r2,28022e8 <___vfprintf_internal_r+0x1cf0>
 28020a0:	d9414117 	ldw	r5,1284(sp)
 28020a4:	d9814d17 	ldw	r6,1332(sp)
 28020a8:	00801984 	movi	r2,102
 28020ac:	2d25883a 	add	r18,r5,r20
 28020b0:	30808626 	beq	r6,r2,28022cc <___vfprintf_internal_r+0x1cd4>
 28020b4:	00801184 	movi	r2,70
 28020b8:	30808426 	beq	r6,r2,28022cc <___vfprintf_internal_r+0x1cd4>
 28020bc:	000d883a 	mov	r6,zero
 28020c0:	000f883a 	mov	r7,zero
 28020c4:	880b883a 	mov	r5,r17
 28020c8:	8009883a 	mov	r4,r16
 28020cc:	28090240 	call	2809024 <__eqdf2>
 28020d0:	1000751e 	bne	r2,zero,28022a8 <___vfprintf_internal_r+0x1cb0>
 28020d4:	9005883a 	mov	r2,r18
 28020d8:	dc800715 	stw	r18,28(sp)
 28020dc:	d9014117 	ldw	r4,1284(sp)
 28020e0:	d9414d17 	ldw	r5,1332(sp)
 28020e4:	00c019c4 	movi	r3,103
 28020e8:	1125c83a 	sub	r18,r2,r4
 28020ec:	28c06826 	beq	r5,r3,2802290 <___vfprintf_internal_r+0x1c98>
 28020f0:	008011c4 	movi	r2,71
 28020f4:	28806626 	beq	r5,r2,2802290 <___vfprintf_internal_r+0x1c98>
 28020f8:	d9000517 	ldw	r4,20(sp)
 28020fc:	d8c14d17 	ldw	r3,1332(sp)
 2802100:	00801944 	movi	r2,101
 2802104:	10c05516 	blt	r2,r3,280225c <___vfprintf_internal_r+0x1c64>
 2802108:	213fffc4 	addi	r4,r4,-1
 280210c:	d9000515 	stw	r4,20(sp)
 2802110:	d8c00805 	stb	r3,32(sp)
 2802114:	2021883a 	mov	r16,r4
 2802118:	2000c116 	blt	r4,zero,2802420 <___vfprintf_internal_r+0x1e28>
 280211c:	00800ac4 	movi	r2,43
 2802120:	d8800845 	stb	r2,33(sp)
 2802124:	00800244 	movi	r2,9
 2802128:	1400af0e 	bge	r2,r16,28023e8 <___vfprintf_internal_r+0x1df0>
 280212c:	1027883a 	mov	r19,r2
 2802130:	dc400b84 	addi	r17,sp,46
 2802134:	8009883a 	mov	r4,r16
 2802138:	01400284 	movi	r5,10
 280213c:	280970c0 	call	280970c <__modsi3>
 2802140:	10800c04 	addi	r2,r2,48
 2802144:	8c7fffc4 	addi	r17,r17,-1
 2802148:	8009883a 	mov	r4,r16
 280214c:	01400284 	movi	r5,10
 2802150:	88800005 	stb	r2,0(r17)
 2802154:	28096ac0 	call	28096ac <__divsi3>
 2802158:	1021883a 	mov	r16,r2
 280215c:	98bff516 	blt	r19,r2,2802134 <___vfprintf_internal_r+0x1b3c>
 2802160:	10c00c04 	addi	r3,r2,48
 2802164:	d88009c4 	addi	r2,sp,39
 2802168:	108001c4 	addi	r2,r2,7
 280216c:	897fffc4 	addi	r5,r17,-1
 2802170:	88ffffc5 	stb	r3,-1(r17)
 2802174:	2880a72e 	bgeu	r5,r2,2802414 <___vfprintf_internal_r+0x1e1c>
 2802178:	1009883a 	mov	r4,r2
 280217c:	d9800804 	addi	r6,sp,32
 2802180:	d8c00884 	addi	r3,sp,34
 2802184:	28800003 	ldbu	r2,0(r5)
 2802188:	29400044 	addi	r5,r5,1
 280218c:	18800005 	stb	r2,0(r3)
 2802190:	18c00044 	addi	r3,r3,1
 2802194:	293ffb36 	bltu	r5,r4,2802184 <___vfprintf_internal_r+0x1b8c>
 2802198:	1987c83a 	sub	r3,r3,r6
 280219c:	00800044 	movi	r2,1
 28021a0:	d8c14815 	stw	r3,1312(sp)
 28021a4:	90cf883a 	add	r7,r18,r3
 28021a8:	1480960e 	bge	r2,r18,2802404 <___vfprintf_internal_r+0x1e0c>
 28021ac:	39c00044 	addi	r7,r7,1
 28021b0:	d9c14515 	stw	r7,1300(sp)
 28021b4:	38003416 	blt	r7,zero,2802288 <___vfprintf_internal_r+0x1c90>
 28021b8:	e0803fcc 	andi	r2,fp,255
 28021bc:	1080201c 	xori	r2,r2,128
 28021c0:	10bfe004 	addi	r2,r2,-128
 28021c4:	10004e26 	beq	r2,zero,2802300 <___vfprintf_internal_r+0x1d08>
 28021c8:	00800b44 	movi	r2,45
 28021cc:	dc814715 	stw	r18,1308(sp)
 28021d0:	d8014615 	stw	zero,1304(sp)
 28021d4:	d8800405 	stb	r2,16(sp)
 28021d8:	003bab06 	br	2801088 <___vfprintf_internal_r+0xa90>
 28021dc:	00800b44 	movi	r2,45
 28021e0:	d8800405 	stb	r2,16(sp)
 28021e4:	003d2d06 	br	280169c <___vfprintf_internal_r+0x10a4>
 28021e8:	d9014f17 	ldw	r4,1340(sp)
 28021ec:	b00b883a 	mov	r5,r22
 28021f0:	d9800c04 	addi	r6,sp,48
 28021f4:	28005a00 	call	28005a0 <__sprint_r>
 28021f8:	103ab71e 	bne	r2,zero,2800cd8 <___vfprintf_internal_r+0x6e0>
 28021fc:	003ab506 	br	2800cd4 <___vfprintf_internal_r+0x6dc>
 2802200:	38800017 	ldw	r2,0(r7)
 2802204:	39c00104 	addi	r7,r7,4
 2802208:	d9c14015 	stw	r7,1280(sp)
 280220c:	d9414b17 	ldw	r5,1324(sp)
 2802210:	d9c14017 	ldw	r7,1280(sp)
 2802214:	11400015 	stw	r5,0(r2)
 2802218:	00395306 	br	2800768 <___vfprintf_internal_r+0x170>
 280221c:	980f883a 	mov	r7,r19
 2802220:	dcc14515 	stw	r19,1300(sp)
 2802224:	d8014615 	stw	zero,1304(sp)
 2802228:	003b9506 	br	2801080 <___vfprintf_internal_r+0xa88>
 280222c:	0027883a 	mov	r19,zero
 2802230:	00397206 	br	28007fc <___vfprintf_internal_r+0x204>
 2802234:	00c0a074 	movhi	r3,641
 2802238:	18f89e04 	addi	r3,r3,-7560
 280223c:	100f883a 	mov	r7,r2
 2802240:	d8814515 	stw	r2,1300(sp)
 2802244:	d8c14115 	stw	r3,1284(sp)
 2802248:	0039da06 	br	28009b4 <___vfprintf_internal_r+0x3bc>
 280224c:	0080a074 	movhi	r2,641
 2802250:	10b89d04 	addi	r2,r2,-7564
 2802254:	d8814115 	stw	r2,1284(sp)
 2802258:	003d1606 	br	28016b4 <___vfprintf_internal_r+0x10bc>
 280225c:	d9414d17 	ldw	r5,1332(sp)
 2802260:	00801984 	movi	r2,102
 2802264:	28804926 	beq	r5,r2,280238c <___vfprintf_internal_r+0x1d94>
 2802268:	200f883a 	mov	r7,r4
 280226c:	24805716 	blt	r4,r18,28023cc <___vfprintf_internal_r+0x1dd4>
 2802270:	d9414c17 	ldw	r5,1328(sp)
 2802274:	2880004c 	andi	r2,r5,1
 2802278:	10000126 	beq	r2,zero,2802280 <___vfprintf_internal_r+0x1c88>
 280227c:	21c00044 	addi	r7,r4,1
 2802280:	d9c14515 	stw	r7,1300(sp)
 2802284:	383fcc0e 	bge	r7,zero,28021b8 <___vfprintf_internal_r+0x1bc0>
 2802288:	d8014515 	stw	zero,1300(sp)
 280228c:	003fca06 	br	28021b8 <___vfprintf_internal_r+0x1bc0>
 2802290:	d9000517 	ldw	r4,20(sp)
 2802294:	00bfff04 	movi	r2,-4
 2802298:	1100480e 	bge	r2,r4,28023bc <___vfprintf_internal_r+0x1dc4>
 280229c:	99004716 	blt	r19,r4,28023bc <___vfprintf_internal_r+0x1dc4>
 28022a0:	d8c14d15 	stw	r3,1332(sp)
 28022a4:	003ff006 	br	2802268 <___vfprintf_internal_r+0x1c70>
 28022a8:	d8800717 	ldw	r2,28(sp)
 28022ac:	14bf8b2e 	bgeu	r2,r18,28020dc <___vfprintf_internal_r+0x1ae4>
 28022b0:	9007883a 	mov	r3,r18
 28022b4:	01000c04 	movi	r4,48
 28022b8:	11000005 	stb	r4,0(r2)
 28022bc:	10800044 	addi	r2,r2,1
 28022c0:	d8800715 	stw	r2,28(sp)
 28022c4:	18bffc1e 	bne	r3,r2,28022b8 <___vfprintf_internal_r+0x1cc0>
 28022c8:	003f8406 	br	28020dc <___vfprintf_internal_r+0x1ae4>
 28022cc:	d8814117 	ldw	r2,1284(sp)
 28022d0:	10c00007 	ldb	r3,0(r2)
 28022d4:	00800c04 	movi	r2,48
 28022d8:	18805b26 	beq	r3,r2,2802448 <___vfprintf_internal_r+0x1e50>
 28022dc:	d9000517 	ldw	r4,20(sp)
 28022e0:	9125883a 	add	r18,r18,r4
 28022e4:	003f7506 	br	28020bc <___vfprintf_internal_r+0x1ac4>
 28022e8:	d9014c17 	ldw	r4,1328(sp)
 28022ec:	2080004c 	andi	r2,r4,1
 28022f0:	1005003a 	cmpeq	r2,r2,zero
 28022f4:	103f6a26 	beq	r2,zero,28020a0 <___vfprintf_internal_r+0x1aa8>
 28022f8:	d8800717 	ldw	r2,28(sp)
 28022fc:	003f7706 	br	28020dc <___vfprintf_internal_r+0x1ae4>
 2802300:	d9c14515 	stw	r7,1300(sp)
 2802304:	38004d16 	blt	r7,zero,280243c <___vfprintf_internal_r+0x1e44>
 2802308:	dc814715 	stw	r18,1308(sp)
 280230c:	d8014615 	stw	zero,1304(sp)
 2802310:	003b5b06 	br	2801080 <___vfprintf_internal_r+0xa88>
 2802314:	d9014f17 	ldw	r4,1340(sp)
 2802318:	d8800504 	addi	r2,sp,20
 280231c:	d8800115 	stw	r2,4(sp)
 2802320:	d8c00604 	addi	r3,sp,24
 2802324:	d8800704 	addi	r2,sp,28
 2802328:	800b883a 	mov	r5,r16
 280232c:	880d883a 	mov	r6,r17
 2802330:	01c000c4 	movi	r7,3
 2802334:	d8c00215 	stw	r3,8(sp)
 2802338:	d8800315 	stw	r2,12(sp)
 280233c:	dcc00015 	stw	r19,0(sp)
 2802340:	9829883a 	mov	r20,r19
 2802344:	28028600 	call	2802860 <_dtoa_r>
 2802348:	d8814115 	stw	r2,1284(sp)
 280234c:	003f5106 	br	2802094 <___vfprintf_internal_r+0x1a9c>
 2802350:	d8c14217 	ldw	r3,1288(sp)
 2802354:	d9014317 	ldw	r4,1292(sp)
 2802358:	07000b44 	movi	fp,45
 280235c:	1821883a 	mov	r16,r3
 2802360:	2460003c 	xorhi	r17,r4,32768
 2802364:	003f3106 	br	280202c <___vfprintf_internal_r+0x1a34>
 2802368:	9d000044 	addi	r20,r19,1
 280236c:	003f3906 	br	2802054 <___vfprintf_internal_r+0x1a5c>
 2802370:	983f251e 	bne	r19,zero,2802008 <___vfprintf_internal_r+0x1a10>
 2802374:	04c00044 	movi	r19,1
 2802378:	003f2306 	br	2802008 <___vfprintf_internal_r+0x1a10>
 280237c:	04c00184 	movi	r19,6
 2802380:	003f2106 	br	2802008 <___vfprintf_internal_r+0x1a10>
 2802384:	d8014515 	stw	zero,1300(sp)
 2802388:	003eee06 	br	2801f44 <___vfprintf_internal_r+0x194c>
 280238c:	200f883a 	mov	r7,r4
 2802390:	0100370e 	bge	zero,r4,2802470 <___vfprintf_internal_r+0x1e78>
 2802394:	9800031e 	bne	r19,zero,28023a4 <___vfprintf_internal_r+0x1dac>
 2802398:	d9814c17 	ldw	r6,1328(sp)
 280239c:	3080004c 	andi	r2,r6,1
 28023a0:	103fb726 	beq	r2,zero,2802280 <___vfprintf_internal_r+0x1c88>
 28023a4:	20800044 	addi	r2,r4,1
 28023a8:	98a7883a 	add	r19,r19,r2
 28023ac:	dcc14515 	stw	r19,1300(sp)
 28023b0:	980f883a 	mov	r7,r19
 28023b4:	983f800e 	bge	r19,zero,28021b8 <___vfprintf_internal_r+0x1bc0>
 28023b8:	003fb306 	br	2802288 <___vfprintf_internal_r+0x1c90>
 28023bc:	d9814d17 	ldw	r6,1332(sp)
 28023c0:	31bfff84 	addi	r6,r6,-2
 28023c4:	d9814d15 	stw	r6,1332(sp)
 28023c8:	003f4c06 	br	28020fc <___vfprintf_internal_r+0x1b04>
 28023cc:	0100180e 	bge	zero,r4,2802430 <___vfprintf_internal_r+0x1e38>
 28023d0:	00800044 	movi	r2,1
 28023d4:	1485883a 	add	r2,r2,r18
 28023d8:	d8814515 	stw	r2,1300(sp)
 28023dc:	100f883a 	mov	r7,r2
 28023e0:	103f750e 	bge	r2,zero,28021b8 <___vfprintf_internal_r+0x1bc0>
 28023e4:	003fa806 	br	2802288 <___vfprintf_internal_r+0x1c90>
 28023e8:	80c00c04 	addi	r3,r16,48
 28023ec:	00800c04 	movi	r2,48
 28023f0:	d8c008c5 	stb	r3,35(sp)
 28023f4:	d9800804 	addi	r6,sp,32
 28023f8:	d8c00904 	addi	r3,sp,36
 28023fc:	d8800885 	stb	r2,34(sp)
 2802400:	003f6506 	br	2802198 <___vfprintf_internal_r+0x1ba0>
 2802404:	d9014c17 	ldw	r4,1328(sp)
 2802408:	2084703a 	and	r2,r4,r2
 280240c:	103f9c26 	beq	r2,zero,2802280 <___vfprintf_internal_r+0x1c88>
 2802410:	003f6606 	br	28021ac <___vfprintf_internal_r+0x1bb4>
 2802414:	d9800804 	addi	r6,sp,32
 2802418:	d8c00884 	addi	r3,sp,34
 280241c:	003f5e06 	br	2802198 <___vfprintf_internal_r+0x1ba0>
 2802420:	00800b44 	movi	r2,45
 2802424:	0121c83a 	sub	r16,zero,r4
 2802428:	d8800845 	stb	r2,33(sp)
 280242c:	003f3d06 	br	2802124 <___vfprintf_internal_r+0x1b2c>
 2802430:	00800084 	movi	r2,2
 2802434:	1105c83a 	sub	r2,r2,r4
 2802438:	003fe606 	br	28023d4 <___vfprintf_internal_r+0x1ddc>
 280243c:	d8014515 	stw	zero,1300(sp)
 2802440:	dc814715 	stw	r18,1308(sp)
 2802444:	003fb106 	br	280230c <___vfprintf_internal_r+0x1d14>
 2802448:	000d883a 	mov	r6,zero
 280244c:	000f883a 	mov	r7,zero
 2802450:	8009883a 	mov	r4,r16
 2802454:	880b883a 	mov	r5,r17
 2802458:	28090ac0 	call	28090ac <__nedf2>
 280245c:	103f9f26 	beq	r2,zero,28022dc <___vfprintf_internal_r+0x1ce4>
 2802460:	00800044 	movi	r2,1
 2802464:	1509c83a 	sub	r4,r2,r20
 2802468:	d9000515 	stw	r4,20(sp)
 280246c:	003f9b06 	br	28022dc <___vfprintf_internal_r+0x1ce4>
 2802470:	98000d1e 	bne	r19,zero,28024a8 <___vfprintf_internal_r+0x1eb0>
 2802474:	d8c14c17 	ldw	r3,1328(sp)
 2802478:	1880004c 	andi	r2,r3,1
 280247c:	10000a1e 	bne	r2,zero,28024a8 <___vfprintf_internal_r+0x1eb0>
 2802480:	01000044 	movi	r4,1
 2802484:	200f883a 	mov	r7,r4
 2802488:	d9014515 	stw	r4,1300(sp)
 280248c:	003f4a06 	br	28021b8 <___vfprintf_internal_r+0x1bc0>
 2802490:	3cc00017 	ldw	r19,0(r7)
 2802494:	39c00104 	addi	r7,r7,4
 2802498:	983d0e0e 	bge	r19,zero,28018d4 <___vfprintf_internal_r+0x12dc>
 280249c:	b8c00007 	ldb	r3,0(r23)
 28024a0:	04ffffc4 	movi	r19,-1
 28024a4:	0038d306 	br	28007f4 <___vfprintf_internal_r+0x1fc>
 28024a8:	9cc00084 	addi	r19,r19,2
 28024ac:	dcc14515 	stw	r19,1300(sp)
 28024b0:	980f883a 	mov	r7,r19
 28024b4:	983f400e 	bge	r19,zero,28021b8 <___vfprintf_internal_r+0x1bc0>
 28024b8:	003f7306 	br	2802288 <___vfprintf_internal_r+0x1c90>

028024bc <__vfprintf_internal>:
 28024bc:	0080a074 	movhi	r2,641
 28024c0:	10805804 	addi	r2,r2,352
 28024c4:	2013883a 	mov	r9,r4
 28024c8:	11000017 	ldw	r4,0(r2)
 28024cc:	2805883a 	mov	r2,r5
 28024d0:	300f883a 	mov	r7,r6
 28024d4:	480b883a 	mov	r5,r9
 28024d8:	100d883a 	mov	r6,r2
 28024dc:	28005f81 	jmpi	28005f8 <___vfprintf_internal_r>

028024e0 <__swsetup_r>:
 28024e0:	0080a074 	movhi	r2,641
 28024e4:	10805804 	addi	r2,r2,352
 28024e8:	10c00017 	ldw	r3,0(r2)
 28024ec:	defffd04 	addi	sp,sp,-12
 28024f0:	dc400115 	stw	r17,4(sp)
 28024f4:	dc000015 	stw	r16,0(sp)
 28024f8:	dfc00215 	stw	ra,8(sp)
 28024fc:	2023883a 	mov	r17,r4
 2802500:	2821883a 	mov	r16,r5
 2802504:	18000226 	beq	r3,zero,2802510 <__swsetup_r+0x30>
 2802508:	18800e17 	ldw	r2,56(r3)
 280250c:	10001f26 	beq	r2,zero,280258c <__swsetup_r+0xac>
 2802510:	8100030b 	ldhu	r4,12(r16)
 2802514:	2080020c 	andi	r2,r4,8
 2802518:	10002826 	beq	r2,zero,28025bc <__swsetup_r+0xdc>
 280251c:	81400417 	ldw	r5,16(r16)
 2802520:	28001d26 	beq	r5,zero,2802598 <__swsetup_r+0xb8>
 2802524:	2080004c 	andi	r2,r4,1
 2802528:	1005003a 	cmpeq	r2,r2,zero
 280252c:	10000b26 	beq	r2,zero,280255c <__swsetup_r+0x7c>
 2802530:	2080008c 	andi	r2,r4,2
 2802534:	10001226 	beq	r2,zero,2802580 <__swsetup_r+0xa0>
 2802538:	0005883a 	mov	r2,zero
 280253c:	80800215 	stw	r2,8(r16)
 2802540:	28000b26 	beq	r5,zero,2802570 <__swsetup_r+0x90>
 2802544:	0005883a 	mov	r2,zero
 2802548:	dfc00217 	ldw	ra,8(sp)
 280254c:	dc400117 	ldw	r17,4(sp)
 2802550:	dc000017 	ldw	r16,0(sp)
 2802554:	dec00304 	addi	sp,sp,12
 2802558:	f800283a 	ret
 280255c:	80800517 	ldw	r2,20(r16)
 2802560:	80000215 	stw	zero,8(r16)
 2802564:	0085c83a 	sub	r2,zero,r2
 2802568:	80800615 	stw	r2,24(r16)
 280256c:	283ff51e 	bne	r5,zero,2802544 <__swsetup_r+0x64>
 2802570:	2080200c 	andi	r2,r4,128
 2802574:	103ff326 	beq	r2,zero,2802544 <__swsetup_r+0x64>
 2802578:	00bfffc4 	movi	r2,-1
 280257c:	003ff206 	br	2802548 <__swsetup_r+0x68>
 2802580:	80800517 	ldw	r2,20(r16)
 2802584:	80800215 	stw	r2,8(r16)
 2802588:	003fed06 	br	2802540 <__swsetup_r+0x60>
 280258c:	1809883a 	mov	r4,r3
 2802590:	28040ac0 	call	28040ac <__sinit>
 2802594:	003fde06 	br	2802510 <__swsetup_r+0x30>
 2802598:	20c0a00c 	andi	r3,r4,640
 280259c:	00808004 	movi	r2,512
 28025a0:	18bfe026 	beq	r3,r2,2802524 <__swsetup_r+0x44>
 28025a4:	8809883a 	mov	r4,r17
 28025a8:	800b883a 	mov	r5,r16
 28025ac:	2804e580 	call	2804e58 <__smakebuf_r>
 28025b0:	8100030b 	ldhu	r4,12(r16)
 28025b4:	81400417 	ldw	r5,16(r16)
 28025b8:	003fda06 	br	2802524 <__swsetup_r+0x44>
 28025bc:	2080040c 	andi	r2,r4,16
 28025c0:	103fed26 	beq	r2,zero,2802578 <__swsetup_r+0x98>
 28025c4:	2080010c 	andi	r2,r4,4
 28025c8:	10001226 	beq	r2,zero,2802614 <__swsetup_r+0x134>
 28025cc:	81400c17 	ldw	r5,48(r16)
 28025d0:	28000526 	beq	r5,zero,28025e8 <__swsetup_r+0x108>
 28025d4:	80801004 	addi	r2,r16,64
 28025d8:	28800226 	beq	r5,r2,28025e4 <__swsetup_r+0x104>
 28025dc:	8809883a 	mov	r4,r17
 28025e0:	28044640 	call	2804464 <_free_r>
 28025e4:	80000c15 	stw	zero,48(r16)
 28025e8:	8080030b 	ldhu	r2,12(r16)
 28025ec:	81400417 	ldw	r5,16(r16)
 28025f0:	80000115 	stw	zero,4(r16)
 28025f4:	10bff6cc 	andi	r2,r2,65499
 28025f8:	8080030d 	sth	r2,12(r16)
 28025fc:	81400015 	stw	r5,0(r16)
 2802600:	8080030b 	ldhu	r2,12(r16)
 2802604:	10800214 	ori	r2,r2,8
 2802608:	113fffcc 	andi	r4,r2,65535
 280260c:	8080030d 	sth	r2,12(r16)
 2802610:	003fc306 	br	2802520 <__swsetup_r+0x40>
 2802614:	81400417 	ldw	r5,16(r16)
 2802618:	003ff906 	br	2802600 <__swsetup_r+0x120>

0280261c <quorem>:
 280261c:	28c00417 	ldw	r3,16(r5)
 2802620:	20800417 	ldw	r2,16(r4)
 2802624:	defff104 	addi	sp,sp,-60
 2802628:	dfc00e15 	stw	ra,56(sp)
 280262c:	df000d15 	stw	fp,52(sp)
 2802630:	ddc00c15 	stw	r23,48(sp)
 2802634:	dd800b15 	stw	r22,44(sp)
 2802638:	dd400a15 	stw	r21,40(sp)
 280263c:	dd000915 	stw	r20,36(sp)
 2802640:	dcc00815 	stw	r19,32(sp)
 2802644:	dc800715 	stw	r18,28(sp)
 2802648:	dc400615 	stw	r17,24(sp)
 280264c:	dc000515 	stw	r16,20(sp)
 2802650:	d9000315 	stw	r4,12(sp)
 2802654:	d9400415 	stw	r5,16(sp)
 2802658:	10c07f16 	blt	r2,r3,2802858 <quorem+0x23c>
 280265c:	1d3fffc4 	addi	r20,r3,-1
 2802660:	d8c00417 	ldw	r3,16(sp)
 2802664:	d9000317 	ldw	r4,12(sp)
 2802668:	a505883a 	add	r2,r20,r20
 280266c:	1085883a 	add	r2,r2,r2
 2802670:	1cc00504 	addi	r19,r3,20
 2802674:	25c00504 	addi	r23,r4,20
 2802678:	98ad883a 	add	r22,r19,r2
 280267c:	15c7883a 	add	r3,r2,r23
 2802680:	b1400017 	ldw	r5,0(r22)
 2802684:	19000017 	ldw	r4,0(r3)
 2802688:	d8c00015 	stw	r3,0(sp)
 280268c:	29400044 	addi	r5,r5,1
 2802690:	d9000215 	stw	r4,8(sp)
 2802694:	280976c0 	call	280976c <__udivsi3>
 2802698:	1039883a 	mov	fp,r2
 280269c:	10003d1e 	bne	r2,zero,2802794 <quorem+0x178>
 28026a0:	d9400417 	ldw	r5,16(sp)
 28026a4:	d9000317 	ldw	r4,12(sp)
 28026a8:	2805b840 	call	2805b84 <__mcmp>
 28026ac:	10002c16 	blt	r2,zero,2802760 <quorem+0x144>
 28026b0:	e7000044 	addi	fp,fp,1
 28026b4:	b80f883a 	mov	r7,r23
 28026b8:	0011883a 	mov	r8,zero
 28026bc:	0009883a 	mov	r4,zero
 28026c0:	99400017 	ldw	r5,0(r19)
 28026c4:	38c00017 	ldw	r3,0(r7)
 28026c8:	9cc00104 	addi	r19,r19,4
 28026cc:	28bfffcc 	andi	r2,r5,65535
 28026d0:	2085883a 	add	r2,r4,r2
 28026d4:	11bfffcc 	andi	r6,r2,65535
 28026d8:	193fffcc 	andi	r4,r3,65535
 28026dc:	1004d43a 	srli	r2,r2,16
 28026e0:	280ad43a 	srli	r5,r5,16
 28026e4:	2189c83a 	sub	r4,r4,r6
 28026e8:	2209883a 	add	r4,r4,r8
 28026ec:	1806d43a 	srli	r3,r3,16
 28026f0:	288b883a 	add	r5,r5,r2
 28026f4:	200dd43a 	srai	r6,r4,16
 28026f8:	28bfffcc 	andi	r2,r5,65535
 28026fc:	1887c83a 	sub	r3,r3,r2
 2802700:	1987883a 	add	r3,r3,r6
 2802704:	3900000d 	sth	r4,0(r7)
 2802708:	38c0008d 	sth	r3,2(r7)
 280270c:	2808d43a 	srli	r4,r5,16
 2802710:	39c00104 	addi	r7,r7,4
 2802714:	1811d43a 	srai	r8,r3,16
 2802718:	b4ffe92e 	bgeu	r22,r19,28026c0 <quorem+0xa4>
 280271c:	a505883a 	add	r2,r20,r20
 2802720:	1085883a 	add	r2,r2,r2
 2802724:	b885883a 	add	r2,r23,r2
 2802728:	10c00017 	ldw	r3,0(r2)
 280272c:	18000c1e 	bne	r3,zero,2802760 <quorem+0x144>
 2802730:	113fff04 	addi	r4,r2,-4
 2802734:	b900082e 	bgeu	r23,r4,2802758 <quorem+0x13c>
 2802738:	10bfff17 	ldw	r2,-4(r2)
 280273c:	10000326 	beq	r2,zero,280274c <quorem+0x130>
 2802740:	00000506 	br	2802758 <quorem+0x13c>
 2802744:	20800017 	ldw	r2,0(r4)
 2802748:	1000031e 	bne	r2,zero,2802758 <quorem+0x13c>
 280274c:	213fff04 	addi	r4,r4,-4
 2802750:	a53fffc4 	addi	r20,r20,-1
 2802754:	b93ffb36 	bltu	r23,r4,2802744 <quorem+0x128>
 2802758:	d9000317 	ldw	r4,12(sp)
 280275c:	25000415 	stw	r20,16(r4)
 2802760:	e005883a 	mov	r2,fp
 2802764:	dfc00e17 	ldw	ra,56(sp)
 2802768:	df000d17 	ldw	fp,52(sp)
 280276c:	ddc00c17 	ldw	r23,48(sp)
 2802770:	dd800b17 	ldw	r22,44(sp)
 2802774:	dd400a17 	ldw	r21,40(sp)
 2802778:	dd000917 	ldw	r20,36(sp)
 280277c:	dcc00817 	ldw	r19,32(sp)
 2802780:	dc800717 	ldw	r18,28(sp)
 2802784:	dc400617 	ldw	r17,24(sp)
 2802788:	dc000517 	ldw	r16,20(sp)
 280278c:	dec00f04 	addi	sp,sp,60
 2802790:	f800283a 	ret
 2802794:	b823883a 	mov	r17,r23
 2802798:	9825883a 	mov	r18,r19
 280279c:	d8000115 	stw	zero,4(sp)
 28027a0:	002b883a 	mov	r21,zero
 28027a4:	94000017 	ldw	r16,0(r18)
 28027a8:	e009883a 	mov	r4,fp
 28027ac:	94800104 	addi	r18,r18,4
 28027b0:	817fffcc 	andi	r5,r16,65535
 28027b4:	280977c0 	call	280977c <__mulsi3>
 28027b8:	800ad43a 	srli	r5,r16,16
 28027bc:	e009883a 	mov	r4,fp
 28027c0:	a8a1883a 	add	r16,r21,r2
 28027c4:	280977c0 	call	280977c <__mulsi3>
 28027c8:	89000017 	ldw	r4,0(r17)
 28027cc:	80ffffcc 	andi	r3,r16,65535
 28027d0:	8020d43a 	srli	r16,r16,16
 28027d4:	217fffcc 	andi	r5,r4,65535
 28027d8:	28cbc83a 	sub	r5,r5,r3
 28027dc:	d8c00117 	ldw	r3,4(sp)
 28027e0:	2008d43a 	srli	r4,r4,16
 28027e4:	1405883a 	add	r2,r2,r16
 28027e8:	28cb883a 	add	r5,r5,r3
 28027ec:	280dd43a 	srai	r6,r5,16
 28027f0:	10ffffcc 	andi	r3,r2,65535
 28027f4:	20c9c83a 	sub	r4,r4,r3
 28027f8:	2189883a 	add	r4,r4,r6
 28027fc:	8900008d 	sth	r4,2(r17)
 2802800:	2009d43a 	srai	r4,r4,16
 2802804:	8940000d 	sth	r5,0(r17)
 2802808:	102ad43a 	srli	r21,r2,16
 280280c:	8c400104 	addi	r17,r17,4
 2802810:	d9000115 	stw	r4,4(sp)
 2802814:	b4bfe32e 	bgeu	r22,r18,28027a4 <quorem+0x188>
 2802818:	d9000217 	ldw	r4,8(sp)
 280281c:	203fa01e 	bne	r4,zero,28026a0 <quorem+0x84>
 2802820:	d8800017 	ldw	r2,0(sp)
 2802824:	10ffff04 	addi	r3,r2,-4
 2802828:	b8c0082e 	bgeu	r23,r3,280284c <quorem+0x230>
 280282c:	10bfff17 	ldw	r2,-4(r2)
 2802830:	10000326 	beq	r2,zero,2802840 <quorem+0x224>
 2802834:	00000506 	br	280284c <quorem+0x230>
 2802838:	18800017 	ldw	r2,0(r3)
 280283c:	1000031e 	bne	r2,zero,280284c <quorem+0x230>
 2802840:	18ffff04 	addi	r3,r3,-4
 2802844:	a53fffc4 	addi	r20,r20,-1
 2802848:	b8fffb36 	bltu	r23,r3,2802838 <quorem+0x21c>
 280284c:	d8c00317 	ldw	r3,12(sp)
 2802850:	1d000415 	stw	r20,16(r3)
 2802854:	003f9206 	br	28026a0 <quorem+0x84>
 2802858:	0005883a 	mov	r2,zero
 280285c:	003fc106 	br	2802764 <quorem+0x148>

02802860 <_dtoa_r>:
 2802860:	22001017 	ldw	r8,64(r4)
 2802864:	deffda04 	addi	sp,sp,-152
 2802868:	dd402115 	stw	r21,132(sp)
 280286c:	dd002015 	stw	r20,128(sp)
 2802870:	dc801e15 	stw	r18,120(sp)
 2802874:	dc401d15 	stw	r17,116(sp)
 2802878:	dfc02515 	stw	ra,148(sp)
 280287c:	df002415 	stw	fp,144(sp)
 2802880:	ddc02315 	stw	r23,140(sp)
 2802884:	dd802215 	stw	r22,136(sp)
 2802888:	dcc01f15 	stw	r19,124(sp)
 280288c:	dc001c15 	stw	r16,112(sp)
 2802890:	d9001615 	stw	r4,88(sp)
 2802894:	3023883a 	mov	r17,r6
 2802898:	2829883a 	mov	r20,r5
 280289c:	d9c01715 	stw	r7,92(sp)
 28028a0:	dc802817 	ldw	r18,160(sp)
 28028a4:	302b883a 	mov	r21,r6
 28028a8:	40000a26 	beq	r8,zero,28028d4 <_dtoa_r+0x74>
 28028ac:	20801117 	ldw	r2,68(r4)
 28028b0:	400b883a 	mov	r5,r8
 28028b4:	40800115 	stw	r2,4(r8)
 28028b8:	20c01117 	ldw	r3,68(r4)
 28028bc:	00800044 	movi	r2,1
 28028c0:	10c4983a 	sll	r2,r2,r3
 28028c4:	40800215 	stw	r2,8(r8)
 28028c8:	2805a280 	call	2805a28 <_Bfree>
 28028cc:	d8c01617 	ldw	r3,88(sp)
 28028d0:	18001015 	stw	zero,64(r3)
 28028d4:	8800a316 	blt	r17,zero,2802b64 <_dtoa_r+0x304>
 28028d8:	90000015 	stw	zero,0(r18)
 28028dc:	a8dffc2c 	andhi	r3,r21,32752
 28028e0:	009ffc34 	movhi	r2,32752
 28028e4:	18809126 	beq	r3,r2,2802b2c <_dtoa_r+0x2cc>
 28028e8:	000d883a 	mov	r6,zero
 28028ec:	000f883a 	mov	r7,zero
 28028f0:	a009883a 	mov	r4,r20
 28028f4:	a80b883a 	mov	r5,r21
 28028f8:	dd001215 	stw	r20,72(sp)
 28028fc:	dd401315 	stw	r21,76(sp)
 2802900:	28090ac0 	call	28090ac <__nedf2>
 2802904:	1000171e 	bne	r2,zero,2802964 <_dtoa_r+0x104>
 2802908:	d9802717 	ldw	r6,156(sp)
 280290c:	00800044 	movi	r2,1
 2802910:	30800015 	stw	r2,0(r6)
 2802914:	d8802917 	ldw	r2,164(sp)
 2802918:	10029b26 	beq	r2,zero,2803388 <_dtoa_r+0xb28>
 280291c:	d9002917 	ldw	r4,164(sp)
 2802920:	0080a074 	movhi	r2,641
 2802924:	10b8ac44 	addi	r2,r2,-7503
 2802928:	10ffffc4 	addi	r3,r2,-1
 280292c:	20800015 	stw	r2,0(r4)
 2802930:	1805883a 	mov	r2,r3
 2802934:	dfc02517 	ldw	ra,148(sp)
 2802938:	df002417 	ldw	fp,144(sp)
 280293c:	ddc02317 	ldw	r23,140(sp)
 2802940:	dd802217 	ldw	r22,136(sp)
 2802944:	dd402117 	ldw	r21,132(sp)
 2802948:	dd002017 	ldw	r20,128(sp)
 280294c:	dcc01f17 	ldw	r19,124(sp)
 2802950:	dc801e17 	ldw	r18,120(sp)
 2802954:	dc401d17 	ldw	r17,116(sp)
 2802958:	dc001c17 	ldw	r16,112(sp)
 280295c:	dec02604 	addi	sp,sp,152
 2802960:	f800283a 	ret
 2802964:	d9001617 	ldw	r4,88(sp)
 2802968:	d9401217 	ldw	r5,72(sp)
 280296c:	d8800104 	addi	r2,sp,4
 2802970:	a80d883a 	mov	r6,r21
 2802974:	d9c00204 	addi	r7,sp,8
 2802978:	d8800015 	stw	r2,0(sp)
 280297c:	28060640 	call	2806064 <__d2b>
 2802980:	d8800715 	stw	r2,28(sp)
 2802984:	a804d53a 	srli	r2,r21,20
 2802988:	1101ffcc 	andi	r4,r2,2047
 280298c:	20008626 	beq	r4,zero,2802ba8 <_dtoa_r+0x348>
 2802990:	d8c01217 	ldw	r3,72(sp)
 2802994:	00800434 	movhi	r2,16
 2802998:	10bfffc4 	addi	r2,r2,-1
 280299c:	ddc00117 	ldw	r23,4(sp)
 28029a0:	a884703a 	and	r2,r21,r2
 28029a4:	1811883a 	mov	r8,r3
 28029a8:	124ffc34 	orhi	r9,r2,16368
 28029ac:	25bf0044 	addi	r22,r4,-1023
 28029b0:	d8000815 	stw	zero,32(sp)
 28029b4:	0005883a 	mov	r2,zero
 28029b8:	00cffe34 	movhi	r3,16376
 28029bc:	480b883a 	mov	r5,r9
 28029c0:	4009883a 	mov	r4,r8
 28029c4:	180f883a 	mov	r7,r3
 28029c8:	100d883a 	mov	r6,r2
 28029cc:	28089140 	call	2808914 <__subdf3>
 28029d0:	0218dbf4 	movhi	r8,25455
 28029d4:	4210d844 	addi	r8,r8,17249
 28029d8:	024ff4f4 	movhi	r9,16339
 28029dc:	4a61e9c4 	addi	r9,r9,-30809
 28029e0:	480f883a 	mov	r7,r9
 28029e4:	400d883a 	mov	r6,r8
 28029e8:	180b883a 	mov	r5,r3
 28029ec:	1009883a 	mov	r4,r2
 28029f0:	2808a080 	call	2808a08 <__muldf3>
 28029f4:	0222d874 	movhi	r8,35681
 28029f8:	42322cc4 	addi	r8,r8,-14157
 28029fc:	024ff1f4 	movhi	r9,16327
 2802a00:	4a628a04 	addi	r9,r9,-30168
 2802a04:	480f883a 	mov	r7,r9
 2802a08:	400d883a 	mov	r6,r8
 2802a0c:	180b883a 	mov	r5,r3
 2802a10:	1009883a 	mov	r4,r2
 2802a14:	28089940 	call	2808994 <__adddf3>
 2802a18:	b009883a 	mov	r4,r22
 2802a1c:	1021883a 	mov	r16,r2
 2802a20:	1823883a 	mov	r17,r3
 2802a24:	28092cc0 	call	28092cc <__floatsidf>
 2802a28:	021427f4 	movhi	r8,20639
 2802a2c:	421e7ec4 	addi	r8,r8,31227
 2802a30:	024ff4f4 	movhi	r9,16339
 2802a34:	4a5104c4 	addi	r9,r9,17427
 2802a38:	480f883a 	mov	r7,r9
 2802a3c:	400d883a 	mov	r6,r8
 2802a40:	180b883a 	mov	r5,r3
 2802a44:	1009883a 	mov	r4,r2
 2802a48:	2808a080 	call	2808a08 <__muldf3>
 2802a4c:	180f883a 	mov	r7,r3
 2802a50:	880b883a 	mov	r5,r17
 2802a54:	100d883a 	mov	r6,r2
 2802a58:	8009883a 	mov	r4,r16
 2802a5c:	28089940 	call	2808994 <__adddf3>
 2802a60:	1009883a 	mov	r4,r2
 2802a64:	180b883a 	mov	r5,r3
 2802a68:	1021883a 	mov	r16,r2
 2802a6c:	1823883a 	mov	r17,r3
 2802a70:	28093c40 	call	28093c4 <__fixdfsi>
 2802a74:	000d883a 	mov	r6,zero
 2802a78:	000f883a 	mov	r7,zero
 2802a7c:	8009883a 	mov	r4,r16
 2802a80:	880b883a 	mov	r5,r17
 2802a84:	d8800d15 	stw	r2,52(sp)
 2802a88:	28092440 	call	2809244 <__ltdf2>
 2802a8c:	10031716 	blt	r2,zero,28036ec <_dtoa_r+0xe8c>
 2802a90:	d8c00d17 	ldw	r3,52(sp)
 2802a94:	00800584 	movi	r2,22
 2802a98:	10c1482e 	bgeu	r2,r3,2802fbc <_dtoa_r+0x75c>
 2802a9c:	01000044 	movi	r4,1
 2802aa0:	d9000c15 	stw	r4,48(sp)
 2802aa4:	bd85c83a 	sub	r2,r23,r22
 2802aa8:	11bfffc4 	addi	r6,r2,-1
 2802aac:	30030b16 	blt	r6,zero,28036dc <_dtoa_r+0xe7c>
 2802ab0:	d9800a15 	stw	r6,40(sp)
 2802ab4:	d8001115 	stw	zero,68(sp)
 2802ab8:	d8c00d17 	ldw	r3,52(sp)
 2802abc:	1802ff16 	blt	r3,zero,28036bc <_dtoa_r+0xe5c>
 2802ac0:	d9000a17 	ldw	r4,40(sp)
 2802ac4:	d8c00915 	stw	r3,36(sp)
 2802ac8:	d8001015 	stw	zero,64(sp)
 2802acc:	20c9883a 	add	r4,r4,r3
 2802ad0:	d9000a15 	stw	r4,40(sp)
 2802ad4:	d9001717 	ldw	r4,92(sp)
 2802ad8:	00800244 	movi	r2,9
 2802adc:	11004636 	bltu	r2,r4,2802bf8 <_dtoa_r+0x398>
 2802ae0:	00800144 	movi	r2,5
 2802ae4:	11020416 	blt	r2,r4,28032f8 <_dtoa_r+0xa98>
 2802ae8:	04400044 	movi	r17,1
 2802aec:	d8c01717 	ldw	r3,92(sp)
 2802af0:	00800144 	movi	r2,5
 2802af4:	10c1ed36 	bltu	r2,r3,28032ac <_dtoa_r+0xa4c>
 2802af8:	18c5883a 	add	r2,r3,r3
 2802afc:	1085883a 	add	r2,r2,r2
 2802b00:	00c0a034 	movhi	r3,640
 2802b04:	18cac504 	addi	r3,r3,11028
 2802b08:	10c5883a 	add	r2,r2,r3
 2802b0c:	11000017 	ldw	r4,0(r2)
 2802b10:	2000683a 	jmp	r4
 2802b14:	02802c00 	call	2802c0 <__alt_mem_sdram_ctrl-0x257fd40>
 2802b18:	02802c00 	call	2802c0 <__alt_mem_sdram_ctrl-0x257fd40>
 2802b1c:	02803600 	call	280360 <__alt_mem_sdram_ctrl-0x257fca0>
 2802b20:	028035d8 	cmpnei	r10,zero,215
 2802b24:	0280361c 	xori	r10,zero,216
 2802b28:	02803628 	cmpgeui	r10,zero,216
 2802b2c:	d9002717 	ldw	r4,156(sp)
 2802b30:	0089c3c4 	movi	r2,9999
 2802b34:	20800015 	stw	r2,0(r4)
 2802b38:	a0001026 	beq	r20,zero,2802b7c <_dtoa_r+0x31c>
 2802b3c:	00c0a074 	movhi	r3,641
 2802b40:	18f8b804 	addi	r3,r3,-7456
 2802b44:	d9802917 	ldw	r6,164(sp)
 2802b48:	303f7926 	beq	r6,zero,2802930 <_dtoa_r+0xd0>
 2802b4c:	188000c7 	ldb	r2,3(r3)
 2802b50:	190000c4 	addi	r4,r3,3
 2802b54:	1000101e 	bne	r2,zero,2802b98 <_dtoa_r+0x338>
 2802b58:	d8802917 	ldw	r2,164(sp)
 2802b5c:	11000015 	stw	r4,0(r2)
 2802b60:	003f7306 	br	2802930 <_dtoa_r+0xd0>
 2802b64:	00a00034 	movhi	r2,32768
 2802b68:	10bfffc4 	addi	r2,r2,-1
 2802b6c:	00c00044 	movi	r3,1
 2802b70:	88aa703a 	and	r21,r17,r2
 2802b74:	90c00015 	stw	r3,0(r18)
 2802b78:	003f5806 	br	28028dc <_dtoa_r+0x7c>
 2802b7c:	00800434 	movhi	r2,16
 2802b80:	10bfffc4 	addi	r2,r2,-1
 2802b84:	a884703a 	and	r2,r21,r2
 2802b88:	103fec1e 	bne	r2,zero,2802b3c <_dtoa_r+0x2dc>
 2802b8c:	00c0a074 	movhi	r3,641
 2802b90:	18f8b504 	addi	r3,r3,-7468
 2802b94:	003feb06 	br	2802b44 <_dtoa_r+0x2e4>
 2802b98:	d8802917 	ldw	r2,164(sp)
 2802b9c:	19000204 	addi	r4,r3,8
 2802ba0:	11000015 	stw	r4,0(r2)
 2802ba4:	003f6206 	br	2802930 <_dtoa_r+0xd0>
 2802ba8:	ddc00117 	ldw	r23,4(sp)
 2802bac:	d8800217 	ldw	r2,8(sp)
 2802bb0:	01000804 	movi	r4,32
 2802bb4:	b8c10c84 	addi	r3,r23,1074
 2802bb8:	18a3883a 	add	r17,r3,r2
 2802bbc:	2441b80e 	bge	r4,r17,28032a0 <_dtoa_r+0xa40>
 2802bc0:	00c01004 	movi	r3,64
 2802bc4:	1c47c83a 	sub	r3,r3,r17
 2802bc8:	88bff804 	addi	r2,r17,-32
 2802bcc:	a8c6983a 	sll	r3,r21,r3
 2802bd0:	a084d83a 	srl	r2,r20,r2
 2802bd4:	1888b03a 	or	r4,r3,r2
 2802bd8:	280949c0 	call	280949c <__floatunsidf>
 2802bdc:	1011883a 	mov	r8,r2
 2802be0:	00bf8434 	movhi	r2,65040
 2802be4:	01000044 	movi	r4,1
 2802be8:	10d3883a 	add	r9,r2,r3
 2802bec:	8dbef344 	addi	r22,r17,-1075
 2802bf0:	d9000815 	stw	r4,32(sp)
 2802bf4:	003f6f06 	br	28029b4 <_dtoa_r+0x154>
 2802bf8:	d8001715 	stw	zero,92(sp)
 2802bfc:	04400044 	movi	r17,1
 2802c00:	00bfffc4 	movi	r2,-1
 2802c04:	00c00044 	movi	r3,1
 2802c08:	d8800e15 	stw	r2,56(sp)
 2802c0c:	d8002615 	stw	zero,152(sp)
 2802c10:	d8800f15 	stw	r2,60(sp)
 2802c14:	d8c00b15 	stw	r3,44(sp)
 2802c18:	1021883a 	mov	r16,r2
 2802c1c:	d8801617 	ldw	r2,88(sp)
 2802c20:	10001115 	stw	zero,68(r2)
 2802c24:	d8801617 	ldw	r2,88(sp)
 2802c28:	11401117 	ldw	r5,68(r2)
 2802c2c:	1009883a 	mov	r4,r2
 2802c30:	2805fa80 	call	2805fa8 <_Balloc>
 2802c34:	d8c01617 	ldw	r3,88(sp)
 2802c38:	d8800515 	stw	r2,20(sp)
 2802c3c:	18801015 	stw	r2,64(r3)
 2802c40:	00800384 	movi	r2,14
 2802c44:	14006836 	bltu	r2,r16,2802de8 <_dtoa_r+0x588>
 2802c48:	8805003a 	cmpeq	r2,r17,zero
 2802c4c:	1000661e 	bne	r2,zero,2802de8 <_dtoa_r+0x588>
 2802c50:	d9000d17 	ldw	r4,52(sp)
 2802c54:	0102300e 	bge	zero,r4,2803518 <_dtoa_r+0xcb8>
 2802c58:	208003cc 	andi	r2,r4,15
 2802c5c:	100490fa 	slli	r2,r2,3
 2802c60:	2025d13a 	srai	r18,r4,4
 2802c64:	00c0a074 	movhi	r3,641
 2802c68:	18f8ca04 	addi	r3,r3,-7384
 2802c6c:	10c5883a 	add	r2,r2,r3
 2802c70:	90c0040c 	andi	r3,r18,16
 2802c74:	14000017 	ldw	r16,0(r2)
 2802c78:	14400117 	ldw	r17,4(r2)
 2802c7c:	18036a1e 	bne	r3,zero,2803a28 <_dtoa_r+0x11c8>
 2802c80:	05800084 	movi	r22,2
 2802c84:	90001026 	beq	r18,zero,2802cc8 <_dtoa_r+0x468>
 2802c88:	04c0a074 	movhi	r19,641
 2802c8c:	9cf8fc04 	addi	r19,r19,-7184
 2802c90:	9080004c 	andi	r2,r18,1
 2802c94:	1005003a 	cmpeq	r2,r2,zero
 2802c98:	1000081e 	bne	r2,zero,2802cbc <_dtoa_r+0x45c>
 2802c9c:	99800017 	ldw	r6,0(r19)
 2802ca0:	99c00117 	ldw	r7,4(r19)
 2802ca4:	880b883a 	mov	r5,r17
 2802ca8:	8009883a 	mov	r4,r16
 2802cac:	2808a080 	call	2808a08 <__muldf3>
 2802cb0:	1021883a 	mov	r16,r2
 2802cb4:	b5800044 	addi	r22,r22,1
 2802cb8:	1823883a 	mov	r17,r3
 2802cbc:	9025d07a 	srai	r18,r18,1
 2802cc0:	9cc00204 	addi	r19,r19,8
 2802cc4:	903ff21e 	bne	r18,zero,2802c90 <_dtoa_r+0x430>
 2802cc8:	a80b883a 	mov	r5,r21
 2802ccc:	a009883a 	mov	r4,r20
 2802cd0:	880f883a 	mov	r7,r17
 2802cd4:	800d883a 	mov	r6,r16
 2802cd8:	2808dcc0 	call	2808dcc <__divdf3>
 2802cdc:	1029883a 	mov	r20,r2
 2802ce0:	182b883a 	mov	r21,r3
 2802ce4:	d8c00c17 	ldw	r3,48(sp)
 2802ce8:	1805003a 	cmpeq	r2,r3,zero
 2802cec:	1000081e 	bne	r2,zero,2802d10 <_dtoa_r+0x4b0>
 2802cf0:	0005883a 	mov	r2,zero
 2802cf4:	00cffc34 	movhi	r3,16368
 2802cf8:	180f883a 	mov	r7,r3
 2802cfc:	a009883a 	mov	r4,r20
 2802d00:	a80b883a 	mov	r5,r21
 2802d04:	100d883a 	mov	r6,r2
 2802d08:	28092440 	call	2809244 <__ltdf2>
 2802d0c:	1003fe16 	blt	r2,zero,2803d08 <_dtoa_r+0x14a8>
 2802d10:	b009883a 	mov	r4,r22
 2802d14:	28092cc0 	call	28092cc <__floatsidf>
 2802d18:	180b883a 	mov	r5,r3
 2802d1c:	1009883a 	mov	r4,r2
 2802d20:	a00d883a 	mov	r6,r20
 2802d24:	a80f883a 	mov	r7,r21
 2802d28:	2808a080 	call	2808a08 <__muldf3>
 2802d2c:	0011883a 	mov	r8,zero
 2802d30:	02500734 	movhi	r9,16412
 2802d34:	1009883a 	mov	r4,r2
 2802d38:	180b883a 	mov	r5,r3
 2802d3c:	480f883a 	mov	r7,r9
 2802d40:	400d883a 	mov	r6,r8
 2802d44:	28089940 	call	2808994 <__adddf3>
 2802d48:	d9000f17 	ldw	r4,60(sp)
 2802d4c:	102d883a 	mov	r22,r2
 2802d50:	00bf3034 	movhi	r2,64704
 2802d54:	18b9883a 	add	fp,r3,r2
 2802d58:	e02f883a 	mov	r23,fp
 2802d5c:	20028f1e 	bne	r4,zero,280379c <_dtoa_r+0xf3c>
 2802d60:	0005883a 	mov	r2,zero
 2802d64:	00d00534 	movhi	r3,16404
 2802d68:	a009883a 	mov	r4,r20
 2802d6c:	a80b883a 	mov	r5,r21
 2802d70:	180f883a 	mov	r7,r3
 2802d74:	100d883a 	mov	r6,r2
 2802d78:	28089140 	call	2808914 <__subdf3>
 2802d7c:	1009883a 	mov	r4,r2
 2802d80:	e00f883a 	mov	r7,fp
 2802d84:	180b883a 	mov	r5,r3
 2802d88:	b00d883a 	mov	r6,r22
 2802d8c:	1025883a 	mov	r18,r2
 2802d90:	1827883a 	mov	r19,r3
 2802d94:	28091340 	call	2809134 <__gtdf2>
 2802d98:	00834f16 	blt	zero,r2,2803ad8 <_dtoa_r+0x1278>
 2802d9c:	e0e0003c 	xorhi	r3,fp,32768
 2802da0:	9009883a 	mov	r4,r18
 2802da4:	980b883a 	mov	r5,r19
 2802da8:	180f883a 	mov	r7,r3
 2802dac:	b00d883a 	mov	r6,r22
 2802db0:	28092440 	call	2809244 <__ltdf2>
 2802db4:	1000080e 	bge	r2,zero,2802dd8 <_dtoa_r+0x578>
 2802db8:	0027883a 	mov	r19,zero
 2802dbc:	0025883a 	mov	r18,zero
 2802dc0:	d8802617 	ldw	r2,152(sp)
 2802dc4:	df000517 	ldw	fp,20(sp)
 2802dc8:	d8000615 	stw	zero,24(sp)
 2802dcc:	0084303a 	nor	r2,zero,r2
 2802dd0:	d8800d15 	stw	r2,52(sp)
 2802dd4:	00019b06 	br	2803444 <_dtoa_r+0xbe4>
 2802dd8:	d9801217 	ldw	r6,72(sp)
 2802ddc:	d8801317 	ldw	r2,76(sp)
 2802de0:	3029883a 	mov	r20,r6
 2802de4:	102b883a 	mov	r21,r2
 2802de8:	d8c00217 	ldw	r3,8(sp)
 2802dec:	18008516 	blt	r3,zero,2803004 <_dtoa_r+0x7a4>
 2802df0:	d9000d17 	ldw	r4,52(sp)
 2802df4:	00800384 	movi	r2,14
 2802df8:	11008216 	blt	r2,r4,2803004 <_dtoa_r+0x7a4>
 2802dfc:	200490fa 	slli	r2,r4,3
 2802e00:	d9802617 	ldw	r6,152(sp)
 2802e04:	00c0a074 	movhi	r3,641
 2802e08:	18f8ca04 	addi	r3,r3,-7384
 2802e0c:	10c5883a 	add	r2,r2,r3
 2802e10:	14800017 	ldw	r18,0(r2)
 2802e14:	14c00117 	ldw	r19,4(r2)
 2802e18:	30031e16 	blt	r6,zero,2803a94 <_dtoa_r+0x1234>
 2802e1c:	d9000517 	ldw	r4,20(sp)
 2802e20:	d8c00f17 	ldw	r3,60(sp)
 2802e24:	a823883a 	mov	r17,r21
 2802e28:	a021883a 	mov	r16,r20
 2802e2c:	192b883a 	add	r21,r3,r4
 2802e30:	2039883a 	mov	fp,r4
 2802e34:	00000f06 	br	2802e74 <_dtoa_r+0x614>
 2802e38:	0005883a 	mov	r2,zero
 2802e3c:	00d00934 	movhi	r3,16420
 2802e40:	5009883a 	mov	r4,r10
 2802e44:	580b883a 	mov	r5,r11
 2802e48:	180f883a 	mov	r7,r3
 2802e4c:	100d883a 	mov	r6,r2
 2802e50:	2808a080 	call	2808a08 <__muldf3>
 2802e54:	180b883a 	mov	r5,r3
 2802e58:	000d883a 	mov	r6,zero
 2802e5c:	000f883a 	mov	r7,zero
 2802e60:	1009883a 	mov	r4,r2
 2802e64:	1021883a 	mov	r16,r2
 2802e68:	1823883a 	mov	r17,r3
 2802e6c:	28090ac0 	call	28090ac <__nedf2>
 2802e70:	10004526 	beq	r2,zero,2802f88 <_dtoa_r+0x728>
 2802e74:	900d883a 	mov	r6,r18
 2802e78:	980f883a 	mov	r7,r19
 2802e7c:	8009883a 	mov	r4,r16
 2802e80:	880b883a 	mov	r5,r17
 2802e84:	2808dcc0 	call	2808dcc <__divdf3>
 2802e88:	180b883a 	mov	r5,r3
 2802e8c:	1009883a 	mov	r4,r2
 2802e90:	28093c40 	call	28093c4 <__fixdfsi>
 2802e94:	1009883a 	mov	r4,r2
 2802e98:	1029883a 	mov	r20,r2
 2802e9c:	28092cc0 	call	28092cc <__floatsidf>
 2802ea0:	180f883a 	mov	r7,r3
 2802ea4:	9009883a 	mov	r4,r18
 2802ea8:	980b883a 	mov	r5,r19
 2802eac:	100d883a 	mov	r6,r2
 2802eb0:	2808a080 	call	2808a08 <__muldf3>
 2802eb4:	180f883a 	mov	r7,r3
 2802eb8:	880b883a 	mov	r5,r17
 2802ebc:	8009883a 	mov	r4,r16
 2802ec0:	100d883a 	mov	r6,r2
 2802ec4:	28089140 	call	2808914 <__subdf3>
 2802ec8:	1015883a 	mov	r10,r2
 2802ecc:	a0800c04 	addi	r2,r20,48
 2802ed0:	e0800005 	stb	r2,0(fp)
 2802ed4:	e7000044 	addi	fp,fp,1
 2802ed8:	1817883a 	mov	r11,r3
 2802edc:	e57fd61e 	bne	fp,r21,2802e38 <_dtoa_r+0x5d8>
 2802ee0:	500d883a 	mov	r6,r10
 2802ee4:	180f883a 	mov	r7,r3
 2802ee8:	5009883a 	mov	r4,r10
 2802eec:	180b883a 	mov	r5,r3
 2802ef0:	28089940 	call	2808994 <__adddf3>
 2802ef4:	100d883a 	mov	r6,r2
 2802ef8:	9009883a 	mov	r4,r18
 2802efc:	980b883a 	mov	r5,r19
 2802f00:	180f883a 	mov	r7,r3
 2802f04:	1021883a 	mov	r16,r2
 2802f08:	1823883a 	mov	r17,r3
 2802f0c:	28092440 	call	2809244 <__ltdf2>
 2802f10:	10000816 	blt	r2,zero,2802f34 <_dtoa_r+0x6d4>
 2802f14:	980b883a 	mov	r5,r19
 2802f18:	800d883a 	mov	r6,r16
 2802f1c:	880f883a 	mov	r7,r17
 2802f20:	9009883a 	mov	r4,r18
 2802f24:	28090240 	call	2809024 <__eqdf2>
 2802f28:	1000171e 	bne	r2,zero,2802f88 <_dtoa_r+0x728>
 2802f2c:	a080004c 	andi	r2,r20,1
 2802f30:	10001526 	beq	r2,zero,2802f88 <_dtoa_r+0x728>
 2802f34:	d8800d17 	ldw	r2,52(sp)
 2802f38:	d8800415 	stw	r2,16(sp)
 2802f3c:	e009883a 	mov	r4,fp
 2802f40:	213fffc4 	addi	r4,r4,-1
 2802f44:	20c00007 	ldb	r3,0(r4)
 2802f48:	00800e44 	movi	r2,57
 2802f4c:	1880081e 	bne	r3,r2,2802f70 <_dtoa_r+0x710>
 2802f50:	d8800517 	ldw	r2,20(sp)
 2802f54:	113ffa1e 	bne	r2,r4,2802f40 <_dtoa_r+0x6e0>
 2802f58:	d8c00417 	ldw	r3,16(sp)
 2802f5c:	d9800517 	ldw	r6,20(sp)
 2802f60:	00800c04 	movi	r2,48
 2802f64:	18c00044 	addi	r3,r3,1
 2802f68:	d8c00415 	stw	r3,16(sp)
 2802f6c:	30800005 	stb	r2,0(r6)
 2802f70:	20800003 	ldbu	r2,0(r4)
 2802f74:	d8c00417 	ldw	r3,16(sp)
 2802f78:	27000044 	addi	fp,r4,1
 2802f7c:	10800044 	addi	r2,r2,1
 2802f80:	d8c00d15 	stw	r3,52(sp)
 2802f84:	20800005 	stb	r2,0(r4)
 2802f88:	d9001617 	ldw	r4,88(sp)
 2802f8c:	d9400717 	ldw	r5,28(sp)
 2802f90:	2805a280 	call	2805a28 <_Bfree>
 2802f94:	e0000005 	stb	zero,0(fp)
 2802f98:	d9800d17 	ldw	r6,52(sp)
 2802f9c:	d8c02717 	ldw	r3,156(sp)
 2802fa0:	d9002917 	ldw	r4,164(sp)
 2802fa4:	30800044 	addi	r2,r6,1
 2802fa8:	18800015 	stw	r2,0(r3)
 2802fac:	20029c26 	beq	r4,zero,2803a20 <_dtoa_r+0x11c0>
 2802fb0:	d8c00517 	ldw	r3,20(sp)
 2802fb4:	27000015 	stw	fp,0(r4)
 2802fb8:	003e5d06 	br	2802930 <_dtoa_r+0xd0>
 2802fbc:	d9800d17 	ldw	r6,52(sp)
 2802fc0:	00c0a074 	movhi	r3,641
 2802fc4:	18f8ca04 	addi	r3,r3,-7384
 2802fc8:	d9001217 	ldw	r4,72(sp)
 2802fcc:	300490fa 	slli	r2,r6,3
 2802fd0:	d9401317 	ldw	r5,76(sp)
 2802fd4:	10c5883a 	add	r2,r2,r3
 2802fd8:	12000017 	ldw	r8,0(r2)
 2802fdc:	12400117 	ldw	r9,4(r2)
 2802fe0:	400d883a 	mov	r6,r8
 2802fe4:	480f883a 	mov	r7,r9
 2802fe8:	28092440 	call	2809244 <__ltdf2>
 2802fec:	1000030e 	bge	r2,zero,2802ffc <_dtoa_r+0x79c>
 2802ff0:	d8800d17 	ldw	r2,52(sp)
 2802ff4:	10bfffc4 	addi	r2,r2,-1
 2802ff8:	d8800d15 	stw	r2,52(sp)
 2802ffc:	d8000c15 	stw	zero,48(sp)
 2803000:	003ea806 	br	2802aa4 <_dtoa_r+0x244>
 2803004:	d9000b17 	ldw	r4,44(sp)
 2803008:	202cc03a 	cmpne	r22,r4,zero
 280300c:	b000c71e 	bne	r22,zero,280332c <_dtoa_r+0xacc>
 2803010:	dc001117 	ldw	r16,68(sp)
 2803014:	dc801017 	ldw	r18,64(sp)
 2803018:	0027883a 	mov	r19,zero
 280301c:	04000b0e 	bge	zero,r16,280304c <_dtoa_r+0x7ec>
 2803020:	d8c00a17 	ldw	r3,40(sp)
 2803024:	00c0090e 	bge	zero,r3,280304c <_dtoa_r+0x7ec>
 2803028:	8005883a 	mov	r2,r16
 280302c:	1c011316 	blt	r3,r16,280347c <_dtoa_r+0xc1c>
 2803030:	d9000a17 	ldw	r4,40(sp)
 2803034:	d9801117 	ldw	r6,68(sp)
 2803038:	80a1c83a 	sub	r16,r16,r2
 280303c:	2089c83a 	sub	r4,r4,r2
 2803040:	308dc83a 	sub	r6,r6,r2
 2803044:	d9000a15 	stw	r4,40(sp)
 2803048:	d9801115 	stw	r6,68(sp)
 280304c:	d8801017 	ldw	r2,64(sp)
 2803050:	0080150e 	bge	zero,r2,28030a8 <_dtoa_r+0x848>
 2803054:	d8c00b17 	ldw	r3,44(sp)
 2803058:	1805003a 	cmpeq	r2,r3,zero
 280305c:	1001c91e 	bne	r2,zero,2803784 <_dtoa_r+0xf24>
 2803060:	04800e0e 	bge	zero,r18,280309c <_dtoa_r+0x83c>
 2803064:	d9001617 	ldw	r4,88(sp)
 2803068:	980b883a 	mov	r5,r19
 280306c:	900d883a 	mov	r6,r18
 2803070:	28068740 	call	2806874 <__pow5mult>
 2803074:	d9001617 	ldw	r4,88(sp)
 2803078:	d9800717 	ldw	r6,28(sp)
 280307c:	100b883a 	mov	r5,r2
 2803080:	1027883a 	mov	r19,r2
 2803084:	28064b80 	call	28064b8 <__multiply>
 2803088:	d9001617 	ldw	r4,88(sp)
 280308c:	d9400717 	ldw	r5,28(sp)
 2803090:	1023883a 	mov	r17,r2
 2803094:	2805a280 	call	2805a28 <_Bfree>
 2803098:	dc400715 	stw	r17,28(sp)
 280309c:	d9001017 	ldw	r4,64(sp)
 28030a0:	248dc83a 	sub	r6,r4,r18
 28030a4:	30010e1e 	bne	r6,zero,28034e0 <_dtoa_r+0xc80>
 28030a8:	d9001617 	ldw	r4,88(sp)
 28030ac:	04400044 	movi	r17,1
 28030b0:	880b883a 	mov	r5,r17
 28030b4:	280670c0 	call	280670c <__i2b>
 28030b8:	d9800917 	ldw	r6,36(sp)
 28030bc:	1025883a 	mov	r18,r2
 28030c0:	0180040e 	bge	zero,r6,28030d4 <_dtoa_r+0x874>
 28030c4:	d9001617 	ldw	r4,88(sp)
 28030c8:	100b883a 	mov	r5,r2
 28030cc:	28068740 	call	2806874 <__pow5mult>
 28030d0:	1025883a 	mov	r18,r2
 28030d4:	d8801717 	ldw	r2,92(sp)
 28030d8:	8880f30e 	bge	r17,r2,28034a8 <_dtoa_r+0xc48>
 28030dc:	0023883a 	mov	r17,zero
 28030e0:	d9800917 	ldw	r6,36(sp)
 28030e4:	30019e1e 	bne	r6,zero,2803760 <_dtoa_r+0xf00>
 28030e8:	00c00044 	movi	r3,1
 28030ec:	d9000a17 	ldw	r4,40(sp)
 28030f0:	20c5883a 	add	r2,r4,r3
 28030f4:	10c007cc 	andi	r3,r2,31
 28030f8:	1800841e 	bne	r3,zero,280330c <_dtoa_r+0xaac>
 28030fc:	00800704 	movi	r2,28
 2803100:	d9000a17 	ldw	r4,40(sp)
 2803104:	d9801117 	ldw	r6,68(sp)
 2803108:	80a1883a 	add	r16,r16,r2
 280310c:	2089883a 	add	r4,r4,r2
 2803110:	308d883a 	add	r6,r6,r2
 2803114:	d9000a15 	stw	r4,40(sp)
 2803118:	d9801115 	stw	r6,68(sp)
 280311c:	d8801117 	ldw	r2,68(sp)
 2803120:	0080050e 	bge	zero,r2,2803138 <_dtoa_r+0x8d8>
 2803124:	d9400717 	ldw	r5,28(sp)
 2803128:	d9001617 	ldw	r4,88(sp)
 280312c:	100d883a 	mov	r6,r2
 2803130:	280636c0 	call	280636c <__lshift>
 2803134:	d8800715 	stw	r2,28(sp)
 2803138:	d8c00a17 	ldw	r3,40(sp)
 280313c:	00c0050e 	bge	zero,r3,2803154 <_dtoa_r+0x8f4>
 2803140:	d9001617 	ldw	r4,88(sp)
 2803144:	900b883a 	mov	r5,r18
 2803148:	180d883a 	mov	r6,r3
 280314c:	280636c0 	call	280636c <__lshift>
 2803150:	1025883a 	mov	r18,r2
 2803154:	d9000c17 	ldw	r4,48(sp)
 2803158:	2005003a 	cmpeq	r2,r4,zero
 280315c:	10016f26 	beq	r2,zero,280371c <_dtoa_r+0xebc>
 2803160:	d9000f17 	ldw	r4,60(sp)
 2803164:	0102170e 	bge	zero,r4,28039c4 <_dtoa_r+0x1164>
 2803168:	d9800b17 	ldw	r6,44(sp)
 280316c:	3005003a 	cmpeq	r2,r6,zero
 2803170:	1000881e 	bne	r2,zero,2803394 <_dtoa_r+0xb34>
 2803174:	0400050e 	bge	zero,r16,280318c <_dtoa_r+0x92c>
 2803178:	d9001617 	ldw	r4,88(sp)
 280317c:	980b883a 	mov	r5,r19
 2803180:	800d883a 	mov	r6,r16
 2803184:	280636c0 	call	280636c <__lshift>
 2803188:	1027883a 	mov	r19,r2
 280318c:	8804c03a 	cmpne	r2,r17,zero
 2803190:	1002541e 	bne	r2,zero,2803ae4 <_dtoa_r+0x1284>
 2803194:	980b883a 	mov	r5,r19
 2803198:	dd800517 	ldw	r22,20(sp)
 280319c:	dcc00615 	stw	r19,24(sp)
 28031a0:	a700004c 	andi	fp,r20,1
 28031a4:	2827883a 	mov	r19,r5
 28031a8:	d9000717 	ldw	r4,28(sp)
 28031ac:	900b883a 	mov	r5,r18
 28031b0:	280261c0 	call	280261c <quorem>
 28031b4:	d9000717 	ldw	r4,28(sp)
 28031b8:	d9400617 	ldw	r5,24(sp)
 28031bc:	1023883a 	mov	r17,r2
 28031c0:	8dc00c04 	addi	r23,r17,48
 28031c4:	2805b840 	call	2805b84 <__mcmp>
 28031c8:	d9001617 	ldw	r4,88(sp)
 28031cc:	900b883a 	mov	r5,r18
 28031d0:	980d883a 	mov	r6,r19
 28031d4:	1029883a 	mov	r20,r2
 28031d8:	28061e00 	call	28061e0 <__mdiff>
 28031dc:	102b883a 	mov	r21,r2
 28031e0:	10800317 	ldw	r2,12(r2)
 28031e4:	1001281e 	bne	r2,zero,2803688 <_dtoa_r+0xe28>
 28031e8:	d9000717 	ldw	r4,28(sp)
 28031ec:	a80b883a 	mov	r5,r21
 28031f0:	2805b840 	call	2805b84 <__mcmp>
 28031f4:	d9001617 	ldw	r4,88(sp)
 28031f8:	1021883a 	mov	r16,r2
 28031fc:	a80b883a 	mov	r5,r21
 2803200:	2805a280 	call	2805a28 <_Bfree>
 2803204:	8000041e 	bne	r16,zero,2803218 <_dtoa_r+0x9b8>
 2803208:	d8801717 	ldw	r2,92(sp)
 280320c:	1000021e 	bne	r2,zero,2803218 <_dtoa_r+0x9b8>
 2803210:	e004c03a 	cmpne	r2,fp,zero
 2803214:	10011726 	beq	r2,zero,2803674 <_dtoa_r+0xe14>
 2803218:	a0010616 	blt	r20,zero,2803634 <_dtoa_r+0xdd4>
 280321c:	a000041e 	bne	r20,zero,2803230 <_dtoa_r+0x9d0>
 2803220:	d8c01717 	ldw	r3,92(sp)
 2803224:	1800021e 	bne	r3,zero,2803230 <_dtoa_r+0x9d0>
 2803228:	e004c03a 	cmpne	r2,fp,zero
 280322c:	10010126 	beq	r2,zero,2803634 <_dtoa_r+0xdd4>
 2803230:	04023d16 	blt	zero,r16,2803b28 <_dtoa_r+0x12c8>
 2803234:	b5c00005 	stb	r23,0(r22)
 2803238:	d9800517 	ldw	r6,20(sp)
 280323c:	d9000f17 	ldw	r4,60(sp)
 2803240:	b5800044 	addi	r22,r22,1
 2803244:	3105883a 	add	r2,r6,r4
 2803248:	b0806526 	beq	r22,r2,28033e0 <_dtoa_r+0xb80>
 280324c:	d9400717 	ldw	r5,28(sp)
 2803250:	d9001617 	ldw	r4,88(sp)
 2803254:	01800284 	movi	r6,10
 2803258:	000f883a 	mov	r7,zero
 280325c:	28067480 	call	2806748 <__multadd>
 2803260:	d8800715 	stw	r2,28(sp)
 2803264:	d8800617 	ldw	r2,24(sp)
 2803268:	14c10c26 	beq	r2,r19,280369c <_dtoa_r+0xe3c>
 280326c:	d9400617 	ldw	r5,24(sp)
 2803270:	d9001617 	ldw	r4,88(sp)
 2803274:	01800284 	movi	r6,10
 2803278:	000f883a 	mov	r7,zero
 280327c:	28067480 	call	2806748 <__multadd>
 2803280:	d9001617 	ldw	r4,88(sp)
 2803284:	980b883a 	mov	r5,r19
 2803288:	01800284 	movi	r6,10
 280328c:	000f883a 	mov	r7,zero
 2803290:	d8800615 	stw	r2,24(sp)
 2803294:	28067480 	call	2806748 <__multadd>
 2803298:	1027883a 	mov	r19,r2
 280329c:	003fc206 	br	28031a8 <_dtoa_r+0x948>
 28032a0:	2445c83a 	sub	r2,r4,r17
 28032a4:	a088983a 	sll	r4,r20,r2
 28032a8:	003e4b06 	br	2802bd8 <_dtoa_r+0x378>
 28032ac:	01bfffc4 	movi	r6,-1
 28032b0:	00800044 	movi	r2,1
 28032b4:	d9800e15 	stw	r6,56(sp)
 28032b8:	d9800f15 	stw	r6,60(sp)
 28032bc:	d8800b15 	stw	r2,44(sp)
 28032c0:	d8c01617 	ldw	r3,88(sp)
 28032c4:	008005c4 	movi	r2,23
 28032c8:	18001115 	stw	zero,68(r3)
 28032cc:	1580082e 	bgeu	r2,r22,28032f0 <_dtoa_r+0xa90>
 28032d0:	00c00104 	movi	r3,4
 28032d4:	0009883a 	mov	r4,zero
 28032d8:	18c7883a 	add	r3,r3,r3
 28032dc:	18800504 	addi	r2,r3,20
 28032e0:	21000044 	addi	r4,r4,1
 28032e4:	b0bffc2e 	bgeu	r22,r2,28032d8 <_dtoa_r+0xa78>
 28032e8:	d9801617 	ldw	r6,88(sp)
 28032ec:	31001115 	stw	r4,68(r6)
 28032f0:	dc000f17 	ldw	r16,60(sp)
 28032f4:	003e4b06 	br	2802c24 <_dtoa_r+0x3c4>
 28032f8:	d9801717 	ldw	r6,92(sp)
 28032fc:	0023883a 	mov	r17,zero
 2803300:	31bfff04 	addi	r6,r6,-4
 2803304:	d9801715 	stw	r6,92(sp)
 2803308:	003df806 	br	2802aec <_dtoa_r+0x28c>
 280330c:	00800804 	movi	r2,32
 2803310:	10c9c83a 	sub	r4,r2,r3
 2803314:	00c00104 	movi	r3,4
 2803318:	19005a16 	blt	r3,r4,2803484 <_dtoa_r+0xc24>
 280331c:	008000c4 	movi	r2,3
 2803320:	113f7e16 	blt	r2,r4,280311c <_dtoa_r+0x8bc>
 2803324:	20800704 	addi	r2,r4,28
 2803328:	003f7506 	br	2803100 <_dtoa_r+0x8a0>
 280332c:	d9801717 	ldw	r6,92(sp)
 2803330:	00800044 	movi	r2,1
 2803334:	1180a10e 	bge	r2,r6,28035bc <_dtoa_r+0xd5c>
 2803338:	d9800f17 	ldw	r6,60(sp)
 280333c:	d8c01017 	ldw	r3,64(sp)
 2803340:	30bfffc4 	addi	r2,r6,-1
 2803344:	1881c616 	blt	r3,r2,2803a60 <_dtoa_r+0x1200>
 2803348:	18a5c83a 	sub	r18,r3,r2
 280334c:	d8800f17 	ldw	r2,60(sp)
 2803350:	10026216 	blt	r2,zero,2803cdc <_dtoa_r+0x147c>
 2803354:	dc001117 	ldw	r16,68(sp)
 2803358:	1007883a 	mov	r3,r2
 280335c:	d9800a17 	ldw	r6,40(sp)
 2803360:	d8801117 	ldw	r2,68(sp)
 2803364:	d9001617 	ldw	r4,88(sp)
 2803368:	30cd883a 	add	r6,r6,r3
 280336c:	10c5883a 	add	r2,r2,r3
 2803370:	01400044 	movi	r5,1
 2803374:	d9800a15 	stw	r6,40(sp)
 2803378:	d8801115 	stw	r2,68(sp)
 280337c:	280670c0 	call	280670c <__i2b>
 2803380:	1027883a 	mov	r19,r2
 2803384:	003f2506 	br	280301c <_dtoa_r+0x7bc>
 2803388:	00c0a074 	movhi	r3,641
 280338c:	18f8ac04 	addi	r3,r3,-7504
 2803390:	003d6706 	br	2802930 <_dtoa_r+0xd0>
 2803394:	dd800517 	ldw	r22,20(sp)
 2803398:	04000044 	movi	r16,1
 280339c:	00000706 	br	28033bc <_dtoa_r+0xb5c>
 28033a0:	d9400717 	ldw	r5,28(sp)
 28033a4:	d9001617 	ldw	r4,88(sp)
 28033a8:	01800284 	movi	r6,10
 28033ac:	000f883a 	mov	r7,zero
 28033b0:	28067480 	call	2806748 <__multadd>
 28033b4:	d8800715 	stw	r2,28(sp)
 28033b8:	84000044 	addi	r16,r16,1
 28033bc:	d9000717 	ldw	r4,28(sp)
 28033c0:	900b883a 	mov	r5,r18
 28033c4:	280261c0 	call	280261c <quorem>
 28033c8:	15c00c04 	addi	r23,r2,48
 28033cc:	b5c00005 	stb	r23,0(r22)
 28033d0:	d8c00f17 	ldw	r3,60(sp)
 28033d4:	b5800044 	addi	r22,r22,1
 28033d8:	80fff116 	blt	r16,r3,28033a0 <_dtoa_r+0xb40>
 28033dc:	d8000615 	stw	zero,24(sp)
 28033e0:	d9400717 	ldw	r5,28(sp)
 28033e4:	d9001617 	ldw	r4,88(sp)
 28033e8:	01800044 	movi	r6,1
 28033ec:	280636c0 	call	280636c <__lshift>
 28033f0:	1009883a 	mov	r4,r2
 28033f4:	900b883a 	mov	r5,r18
 28033f8:	d8800715 	stw	r2,28(sp)
 28033fc:	2805b840 	call	2805b84 <__mcmp>
 2803400:	00803c0e 	bge	zero,r2,28034f4 <_dtoa_r+0xc94>
 2803404:	b009883a 	mov	r4,r22
 2803408:	213fffc4 	addi	r4,r4,-1
 280340c:	21400003 	ldbu	r5,0(r4)
 2803410:	00800e44 	movi	r2,57
 2803414:	28c03fcc 	andi	r3,r5,255
 2803418:	18c0201c 	xori	r3,r3,128
 280341c:	18ffe004 	addi	r3,r3,-128
 2803420:	1881981e 	bne	r3,r2,2803a84 <_dtoa_r+0x1224>
 2803424:	d9800517 	ldw	r6,20(sp)
 2803428:	21bff71e 	bne	r4,r6,2803408 <_dtoa_r+0xba8>
 280342c:	d8800d17 	ldw	r2,52(sp)
 2803430:	37000044 	addi	fp,r6,1
 2803434:	10800044 	addi	r2,r2,1
 2803438:	d8800d15 	stw	r2,52(sp)
 280343c:	00800c44 	movi	r2,49
 2803440:	30800005 	stb	r2,0(r6)
 2803444:	d9001617 	ldw	r4,88(sp)
 2803448:	900b883a 	mov	r5,r18
 280344c:	2805a280 	call	2805a28 <_Bfree>
 2803450:	983ecd26 	beq	r19,zero,2802f88 <_dtoa_r+0x728>
 2803454:	d8c00617 	ldw	r3,24(sp)
 2803458:	18000426 	beq	r3,zero,280346c <_dtoa_r+0xc0c>
 280345c:	1cc00326 	beq	r3,r19,280346c <_dtoa_r+0xc0c>
 2803460:	d9001617 	ldw	r4,88(sp)
 2803464:	180b883a 	mov	r5,r3
 2803468:	2805a280 	call	2805a28 <_Bfree>
 280346c:	d9001617 	ldw	r4,88(sp)
 2803470:	980b883a 	mov	r5,r19
 2803474:	2805a280 	call	2805a28 <_Bfree>
 2803478:	003ec306 	br	2802f88 <_dtoa_r+0x728>
 280347c:	1805883a 	mov	r2,r3
 2803480:	003eeb06 	br	2803030 <_dtoa_r+0x7d0>
 2803484:	d9800a17 	ldw	r6,40(sp)
 2803488:	d8c01117 	ldw	r3,68(sp)
 280348c:	20bfff04 	addi	r2,r4,-4
 2803490:	308d883a 	add	r6,r6,r2
 2803494:	1887883a 	add	r3,r3,r2
 2803498:	80a1883a 	add	r16,r16,r2
 280349c:	d9800a15 	stw	r6,40(sp)
 28034a0:	d8c01115 	stw	r3,68(sp)
 28034a4:	003f1d06 	br	280311c <_dtoa_r+0x8bc>
 28034a8:	a03f0c1e 	bne	r20,zero,28030dc <_dtoa_r+0x87c>
 28034ac:	00800434 	movhi	r2,16
 28034b0:	10bfffc4 	addi	r2,r2,-1
 28034b4:	a884703a 	and	r2,r21,r2
 28034b8:	103f081e 	bne	r2,zero,28030dc <_dtoa_r+0x87c>
 28034bc:	a89ffc2c 	andhi	r2,r21,32752
 28034c0:	103f0626 	beq	r2,zero,28030dc <_dtoa_r+0x87c>
 28034c4:	d8c01117 	ldw	r3,68(sp)
 28034c8:	d9000a17 	ldw	r4,40(sp)
 28034cc:	18c00044 	addi	r3,r3,1
 28034d0:	21000044 	addi	r4,r4,1
 28034d4:	d8c01115 	stw	r3,68(sp)
 28034d8:	d9000a15 	stw	r4,40(sp)
 28034dc:	003f0006 	br	28030e0 <_dtoa_r+0x880>
 28034e0:	d9400717 	ldw	r5,28(sp)
 28034e4:	d9001617 	ldw	r4,88(sp)
 28034e8:	28068740 	call	2806874 <__pow5mult>
 28034ec:	d8800715 	stw	r2,28(sp)
 28034f0:	003eed06 	br	28030a8 <_dtoa_r+0x848>
 28034f4:	1000021e 	bne	r2,zero,2803500 <_dtoa_r+0xca0>
 28034f8:	b880004c 	andi	r2,r23,1
 28034fc:	103fc11e 	bne	r2,zero,2803404 <_dtoa_r+0xba4>
 2803500:	b5bfffc4 	addi	r22,r22,-1
 2803504:	b0c00007 	ldb	r3,0(r22)
 2803508:	00800c04 	movi	r2,48
 280350c:	18bffc26 	beq	r3,r2,2803500 <_dtoa_r+0xca0>
 2803510:	b7000044 	addi	fp,r22,1
 2803514:	003fcb06 	br	2803444 <_dtoa_r+0xbe4>
 2803518:	d9800d17 	ldw	r6,52(sp)
 280351c:	018fc83a 	sub	r7,zero,r6
 2803520:	3801f726 	beq	r7,zero,2803d00 <_dtoa_r+0x14a0>
 2803524:	398003cc 	andi	r6,r7,15
 2803528:	300c90fa 	slli	r6,r6,3
 280352c:	0140a074 	movhi	r5,641
 2803530:	2978ca04 	addi	r5,r5,-7384
 2803534:	d9001217 	ldw	r4,72(sp)
 2803538:	314d883a 	add	r6,r6,r5
 280353c:	30c00117 	ldw	r3,4(r6)
 2803540:	30800017 	ldw	r2,0(r6)
 2803544:	d9401317 	ldw	r5,76(sp)
 2803548:	3821d13a 	srai	r16,r7,4
 280354c:	100d883a 	mov	r6,r2
 2803550:	180f883a 	mov	r7,r3
 2803554:	2808a080 	call	2808a08 <__muldf3>
 2803558:	1011883a 	mov	r8,r2
 280355c:	1813883a 	mov	r9,r3
 2803560:	1029883a 	mov	r20,r2
 2803564:	182b883a 	mov	r21,r3
 2803568:	8001e526 	beq	r16,zero,2803d00 <_dtoa_r+0x14a0>
 280356c:	05800084 	movi	r22,2
 2803570:	0440a074 	movhi	r17,641
 2803574:	8c78fc04 	addi	r17,r17,-7184
 2803578:	8080004c 	andi	r2,r16,1
 280357c:	1005003a 	cmpeq	r2,r2,zero
 2803580:	1000081e 	bne	r2,zero,28035a4 <_dtoa_r+0xd44>
 2803584:	89800017 	ldw	r6,0(r17)
 2803588:	89c00117 	ldw	r7,4(r17)
 280358c:	480b883a 	mov	r5,r9
 2803590:	4009883a 	mov	r4,r8
 2803594:	2808a080 	call	2808a08 <__muldf3>
 2803598:	1011883a 	mov	r8,r2
 280359c:	b5800044 	addi	r22,r22,1
 28035a0:	1813883a 	mov	r9,r3
 28035a4:	8021d07a 	srai	r16,r16,1
 28035a8:	8c400204 	addi	r17,r17,8
 28035ac:	803ff21e 	bne	r16,zero,2803578 <_dtoa_r+0xd18>
 28035b0:	4029883a 	mov	r20,r8
 28035b4:	482b883a 	mov	r21,r9
 28035b8:	003dca06 	br	2802ce4 <_dtoa_r+0x484>
 28035bc:	d9000817 	ldw	r4,32(sp)
 28035c0:	2005003a 	cmpeq	r2,r4,zero
 28035c4:	1001f61e 	bne	r2,zero,2803da0 <_dtoa_r+0x1540>
 28035c8:	dc001117 	ldw	r16,68(sp)
 28035cc:	dc801017 	ldw	r18,64(sp)
 28035d0:	18c10cc4 	addi	r3,r3,1075
 28035d4:	003f6106 	br	280335c <_dtoa_r+0xafc>
 28035d8:	d8000b15 	stw	zero,44(sp)
 28035dc:	d9802617 	ldw	r6,152(sp)
 28035e0:	d8c00d17 	ldw	r3,52(sp)
 28035e4:	30800044 	addi	r2,r6,1
 28035e8:	18ad883a 	add	r22,r3,r2
 28035ec:	b13fffc4 	addi	r4,r22,-1
 28035f0:	d9000e15 	stw	r4,56(sp)
 28035f4:	0581f60e 	bge	zero,r22,2803dd0 <_dtoa_r+0x1570>
 28035f8:	dd800f15 	stw	r22,60(sp)
 28035fc:	003f3006 	br	28032c0 <_dtoa_r+0xa60>
 2803600:	d8000b15 	stw	zero,44(sp)
 2803604:	d9002617 	ldw	r4,152(sp)
 2803608:	0101eb0e 	bge	zero,r4,2803db8 <_dtoa_r+0x1558>
 280360c:	202d883a 	mov	r22,r4
 2803610:	d9000e15 	stw	r4,56(sp)
 2803614:	d9000f15 	stw	r4,60(sp)
 2803618:	003f2906 	br	28032c0 <_dtoa_r+0xa60>
 280361c:	01800044 	movi	r6,1
 2803620:	d9800b15 	stw	r6,44(sp)
 2803624:	003ff706 	br	2803604 <_dtoa_r+0xda4>
 2803628:	01000044 	movi	r4,1
 280362c:	d9000b15 	stw	r4,44(sp)
 2803630:	003fea06 	br	28035dc <_dtoa_r+0xd7c>
 2803634:	04000c0e 	bge	zero,r16,2803668 <_dtoa_r+0xe08>
 2803638:	d9400717 	ldw	r5,28(sp)
 280363c:	d9001617 	ldw	r4,88(sp)
 2803640:	01800044 	movi	r6,1
 2803644:	280636c0 	call	280636c <__lshift>
 2803648:	1009883a 	mov	r4,r2
 280364c:	900b883a 	mov	r5,r18
 2803650:	d8800715 	stw	r2,28(sp)
 2803654:	2805b840 	call	2805b84 <__mcmp>
 2803658:	0081e00e 	bge	zero,r2,2803ddc <_dtoa_r+0x157c>
 280365c:	bdc00044 	addi	r23,r23,1
 2803660:	00800e84 	movi	r2,58
 2803664:	b881a226 	beq	r23,r2,2803cf0 <_dtoa_r+0x1490>
 2803668:	b7000044 	addi	fp,r22,1
 280366c:	b5c00005 	stb	r23,0(r22)
 2803670:	003f7406 	br	2803444 <_dtoa_r+0xbe4>
 2803674:	00800e44 	movi	r2,57
 2803678:	b8819d26 	beq	r23,r2,2803cf0 <_dtoa_r+0x1490>
 280367c:	053ffa0e 	bge	zero,r20,2803668 <_dtoa_r+0xe08>
 2803680:	8dc00c44 	addi	r23,r17,49
 2803684:	003ff806 	br	2803668 <_dtoa_r+0xe08>
 2803688:	d9001617 	ldw	r4,88(sp)
 280368c:	a80b883a 	mov	r5,r21
 2803690:	04000044 	movi	r16,1
 2803694:	2805a280 	call	2805a28 <_Bfree>
 2803698:	003edf06 	br	2803218 <_dtoa_r+0x9b8>
 280369c:	d9001617 	ldw	r4,88(sp)
 28036a0:	980b883a 	mov	r5,r19
 28036a4:	01800284 	movi	r6,10
 28036a8:	000f883a 	mov	r7,zero
 28036ac:	28067480 	call	2806748 <__multadd>
 28036b0:	1027883a 	mov	r19,r2
 28036b4:	d8800615 	stw	r2,24(sp)
 28036b8:	003ebb06 	br	28031a8 <_dtoa_r+0x948>
 28036bc:	d9801117 	ldw	r6,68(sp)
 28036c0:	d8800d17 	ldw	r2,52(sp)
 28036c4:	d8000915 	stw	zero,36(sp)
 28036c8:	308dc83a 	sub	r6,r6,r2
 28036cc:	0087c83a 	sub	r3,zero,r2
 28036d0:	d9801115 	stw	r6,68(sp)
 28036d4:	d8c01015 	stw	r3,64(sp)
 28036d8:	003cfe06 	br	2802ad4 <_dtoa_r+0x274>
 28036dc:	018dc83a 	sub	r6,zero,r6
 28036e0:	d9801115 	stw	r6,68(sp)
 28036e4:	d8000a15 	stw	zero,40(sp)
 28036e8:	003cf306 	br	2802ab8 <_dtoa_r+0x258>
 28036ec:	d9000d17 	ldw	r4,52(sp)
 28036f0:	28092cc0 	call	28092cc <__floatsidf>
 28036f4:	880b883a 	mov	r5,r17
 28036f8:	8009883a 	mov	r4,r16
 28036fc:	180f883a 	mov	r7,r3
 2803700:	100d883a 	mov	r6,r2
 2803704:	28090ac0 	call	28090ac <__nedf2>
 2803708:	103ce126 	beq	r2,zero,2802a90 <_dtoa_r+0x230>
 280370c:	d9800d17 	ldw	r6,52(sp)
 2803710:	31bfffc4 	addi	r6,r6,-1
 2803714:	d9800d15 	stw	r6,52(sp)
 2803718:	003cdd06 	br	2802a90 <_dtoa_r+0x230>
 280371c:	d9000717 	ldw	r4,28(sp)
 2803720:	900b883a 	mov	r5,r18
 2803724:	2805b840 	call	2805b84 <__mcmp>
 2803728:	103e8d0e 	bge	r2,zero,2803160 <_dtoa_r+0x900>
 280372c:	d9400717 	ldw	r5,28(sp)
 2803730:	d9001617 	ldw	r4,88(sp)
 2803734:	01800284 	movi	r6,10
 2803738:	000f883a 	mov	r7,zero
 280373c:	28067480 	call	2806748 <__multadd>
 2803740:	d9800d17 	ldw	r6,52(sp)
 2803744:	d8800715 	stw	r2,28(sp)
 2803748:	31bfffc4 	addi	r6,r6,-1
 280374c:	d9800d15 	stw	r6,52(sp)
 2803750:	b001a71e 	bne	r22,zero,2803df0 <_dtoa_r+0x1590>
 2803754:	d8800e17 	ldw	r2,56(sp)
 2803758:	d8800f15 	stw	r2,60(sp)
 280375c:	003e8006 	br	2803160 <_dtoa_r+0x900>
 2803760:	90800417 	ldw	r2,16(r18)
 2803764:	1085883a 	add	r2,r2,r2
 2803768:	1085883a 	add	r2,r2,r2
 280376c:	1485883a 	add	r2,r2,r18
 2803770:	11000417 	ldw	r4,16(r2)
 2803774:	2805a500 	call	2805a50 <__hi0bits>
 2803778:	00c00804 	movi	r3,32
 280377c:	1887c83a 	sub	r3,r3,r2
 2803780:	003e5a06 	br	28030ec <_dtoa_r+0x88c>
 2803784:	d9400717 	ldw	r5,28(sp)
 2803788:	d9801017 	ldw	r6,64(sp)
 280378c:	d9001617 	ldw	r4,88(sp)
 2803790:	28068740 	call	2806874 <__pow5mult>
 2803794:	d8800715 	stw	r2,28(sp)
 2803798:	003e4306 	br	28030a8 <_dtoa_r+0x848>
 280379c:	d9800f17 	ldw	r6,60(sp)
 28037a0:	d8800d17 	ldw	r2,52(sp)
 28037a4:	d9800315 	stw	r6,12(sp)
 28037a8:	d8800415 	stw	r2,16(sp)
 28037ac:	d8c00b17 	ldw	r3,44(sp)
 28037b0:	1805003a 	cmpeq	r2,r3,zero
 28037b4:	1000e21e 	bne	r2,zero,2803b40 <_dtoa_r+0x12e0>
 28037b8:	d9000317 	ldw	r4,12(sp)
 28037bc:	0005883a 	mov	r2,zero
 28037c0:	00cff834 	movhi	r3,16352
 28037c4:	200c90fa 	slli	r6,r4,3
 28037c8:	0100a074 	movhi	r4,641
 28037cc:	2138ca04 	addi	r4,r4,-7384
 28037d0:	180b883a 	mov	r5,r3
 28037d4:	310d883a 	add	r6,r6,r4
 28037d8:	327fff17 	ldw	r9,-4(r6)
 28037dc:	323ffe17 	ldw	r8,-8(r6)
 28037e0:	1009883a 	mov	r4,r2
 28037e4:	480f883a 	mov	r7,r9
 28037e8:	400d883a 	mov	r6,r8
 28037ec:	2808dcc0 	call	2808dcc <__divdf3>
 28037f0:	180b883a 	mov	r5,r3
 28037f4:	b00d883a 	mov	r6,r22
 28037f8:	b80f883a 	mov	r7,r23
 28037fc:	1009883a 	mov	r4,r2
 2803800:	28089140 	call	2808914 <__subdf3>
 2803804:	a80b883a 	mov	r5,r21
 2803808:	a009883a 	mov	r4,r20
 280380c:	d8c01915 	stw	r3,100(sp)
 2803810:	d8801815 	stw	r2,96(sp)
 2803814:	28093c40 	call	28093c4 <__fixdfsi>
 2803818:	1009883a 	mov	r4,r2
 280381c:	1027883a 	mov	r19,r2
 2803820:	28092cc0 	call	28092cc <__floatsidf>
 2803824:	a80b883a 	mov	r5,r21
 2803828:	a009883a 	mov	r4,r20
 280382c:	180f883a 	mov	r7,r3
 2803830:	100d883a 	mov	r6,r2
 2803834:	28089140 	call	2808914 <__subdf3>
 2803838:	d9801817 	ldw	r6,96(sp)
 280383c:	1823883a 	mov	r17,r3
 2803840:	d8801415 	stw	r2,80(sp)
 2803844:	302d883a 	mov	r22,r6
 2803848:	d9800517 	ldw	r6,20(sp)
 280384c:	9cc00c04 	addi	r19,r19,48
 2803850:	dc401515 	stw	r17,84(sp)
 2803854:	d8c01917 	ldw	r3,100(sp)
 2803858:	34c00005 	stb	r19,0(r6)
 280385c:	d8800517 	ldw	r2,20(sp)
 2803860:	d9401917 	ldw	r5,100(sp)
 2803864:	d9801417 	ldw	r6,80(sp)
 2803868:	b009883a 	mov	r4,r22
 280386c:	880f883a 	mov	r7,r17
 2803870:	182f883a 	mov	r23,r3
 2803874:	17000044 	addi	fp,r2,1
 2803878:	28091340 	call	2809134 <__gtdf2>
 280387c:	00804e16 	blt	zero,r2,28039b8 <_dtoa_r+0x1158>
 2803880:	d9801417 	ldw	r6,80(sp)
 2803884:	0005883a 	mov	r2,zero
 2803888:	00cffc34 	movhi	r3,16368
 280388c:	180b883a 	mov	r5,r3
 2803890:	880f883a 	mov	r7,r17
 2803894:	1009883a 	mov	r4,r2
 2803898:	28089140 	call	2808914 <__subdf3>
 280389c:	d9401917 	ldw	r5,100(sp)
 28038a0:	180f883a 	mov	r7,r3
 28038a4:	b009883a 	mov	r4,r22
 28038a8:	100d883a 	mov	r6,r2
 28038ac:	28091340 	call	2809134 <__gtdf2>
 28038b0:	00bda216 	blt	zero,r2,2802f3c <_dtoa_r+0x6dc>
 28038b4:	d8c00317 	ldw	r3,12(sp)
 28038b8:	00800044 	movi	r2,1
 28038bc:	10c01216 	blt	r2,r3,2803908 <_dtoa_r+0x10a8>
 28038c0:	003d4506 	br	2802dd8 <_dtoa_r+0x578>
 28038c4:	d9801417 	ldw	r6,80(sp)
 28038c8:	0005883a 	mov	r2,zero
 28038cc:	00cffc34 	movhi	r3,16368
 28038d0:	180b883a 	mov	r5,r3
 28038d4:	880f883a 	mov	r7,r17
 28038d8:	1009883a 	mov	r4,r2
 28038dc:	28089140 	call	2808914 <__subdf3>
 28038e0:	d9c01b17 	ldw	r7,108(sp)
 28038e4:	180b883a 	mov	r5,r3
 28038e8:	1009883a 	mov	r4,r2
 28038ec:	b00d883a 	mov	r6,r22
 28038f0:	28092440 	call	2809244 <__ltdf2>
 28038f4:	103d9116 	blt	r2,zero,2802f3c <_dtoa_r+0x6dc>
 28038f8:	d9800517 	ldw	r6,20(sp)
 28038fc:	d9000317 	ldw	r4,12(sp)
 2803900:	3105883a 	add	r2,r6,r4
 2803904:	e0bd3426 	beq	fp,r2,2802dd8 <_dtoa_r+0x578>
 2803908:	04500934 	movhi	r17,16420
 280390c:	0021883a 	mov	r16,zero
 2803910:	b80b883a 	mov	r5,r23
 2803914:	b009883a 	mov	r4,r22
 2803918:	800d883a 	mov	r6,r16
 280391c:	880f883a 	mov	r7,r17
 2803920:	2808a080 	call	2808a08 <__muldf3>
 2803924:	d9401517 	ldw	r5,84(sp)
 2803928:	d9001417 	ldw	r4,80(sp)
 280392c:	880f883a 	mov	r7,r17
 2803930:	000d883a 	mov	r6,zero
 2803934:	d8801a15 	stw	r2,104(sp)
 2803938:	d8c01b15 	stw	r3,108(sp)
 280393c:	2808a080 	call	2808a08 <__muldf3>
 2803940:	180b883a 	mov	r5,r3
 2803944:	1009883a 	mov	r4,r2
 2803948:	1823883a 	mov	r17,r3
 280394c:	1021883a 	mov	r16,r2
 2803950:	28093c40 	call	28093c4 <__fixdfsi>
 2803954:	1009883a 	mov	r4,r2
 2803958:	102b883a 	mov	r21,r2
 280395c:	28092cc0 	call	28092cc <__floatsidf>
 2803960:	880b883a 	mov	r5,r17
 2803964:	8009883a 	mov	r4,r16
 2803968:	180f883a 	mov	r7,r3
 280396c:	100d883a 	mov	r6,r2
 2803970:	28089140 	call	2808914 <__subdf3>
 2803974:	1021883a 	mov	r16,r2
 2803978:	d9001b17 	ldw	r4,108(sp)
 280397c:	1823883a 	mov	r17,r3
 2803980:	dc001415 	stw	r16,80(sp)
 2803984:	ad400c04 	addi	r21,r21,48
 2803988:	dc401515 	stw	r17,84(sp)
 280398c:	d8801a17 	ldw	r2,104(sp)
 2803990:	e5400005 	stb	r21,0(fp)
 2803994:	202f883a 	mov	r23,r4
 2803998:	d9c01b17 	ldw	r7,108(sp)
 280399c:	d9001417 	ldw	r4,80(sp)
 28039a0:	880b883a 	mov	r5,r17
 28039a4:	100d883a 	mov	r6,r2
 28039a8:	102d883a 	mov	r22,r2
 28039ac:	e7000044 	addi	fp,fp,1
 28039b0:	28092440 	call	2809244 <__ltdf2>
 28039b4:	103fc30e 	bge	r2,zero,28038c4 <_dtoa_r+0x1064>
 28039b8:	d9000417 	ldw	r4,16(sp)
 28039bc:	d9000d15 	stw	r4,52(sp)
 28039c0:	003d7106 	br	2802f88 <_dtoa_r+0x728>
 28039c4:	d9801717 	ldw	r6,92(sp)
 28039c8:	00800084 	movi	r2,2
 28039cc:	11bde60e 	bge	r2,r6,2803168 <_dtoa_r+0x908>
 28039d0:	203cfb1e 	bne	r4,zero,2802dc0 <_dtoa_r+0x560>
 28039d4:	d9001617 	ldw	r4,88(sp)
 28039d8:	900b883a 	mov	r5,r18
 28039dc:	01800144 	movi	r6,5
 28039e0:	000f883a 	mov	r7,zero
 28039e4:	28067480 	call	2806748 <__multadd>
 28039e8:	d9000717 	ldw	r4,28(sp)
 28039ec:	100b883a 	mov	r5,r2
 28039f0:	1025883a 	mov	r18,r2
 28039f4:	2805b840 	call	2805b84 <__mcmp>
 28039f8:	00bcf10e 	bge	zero,r2,2802dc0 <_dtoa_r+0x560>
 28039fc:	d8c00d17 	ldw	r3,52(sp)
 2803a00:	d9000517 	ldw	r4,20(sp)
 2803a04:	d8000615 	stw	zero,24(sp)
 2803a08:	18c00044 	addi	r3,r3,1
 2803a0c:	d8c00d15 	stw	r3,52(sp)
 2803a10:	00800c44 	movi	r2,49
 2803a14:	27000044 	addi	fp,r4,1
 2803a18:	20800005 	stb	r2,0(r4)
 2803a1c:	003e8906 	br	2803444 <_dtoa_r+0xbe4>
 2803a20:	d8c00517 	ldw	r3,20(sp)
 2803a24:	003bc206 	br	2802930 <_dtoa_r+0xd0>
 2803a28:	0180a074 	movhi	r6,641
 2803a2c:	31b8fc04 	addi	r6,r6,-7184
 2803a30:	30c00917 	ldw	r3,36(r6)
 2803a34:	30800817 	ldw	r2,32(r6)
 2803a38:	d9001217 	ldw	r4,72(sp)
 2803a3c:	d9401317 	ldw	r5,76(sp)
 2803a40:	180f883a 	mov	r7,r3
 2803a44:	100d883a 	mov	r6,r2
 2803a48:	2808dcc0 	call	2808dcc <__divdf3>
 2803a4c:	948003cc 	andi	r18,r18,15
 2803a50:	058000c4 	movi	r22,3
 2803a54:	1029883a 	mov	r20,r2
 2803a58:	182b883a 	mov	r21,r3
 2803a5c:	003c8906 	br	2802c84 <_dtoa_r+0x424>
 2803a60:	d9001017 	ldw	r4,64(sp)
 2803a64:	d9800917 	ldw	r6,36(sp)
 2803a68:	0025883a 	mov	r18,zero
 2803a6c:	1105c83a 	sub	r2,r2,r4
 2803a70:	2089883a 	add	r4,r4,r2
 2803a74:	308d883a 	add	r6,r6,r2
 2803a78:	d9001015 	stw	r4,64(sp)
 2803a7c:	d9800915 	stw	r6,36(sp)
 2803a80:	003e3206 	br	280334c <_dtoa_r+0xaec>
 2803a84:	28800044 	addi	r2,r5,1
 2803a88:	27000044 	addi	fp,r4,1
 2803a8c:	20800005 	stb	r2,0(r4)
 2803a90:	003e6c06 	br	2803444 <_dtoa_r+0xbe4>
 2803a94:	d8800f17 	ldw	r2,60(sp)
 2803a98:	00bce016 	blt	zero,r2,2802e1c <_dtoa_r+0x5bc>
 2803a9c:	d9800f17 	ldw	r6,60(sp)
 2803aa0:	303cc51e 	bne	r6,zero,2802db8 <_dtoa_r+0x558>
 2803aa4:	0005883a 	mov	r2,zero
 2803aa8:	00d00534 	movhi	r3,16404
 2803aac:	980b883a 	mov	r5,r19
 2803ab0:	180f883a 	mov	r7,r3
 2803ab4:	9009883a 	mov	r4,r18
 2803ab8:	100d883a 	mov	r6,r2
 2803abc:	2808a080 	call	2808a08 <__muldf3>
 2803ac0:	180b883a 	mov	r5,r3
 2803ac4:	a80f883a 	mov	r7,r21
 2803ac8:	1009883a 	mov	r4,r2
 2803acc:	a00d883a 	mov	r6,r20
 2803ad0:	28091bc0 	call	28091bc <__gedf2>
 2803ad4:	103cb80e 	bge	r2,zero,2802db8 <_dtoa_r+0x558>
 2803ad8:	0027883a 	mov	r19,zero
 2803adc:	0025883a 	mov	r18,zero
 2803ae0:	003fc606 	br	28039fc <_dtoa_r+0x119c>
 2803ae4:	99400117 	ldw	r5,4(r19)
 2803ae8:	d9001617 	ldw	r4,88(sp)
 2803aec:	2805fa80 	call	2805fa8 <_Balloc>
 2803af0:	99800417 	ldw	r6,16(r19)
 2803af4:	11000304 	addi	r4,r2,12
 2803af8:	99400304 	addi	r5,r19,12
 2803afc:	318d883a 	add	r6,r6,r6
 2803b00:	318d883a 	add	r6,r6,r6
 2803b04:	31800204 	addi	r6,r6,8
 2803b08:	1023883a 	mov	r17,r2
 2803b0c:	28058100 	call	2805810 <memcpy>
 2803b10:	d9001617 	ldw	r4,88(sp)
 2803b14:	880b883a 	mov	r5,r17
 2803b18:	01800044 	movi	r6,1
 2803b1c:	280636c0 	call	280636c <__lshift>
 2803b20:	100b883a 	mov	r5,r2
 2803b24:	003d9c06 	br	2803198 <_dtoa_r+0x938>
 2803b28:	00800e44 	movi	r2,57
 2803b2c:	b8807026 	beq	r23,r2,2803cf0 <_dtoa_r+0x1490>
 2803b30:	b8800044 	addi	r2,r23,1
 2803b34:	b7000044 	addi	fp,r22,1
 2803b38:	b0800005 	stb	r2,0(r22)
 2803b3c:	003e4106 	br	2803444 <_dtoa_r+0xbe4>
 2803b40:	d8800317 	ldw	r2,12(sp)
 2803b44:	0180a074 	movhi	r6,641
 2803b48:	31b8ca04 	addi	r6,r6,-7384
 2803b4c:	b009883a 	mov	r4,r22
 2803b50:	100e90fa 	slli	r7,r2,3
 2803b54:	b80b883a 	mov	r5,r23
 2803b58:	398f883a 	add	r7,r7,r6
 2803b5c:	38bffe17 	ldw	r2,-8(r7)
 2803b60:	d9800517 	ldw	r6,20(sp)
 2803b64:	38ffff17 	ldw	r3,-4(r7)
 2803b68:	37000044 	addi	fp,r6,1
 2803b6c:	180f883a 	mov	r7,r3
 2803b70:	100d883a 	mov	r6,r2
 2803b74:	2808a080 	call	2808a08 <__muldf3>
 2803b78:	a80b883a 	mov	r5,r21
 2803b7c:	a009883a 	mov	r4,r20
 2803b80:	182f883a 	mov	r23,r3
 2803b84:	102d883a 	mov	r22,r2
 2803b88:	28093c40 	call	28093c4 <__fixdfsi>
 2803b8c:	1009883a 	mov	r4,r2
 2803b90:	1027883a 	mov	r19,r2
 2803b94:	28092cc0 	call	28092cc <__floatsidf>
 2803b98:	a80b883a 	mov	r5,r21
 2803b9c:	a009883a 	mov	r4,r20
 2803ba0:	180f883a 	mov	r7,r3
 2803ba4:	100d883a 	mov	r6,r2
 2803ba8:	28089140 	call	2808914 <__subdf3>
 2803bac:	180b883a 	mov	r5,r3
 2803bb0:	d8c00517 	ldw	r3,20(sp)
 2803bb4:	9cc00c04 	addi	r19,r19,48
 2803bb8:	1009883a 	mov	r4,r2
 2803bbc:	1cc00005 	stb	r19,0(r3)
 2803bc0:	2021883a 	mov	r16,r4
 2803bc4:	d9000317 	ldw	r4,12(sp)
 2803bc8:	00800044 	movi	r2,1
 2803bcc:	2823883a 	mov	r17,r5
 2803bd0:	20802226 	beq	r4,r2,2803c5c <_dtoa_r+0x13fc>
 2803bd4:	1029883a 	mov	r20,r2
 2803bd8:	0005883a 	mov	r2,zero
 2803bdc:	00d00934 	movhi	r3,16420
 2803be0:	180f883a 	mov	r7,r3
 2803be4:	100d883a 	mov	r6,r2
 2803be8:	880b883a 	mov	r5,r17
 2803bec:	8009883a 	mov	r4,r16
 2803bf0:	2808a080 	call	2808a08 <__muldf3>
 2803bf4:	180b883a 	mov	r5,r3
 2803bf8:	1009883a 	mov	r4,r2
 2803bfc:	1823883a 	mov	r17,r3
 2803c00:	1021883a 	mov	r16,r2
 2803c04:	28093c40 	call	28093c4 <__fixdfsi>
 2803c08:	1009883a 	mov	r4,r2
 2803c0c:	102b883a 	mov	r21,r2
 2803c10:	28092cc0 	call	28092cc <__floatsidf>
 2803c14:	880b883a 	mov	r5,r17
 2803c18:	8009883a 	mov	r4,r16
 2803c1c:	180f883a 	mov	r7,r3
 2803c20:	100d883a 	mov	r6,r2
 2803c24:	28089140 	call	2808914 <__subdf3>
 2803c28:	180b883a 	mov	r5,r3
 2803c2c:	d8c00517 	ldw	r3,20(sp)
 2803c30:	1009883a 	mov	r4,r2
 2803c34:	ad400c04 	addi	r21,r21,48
 2803c38:	1d05883a 	add	r2,r3,r20
 2803c3c:	15400005 	stb	r21,0(r2)
 2803c40:	2021883a 	mov	r16,r4
 2803c44:	d9000317 	ldw	r4,12(sp)
 2803c48:	a5000044 	addi	r20,r20,1
 2803c4c:	2823883a 	mov	r17,r5
 2803c50:	a13fe11e 	bne	r20,r4,2803bd8 <_dtoa_r+0x1378>
 2803c54:	e505883a 	add	r2,fp,r20
 2803c58:	173fffc4 	addi	fp,r2,-1
 2803c5c:	0025883a 	mov	r18,zero
 2803c60:	04cff834 	movhi	r19,16352
 2803c64:	b009883a 	mov	r4,r22
 2803c68:	b80b883a 	mov	r5,r23
 2803c6c:	900d883a 	mov	r6,r18
 2803c70:	980f883a 	mov	r7,r19
 2803c74:	28089940 	call	2808994 <__adddf3>
 2803c78:	180b883a 	mov	r5,r3
 2803c7c:	1009883a 	mov	r4,r2
 2803c80:	800d883a 	mov	r6,r16
 2803c84:	880f883a 	mov	r7,r17
 2803c88:	28092440 	call	2809244 <__ltdf2>
 2803c8c:	103cab16 	blt	r2,zero,2802f3c <_dtoa_r+0x6dc>
 2803c90:	0009883a 	mov	r4,zero
 2803c94:	980b883a 	mov	r5,r19
 2803c98:	b80f883a 	mov	r7,r23
 2803c9c:	b00d883a 	mov	r6,r22
 2803ca0:	28089140 	call	2808914 <__subdf3>
 2803ca4:	180b883a 	mov	r5,r3
 2803ca8:	880f883a 	mov	r7,r17
 2803cac:	1009883a 	mov	r4,r2
 2803cb0:	800d883a 	mov	r6,r16
 2803cb4:	28091340 	call	2809134 <__gtdf2>
 2803cb8:	00bc470e 	bge	zero,r2,2802dd8 <_dtoa_r+0x578>
 2803cbc:	00c00c04 	movi	r3,48
 2803cc0:	e73fffc4 	addi	fp,fp,-1
 2803cc4:	e0800007 	ldb	r2,0(fp)
 2803cc8:	10fffd26 	beq	r2,r3,2803cc0 <_dtoa_r+0x1460>
 2803ccc:	d9800417 	ldw	r6,16(sp)
 2803cd0:	e7000044 	addi	fp,fp,1
 2803cd4:	d9800d15 	stw	r6,52(sp)
 2803cd8:	003cab06 	br	2802f88 <_dtoa_r+0x728>
 2803cdc:	d8c00f17 	ldw	r3,60(sp)
 2803ce0:	d9001117 	ldw	r4,68(sp)
 2803ce4:	20e1c83a 	sub	r16,r4,r3
 2803ce8:	0007883a 	mov	r3,zero
 2803cec:	003d9b06 	br	280335c <_dtoa_r+0xafc>
 2803cf0:	00800e44 	movi	r2,57
 2803cf4:	b0800005 	stb	r2,0(r22)
 2803cf8:	b5800044 	addi	r22,r22,1
 2803cfc:	003dc106 	br	2803404 <_dtoa_r+0xba4>
 2803d00:	05800084 	movi	r22,2
 2803d04:	003bf706 	br	2802ce4 <_dtoa_r+0x484>
 2803d08:	d9000f17 	ldw	r4,60(sp)
 2803d0c:	013c000e 	bge	zero,r4,2802d10 <_dtoa_r+0x4b0>
 2803d10:	d9800e17 	ldw	r6,56(sp)
 2803d14:	01bc300e 	bge	zero,r6,2802dd8 <_dtoa_r+0x578>
 2803d18:	0005883a 	mov	r2,zero
 2803d1c:	00d00934 	movhi	r3,16420
 2803d20:	a80b883a 	mov	r5,r21
 2803d24:	180f883a 	mov	r7,r3
 2803d28:	a009883a 	mov	r4,r20
 2803d2c:	100d883a 	mov	r6,r2
 2803d30:	2808a080 	call	2808a08 <__muldf3>
 2803d34:	b1000044 	addi	r4,r22,1
 2803d38:	1021883a 	mov	r16,r2
 2803d3c:	1823883a 	mov	r17,r3
 2803d40:	28092cc0 	call	28092cc <__floatsidf>
 2803d44:	880b883a 	mov	r5,r17
 2803d48:	8009883a 	mov	r4,r16
 2803d4c:	180f883a 	mov	r7,r3
 2803d50:	100d883a 	mov	r6,r2
 2803d54:	2808a080 	call	2808a08 <__muldf3>
 2803d58:	0011883a 	mov	r8,zero
 2803d5c:	02500734 	movhi	r9,16412
 2803d60:	180b883a 	mov	r5,r3
 2803d64:	480f883a 	mov	r7,r9
 2803d68:	1009883a 	mov	r4,r2
 2803d6c:	400d883a 	mov	r6,r8
 2803d70:	28089940 	call	2808994 <__adddf3>
 2803d74:	102d883a 	mov	r22,r2
 2803d78:	00bf3034 	movhi	r2,64704
 2803d7c:	10ef883a 	add	r23,r2,r3
 2803d80:	d8800d17 	ldw	r2,52(sp)
 2803d84:	d8c00e17 	ldw	r3,56(sp)
 2803d88:	8029883a 	mov	r20,r16
 2803d8c:	10bfffc4 	addi	r2,r2,-1
 2803d90:	882b883a 	mov	r21,r17
 2803d94:	d8800415 	stw	r2,16(sp)
 2803d98:	d8c00315 	stw	r3,12(sp)
 2803d9c:	003e8306 	br	28037ac <_dtoa_r+0xf4c>
 2803da0:	d8800117 	ldw	r2,4(sp)
 2803da4:	dc001117 	ldw	r16,68(sp)
 2803da8:	dc801017 	ldw	r18,64(sp)
 2803dac:	00c00d84 	movi	r3,54
 2803db0:	1887c83a 	sub	r3,r3,r2
 2803db4:	003d6906 	br	280335c <_dtoa_r+0xafc>
 2803db8:	01800044 	movi	r6,1
 2803dbc:	3021883a 	mov	r16,r6
 2803dc0:	d9800f15 	stw	r6,60(sp)
 2803dc4:	d9802615 	stw	r6,152(sp)
 2803dc8:	d9800e15 	stw	r6,56(sp)
 2803dcc:	003b9306 	br	2802c1c <_dtoa_r+0x3bc>
 2803dd0:	b021883a 	mov	r16,r22
 2803dd4:	dd800f15 	stw	r22,60(sp)
 2803dd8:	003b9006 	br	2802c1c <_dtoa_r+0x3bc>
 2803ddc:	103e221e 	bne	r2,zero,2803668 <_dtoa_r+0xe08>
 2803de0:	b880004c 	andi	r2,r23,1
 2803de4:	1005003a 	cmpeq	r2,r2,zero
 2803de8:	103e1f1e 	bne	r2,zero,2803668 <_dtoa_r+0xe08>
 2803dec:	003e1b06 	br	280365c <_dtoa_r+0xdfc>
 2803df0:	d9001617 	ldw	r4,88(sp)
 2803df4:	980b883a 	mov	r5,r19
 2803df8:	01800284 	movi	r6,10
 2803dfc:	000f883a 	mov	r7,zero
 2803e00:	28067480 	call	2806748 <__multadd>
 2803e04:	d8c00e17 	ldw	r3,56(sp)
 2803e08:	1027883a 	mov	r19,r2
 2803e0c:	d8c00f15 	stw	r3,60(sp)
 2803e10:	003cd306 	br	2803160 <_dtoa_r+0x900>

02803e14 <_fflush_r>:
 2803e14:	defffb04 	addi	sp,sp,-20
 2803e18:	dcc00315 	stw	r19,12(sp)
 2803e1c:	dc800215 	stw	r18,8(sp)
 2803e20:	dfc00415 	stw	ra,16(sp)
 2803e24:	dc400115 	stw	r17,4(sp)
 2803e28:	dc000015 	stw	r16,0(sp)
 2803e2c:	2027883a 	mov	r19,r4
 2803e30:	2825883a 	mov	r18,r5
 2803e34:	20000226 	beq	r4,zero,2803e40 <_fflush_r+0x2c>
 2803e38:	20800e17 	ldw	r2,56(r4)
 2803e3c:	10005626 	beq	r2,zero,2803f98 <_fflush_r+0x184>
 2803e40:	9100030b 	ldhu	r4,12(r18)
 2803e44:	20ffffcc 	andi	r3,r4,65535
 2803e48:	18e0001c 	xori	r3,r3,32768
 2803e4c:	18e00004 	addi	r3,r3,-32768
 2803e50:	1880020c 	andi	r2,r3,8
 2803e54:	1000261e 	bne	r2,zero,2803ef0 <_fflush_r+0xdc>
 2803e58:	90c00117 	ldw	r3,4(r18)
 2803e5c:	20820014 	ori	r2,r4,2048
 2803e60:	9080030d 	sth	r2,12(r18)
 2803e64:	1009883a 	mov	r4,r2
 2803e68:	00c0400e 	bge	zero,r3,2803f6c <_fflush_r+0x158>
 2803e6c:	92000a17 	ldw	r8,40(r18)
 2803e70:	40004026 	beq	r8,zero,2803f74 <_fflush_r+0x160>
 2803e74:	2084000c 	andi	r2,r4,4096
 2803e78:	10005326 	beq	r2,zero,2803fc8 <_fflush_r+0x1b4>
 2803e7c:	94001417 	ldw	r16,80(r18)
 2803e80:	9080030b 	ldhu	r2,12(r18)
 2803e84:	1080010c 	andi	r2,r2,4
 2803e88:	1000481e 	bne	r2,zero,2803fac <_fflush_r+0x198>
 2803e8c:	91400717 	ldw	r5,28(r18)
 2803e90:	9809883a 	mov	r4,r19
 2803e94:	800d883a 	mov	r6,r16
 2803e98:	000f883a 	mov	r7,zero
 2803e9c:	403ee83a 	callr	r8
 2803ea0:	8080261e 	bne	r16,r2,2803f3c <_fflush_r+0x128>
 2803ea4:	9080030b 	ldhu	r2,12(r18)
 2803ea8:	91000417 	ldw	r4,16(r18)
 2803eac:	90000115 	stw	zero,4(r18)
 2803eb0:	10bdffcc 	andi	r2,r2,63487
 2803eb4:	10ffffcc 	andi	r3,r2,65535
 2803eb8:	18c4000c 	andi	r3,r3,4096
 2803ebc:	9080030d 	sth	r2,12(r18)
 2803ec0:	91000015 	stw	r4,0(r18)
 2803ec4:	18002b26 	beq	r3,zero,2803f74 <_fflush_r+0x160>
 2803ec8:	0007883a 	mov	r3,zero
 2803ecc:	1805883a 	mov	r2,r3
 2803ed0:	94001415 	stw	r16,80(r18)
 2803ed4:	dfc00417 	ldw	ra,16(sp)
 2803ed8:	dcc00317 	ldw	r19,12(sp)
 2803edc:	dc800217 	ldw	r18,8(sp)
 2803ee0:	dc400117 	ldw	r17,4(sp)
 2803ee4:	dc000017 	ldw	r16,0(sp)
 2803ee8:	dec00504 	addi	sp,sp,20
 2803eec:	f800283a 	ret
 2803ef0:	94400417 	ldw	r17,16(r18)
 2803ef4:	88001f26 	beq	r17,zero,2803f74 <_fflush_r+0x160>
 2803ef8:	90800017 	ldw	r2,0(r18)
 2803efc:	18c000cc 	andi	r3,r3,3
 2803f00:	94400015 	stw	r17,0(r18)
 2803f04:	1461c83a 	sub	r16,r2,r17
 2803f08:	18002526 	beq	r3,zero,2803fa0 <_fflush_r+0x18c>
 2803f0c:	0005883a 	mov	r2,zero
 2803f10:	90800215 	stw	r2,8(r18)
 2803f14:	0400170e 	bge	zero,r16,2803f74 <_fflush_r+0x160>
 2803f18:	90c00917 	ldw	r3,36(r18)
 2803f1c:	91400717 	ldw	r5,28(r18)
 2803f20:	880d883a 	mov	r6,r17
 2803f24:	800f883a 	mov	r7,r16
 2803f28:	9809883a 	mov	r4,r19
 2803f2c:	183ee83a 	callr	r3
 2803f30:	88a3883a 	add	r17,r17,r2
 2803f34:	80a1c83a 	sub	r16,r16,r2
 2803f38:	00bff616 	blt	zero,r2,2803f14 <_fflush_r+0x100>
 2803f3c:	9080030b 	ldhu	r2,12(r18)
 2803f40:	00ffffc4 	movi	r3,-1
 2803f44:	10801014 	ori	r2,r2,64
 2803f48:	9080030d 	sth	r2,12(r18)
 2803f4c:	1805883a 	mov	r2,r3
 2803f50:	dfc00417 	ldw	ra,16(sp)
 2803f54:	dcc00317 	ldw	r19,12(sp)
 2803f58:	dc800217 	ldw	r18,8(sp)
 2803f5c:	dc400117 	ldw	r17,4(sp)
 2803f60:	dc000017 	ldw	r16,0(sp)
 2803f64:	dec00504 	addi	sp,sp,20
 2803f68:	f800283a 	ret
 2803f6c:	90800f17 	ldw	r2,60(r18)
 2803f70:	00bfbe16 	blt	zero,r2,2803e6c <_fflush_r+0x58>
 2803f74:	0007883a 	mov	r3,zero
 2803f78:	1805883a 	mov	r2,r3
 2803f7c:	dfc00417 	ldw	ra,16(sp)
 2803f80:	dcc00317 	ldw	r19,12(sp)
 2803f84:	dc800217 	ldw	r18,8(sp)
 2803f88:	dc400117 	ldw	r17,4(sp)
 2803f8c:	dc000017 	ldw	r16,0(sp)
 2803f90:	dec00504 	addi	sp,sp,20
 2803f94:	f800283a 	ret
 2803f98:	28040ac0 	call	28040ac <__sinit>
 2803f9c:	003fa806 	br	2803e40 <_fflush_r+0x2c>
 2803fa0:	90800517 	ldw	r2,20(r18)
 2803fa4:	90800215 	stw	r2,8(r18)
 2803fa8:	003fda06 	br	2803f14 <_fflush_r+0x100>
 2803fac:	90800117 	ldw	r2,4(r18)
 2803fb0:	90c00c17 	ldw	r3,48(r18)
 2803fb4:	80a1c83a 	sub	r16,r16,r2
 2803fb8:	183fb426 	beq	r3,zero,2803e8c <_fflush_r+0x78>
 2803fbc:	90800f17 	ldw	r2,60(r18)
 2803fc0:	80a1c83a 	sub	r16,r16,r2
 2803fc4:	003fb106 	br	2803e8c <_fflush_r+0x78>
 2803fc8:	91400717 	ldw	r5,28(r18)
 2803fcc:	9809883a 	mov	r4,r19
 2803fd0:	000d883a 	mov	r6,zero
 2803fd4:	01c00044 	movi	r7,1
 2803fd8:	403ee83a 	callr	r8
 2803fdc:	1021883a 	mov	r16,r2
 2803fe0:	00bfffc4 	movi	r2,-1
 2803fe4:	80800226 	beq	r16,r2,2803ff0 <_fflush_r+0x1dc>
 2803fe8:	92000a17 	ldw	r8,40(r18)
 2803fec:	003fa406 	br	2803e80 <_fflush_r+0x6c>
 2803ff0:	98c00017 	ldw	r3,0(r19)
 2803ff4:	00800744 	movi	r2,29
 2803ff8:	18bfde26 	beq	r3,r2,2803f74 <_fflush_r+0x160>
 2803ffc:	9080030b 	ldhu	r2,12(r18)
 2804000:	8007883a 	mov	r3,r16
 2804004:	10801014 	ori	r2,r2,64
 2804008:	9080030d 	sth	r2,12(r18)
 280400c:	003fcf06 	br	2803f4c <_fflush_r+0x138>

02804010 <fflush>:
 2804010:	0140a034 	movhi	r5,640
 2804014:	294f8504 	addi	r5,r5,15892
 2804018:	2007883a 	mov	r3,r4
 280401c:	20000526 	beq	r4,zero,2804034 <fflush+0x24>
 2804020:	0080a074 	movhi	r2,641
 2804024:	10805804 	addi	r2,r2,352
 2804028:	11000017 	ldw	r4,0(r2)
 280402c:	180b883a 	mov	r5,r3
 2804030:	2803e141 	jmpi	2803e14 <_fflush_r>
 2804034:	0080a074 	movhi	r2,641
 2804038:	10805904 	addi	r2,r2,356
 280403c:	11000017 	ldw	r4,0(r2)
 2804040:	2804c141 	jmpi	2804c14 <_fwalk_reent>

02804044 <std>:
 2804044:	0080a034 	movhi	r2,640
 2804048:	109c6204 	addi	r2,r2,29064
 280404c:	20800b15 	stw	r2,44(r4)
 2804050:	0080a034 	movhi	r2,640
 2804054:	109c9d04 	addi	r2,r2,29300
 2804058:	20800815 	stw	r2,32(r4)
 280405c:	00c0a034 	movhi	r3,640
 2804060:	18dc7e04 	addi	r3,r3,29176
 2804064:	0080a034 	movhi	r2,640
 2804068:	109c6404 	addi	r2,r2,29072
 280406c:	2140030d 	sth	r5,12(r4)
 2804070:	2180038d 	sth	r6,14(r4)
 2804074:	20c00915 	stw	r3,36(r4)
 2804078:	20800a15 	stw	r2,40(r4)
 280407c:	20000015 	stw	zero,0(r4)
 2804080:	20000115 	stw	zero,4(r4)
 2804084:	20000215 	stw	zero,8(r4)
 2804088:	20000415 	stw	zero,16(r4)
 280408c:	20000515 	stw	zero,20(r4)
 2804090:	20000615 	stw	zero,24(r4)
 2804094:	21000715 	stw	r4,28(r4)
 2804098:	f800283a 	ret

0280409c <__sfp_lock_acquire>:
 280409c:	f800283a 	ret

028040a0 <__sfp_lock_release>:
 28040a0:	f800283a 	ret

028040a4 <__sinit_lock_acquire>:
 28040a4:	f800283a 	ret

028040a8 <__sinit_lock_release>:
 28040a8:	f800283a 	ret

028040ac <__sinit>:
 28040ac:	20800e17 	ldw	r2,56(r4)
 28040b0:	defffd04 	addi	sp,sp,-12
 28040b4:	dc400115 	stw	r17,4(sp)
 28040b8:	dc000015 	stw	r16,0(sp)
 28040bc:	dfc00215 	stw	ra,8(sp)
 28040c0:	04400044 	movi	r17,1
 28040c4:	01400104 	movi	r5,4
 28040c8:	000d883a 	mov	r6,zero
 28040cc:	2021883a 	mov	r16,r4
 28040d0:	2200bb04 	addi	r8,r4,748
 28040d4:	200f883a 	mov	r7,r4
 28040d8:	10000526 	beq	r2,zero,28040f0 <__sinit+0x44>
 28040dc:	dfc00217 	ldw	ra,8(sp)
 28040e0:	dc400117 	ldw	r17,4(sp)
 28040e4:	dc000017 	ldw	r16,0(sp)
 28040e8:	dec00304 	addi	sp,sp,12
 28040ec:	f800283a 	ret
 28040f0:	21000117 	ldw	r4,4(r4)
 28040f4:	0080a034 	movhi	r2,640
 28040f8:	10906404 	addi	r2,r2,16784
 28040fc:	00c000c4 	movi	r3,3
 2804100:	80800f15 	stw	r2,60(r16)
 2804104:	80c0b915 	stw	r3,740(r16)
 2804108:	8200ba15 	stw	r8,744(r16)
 280410c:	84400e15 	stw	r17,56(r16)
 2804110:	8000b815 	stw	zero,736(r16)
 2804114:	28040440 	call	2804044 <std>
 2804118:	81000217 	ldw	r4,8(r16)
 280411c:	880d883a 	mov	r6,r17
 2804120:	800f883a 	mov	r7,r16
 2804124:	01400284 	movi	r5,10
 2804128:	28040440 	call	2804044 <std>
 280412c:	81000317 	ldw	r4,12(r16)
 2804130:	800f883a 	mov	r7,r16
 2804134:	01400484 	movi	r5,18
 2804138:	01800084 	movi	r6,2
 280413c:	dfc00217 	ldw	ra,8(sp)
 2804140:	dc400117 	ldw	r17,4(sp)
 2804144:	dc000017 	ldw	r16,0(sp)
 2804148:	dec00304 	addi	sp,sp,12
 280414c:	28040441 	jmpi	2804044 <std>

02804150 <__fp_lock>:
 2804150:	0005883a 	mov	r2,zero
 2804154:	f800283a 	ret

02804158 <__fp_unlock>:
 2804158:	0005883a 	mov	r2,zero
 280415c:	f800283a 	ret

02804160 <__fp_unlock_all>:
 2804160:	0080a074 	movhi	r2,641
 2804164:	10805804 	addi	r2,r2,352
 2804168:	11000017 	ldw	r4,0(r2)
 280416c:	0140a034 	movhi	r5,640
 2804170:	29505604 	addi	r5,r5,16728
 2804174:	2804cdc1 	jmpi	2804cdc <_fwalk>

02804178 <__fp_lock_all>:
 2804178:	0080a074 	movhi	r2,641
 280417c:	10805804 	addi	r2,r2,352
 2804180:	11000017 	ldw	r4,0(r2)
 2804184:	0140a034 	movhi	r5,640
 2804188:	29505404 	addi	r5,r5,16720
 280418c:	2804cdc1 	jmpi	2804cdc <_fwalk>

02804190 <_cleanup_r>:
 2804190:	0140a034 	movhi	r5,640
 2804194:	295d9404 	addi	r5,r5,30288
 2804198:	2804cdc1 	jmpi	2804cdc <_fwalk>

0280419c <_cleanup>:
 280419c:	0080a074 	movhi	r2,641
 28041a0:	10805904 	addi	r2,r2,356
 28041a4:	11000017 	ldw	r4,0(r2)
 28041a8:	28041901 	jmpi	2804190 <_cleanup_r>

028041ac <__sfmoreglue>:
 28041ac:	defffc04 	addi	sp,sp,-16
 28041b0:	dc000015 	stw	r16,0(sp)
 28041b4:	2821883a 	mov	r16,r5
 28041b8:	dc400115 	stw	r17,4(sp)
 28041bc:	01401704 	movi	r5,92
 28041c0:	2023883a 	mov	r17,r4
 28041c4:	8009883a 	mov	r4,r16
 28041c8:	dfc00315 	stw	ra,12(sp)
 28041cc:	dcc00215 	stw	r19,8(sp)
 28041d0:	280977c0 	call	280977c <__mulsi3>
 28041d4:	11400304 	addi	r5,r2,12
 28041d8:	8809883a 	mov	r4,r17
 28041dc:	1027883a 	mov	r19,r2
 28041e0:	2804fec0 	call	2804fec <_malloc_r>
 28041e4:	10c00304 	addi	r3,r2,12
 28041e8:	1023883a 	mov	r17,r2
 28041ec:	1809883a 	mov	r4,r3
 28041f0:	980d883a 	mov	r6,r19
 28041f4:	000b883a 	mov	r5,zero
 28041f8:	10000b26 	beq	r2,zero,2804228 <__sfmoreglue+0x7c>
 28041fc:	14000115 	stw	r16,4(r2)
 2804200:	10c00215 	stw	r3,8(r2)
 2804204:	10000015 	stw	zero,0(r2)
 2804208:	28059900 	call	2805990 <memset>
 280420c:	8805883a 	mov	r2,r17
 2804210:	dfc00317 	ldw	ra,12(sp)
 2804214:	dcc00217 	ldw	r19,8(sp)
 2804218:	dc400117 	ldw	r17,4(sp)
 280421c:	dc000017 	ldw	r16,0(sp)
 2804220:	dec00404 	addi	sp,sp,16
 2804224:	f800283a 	ret
 2804228:	0023883a 	mov	r17,zero
 280422c:	8805883a 	mov	r2,r17
 2804230:	dfc00317 	ldw	ra,12(sp)
 2804234:	dcc00217 	ldw	r19,8(sp)
 2804238:	dc400117 	ldw	r17,4(sp)
 280423c:	dc000017 	ldw	r16,0(sp)
 2804240:	dec00404 	addi	sp,sp,16
 2804244:	f800283a 	ret

02804248 <__sfp>:
 2804248:	defffd04 	addi	sp,sp,-12
 280424c:	0080a074 	movhi	r2,641
 2804250:	10805904 	addi	r2,r2,356
 2804254:	dc000015 	stw	r16,0(sp)
 2804258:	14000017 	ldw	r16,0(r2)
 280425c:	dc400115 	stw	r17,4(sp)
 2804260:	dfc00215 	stw	ra,8(sp)
 2804264:	80800e17 	ldw	r2,56(r16)
 2804268:	2023883a 	mov	r17,r4
 280426c:	10002626 	beq	r2,zero,2804308 <__sfp+0xc0>
 2804270:	8400b804 	addi	r16,r16,736
 2804274:	80800117 	ldw	r2,4(r16)
 2804278:	81000217 	ldw	r4,8(r16)
 280427c:	10ffffc4 	addi	r3,r2,-1
 2804280:	18000916 	blt	r3,zero,28042a8 <__sfp+0x60>
 2804284:	2080030f 	ldh	r2,12(r4)
 2804288:	10000b26 	beq	r2,zero,28042b8 <__sfp+0x70>
 280428c:	017fffc4 	movi	r5,-1
 2804290:	00000206 	br	280429c <__sfp+0x54>
 2804294:	2080030f 	ldh	r2,12(r4)
 2804298:	10000726 	beq	r2,zero,28042b8 <__sfp+0x70>
 280429c:	18ffffc4 	addi	r3,r3,-1
 28042a0:	21001704 	addi	r4,r4,92
 28042a4:	197ffb1e 	bne	r3,r5,2804294 <__sfp+0x4c>
 28042a8:	80800017 	ldw	r2,0(r16)
 28042ac:	10001926 	beq	r2,zero,2804314 <__sfp+0xcc>
 28042b0:	1021883a 	mov	r16,r2
 28042b4:	003fef06 	br	2804274 <__sfp+0x2c>
 28042b8:	00bfffc4 	movi	r2,-1
 28042bc:	00c00044 	movi	r3,1
 28042c0:	2080038d 	sth	r2,14(r4)
 28042c4:	20c0030d 	sth	r3,12(r4)
 28042c8:	20000015 	stw	zero,0(r4)
 28042cc:	20000215 	stw	zero,8(r4)
 28042d0:	20000115 	stw	zero,4(r4)
 28042d4:	20000415 	stw	zero,16(r4)
 28042d8:	20000515 	stw	zero,20(r4)
 28042dc:	20000615 	stw	zero,24(r4)
 28042e0:	20000c15 	stw	zero,48(r4)
 28042e4:	20000d15 	stw	zero,52(r4)
 28042e8:	20001115 	stw	zero,68(r4)
 28042ec:	20001215 	stw	zero,72(r4)
 28042f0:	2005883a 	mov	r2,r4
 28042f4:	dfc00217 	ldw	ra,8(sp)
 28042f8:	dc400117 	ldw	r17,4(sp)
 28042fc:	dc000017 	ldw	r16,0(sp)
 2804300:	dec00304 	addi	sp,sp,12
 2804304:	f800283a 	ret
 2804308:	8009883a 	mov	r4,r16
 280430c:	28040ac0 	call	28040ac <__sinit>
 2804310:	003fd706 	br	2804270 <__sfp+0x28>
 2804314:	8809883a 	mov	r4,r17
 2804318:	01400104 	movi	r5,4
 280431c:	28041ac0 	call	28041ac <__sfmoreglue>
 2804320:	80800015 	stw	r2,0(r16)
 2804324:	103fe21e 	bne	r2,zero,28042b0 <__sfp+0x68>
 2804328:	00800304 	movi	r2,12
 280432c:	0009883a 	mov	r4,zero
 2804330:	88800015 	stw	r2,0(r17)
 2804334:	003fee06 	br	28042f0 <__sfp+0xa8>

02804338 <_malloc_trim_r>:
 2804338:	defffb04 	addi	sp,sp,-20
 280433c:	dcc00315 	stw	r19,12(sp)
 2804340:	04c0a074 	movhi	r19,641
 2804344:	9cfa6c04 	addi	r19,r19,-5712
 2804348:	dc800215 	stw	r18,8(sp)
 280434c:	dc400115 	stw	r17,4(sp)
 2804350:	dc000015 	stw	r16,0(sp)
 2804354:	2823883a 	mov	r17,r5
 2804358:	2025883a 	mov	r18,r4
 280435c:	dfc00415 	stw	ra,16(sp)
 2804360:	280a6c00 	call	280a6c0 <__malloc_lock>
 2804364:	98800217 	ldw	r2,8(r19)
 2804368:	9009883a 	mov	r4,r18
 280436c:	000b883a 	mov	r5,zero
 2804370:	10c00117 	ldw	r3,4(r2)
 2804374:	00bfff04 	movi	r2,-4
 2804378:	18a0703a 	and	r16,r3,r2
 280437c:	8463c83a 	sub	r17,r16,r17
 2804380:	8c43fbc4 	addi	r17,r17,4079
 2804384:	8822d33a 	srli	r17,r17,12
 2804388:	0083ffc4 	movi	r2,4095
 280438c:	8c7fffc4 	addi	r17,r17,-1
 2804390:	8822933a 	slli	r17,r17,12
 2804394:	1440060e 	bge	r2,r17,28043b0 <_malloc_trim_r+0x78>
 2804398:	28071180 	call	2807118 <_sbrk_r>
 280439c:	98c00217 	ldw	r3,8(r19)
 28043a0:	9009883a 	mov	r4,r18
 28043a4:	044bc83a 	sub	r5,zero,r17
 28043a8:	80c7883a 	add	r3,r16,r3
 28043ac:	10c00926 	beq	r2,r3,28043d4 <_malloc_trim_r+0x9c>
 28043b0:	280a6e00 	call	280a6e0 <__malloc_unlock>
 28043b4:	0005883a 	mov	r2,zero
 28043b8:	dfc00417 	ldw	ra,16(sp)
 28043bc:	dcc00317 	ldw	r19,12(sp)
 28043c0:	dc800217 	ldw	r18,8(sp)
 28043c4:	dc400117 	ldw	r17,4(sp)
 28043c8:	dc000017 	ldw	r16,0(sp)
 28043cc:	dec00504 	addi	sp,sp,20
 28043d0:	f800283a 	ret
 28043d4:	9009883a 	mov	r4,r18
 28043d8:	28071180 	call	2807118 <_sbrk_r>
 28043dc:	844dc83a 	sub	r6,r16,r17
 28043e0:	00ffffc4 	movi	r3,-1
 28043e4:	9009883a 	mov	r4,r18
 28043e8:	000b883a 	mov	r5,zero
 28043ec:	01c0a074 	movhi	r7,641
 28043f0:	39c77c04 	addi	r7,r7,7664
 28043f4:	31800054 	ori	r6,r6,1
 28043f8:	10c00926 	beq	r2,r3,2804420 <_malloc_trim_r+0xe8>
 28043fc:	38800017 	ldw	r2,0(r7)
 2804400:	98c00217 	ldw	r3,8(r19)
 2804404:	9009883a 	mov	r4,r18
 2804408:	1445c83a 	sub	r2,r2,r17
 280440c:	38800015 	stw	r2,0(r7)
 2804410:	19800115 	stw	r6,4(r3)
 2804414:	280a6e00 	call	280a6e0 <__malloc_unlock>
 2804418:	00800044 	movi	r2,1
 280441c:	003fe606 	br	28043b8 <_malloc_trim_r+0x80>
 2804420:	28071180 	call	2807118 <_sbrk_r>
 2804424:	99800217 	ldw	r6,8(r19)
 2804428:	100f883a 	mov	r7,r2
 280442c:	9009883a 	mov	r4,r18
 2804430:	1187c83a 	sub	r3,r2,r6
 2804434:	008003c4 	movi	r2,15
 2804438:	19400054 	ori	r5,r3,1
 280443c:	10ffdc0e 	bge	r2,r3,28043b0 <_malloc_trim_r+0x78>
 2804440:	0080a074 	movhi	r2,641
 2804444:	10805d04 	addi	r2,r2,372
 2804448:	10c00017 	ldw	r3,0(r2)
 280444c:	0080a074 	movhi	r2,641
 2804450:	10877c04 	addi	r2,r2,7664
 2804454:	31400115 	stw	r5,4(r6)
 2804458:	38c7c83a 	sub	r3,r7,r3
 280445c:	10c00015 	stw	r3,0(r2)
 2804460:	003fd306 	br	28043b0 <_malloc_trim_r+0x78>

02804464 <_free_r>:
 2804464:	defffd04 	addi	sp,sp,-12
 2804468:	dc400115 	stw	r17,4(sp)
 280446c:	dc000015 	stw	r16,0(sp)
 2804470:	dfc00215 	stw	ra,8(sp)
 2804474:	2821883a 	mov	r16,r5
 2804478:	2023883a 	mov	r17,r4
 280447c:	28005a26 	beq	r5,zero,28045e8 <_free_r+0x184>
 2804480:	280a6c00 	call	280a6c0 <__malloc_lock>
 2804484:	823ffe04 	addi	r8,r16,-8
 2804488:	41400117 	ldw	r5,4(r8)
 280448c:	00bfff84 	movi	r2,-2
 2804490:	0280a074 	movhi	r10,641
 2804494:	52ba6c04 	addi	r10,r10,-5712
 2804498:	288e703a 	and	r7,r5,r2
 280449c:	41cd883a 	add	r6,r8,r7
 28044a0:	30c00117 	ldw	r3,4(r6)
 28044a4:	51000217 	ldw	r4,8(r10)
 28044a8:	00bfff04 	movi	r2,-4
 28044ac:	1892703a 	and	r9,r3,r2
 28044b0:	5017883a 	mov	r11,r10
 28044b4:	31006726 	beq	r6,r4,2804654 <_free_r+0x1f0>
 28044b8:	2880004c 	andi	r2,r5,1
 28044bc:	1005003a 	cmpeq	r2,r2,zero
 28044c0:	32400115 	stw	r9,4(r6)
 28044c4:	10001a1e 	bne	r2,zero,2804530 <_free_r+0xcc>
 28044c8:	000b883a 	mov	r5,zero
 28044cc:	3247883a 	add	r3,r6,r9
 28044d0:	18800117 	ldw	r2,4(r3)
 28044d4:	1080004c 	andi	r2,r2,1
 28044d8:	1000231e 	bne	r2,zero,2804568 <_free_r+0x104>
 28044dc:	280ac03a 	cmpne	r5,r5,zero
 28044e0:	3a4f883a 	add	r7,r7,r9
 28044e4:	2800451e 	bne	r5,zero,28045fc <_free_r+0x198>
 28044e8:	31000217 	ldw	r4,8(r6)
 28044ec:	0080a074 	movhi	r2,641
 28044f0:	10ba6e04 	addi	r2,r2,-5704
 28044f4:	20807b26 	beq	r4,r2,28046e4 <_free_r+0x280>
 28044f8:	30800317 	ldw	r2,12(r6)
 28044fc:	3a07883a 	add	r3,r7,r8
 2804500:	19c00015 	stw	r7,0(r3)
 2804504:	11000215 	stw	r4,8(r2)
 2804508:	20800315 	stw	r2,12(r4)
 280450c:	38800054 	ori	r2,r7,1
 2804510:	40800115 	stw	r2,4(r8)
 2804514:	28001a26 	beq	r5,zero,2804580 <_free_r+0x11c>
 2804518:	8809883a 	mov	r4,r17
 280451c:	dfc00217 	ldw	ra,8(sp)
 2804520:	dc400117 	ldw	r17,4(sp)
 2804524:	dc000017 	ldw	r16,0(sp)
 2804528:	dec00304 	addi	sp,sp,12
 280452c:	280a6e01 	jmpi	280a6e0 <__malloc_unlock>
 2804530:	80bffe17 	ldw	r2,-8(r16)
 2804534:	50c00204 	addi	r3,r10,8
 2804538:	4091c83a 	sub	r8,r8,r2
 280453c:	41000217 	ldw	r4,8(r8)
 2804540:	388f883a 	add	r7,r7,r2
 2804544:	20c06126 	beq	r4,r3,28046cc <_free_r+0x268>
 2804548:	40800317 	ldw	r2,12(r8)
 280454c:	3247883a 	add	r3,r6,r9
 2804550:	000b883a 	mov	r5,zero
 2804554:	11000215 	stw	r4,8(r2)
 2804558:	20800315 	stw	r2,12(r4)
 280455c:	18800117 	ldw	r2,4(r3)
 2804560:	1080004c 	andi	r2,r2,1
 2804564:	103fdd26 	beq	r2,zero,28044dc <_free_r+0x78>
 2804568:	38800054 	ori	r2,r7,1
 280456c:	3a07883a 	add	r3,r7,r8
 2804570:	280ac03a 	cmpne	r5,r5,zero
 2804574:	40800115 	stw	r2,4(r8)
 2804578:	19c00015 	stw	r7,0(r3)
 280457c:	283fe61e 	bne	r5,zero,2804518 <_free_r+0xb4>
 2804580:	00807fc4 	movi	r2,511
 2804584:	11c01f2e 	bgeu	r2,r7,2804604 <_free_r+0x1a0>
 2804588:	3806d27a 	srli	r3,r7,9
 280458c:	1800481e 	bne	r3,zero,28046b0 <_free_r+0x24c>
 2804590:	3804d0fa 	srli	r2,r7,3
 2804594:	100690fa 	slli	r3,r2,3
 2804598:	1acd883a 	add	r6,r3,r11
 280459c:	31400217 	ldw	r5,8(r6)
 28045a0:	31405926 	beq	r6,r5,2804708 <_free_r+0x2a4>
 28045a4:	28800117 	ldw	r2,4(r5)
 28045a8:	00ffff04 	movi	r3,-4
 28045ac:	10c4703a 	and	r2,r2,r3
 28045b0:	3880022e 	bgeu	r7,r2,28045bc <_free_r+0x158>
 28045b4:	29400217 	ldw	r5,8(r5)
 28045b8:	317ffa1e 	bne	r6,r5,28045a4 <_free_r+0x140>
 28045bc:	29800317 	ldw	r6,12(r5)
 28045c0:	41800315 	stw	r6,12(r8)
 28045c4:	41400215 	stw	r5,8(r8)
 28045c8:	8809883a 	mov	r4,r17
 28045cc:	2a000315 	stw	r8,12(r5)
 28045d0:	32000215 	stw	r8,8(r6)
 28045d4:	dfc00217 	ldw	ra,8(sp)
 28045d8:	dc400117 	ldw	r17,4(sp)
 28045dc:	dc000017 	ldw	r16,0(sp)
 28045e0:	dec00304 	addi	sp,sp,12
 28045e4:	280a6e01 	jmpi	280a6e0 <__malloc_unlock>
 28045e8:	dfc00217 	ldw	ra,8(sp)
 28045ec:	dc400117 	ldw	r17,4(sp)
 28045f0:	dc000017 	ldw	r16,0(sp)
 28045f4:	dec00304 	addi	sp,sp,12
 28045f8:	f800283a 	ret
 28045fc:	31000217 	ldw	r4,8(r6)
 2804600:	003fbd06 	br	28044f8 <_free_r+0x94>
 2804604:	3806d0fa 	srli	r3,r7,3
 2804608:	00800044 	movi	r2,1
 280460c:	51400117 	ldw	r5,4(r10)
 2804610:	180890fa 	slli	r4,r3,3
 2804614:	1807d0ba 	srai	r3,r3,2
 2804618:	22c9883a 	add	r4,r4,r11
 280461c:	21800217 	ldw	r6,8(r4)
 2804620:	10c4983a 	sll	r2,r2,r3
 2804624:	41000315 	stw	r4,12(r8)
 2804628:	41800215 	stw	r6,8(r8)
 280462c:	288ab03a 	or	r5,r5,r2
 2804630:	22000215 	stw	r8,8(r4)
 2804634:	8809883a 	mov	r4,r17
 2804638:	51400115 	stw	r5,4(r10)
 280463c:	32000315 	stw	r8,12(r6)
 2804640:	dfc00217 	ldw	ra,8(sp)
 2804644:	dc400117 	ldw	r17,4(sp)
 2804648:	dc000017 	ldw	r16,0(sp)
 280464c:	dec00304 	addi	sp,sp,12
 2804650:	280a6e01 	jmpi	280a6e0 <__malloc_unlock>
 2804654:	2880004c 	andi	r2,r5,1
 2804658:	3a4d883a 	add	r6,r7,r9
 280465c:	1000071e 	bne	r2,zero,280467c <_free_r+0x218>
 2804660:	80bffe17 	ldw	r2,-8(r16)
 2804664:	4091c83a 	sub	r8,r8,r2
 2804668:	41000317 	ldw	r4,12(r8)
 280466c:	40c00217 	ldw	r3,8(r8)
 2804670:	308d883a 	add	r6,r6,r2
 2804674:	20c00215 	stw	r3,8(r4)
 2804678:	19000315 	stw	r4,12(r3)
 280467c:	0080a074 	movhi	r2,641
 2804680:	10805c04 	addi	r2,r2,368
 2804684:	11000017 	ldw	r4,0(r2)
 2804688:	30c00054 	ori	r3,r6,1
 280468c:	52000215 	stw	r8,8(r10)
 2804690:	40c00115 	stw	r3,4(r8)
 2804694:	313fa036 	bltu	r6,r4,2804518 <_free_r+0xb4>
 2804698:	0080a074 	movhi	r2,641
 280469c:	10877204 	addi	r2,r2,7624
 28046a0:	11400017 	ldw	r5,0(r2)
 28046a4:	8809883a 	mov	r4,r17
 28046a8:	28043380 	call	2804338 <_malloc_trim_r>
 28046ac:	003f9a06 	br	2804518 <_free_r+0xb4>
 28046b0:	00800104 	movi	r2,4
 28046b4:	10c0072e 	bgeu	r2,r3,28046d4 <_free_r+0x270>
 28046b8:	00800504 	movi	r2,20
 28046bc:	10c01936 	bltu	r2,r3,2804724 <_free_r+0x2c0>
 28046c0:	188016c4 	addi	r2,r3,91
 28046c4:	100690fa 	slli	r3,r2,3
 28046c8:	003fb306 	br	2804598 <_free_r+0x134>
 28046cc:	01400044 	movi	r5,1
 28046d0:	003f7e06 	br	28044cc <_free_r+0x68>
 28046d4:	3804d1ba 	srli	r2,r7,6
 28046d8:	10800e04 	addi	r2,r2,56
 28046dc:	100690fa 	slli	r3,r2,3
 28046e0:	003fad06 	br	2804598 <_free_r+0x134>
 28046e4:	22000315 	stw	r8,12(r4)
 28046e8:	22000215 	stw	r8,8(r4)
 28046ec:	3a05883a 	add	r2,r7,r8
 28046f0:	38c00054 	ori	r3,r7,1
 28046f4:	11c00015 	stw	r7,0(r2)
 28046f8:	41000215 	stw	r4,8(r8)
 28046fc:	40c00115 	stw	r3,4(r8)
 2804700:	41000315 	stw	r4,12(r8)
 2804704:	003f8406 	br	2804518 <_free_r+0xb4>
 2804708:	1005d0ba 	srai	r2,r2,2
 280470c:	00c00044 	movi	r3,1
 2804710:	51000117 	ldw	r4,4(r10)
 2804714:	1886983a 	sll	r3,r3,r2
 2804718:	20c8b03a 	or	r4,r4,r3
 280471c:	51000115 	stw	r4,4(r10)
 2804720:	003fa706 	br	28045c0 <_free_r+0x15c>
 2804724:	00801504 	movi	r2,84
 2804728:	10c00436 	bltu	r2,r3,280473c <_free_r+0x2d8>
 280472c:	3804d33a 	srli	r2,r7,12
 2804730:	10801b84 	addi	r2,r2,110
 2804734:	100690fa 	slli	r3,r2,3
 2804738:	003f9706 	br	2804598 <_free_r+0x134>
 280473c:	00805504 	movi	r2,340
 2804740:	10c00436 	bltu	r2,r3,2804754 <_free_r+0x2f0>
 2804744:	3804d3fa 	srli	r2,r7,15
 2804748:	10801dc4 	addi	r2,r2,119
 280474c:	100690fa 	slli	r3,r2,3
 2804750:	003f9106 	br	2804598 <_free_r+0x134>
 2804754:	00815504 	movi	r2,1364
 2804758:	10c0032e 	bgeu	r2,r3,2804768 <_free_r+0x304>
 280475c:	00801f84 	movi	r2,126
 2804760:	00c0fc04 	movi	r3,1008
 2804764:	003f8c06 	br	2804598 <_free_r+0x134>
 2804768:	3804d4ba 	srli	r2,r7,18
 280476c:	10801f04 	addi	r2,r2,124
 2804770:	100690fa 	slli	r3,r2,3
 2804774:	003f8806 	br	2804598 <_free_r+0x134>

02804778 <__sfvwrite_r>:
 2804778:	30800217 	ldw	r2,8(r6)
 280477c:	defff504 	addi	sp,sp,-44
 2804780:	df000915 	stw	fp,36(sp)
 2804784:	dd800715 	stw	r22,28(sp)
 2804788:	dc800315 	stw	r18,12(sp)
 280478c:	dfc00a15 	stw	ra,40(sp)
 2804790:	ddc00815 	stw	r23,32(sp)
 2804794:	dd400615 	stw	r21,24(sp)
 2804798:	dd000515 	stw	r20,20(sp)
 280479c:	dcc00415 	stw	r19,16(sp)
 28047a0:	dc400215 	stw	r17,8(sp)
 28047a4:	dc000115 	stw	r16,4(sp)
 28047a8:	302d883a 	mov	r22,r6
 28047ac:	2039883a 	mov	fp,r4
 28047b0:	2825883a 	mov	r18,r5
 28047b4:	10001c26 	beq	r2,zero,2804828 <__sfvwrite_r+0xb0>
 28047b8:	29c0030b 	ldhu	r7,12(r5)
 28047bc:	3880020c 	andi	r2,r7,8
 28047c0:	10002726 	beq	r2,zero,2804860 <__sfvwrite_r+0xe8>
 28047c4:	28800417 	ldw	r2,16(r5)
 28047c8:	10002526 	beq	r2,zero,2804860 <__sfvwrite_r+0xe8>
 28047cc:	3880008c 	andi	r2,r7,2
 28047d0:	b5400017 	ldw	r21,0(r22)
 28047d4:	10002826 	beq	r2,zero,2804878 <__sfvwrite_r+0x100>
 28047d8:	0021883a 	mov	r16,zero
 28047dc:	0023883a 	mov	r17,zero
 28047e0:	880d883a 	mov	r6,r17
 28047e4:	e009883a 	mov	r4,fp
 28047e8:	00810004 	movi	r2,1024
 28047ec:	80006e26 	beq	r16,zero,28049a8 <__sfvwrite_r+0x230>
 28047f0:	800f883a 	mov	r7,r16
 28047f4:	91400717 	ldw	r5,28(r18)
 28047f8:	1400012e 	bgeu	r2,r16,2804800 <__sfvwrite_r+0x88>
 28047fc:	100f883a 	mov	r7,r2
 2804800:	90c00917 	ldw	r3,36(r18)
 2804804:	183ee83a 	callr	r3
 2804808:	1007883a 	mov	r3,r2
 280480c:	80a1c83a 	sub	r16,r16,r2
 2804810:	88a3883a 	add	r17,r17,r2
 2804814:	00806d0e 	bge	zero,r2,28049cc <__sfvwrite_r+0x254>
 2804818:	b0800217 	ldw	r2,8(r22)
 280481c:	10c5c83a 	sub	r2,r2,r3
 2804820:	b0800215 	stw	r2,8(r22)
 2804824:	103fee1e 	bne	r2,zero,28047e0 <__sfvwrite_r+0x68>
 2804828:	0009883a 	mov	r4,zero
 280482c:	2005883a 	mov	r2,r4
 2804830:	dfc00a17 	ldw	ra,40(sp)
 2804834:	df000917 	ldw	fp,36(sp)
 2804838:	ddc00817 	ldw	r23,32(sp)
 280483c:	dd800717 	ldw	r22,28(sp)
 2804840:	dd400617 	ldw	r21,24(sp)
 2804844:	dd000517 	ldw	r20,20(sp)
 2804848:	dcc00417 	ldw	r19,16(sp)
 280484c:	dc800317 	ldw	r18,12(sp)
 2804850:	dc400217 	ldw	r17,8(sp)
 2804854:	dc000117 	ldw	r16,4(sp)
 2804858:	dec00b04 	addi	sp,sp,44
 280485c:	f800283a 	ret
 2804860:	28024e00 	call	28024e0 <__swsetup_r>
 2804864:	1000e41e 	bne	r2,zero,2804bf8 <__sfvwrite_r+0x480>
 2804868:	91c0030b 	ldhu	r7,12(r18)
 280486c:	b5400017 	ldw	r21,0(r22)
 2804870:	3880008c 	andi	r2,r7,2
 2804874:	103fd81e 	bne	r2,zero,28047d8 <__sfvwrite_r+0x60>
 2804878:	3880004c 	andi	r2,r7,1
 280487c:	1005003a 	cmpeq	r2,r2,zero
 2804880:	10005726 	beq	r2,zero,28049e0 <__sfvwrite_r+0x268>
 2804884:	0029883a 	mov	r20,zero
 2804888:	002f883a 	mov	r23,zero
 280488c:	a0004226 	beq	r20,zero,2804998 <__sfvwrite_r+0x220>
 2804890:	3880800c 	andi	r2,r7,512
 2804894:	94000217 	ldw	r16,8(r18)
 2804898:	10008b26 	beq	r2,zero,2804ac8 <__sfvwrite_r+0x350>
 280489c:	800d883a 	mov	r6,r16
 28048a0:	a400a536 	bltu	r20,r16,2804b38 <__sfvwrite_r+0x3c0>
 28048a4:	3881200c 	andi	r2,r7,1152
 28048a8:	10002726 	beq	r2,zero,2804948 <__sfvwrite_r+0x1d0>
 28048ac:	90800517 	ldw	r2,20(r18)
 28048b0:	92000417 	ldw	r8,16(r18)
 28048b4:	91400017 	ldw	r5,0(r18)
 28048b8:	1087883a 	add	r3,r2,r2
 28048bc:	1887883a 	add	r3,r3,r2
 28048c0:	1808d7fa 	srli	r4,r3,31
 28048c4:	2a21c83a 	sub	r16,r5,r8
 28048c8:	80800044 	addi	r2,r16,1
 28048cc:	20c9883a 	add	r4,r4,r3
 28048d0:	2027d07a 	srai	r19,r4,1
 28048d4:	a085883a 	add	r2,r20,r2
 28048d8:	980d883a 	mov	r6,r19
 28048dc:	9880022e 	bgeu	r19,r2,28048e8 <__sfvwrite_r+0x170>
 28048e0:	1027883a 	mov	r19,r2
 28048e4:	100d883a 	mov	r6,r2
 28048e8:	3881000c 	andi	r2,r7,1024
 28048ec:	1000b826 	beq	r2,zero,2804bd0 <__sfvwrite_r+0x458>
 28048f0:	300b883a 	mov	r5,r6
 28048f4:	e009883a 	mov	r4,fp
 28048f8:	2804fec0 	call	2804fec <_malloc_r>
 28048fc:	10003126 	beq	r2,zero,28049c4 <__sfvwrite_r+0x24c>
 2804900:	91400417 	ldw	r5,16(r18)
 2804904:	1009883a 	mov	r4,r2
 2804908:	800d883a 	mov	r6,r16
 280490c:	1023883a 	mov	r17,r2
 2804910:	28058100 	call	2805810 <memcpy>
 2804914:	90c0030b 	ldhu	r3,12(r18)
 2804918:	00beffc4 	movi	r2,-1025
 280491c:	1886703a 	and	r3,r3,r2
 2804920:	18c02014 	ori	r3,r3,128
 2804924:	90c0030d 	sth	r3,12(r18)
 2804928:	9c07c83a 	sub	r3,r19,r16
 280492c:	8c05883a 	add	r2,r17,r16
 2804930:	a00d883a 	mov	r6,r20
 2804934:	a021883a 	mov	r16,r20
 2804938:	90800015 	stw	r2,0(r18)
 280493c:	90c00215 	stw	r3,8(r18)
 2804940:	94400415 	stw	r17,16(r18)
 2804944:	94c00515 	stw	r19,20(r18)
 2804948:	91000017 	ldw	r4,0(r18)
 280494c:	b80b883a 	mov	r5,r23
 2804950:	a023883a 	mov	r17,r20
 2804954:	28058b00 	call	28058b0 <memmove>
 2804958:	90c00217 	ldw	r3,8(r18)
 280495c:	90800017 	ldw	r2,0(r18)
 2804960:	a027883a 	mov	r19,r20
 2804964:	1c07c83a 	sub	r3,r3,r16
 2804968:	1405883a 	add	r2,r2,r16
 280496c:	90c00215 	stw	r3,8(r18)
 2804970:	a021883a 	mov	r16,r20
 2804974:	90800015 	stw	r2,0(r18)
 2804978:	b0800217 	ldw	r2,8(r22)
 280497c:	1405c83a 	sub	r2,r2,r16
 2804980:	b0800215 	stw	r2,8(r22)
 2804984:	103fa826 	beq	r2,zero,2804828 <__sfvwrite_r+0xb0>
 2804988:	a469c83a 	sub	r20,r20,r17
 280498c:	91c0030b 	ldhu	r7,12(r18)
 2804990:	bcef883a 	add	r23,r23,r19
 2804994:	a03fbe1e 	bne	r20,zero,2804890 <__sfvwrite_r+0x118>
 2804998:	adc00017 	ldw	r23,0(r21)
 280499c:	ad000117 	ldw	r20,4(r21)
 28049a0:	ad400204 	addi	r21,r21,8
 28049a4:	003fb906 	br	280488c <__sfvwrite_r+0x114>
 28049a8:	ac400017 	ldw	r17,0(r21)
 28049ac:	ac000117 	ldw	r16,4(r21)
 28049b0:	ad400204 	addi	r21,r21,8
 28049b4:	003f8a06 	br	28047e0 <__sfvwrite_r+0x68>
 28049b8:	91400417 	ldw	r5,16(r18)
 28049bc:	e009883a 	mov	r4,fp
 28049c0:	28044640 	call	2804464 <_free_r>
 28049c4:	00800304 	movi	r2,12
 28049c8:	e0800015 	stw	r2,0(fp)
 28049cc:	9080030b 	ldhu	r2,12(r18)
 28049d0:	013fffc4 	movi	r4,-1
 28049d4:	10801014 	ori	r2,r2,64
 28049d8:	9080030d 	sth	r2,12(r18)
 28049dc:	003f9306 	br	280482c <__sfvwrite_r+0xb4>
 28049e0:	0027883a 	mov	r19,zero
 28049e4:	002f883a 	mov	r23,zero
 28049e8:	d8000015 	stw	zero,0(sp)
 28049ec:	0029883a 	mov	r20,zero
 28049f0:	98001e26 	beq	r19,zero,2804a6c <__sfvwrite_r+0x2f4>
 28049f4:	d8c00017 	ldw	r3,0(sp)
 28049f8:	1804c03a 	cmpne	r2,r3,zero
 28049fc:	10005e26 	beq	r2,zero,2804b78 <__sfvwrite_r+0x400>
 2804a00:	9821883a 	mov	r16,r19
 2804a04:	a4c0012e 	bgeu	r20,r19,2804a0c <__sfvwrite_r+0x294>
 2804a08:	a021883a 	mov	r16,r20
 2804a0c:	91000017 	ldw	r4,0(r18)
 2804a10:	90800417 	ldw	r2,16(r18)
 2804a14:	91800217 	ldw	r6,8(r18)
 2804a18:	91c00517 	ldw	r7,20(r18)
 2804a1c:	1100022e 	bgeu	r2,r4,2804a28 <__sfvwrite_r+0x2b0>
 2804a20:	31e3883a 	add	r17,r6,r7
 2804a24:	8c001616 	blt	r17,r16,2804a80 <__sfvwrite_r+0x308>
 2804a28:	81c03816 	blt	r16,r7,2804b0c <__sfvwrite_r+0x394>
 2804a2c:	90c00917 	ldw	r3,36(r18)
 2804a30:	91400717 	ldw	r5,28(r18)
 2804a34:	e009883a 	mov	r4,fp
 2804a38:	b80d883a 	mov	r6,r23
 2804a3c:	183ee83a 	callr	r3
 2804a40:	1023883a 	mov	r17,r2
 2804a44:	00bfe10e 	bge	zero,r2,28049cc <__sfvwrite_r+0x254>
 2804a48:	a469c83a 	sub	r20,r20,r17
 2804a4c:	a0001826 	beq	r20,zero,2804ab0 <__sfvwrite_r+0x338>
 2804a50:	b0800217 	ldw	r2,8(r22)
 2804a54:	1445c83a 	sub	r2,r2,r17
 2804a58:	b0800215 	stw	r2,8(r22)
 2804a5c:	103f7226 	beq	r2,zero,2804828 <__sfvwrite_r+0xb0>
 2804a60:	9c67c83a 	sub	r19,r19,r17
 2804a64:	bc6f883a 	add	r23,r23,r17
 2804a68:	983fe21e 	bne	r19,zero,28049f4 <__sfvwrite_r+0x27c>
 2804a6c:	adc00017 	ldw	r23,0(r21)
 2804a70:	acc00117 	ldw	r19,4(r21)
 2804a74:	ad400204 	addi	r21,r21,8
 2804a78:	d8000015 	stw	zero,0(sp)
 2804a7c:	003fdc06 	br	28049f0 <__sfvwrite_r+0x278>
 2804a80:	b80b883a 	mov	r5,r23
 2804a84:	880d883a 	mov	r6,r17
 2804a88:	28058b00 	call	28058b0 <memmove>
 2804a8c:	90c00017 	ldw	r3,0(r18)
 2804a90:	e009883a 	mov	r4,fp
 2804a94:	900b883a 	mov	r5,r18
 2804a98:	1c47883a 	add	r3,r3,r17
 2804a9c:	90c00015 	stw	r3,0(r18)
 2804aa0:	2803e140 	call	2803e14 <_fflush_r>
 2804aa4:	103fc91e 	bne	r2,zero,28049cc <__sfvwrite_r+0x254>
 2804aa8:	a469c83a 	sub	r20,r20,r17
 2804aac:	a03fe81e 	bne	r20,zero,2804a50 <__sfvwrite_r+0x2d8>
 2804ab0:	e009883a 	mov	r4,fp
 2804ab4:	900b883a 	mov	r5,r18
 2804ab8:	2803e140 	call	2803e14 <_fflush_r>
 2804abc:	103fc31e 	bne	r2,zero,28049cc <__sfvwrite_r+0x254>
 2804ac0:	d8000015 	stw	zero,0(sp)
 2804ac4:	003fe206 	br	2804a50 <__sfvwrite_r+0x2d8>
 2804ac8:	91000017 	ldw	r4,0(r18)
 2804acc:	90800417 	ldw	r2,16(r18)
 2804ad0:	1100022e 	bgeu	r2,r4,2804adc <__sfvwrite_r+0x364>
 2804ad4:	8023883a 	mov	r17,r16
 2804ad8:	85003136 	bltu	r16,r20,2804ba0 <__sfvwrite_r+0x428>
 2804adc:	91c00517 	ldw	r7,20(r18)
 2804ae0:	a1c01836 	bltu	r20,r7,2804b44 <__sfvwrite_r+0x3cc>
 2804ae4:	90c00917 	ldw	r3,36(r18)
 2804ae8:	91400717 	ldw	r5,28(r18)
 2804aec:	e009883a 	mov	r4,fp
 2804af0:	b80d883a 	mov	r6,r23
 2804af4:	183ee83a 	callr	r3
 2804af8:	1021883a 	mov	r16,r2
 2804afc:	00bfb30e 	bge	zero,r2,28049cc <__sfvwrite_r+0x254>
 2804b00:	1023883a 	mov	r17,r2
 2804b04:	1027883a 	mov	r19,r2
 2804b08:	003f9b06 	br	2804978 <__sfvwrite_r+0x200>
 2804b0c:	b80b883a 	mov	r5,r23
 2804b10:	800d883a 	mov	r6,r16
 2804b14:	28058b00 	call	28058b0 <memmove>
 2804b18:	90c00217 	ldw	r3,8(r18)
 2804b1c:	90800017 	ldw	r2,0(r18)
 2804b20:	8023883a 	mov	r17,r16
 2804b24:	1c07c83a 	sub	r3,r3,r16
 2804b28:	1405883a 	add	r2,r2,r16
 2804b2c:	90c00215 	stw	r3,8(r18)
 2804b30:	90800015 	stw	r2,0(r18)
 2804b34:	003fc406 	br	2804a48 <__sfvwrite_r+0x2d0>
 2804b38:	a00d883a 	mov	r6,r20
 2804b3c:	a021883a 	mov	r16,r20
 2804b40:	003f8106 	br	2804948 <__sfvwrite_r+0x1d0>
 2804b44:	b80b883a 	mov	r5,r23
 2804b48:	a00d883a 	mov	r6,r20
 2804b4c:	28058b00 	call	28058b0 <memmove>
 2804b50:	90c00217 	ldw	r3,8(r18)
 2804b54:	90800017 	ldw	r2,0(r18)
 2804b58:	a021883a 	mov	r16,r20
 2804b5c:	1d07c83a 	sub	r3,r3,r20
 2804b60:	1505883a 	add	r2,r2,r20
 2804b64:	a023883a 	mov	r17,r20
 2804b68:	a027883a 	mov	r19,r20
 2804b6c:	90c00215 	stw	r3,8(r18)
 2804b70:	90800015 	stw	r2,0(r18)
 2804b74:	003f8006 	br	2804978 <__sfvwrite_r+0x200>
 2804b78:	b809883a 	mov	r4,r23
 2804b7c:	01400284 	movi	r5,10
 2804b80:	980d883a 	mov	r6,r19
 2804b84:	280572c0 	call	280572c <memchr>
 2804b88:	10001726 	beq	r2,zero,2804be8 <__sfvwrite_r+0x470>
 2804b8c:	15c5c83a 	sub	r2,r2,r23
 2804b90:	15000044 	addi	r20,r2,1
 2804b94:	00800044 	movi	r2,1
 2804b98:	d8800015 	stw	r2,0(sp)
 2804b9c:	003f9806 	br	2804a00 <__sfvwrite_r+0x288>
 2804ba0:	b80b883a 	mov	r5,r23
 2804ba4:	800d883a 	mov	r6,r16
 2804ba8:	28058b00 	call	28058b0 <memmove>
 2804bac:	90c00017 	ldw	r3,0(r18)
 2804bb0:	e009883a 	mov	r4,fp
 2804bb4:	900b883a 	mov	r5,r18
 2804bb8:	1c07883a 	add	r3,r3,r16
 2804bbc:	90c00015 	stw	r3,0(r18)
 2804bc0:	8027883a 	mov	r19,r16
 2804bc4:	2803e140 	call	2803e14 <_fflush_r>
 2804bc8:	103f6b26 	beq	r2,zero,2804978 <__sfvwrite_r+0x200>
 2804bcc:	003f7f06 	br	28049cc <__sfvwrite_r+0x254>
 2804bd0:	400b883a 	mov	r5,r8
 2804bd4:	e009883a 	mov	r4,fp
 2804bd8:	2806ab40 	call	2806ab4 <_realloc_r>
 2804bdc:	103f7626 	beq	r2,zero,28049b8 <__sfvwrite_r+0x240>
 2804be0:	1023883a 	mov	r17,r2
 2804be4:	003f5006 	br	2804928 <__sfvwrite_r+0x1b0>
 2804be8:	00c00044 	movi	r3,1
 2804bec:	9d000044 	addi	r20,r19,1
 2804bf0:	d8c00015 	stw	r3,0(sp)
 2804bf4:	003f8206 	br	2804a00 <__sfvwrite_r+0x288>
 2804bf8:	9080030b 	ldhu	r2,12(r18)
 2804bfc:	00c00244 	movi	r3,9
 2804c00:	013fffc4 	movi	r4,-1
 2804c04:	10801014 	ori	r2,r2,64
 2804c08:	9080030d 	sth	r2,12(r18)
 2804c0c:	e0c00015 	stw	r3,0(fp)
 2804c10:	003f0606 	br	280482c <__sfvwrite_r+0xb4>

02804c14 <_fwalk_reent>:
 2804c14:	defff704 	addi	sp,sp,-36
 2804c18:	dcc00315 	stw	r19,12(sp)
 2804c1c:	24c0b804 	addi	r19,r4,736
 2804c20:	dd800615 	stw	r22,24(sp)
 2804c24:	dd400515 	stw	r21,20(sp)
 2804c28:	dfc00815 	stw	ra,32(sp)
 2804c2c:	ddc00715 	stw	r23,28(sp)
 2804c30:	dd000415 	stw	r20,16(sp)
 2804c34:	dc800215 	stw	r18,8(sp)
 2804c38:	dc400115 	stw	r17,4(sp)
 2804c3c:	dc000015 	stw	r16,0(sp)
 2804c40:	202b883a 	mov	r21,r4
 2804c44:	282d883a 	mov	r22,r5
 2804c48:	280409c0 	call	280409c <__sfp_lock_acquire>
 2804c4c:	98002126 	beq	r19,zero,2804cd4 <_fwalk_reent+0xc0>
 2804c50:	002f883a 	mov	r23,zero
 2804c54:	9c800117 	ldw	r18,4(r19)
 2804c58:	9c000217 	ldw	r16,8(r19)
 2804c5c:	90bfffc4 	addi	r2,r18,-1
 2804c60:	10000d16 	blt	r2,zero,2804c98 <_fwalk_reent+0x84>
 2804c64:	0023883a 	mov	r17,zero
 2804c68:	053fffc4 	movi	r20,-1
 2804c6c:	8080030f 	ldh	r2,12(r16)
 2804c70:	8c400044 	addi	r17,r17,1
 2804c74:	10000626 	beq	r2,zero,2804c90 <_fwalk_reent+0x7c>
 2804c78:	8080038f 	ldh	r2,14(r16)
 2804c7c:	800b883a 	mov	r5,r16
 2804c80:	a809883a 	mov	r4,r21
 2804c84:	15000226 	beq	r2,r20,2804c90 <_fwalk_reent+0x7c>
 2804c88:	b03ee83a 	callr	r22
 2804c8c:	b8aeb03a 	or	r23,r23,r2
 2804c90:	84001704 	addi	r16,r16,92
 2804c94:	947ff51e 	bne	r18,r17,2804c6c <_fwalk_reent+0x58>
 2804c98:	9cc00017 	ldw	r19,0(r19)
 2804c9c:	983fed1e 	bne	r19,zero,2804c54 <_fwalk_reent+0x40>
 2804ca0:	28040a00 	call	28040a0 <__sfp_lock_release>
 2804ca4:	b805883a 	mov	r2,r23
 2804ca8:	dfc00817 	ldw	ra,32(sp)
 2804cac:	ddc00717 	ldw	r23,28(sp)
 2804cb0:	dd800617 	ldw	r22,24(sp)
 2804cb4:	dd400517 	ldw	r21,20(sp)
 2804cb8:	dd000417 	ldw	r20,16(sp)
 2804cbc:	dcc00317 	ldw	r19,12(sp)
 2804cc0:	dc800217 	ldw	r18,8(sp)
 2804cc4:	dc400117 	ldw	r17,4(sp)
 2804cc8:	dc000017 	ldw	r16,0(sp)
 2804ccc:	dec00904 	addi	sp,sp,36
 2804cd0:	f800283a 	ret
 2804cd4:	002f883a 	mov	r23,zero
 2804cd8:	003ff106 	br	2804ca0 <_fwalk_reent+0x8c>

02804cdc <_fwalk>:
 2804cdc:	defff804 	addi	sp,sp,-32
 2804ce0:	dcc00315 	stw	r19,12(sp)
 2804ce4:	24c0b804 	addi	r19,r4,736
 2804ce8:	dd400515 	stw	r21,20(sp)
 2804cec:	dfc00715 	stw	ra,28(sp)
 2804cf0:	dd800615 	stw	r22,24(sp)
 2804cf4:	dd000415 	stw	r20,16(sp)
 2804cf8:	dc800215 	stw	r18,8(sp)
 2804cfc:	dc400115 	stw	r17,4(sp)
 2804d00:	dc000015 	stw	r16,0(sp)
 2804d04:	282b883a 	mov	r21,r5
 2804d08:	280409c0 	call	280409c <__sfp_lock_acquire>
 2804d0c:	98001f26 	beq	r19,zero,2804d8c <_fwalk+0xb0>
 2804d10:	002d883a 	mov	r22,zero
 2804d14:	9c800117 	ldw	r18,4(r19)
 2804d18:	9c000217 	ldw	r16,8(r19)
 2804d1c:	90bfffc4 	addi	r2,r18,-1
 2804d20:	10000c16 	blt	r2,zero,2804d54 <_fwalk+0x78>
 2804d24:	0023883a 	mov	r17,zero
 2804d28:	053fffc4 	movi	r20,-1
 2804d2c:	8080030f 	ldh	r2,12(r16)
 2804d30:	8c400044 	addi	r17,r17,1
 2804d34:	10000526 	beq	r2,zero,2804d4c <_fwalk+0x70>
 2804d38:	8080038f 	ldh	r2,14(r16)
 2804d3c:	8009883a 	mov	r4,r16
 2804d40:	15000226 	beq	r2,r20,2804d4c <_fwalk+0x70>
 2804d44:	a83ee83a 	callr	r21
 2804d48:	b0acb03a 	or	r22,r22,r2
 2804d4c:	84001704 	addi	r16,r16,92
 2804d50:	947ff61e 	bne	r18,r17,2804d2c <_fwalk+0x50>
 2804d54:	9cc00017 	ldw	r19,0(r19)
 2804d58:	983fee1e 	bne	r19,zero,2804d14 <_fwalk+0x38>
 2804d5c:	28040a00 	call	28040a0 <__sfp_lock_release>
 2804d60:	b005883a 	mov	r2,r22
 2804d64:	dfc00717 	ldw	ra,28(sp)
 2804d68:	dd800617 	ldw	r22,24(sp)
 2804d6c:	dd400517 	ldw	r21,20(sp)
 2804d70:	dd000417 	ldw	r20,16(sp)
 2804d74:	dcc00317 	ldw	r19,12(sp)
 2804d78:	dc800217 	ldw	r18,8(sp)
 2804d7c:	dc400117 	ldw	r17,4(sp)
 2804d80:	dc000017 	ldw	r16,0(sp)
 2804d84:	dec00804 	addi	sp,sp,32
 2804d88:	f800283a 	ret
 2804d8c:	002d883a 	mov	r22,zero
 2804d90:	003ff206 	br	2804d5c <_fwalk+0x80>

02804d94 <__locale_charset>:
 2804d94:	d0a00317 	ldw	r2,-32756(gp)
 2804d98:	f800283a 	ret

02804d9c <_localeconv_r>:
 2804d9c:	0080a074 	movhi	r2,641
 2804da0:	10b8be04 	addi	r2,r2,-7432
 2804da4:	f800283a 	ret

02804da8 <localeconv>:
 2804da8:	0080a074 	movhi	r2,641
 2804dac:	10805804 	addi	r2,r2,352
 2804db0:	11000017 	ldw	r4,0(r2)
 2804db4:	2804d9c1 	jmpi	2804d9c <_localeconv_r>

02804db8 <_setlocale_r>:
 2804db8:	defffc04 	addi	sp,sp,-16
 2804dbc:	00c0a074 	movhi	r3,641
 2804dc0:	18f8b904 	addi	r3,r3,-7452
 2804dc4:	dc800215 	stw	r18,8(sp)
 2804dc8:	dc400115 	stw	r17,4(sp)
 2804dcc:	dc000015 	stw	r16,0(sp)
 2804dd0:	2023883a 	mov	r17,r4
 2804dd4:	2825883a 	mov	r18,r5
 2804dd8:	dfc00315 	stw	ra,12(sp)
 2804ddc:	3021883a 	mov	r16,r6
 2804de0:	3009883a 	mov	r4,r6
 2804de4:	180b883a 	mov	r5,r3
 2804de8:	30000926 	beq	r6,zero,2804e10 <_setlocale_r+0x58>
 2804dec:	28072d40 	call	28072d4 <strcmp>
 2804df0:	8009883a 	mov	r4,r16
 2804df4:	0140a074 	movhi	r5,641
 2804df8:	2978a404 	addi	r5,r5,-7536
 2804dfc:	10000b1e 	bne	r2,zero,2804e2c <_setlocale_r+0x74>
 2804e00:	8c000d15 	stw	r16,52(r17)
 2804e04:	8c800c15 	stw	r18,48(r17)
 2804e08:	00c0a074 	movhi	r3,641
 2804e0c:	18f8b904 	addi	r3,r3,-7452
 2804e10:	1805883a 	mov	r2,r3
 2804e14:	dfc00317 	ldw	ra,12(sp)
 2804e18:	dc800217 	ldw	r18,8(sp)
 2804e1c:	dc400117 	ldw	r17,4(sp)
 2804e20:	dc000017 	ldw	r16,0(sp)
 2804e24:	dec00404 	addi	sp,sp,16
 2804e28:	f800283a 	ret
 2804e2c:	28072d40 	call	28072d4 <strcmp>
 2804e30:	0007883a 	mov	r3,zero
 2804e34:	103ff226 	beq	r2,zero,2804e00 <_setlocale_r+0x48>
 2804e38:	003ff506 	br	2804e10 <_setlocale_r+0x58>

02804e3c <setlocale>:
 2804e3c:	0180a074 	movhi	r6,641
 2804e40:	31805804 	addi	r6,r6,352
 2804e44:	2007883a 	mov	r3,r4
 2804e48:	31000017 	ldw	r4,0(r6)
 2804e4c:	280d883a 	mov	r6,r5
 2804e50:	180b883a 	mov	r5,r3
 2804e54:	2804db81 	jmpi	2804db8 <_setlocale_r>

02804e58 <__smakebuf_r>:
 2804e58:	2880030b 	ldhu	r2,12(r5)
 2804e5c:	deffed04 	addi	sp,sp,-76
 2804e60:	dc401015 	stw	r17,64(sp)
 2804e64:	1080008c 	andi	r2,r2,2
 2804e68:	dc000f15 	stw	r16,60(sp)
 2804e6c:	dfc01215 	stw	ra,72(sp)
 2804e70:	dc801115 	stw	r18,68(sp)
 2804e74:	2821883a 	mov	r16,r5
 2804e78:	2023883a 	mov	r17,r4
 2804e7c:	10000b26 	beq	r2,zero,2804eac <__smakebuf_r+0x54>
 2804e80:	28c010c4 	addi	r3,r5,67
 2804e84:	00800044 	movi	r2,1
 2804e88:	28800515 	stw	r2,20(r5)
 2804e8c:	28c00415 	stw	r3,16(r5)
 2804e90:	28c00015 	stw	r3,0(r5)
 2804e94:	dfc01217 	ldw	ra,72(sp)
 2804e98:	dc801117 	ldw	r18,68(sp)
 2804e9c:	dc401017 	ldw	r17,64(sp)
 2804ea0:	dc000f17 	ldw	r16,60(sp)
 2804ea4:	dec01304 	addi	sp,sp,76
 2804ea8:	f800283a 	ret
 2804eac:	2940038f 	ldh	r5,14(r5)
 2804eb0:	28002116 	blt	r5,zero,2804f38 <__smakebuf_r+0xe0>
 2804eb4:	d80d883a 	mov	r6,sp
 2804eb8:	28076640 	call	2807664 <_fstat_r>
 2804ebc:	10001e16 	blt	r2,zero,2804f38 <__smakebuf_r+0xe0>
 2804ec0:	d8800117 	ldw	r2,4(sp)
 2804ec4:	00e00014 	movui	r3,32768
 2804ec8:	113c000c 	andi	r4,r2,61440
 2804ecc:	20c03126 	beq	r4,r3,2804f94 <__smakebuf_r+0x13c>
 2804ed0:	8080030b 	ldhu	r2,12(r16)
 2804ed4:	00c80004 	movi	r3,8192
 2804ed8:	10820014 	ori	r2,r2,2048
 2804edc:	8080030d 	sth	r2,12(r16)
 2804ee0:	20c01e26 	beq	r4,r3,2804f5c <__smakebuf_r+0x104>
 2804ee4:	04810004 	movi	r18,1024
 2804ee8:	8809883a 	mov	r4,r17
 2804eec:	900b883a 	mov	r5,r18
 2804ef0:	2804fec0 	call	2804fec <_malloc_r>
 2804ef4:	1009883a 	mov	r4,r2
 2804ef8:	10003126 	beq	r2,zero,2804fc0 <__smakebuf_r+0x168>
 2804efc:	80c0030b 	ldhu	r3,12(r16)
 2804f00:	0080a034 	movhi	r2,640
 2804f04:	10906404 	addi	r2,r2,16784
 2804f08:	88800f15 	stw	r2,60(r17)
 2804f0c:	18c02014 	ori	r3,r3,128
 2804f10:	84800515 	stw	r18,20(r16)
 2804f14:	80c0030d 	sth	r3,12(r16)
 2804f18:	81000415 	stw	r4,16(r16)
 2804f1c:	81000015 	stw	r4,0(r16)
 2804f20:	dfc01217 	ldw	ra,72(sp)
 2804f24:	dc801117 	ldw	r18,68(sp)
 2804f28:	dc401017 	ldw	r17,64(sp)
 2804f2c:	dc000f17 	ldw	r16,60(sp)
 2804f30:	dec01304 	addi	sp,sp,76
 2804f34:	f800283a 	ret
 2804f38:	80c0030b 	ldhu	r3,12(r16)
 2804f3c:	1880200c 	andi	r2,r3,128
 2804f40:	10000426 	beq	r2,zero,2804f54 <__smakebuf_r+0xfc>
 2804f44:	04801004 	movi	r18,64
 2804f48:	18820014 	ori	r2,r3,2048
 2804f4c:	8080030d 	sth	r2,12(r16)
 2804f50:	003fe506 	br	2804ee8 <__smakebuf_r+0x90>
 2804f54:	04810004 	movi	r18,1024
 2804f58:	003ffb06 	br	2804f48 <__smakebuf_r+0xf0>
 2804f5c:	8140038f 	ldh	r5,14(r16)
 2804f60:	8809883a 	mov	r4,r17
 2804f64:	28076d80 	call	28076d8 <_isatty_r>
 2804f68:	103fde26 	beq	r2,zero,2804ee4 <__smakebuf_r+0x8c>
 2804f6c:	8080030b 	ldhu	r2,12(r16)
 2804f70:	80c010c4 	addi	r3,r16,67
 2804f74:	04810004 	movi	r18,1024
 2804f78:	10800054 	ori	r2,r2,1
 2804f7c:	8080030d 	sth	r2,12(r16)
 2804f80:	00800044 	movi	r2,1
 2804f84:	80c00415 	stw	r3,16(r16)
 2804f88:	80800515 	stw	r2,20(r16)
 2804f8c:	80c00015 	stw	r3,0(r16)
 2804f90:	003fd506 	br	2804ee8 <__smakebuf_r+0x90>
 2804f94:	80c00a17 	ldw	r3,40(r16)
 2804f98:	0080a034 	movhi	r2,640
 2804f9c:	109c6404 	addi	r2,r2,29072
 2804fa0:	18bfcb1e 	bne	r3,r2,2804ed0 <__smakebuf_r+0x78>
 2804fa4:	8080030b 	ldhu	r2,12(r16)
 2804fa8:	00c10004 	movi	r3,1024
 2804fac:	1825883a 	mov	r18,r3
 2804fb0:	10c4b03a 	or	r2,r2,r3
 2804fb4:	8080030d 	sth	r2,12(r16)
 2804fb8:	80c01315 	stw	r3,76(r16)
 2804fbc:	003fca06 	br	2804ee8 <__smakebuf_r+0x90>
 2804fc0:	8100030b 	ldhu	r4,12(r16)
 2804fc4:	2080800c 	andi	r2,r4,512
 2804fc8:	103fb21e 	bne	r2,zero,2804e94 <__smakebuf_r+0x3c>
 2804fcc:	80c010c4 	addi	r3,r16,67
 2804fd0:	21000094 	ori	r4,r4,2
 2804fd4:	00800044 	movi	r2,1
 2804fd8:	80800515 	stw	r2,20(r16)
 2804fdc:	8100030d 	sth	r4,12(r16)
 2804fe0:	80c00415 	stw	r3,16(r16)
 2804fe4:	80c00015 	stw	r3,0(r16)
 2804fe8:	003faa06 	br	2804e94 <__smakebuf_r+0x3c>

02804fec <_malloc_r>:
 2804fec:	defff604 	addi	sp,sp,-40
 2804ff0:	28c002c4 	addi	r3,r5,11
 2804ff4:	00800584 	movi	r2,22
 2804ff8:	dc800215 	stw	r18,8(sp)
 2804ffc:	dfc00915 	stw	ra,36(sp)
 2805000:	df000815 	stw	fp,32(sp)
 2805004:	ddc00715 	stw	r23,28(sp)
 2805008:	dd800615 	stw	r22,24(sp)
 280500c:	dd400515 	stw	r21,20(sp)
 2805010:	dd000415 	stw	r20,16(sp)
 2805014:	dcc00315 	stw	r19,12(sp)
 2805018:	dc400115 	stw	r17,4(sp)
 280501c:	dc000015 	stw	r16,0(sp)
 2805020:	2025883a 	mov	r18,r4
 2805024:	10c01236 	bltu	r2,r3,2805070 <_malloc_r+0x84>
 2805028:	04400404 	movi	r17,16
 280502c:	8940142e 	bgeu	r17,r5,2805080 <_malloc_r+0x94>
 2805030:	00800304 	movi	r2,12
 2805034:	0007883a 	mov	r3,zero
 2805038:	90800015 	stw	r2,0(r18)
 280503c:	1805883a 	mov	r2,r3
 2805040:	dfc00917 	ldw	ra,36(sp)
 2805044:	df000817 	ldw	fp,32(sp)
 2805048:	ddc00717 	ldw	r23,28(sp)
 280504c:	dd800617 	ldw	r22,24(sp)
 2805050:	dd400517 	ldw	r21,20(sp)
 2805054:	dd000417 	ldw	r20,16(sp)
 2805058:	dcc00317 	ldw	r19,12(sp)
 280505c:	dc800217 	ldw	r18,8(sp)
 2805060:	dc400117 	ldw	r17,4(sp)
 2805064:	dc000017 	ldw	r16,0(sp)
 2805068:	dec00a04 	addi	sp,sp,40
 280506c:	f800283a 	ret
 2805070:	00bffe04 	movi	r2,-8
 2805074:	18a2703a 	and	r17,r3,r2
 2805078:	883fed16 	blt	r17,zero,2805030 <_malloc_r+0x44>
 280507c:	897fec36 	bltu	r17,r5,2805030 <_malloc_r+0x44>
 2805080:	9009883a 	mov	r4,r18
 2805084:	280a6c00 	call	280a6c0 <__malloc_lock>
 2805088:	00807dc4 	movi	r2,503
 280508c:	14402b2e 	bgeu	r2,r17,280513c <_malloc_r+0x150>
 2805090:	8806d27a 	srli	r3,r17,9
 2805094:	18003f1e 	bne	r3,zero,2805194 <_malloc_r+0x1a8>
 2805098:	880cd0fa 	srli	r6,r17,3
 280509c:	300490fa 	slli	r2,r6,3
 28050a0:	02c0a074 	movhi	r11,641
 28050a4:	5afa6c04 	addi	r11,r11,-5712
 28050a8:	12cb883a 	add	r5,r2,r11
 28050ac:	2c000317 	ldw	r16,12(r5)
 28050b0:	580f883a 	mov	r7,r11
 28050b4:	2c00041e 	bne	r5,r16,28050c8 <_malloc_r+0xdc>
 28050b8:	00000a06 	br	28050e4 <_malloc_r+0xf8>
 28050bc:	1800860e 	bge	r3,zero,28052d8 <_malloc_r+0x2ec>
 28050c0:	84000317 	ldw	r16,12(r16)
 28050c4:	2c000726 	beq	r5,r16,28050e4 <_malloc_r+0xf8>
 28050c8:	80800117 	ldw	r2,4(r16)
 28050cc:	00ffff04 	movi	r3,-4
 28050d0:	10c8703a 	and	r4,r2,r3
 28050d4:	2447c83a 	sub	r3,r4,r17
 28050d8:	008003c4 	movi	r2,15
 28050dc:	10fff70e 	bge	r2,r3,28050bc <_malloc_r+0xd0>
 28050e0:	31bfffc4 	addi	r6,r6,-1
 28050e4:	32400044 	addi	r9,r6,1
 28050e8:	0280a074 	movhi	r10,641
 28050ec:	52ba6e04 	addi	r10,r10,-5704
 28050f0:	54000217 	ldw	r16,8(r10)
 28050f4:	8280a026 	beq	r16,r10,2805378 <_malloc_r+0x38c>
 28050f8:	80800117 	ldw	r2,4(r16)
 28050fc:	00ffff04 	movi	r3,-4
 2805100:	10ca703a 	and	r5,r2,r3
 2805104:	2c4dc83a 	sub	r6,r5,r17
 2805108:	008003c4 	movi	r2,15
 280510c:	11808316 	blt	r2,r6,280531c <_malloc_r+0x330>
 2805110:	52800315 	stw	r10,12(r10)
 2805114:	52800215 	stw	r10,8(r10)
 2805118:	30002916 	blt	r6,zero,28051c0 <_malloc_r+0x1d4>
 280511c:	8147883a 	add	r3,r16,r5
 2805120:	18800117 	ldw	r2,4(r3)
 2805124:	9009883a 	mov	r4,r18
 2805128:	10800054 	ori	r2,r2,1
 280512c:	18800115 	stw	r2,4(r3)
 2805130:	280a6e00 	call	280a6e0 <__malloc_unlock>
 2805134:	80c00204 	addi	r3,r16,8
 2805138:	003fc006 	br	280503c <_malloc_r+0x50>
 280513c:	02c0a074 	movhi	r11,641
 2805140:	5afa6c04 	addi	r11,r11,-5712
 2805144:	8ac5883a 	add	r2,r17,r11
 2805148:	14000317 	ldw	r16,12(r2)
 280514c:	580f883a 	mov	r7,r11
 2805150:	8806d0fa 	srli	r3,r17,3
 2805154:	14006c26 	beq	r2,r16,2805308 <_malloc_r+0x31c>
 2805158:	80c00117 	ldw	r3,4(r16)
 280515c:	00bfff04 	movi	r2,-4
 2805160:	81800317 	ldw	r6,12(r16)
 2805164:	1886703a 	and	r3,r3,r2
 2805168:	80c7883a 	add	r3,r16,r3
 280516c:	18800117 	ldw	r2,4(r3)
 2805170:	81400217 	ldw	r5,8(r16)
 2805174:	9009883a 	mov	r4,r18
 2805178:	10800054 	ori	r2,r2,1
 280517c:	18800115 	stw	r2,4(r3)
 2805180:	31400215 	stw	r5,8(r6)
 2805184:	29800315 	stw	r6,12(r5)
 2805188:	280a6e00 	call	280a6e0 <__malloc_unlock>
 280518c:	80c00204 	addi	r3,r16,8
 2805190:	003faa06 	br	280503c <_malloc_r+0x50>
 2805194:	00800104 	movi	r2,4
 2805198:	10c0052e 	bgeu	r2,r3,28051b0 <_malloc_r+0x1c4>
 280519c:	00800504 	movi	r2,20
 28051a0:	10c07836 	bltu	r2,r3,2805384 <_malloc_r+0x398>
 28051a4:	198016c4 	addi	r6,r3,91
 28051a8:	300490fa 	slli	r2,r6,3
 28051ac:	003fbc06 	br	28050a0 <_malloc_r+0xb4>
 28051b0:	8804d1ba 	srli	r2,r17,6
 28051b4:	11800e04 	addi	r6,r2,56
 28051b8:	300490fa 	slli	r2,r6,3
 28051bc:	003fb806 	br	28050a0 <_malloc_r+0xb4>
 28051c0:	00807fc4 	movi	r2,511
 28051c4:	1140bb36 	bltu	r2,r5,28054b4 <_malloc_r+0x4c8>
 28051c8:	2806d0fa 	srli	r3,r5,3
 28051cc:	573ffe04 	addi	fp,r10,-8
 28051d0:	00800044 	movi	r2,1
 28051d4:	180890fa 	slli	r4,r3,3
 28051d8:	1807d0ba 	srai	r3,r3,2
 28051dc:	e1c00117 	ldw	r7,4(fp)
 28051e0:	5909883a 	add	r4,r11,r4
 28051e4:	21400217 	ldw	r5,8(r4)
 28051e8:	10c4983a 	sll	r2,r2,r3
 28051ec:	81000315 	stw	r4,12(r16)
 28051f0:	81400215 	stw	r5,8(r16)
 28051f4:	388eb03a 	or	r7,r7,r2
 28051f8:	2c000315 	stw	r16,12(r5)
 28051fc:	24000215 	stw	r16,8(r4)
 2805200:	e1c00115 	stw	r7,4(fp)
 2805204:	4807883a 	mov	r3,r9
 2805208:	4800cd16 	blt	r9,zero,2805540 <_malloc_r+0x554>
 280520c:	1807d0ba 	srai	r3,r3,2
 2805210:	00800044 	movi	r2,1
 2805214:	10c8983a 	sll	r4,r2,r3
 2805218:	39004436 	bltu	r7,r4,280532c <_malloc_r+0x340>
 280521c:	21c4703a 	and	r2,r4,r7
 2805220:	10000a1e 	bne	r2,zero,280524c <_malloc_r+0x260>
 2805224:	2109883a 	add	r4,r4,r4
 2805228:	00bfff04 	movi	r2,-4
 280522c:	4884703a 	and	r2,r9,r2
 2805230:	3906703a 	and	r3,r7,r4
 2805234:	12400104 	addi	r9,r2,4
 2805238:	1800041e 	bne	r3,zero,280524c <_malloc_r+0x260>
 280523c:	2109883a 	add	r4,r4,r4
 2805240:	3904703a 	and	r2,r7,r4
 2805244:	4a400104 	addi	r9,r9,4
 2805248:	103ffc26 	beq	r2,zero,280523c <_malloc_r+0x250>
 280524c:	480490fa 	slli	r2,r9,3
 2805250:	4819883a 	mov	r12,r9
 2805254:	023fff04 	movi	r8,-4
 2805258:	589b883a 	add	r13,r11,r2
 280525c:	6807883a 	mov	r3,r13
 2805260:	014003c4 	movi	r5,15
 2805264:	1c000317 	ldw	r16,12(r3)
 2805268:	1c00041e 	bne	r3,r16,280527c <_malloc_r+0x290>
 280526c:	0000a706 	br	280550c <_malloc_r+0x520>
 2805270:	3000ab0e 	bge	r6,zero,2805520 <_malloc_r+0x534>
 2805274:	84000317 	ldw	r16,12(r16)
 2805278:	1c00a426 	beq	r3,r16,280550c <_malloc_r+0x520>
 280527c:	80800117 	ldw	r2,4(r16)
 2805280:	1204703a 	and	r2,r2,r8
 2805284:	144dc83a 	sub	r6,r2,r17
 2805288:	29bff90e 	bge	r5,r6,2805270 <_malloc_r+0x284>
 280528c:	81000317 	ldw	r4,12(r16)
 2805290:	80c00217 	ldw	r3,8(r16)
 2805294:	89400054 	ori	r5,r17,1
 2805298:	8445883a 	add	r2,r16,r17
 280529c:	20c00215 	stw	r3,8(r4)
 28052a0:	19000315 	stw	r4,12(r3)
 28052a4:	81400115 	stw	r5,4(r16)
 28052a8:	1187883a 	add	r3,r2,r6
 28052ac:	31000054 	ori	r4,r6,1
 28052b0:	50800315 	stw	r2,12(r10)
 28052b4:	50800215 	stw	r2,8(r10)
 28052b8:	19800015 	stw	r6,0(r3)
 28052bc:	11000115 	stw	r4,4(r2)
 28052c0:	12800215 	stw	r10,8(r2)
 28052c4:	12800315 	stw	r10,12(r2)
 28052c8:	9009883a 	mov	r4,r18
 28052cc:	280a6e00 	call	280a6e0 <__malloc_unlock>
 28052d0:	80c00204 	addi	r3,r16,8
 28052d4:	003f5906 	br	280503c <_malloc_r+0x50>
 28052d8:	8109883a 	add	r4,r16,r4
 28052dc:	20800117 	ldw	r2,4(r4)
 28052e0:	80c00217 	ldw	r3,8(r16)
 28052e4:	81400317 	ldw	r5,12(r16)
 28052e8:	10800054 	ori	r2,r2,1
 28052ec:	20800115 	stw	r2,4(r4)
 28052f0:	28c00215 	stw	r3,8(r5)
 28052f4:	19400315 	stw	r5,12(r3)
 28052f8:	9009883a 	mov	r4,r18
 28052fc:	280a6e00 	call	280a6e0 <__malloc_unlock>
 2805300:	80c00204 	addi	r3,r16,8
 2805304:	003f4d06 	br	280503c <_malloc_r+0x50>
 2805308:	80800204 	addi	r2,r16,8
 280530c:	14000317 	ldw	r16,12(r2)
 2805310:	143f911e 	bne	r2,r16,2805158 <_malloc_r+0x16c>
 2805314:	1a400084 	addi	r9,r3,2
 2805318:	003f7306 	br	28050e8 <_malloc_r+0xfc>
 280531c:	88c00054 	ori	r3,r17,1
 2805320:	8445883a 	add	r2,r16,r17
 2805324:	80c00115 	stw	r3,4(r16)
 2805328:	003fdf06 	br	28052a8 <_malloc_r+0x2bc>
 280532c:	e4000217 	ldw	r16,8(fp)
 2805330:	00bfff04 	movi	r2,-4
 2805334:	80c00117 	ldw	r3,4(r16)
 2805338:	802d883a 	mov	r22,r16
 280533c:	18aa703a 	and	r21,r3,r2
 2805340:	ac401636 	bltu	r21,r17,280539c <_malloc_r+0x3b0>
 2805344:	ac49c83a 	sub	r4,r21,r17
 2805348:	008003c4 	movi	r2,15
 280534c:	1100130e 	bge	r2,r4,280539c <_malloc_r+0x3b0>
 2805350:	88800054 	ori	r2,r17,1
 2805354:	8447883a 	add	r3,r16,r17
 2805358:	80800115 	stw	r2,4(r16)
 280535c:	20800054 	ori	r2,r4,1
 2805360:	18800115 	stw	r2,4(r3)
 2805364:	e0c00215 	stw	r3,8(fp)
 2805368:	9009883a 	mov	r4,r18
 280536c:	280a6e00 	call	280a6e0 <__malloc_unlock>
 2805370:	80c00204 	addi	r3,r16,8
 2805374:	003f3106 	br	280503c <_malloc_r+0x50>
 2805378:	39c00117 	ldw	r7,4(r7)
 280537c:	573ffe04 	addi	fp,r10,-8
 2805380:	003fa006 	br	2805204 <_malloc_r+0x218>
 2805384:	00801504 	movi	r2,84
 2805388:	10c06736 	bltu	r2,r3,2805528 <_malloc_r+0x53c>
 280538c:	8804d33a 	srli	r2,r17,12
 2805390:	11801b84 	addi	r6,r2,110
 2805394:	300490fa 	slli	r2,r6,3
 2805398:	003f4106 	br	28050a0 <_malloc_r+0xb4>
 280539c:	d0a71a17 	ldw	r2,-25496(gp)
 28053a0:	d0e00517 	ldw	r3,-32748(gp)
 28053a4:	053fffc4 	movi	r20,-1
 28053a8:	10800404 	addi	r2,r2,16
 28053ac:	88a7883a 	add	r19,r17,r2
 28053b0:	1d000326 	beq	r3,r20,28053c0 <_malloc_r+0x3d4>
 28053b4:	98c3ffc4 	addi	r3,r19,4095
 28053b8:	00bc0004 	movi	r2,-4096
 28053bc:	18a6703a 	and	r19,r3,r2
 28053c0:	9009883a 	mov	r4,r18
 28053c4:	980b883a 	mov	r5,r19
 28053c8:	28071180 	call	2807118 <_sbrk_r>
 28053cc:	1009883a 	mov	r4,r2
 28053d0:	15000426 	beq	r2,r20,28053e4 <_malloc_r+0x3f8>
 28053d4:	854b883a 	add	r5,r16,r21
 28053d8:	1029883a 	mov	r20,r2
 28053dc:	11405a2e 	bgeu	r2,r5,2805548 <_malloc_r+0x55c>
 28053e0:	87000c26 	beq	r16,fp,2805414 <_malloc_r+0x428>
 28053e4:	e4000217 	ldw	r16,8(fp)
 28053e8:	80c00117 	ldw	r3,4(r16)
 28053ec:	00bfff04 	movi	r2,-4
 28053f0:	1884703a 	and	r2,r3,r2
 28053f4:	14400336 	bltu	r2,r17,2805404 <_malloc_r+0x418>
 28053f8:	1449c83a 	sub	r4,r2,r17
 28053fc:	008003c4 	movi	r2,15
 2805400:	113fd316 	blt	r2,r4,2805350 <_malloc_r+0x364>
 2805404:	9009883a 	mov	r4,r18
 2805408:	280a6e00 	call	280a6e0 <__malloc_unlock>
 280540c:	0007883a 	mov	r3,zero
 2805410:	003f0a06 	br	280503c <_malloc_r+0x50>
 2805414:	05c0a074 	movhi	r23,641
 2805418:	bdc77c04 	addi	r23,r23,7664
 280541c:	b8800017 	ldw	r2,0(r23)
 2805420:	988d883a 	add	r6,r19,r2
 2805424:	b9800015 	stw	r6,0(r23)
 2805428:	d0e00517 	ldw	r3,-32748(gp)
 280542c:	00bfffc4 	movi	r2,-1
 2805430:	18808e26 	beq	r3,r2,280566c <_malloc_r+0x680>
 2805434:	2145c83a 	sub	r2,r4,r5
 2805438:	3085883a 	add	r2,r6,r2
 280543c:	b8800015 	stw	r2,0(r23)
 2805440:	20c001cc 	andi	r3,r4,7
 2805444:	18005f1e 	bne	r3,zero,28055c4 <_malloc_r+0x5d8>
 2805448:	000b883a 	mov	r5,zero
 280544c:	a4c5883a 	add	r2,r20,r19
 2805450:	1083ffcc 	andi	r2,r2,4095
 2805454:	00c40004 	movi	r3,4096
 2805458:	1887c83a 	sub	r3,r3,r2
 280545c:	28e7883a 	add	r19,r5,r3
 2805460:	9009883a 	mov	r4,r18
 2805464:	980b883a 	mov	r5,r19
 2805468:	28071180 	call	2807118 <_sbrk_r>
 280546c:	1007883a 	mov	r3,r2
 2805470:	00bfffc4 	movi	r2,-1
 2805474:	18807a26 	beq	r3,r2,2805660 <_malloc_r+0x674>
 2805478:	1d05c83a 	sub	r2,r3,r20
 280547c:	9885883a 	add	r2,r19,r2
 2805480:	10c00054 	ori	r3,r2,1
 2805484:	b8800017 	ldw	r2,0(r23)
 2805488:	a021883a 	mov	r16,r20
 280548c:	a0c00115 	stw	r3,4(r20)
 2805490:	9885883a 	add	r2,r19,r2
 2805494:	b8800015 	stw	r2,0(r23)
 2805498:	e5000215 	stw	r20,8(fp)
 280549c:	b7003626 	beq	r22,fp,2805578 <_malloc_r+0x58c>
 28054a0:	018003c4 	movi	r6,15
 28054a4:	35404b36 	bltu	r6,r21,28055d4 <_malloc_r+0x5e8>
 28054a8:	00800044 	movi	r2,1
 28054ac:	a0800115 	stw	r2,4(r20)
 28054b0:	003fcd06 	br	28053e8 <_malloc_r+0x3fc>
 28054b4:	2808d27a 	srli	r4,r5,9
 28054b8:	2000371e 	bne	r4,zero,2805598 <_malloc_r+0x5ac>
 28054bc:	2808d0fa 	srli	r4,r5,3
 28054c0:	200690fa 	slli	r3,r4,3
 28054c4:	1ad1883a 	add	r8,r3,r11
 28054c8:	41800217 	ldw	r6,8(r8)
 28054cc:	41805b26 	beq	r8,r6,280563c <_malloc_r+0x650>
 28054d0:	30800117 	ldw	r2,4(r6)
 28054d4:	00ffff04 	movi	r3,-4
 28054d8:	10c4703a 	and	r2,r2,r3
 28054dc:	2880022e 	bgeu	r5,r2,28054e8 <_malloc_r+0x4fc>
 28054e0:	31800217 	ldw	r6,8(r6)
 28054e4:	41bffa1e 	bne	r8,r6,28054d0 <_malloc_r+0x4e4>
 28054e8:	32000317 	ldw	r8,12(r6)
 28054ec:	39c00117 	ldw	r7,4(r7)
 28054f0:	82000315 	stw	r8,12(r16)
 28054f4:	81800215 	stw	r6,8(r16)
 28054f8:	0700a074 	movhi	fp,641
 28054fc:	e73a6c04 	addi	fp,fp,-5712
 2805500:	34000315 	stw	r16,12(r6)
 2805504:	44000215 	stw	r16,8(r8)
 2805508:	003f3e06 	br	2805204 <_malloc_r+0x218>
 280550c:	63000044 	addi	r12,r12,1
 2805510:	608000cc 	andi	r2,r12,3
 2805514:	10005d26 	beq	r2,zero,280568c <_malloc_r+0x6a0>
 2805518:	18c00204 	addi	r3,r3,8
 280551c:	003f5106 	br	2805264 <_malloc_r+0x278>
 2805520:	8089883a 	add	r4,r16,r2
 2805524:	003f6d06 	br	28052dc <_malloc_r+0x2f0>
 2805528:	00805504 	movi	r2,340
 280552c:	10c02036 	bltu	r2,r3,28055b0 <_malloc_r+0x5c4>
 2805530:	8804d3fa 	srli	r2,r17,15
 2805534:	11801dc4 	addi	r6,r2,119
 2805538:	300490fa 	slli	r2,r6,3
 280553c:	003ed806 	br	28050a0 <_malloc_r+0xb4>
 2805540:	48c000c4 	addi	r3,r9,3
 2805544:	003f3106 	br	280520c <_malloc_r+0x220>
 2805548:	05c0a074 	movhi	r23,641
 280554c:	bdc77c04 	addi	r23,r23,7664
 2805550:	b8800017 	ldw	r2,0(r23)
 2805554:	988d883a 	add	r6,r19,r2
 2805558:	b9800015 	stw	r6,0(r23)
 280555c:	293fb21e 	bne	r5,r4,2805428 <_malloc_r+0x43c>
 2805560:	2083ffcc 	andi	r2,r4,4095
 2805564:	103fb01e 	bne	r2,zero,2805428 <_malloc_r+0x43c>
 2805568:	e4000217 	ldw	r16,8(fp)
 280556c:	9d45883a 	add	r2,r19,r21
 2805570:	10800054 	ori	r2,r2,1
 2805574:	80800115 	stw	r2,4(r16)
 2805578:	b8c00017 	ldw	r3,0(r23)
 280557c:	d0a71b17 	ldw	r2,-25492(gp)
 2805580:	10c0012e 	bgeu	r2,r3,2805588 <_malloc_r+0x59c>
 2805584:	d0e71b15 	stw	r3,-25492(gp)
 2805588:	d0a71c17 	ldw	r2,-25488(gp)
 280558c:	10ff962e 	bgeu	r2,r3,28053e8 <_malloc_r+0x3fc>
 2805590:	d0e71c15 	stw	r3,-25488(gp)
 2805594:	003f9406 	br	28053e8 <_malloc_r+0x3fc>
 2805598:	00800104 	movi	r2,4
 280559c:	11001e36 	bltu	r2,r4,2805618 <_malloc_r+0x62c>
 28055a0:	2804d1ba 	srli	r2,r5,6
 28055a4:	11000e04 	addi	r4,r2,56
 28055a8:	200690fa 	slli	r3,r4,3
 28055ac:	003fc506 	br	28054c4 <_malloc_r+0x4d8>
 28055b0:	00815504 	movi	r2,1364
 28055b4:	10c01d2e 	bgeu	r2,r3,280562c <_malloc_r+0x640>
 28055b8:	01801f84 	movi	r6,126
 28055bc:	0080fc04 	movi	r2,1008
 28055c0:	003eb706 	br	28050a0 <_malloc_r+0xb4>
 28055c4:	00800204 	movi	r2,8
 28055c8:	10cbc83a 	sub	r5,r2,r3
 28055cc:	2169883a 	add	r20,r4,r5
 28055d0:	003f9e06 	br	280544c <_malloc_r+0x460>
 28055d4:	00bffe04 	movi	r2,-8
 28055d8:	a93ffd04 	addi	r4,r21,-12
 28055dc:	2088703a 	and	r4,r4,r2
 28055e0:	b10b883a 	add	r5,r22,r4
 28055e4:	00c00144 	movi	r3,5
 28055e8:	28c00215 	stw	r3,8(r5)
 28055ec:	28c00115 	stw	r3,4(r5)
 28055f0:	b0800117 	ldw	r2,4(r22)
 28055f4:	1080004c 	andi	r2,r2,1
 28055f8:	2084b03a 	or	r2,r4,r2
 28055fc:	b0800115 	stw	r2,4(r22)
 2805600:	313fdd2e 	bgeu	r6,r4,2805578 <_malloc_r+0x58c>
 2805604:	b1400204 	addi	r5,r22,8
 2805608:	9009883a 	mov	r4,r18
 280560c:	28044640 	call	2804464 <_free_r>
 2805610:	e4000217 	ldw	r16,8(fp)
 2805614:	003fd806 	br	2805578 <_malloc_r+0x58c>
 2805618:	00800504 	movi	r2,20
 280561c:	11001536 	bltu	r2,r4,2805674 <_malloc_r+0x688>
 2805620:	210016c4 	addi	r4,r4,91
 2805624:	200690fa 	slli	r3,r4,3
 2805628:	003fa606 	br	28054c4 <_malloc_r+0x4d8>
 280562c:	8804d4ba 	srli	r2,r17,18
 2805630:	11801f04 	addi	r6,r2,124
 2805634:	300490fa 	slli	r2,r6,3
 2805638:	003e9906 	br	28050a0 <_malloc_r+0xb4>
 280563c:	2009d0ba 	srai	r4,r4,2
 2805640:	0140a074 	movhi	r5,641
 2805644:	297a6c04 	addi	r5,r5,-5712
 2805648:	00c00044 	movi	r3,1
 280564c:	28800117 	ldw	r2,4(r5)
 2805650:	1906983a 	sll	r3,r3,r4
 2805654:	10c4b03a 	or	r2,r2,r3
 2805658:	28800115 	stw	r2,4(r5)
 280565c:	003fa306 	br	28054ec <_malloc_r+0x500>
 2805660:	0027883a 	mov	r19,zero
 2805664:	00c00044 	movi	r3,1
 2805668:	003f8606 	br	2805484 <_malloc_r+0x498>
 280566c:	d1200515 	stw	r4,-32748(gp)
 2805670:	003f7306 	br	2805440 <_malloc_r+0x454>
 2805674:	00801504 	movi	r2,84
 2805678:	11001936 	bltu	r2,r4,28056e0 <_malloc_r+0x6f4>
 280567c:	2804d33a 	srli	r2,r5,12
 2805680:	11001b84 	addi	r4,r2,110
 2805684:	200690fa 	slli	r3,r4,3
 2805688:	003f8e06 	br	28054c4 <_malloc_r+0x4d8>
 280568c:	480b883a 	mov	r5,r9
 2805690:	6807883a 	mov	r3,r13
 2805694:	288000cc 	andi	r2,r5,3
 2805698:	18fffe04 	addi	r3,r3,-8
 280569c:	297fffc4 	addi	r5,r5,-1
 28056a0:	10001526 	beq	r2,zero,28056f8 <_malloc_r+0x70c>
 28056a4:	18800217 	ldw	r2,8(r3)
 28056a8:	10fffa26 	beq	r2,r3,2805694 <_malloc_r+0x6a8>
 28056ac:	2109883a 	add	r4,r4,r4
 28056b0:	393f1e36 	bltu	r7,r4,280532c <_malloc_r+0x340>
 28056b4:	203f1d26 	beq	r4,zero,280532c <_malloc_r+0x340>
 28056b8:	21c4703a 	and	r2,r4,r7
 28056bc:	10000226 	beq	r2,zero,28056c8 <_malloc_r+0x6dc>
 28056c0:	6013883a 	mov	r9,r12
 28056c4:	003ee106 	br	280524c <_malloc_r+0x260>
 28056c8:	2109883a 	add	r4,r4,r4
 28056cc:	3904703a 	and	r2,r7,r4
 28056d0:	63000104 	addi	r12,r12,4
 28056d4:	103ffc26 	beq	r2,zero,28056c8 <_malloc_r+0x6dc>
 28056d8:	6013883a 	mov	r9,r12
 28056dc:	003edb06 	br	280524c <_malloc_r+0x260>
 28056e0:	00805504 	movi	r2,340
 28056e4:	11000836 	bltu	r2,r4,2805708 <_malloc_r+0x71c>
 28056e8:	2804d3fa 	srli	r2,r5,15
 28056ec:	11001dc4 	addi	r4,r2,119
 28056f0:	200690fa 	slli	r3,r4,3
 28056f4:	003f7306 	br	28054c4 <_malloc_r+0x4d8>
 28056f8:	0104303a 	nor	r2,zero,r4
 28056fc:	388e703a 	and	r7,r7,r2
 2805700:	e1c00115 	stw	r7,4(fp)
 2805704:	003fe906 	br	28056ac <_malloc_r+0x6c0>
 2805708:	00815504 	movi	r2,1364
 280570c:	1100032e 	bgeu	r2,r4,280571c <_malloc_r+0x730>
 2805710:	01001f84 	movi	r4,126
 2805714:	00c0fc04 	movi	r3,1008
 2805718:	003f6a06 	br	28054c4 <_malloc_r+0x4d8>
 280571c:	2804d4ba 	srli	r2,r5,18
 2805720:	11001f04 	addi	r4,r2,124
 2805724:	200690fa 	slli	r3,r4,3
 2805728:	003f6606 	br	28054c4 <_malloc_r+0x4d8>

0280572c <memchr>:
 280572c:	008000c4 	movi	r2,3
 2805730:	29403fcc 	andi	r5,r5,255
 2805734:	2007883a 	mov	r3,r4
 2805738:	1180022e 	bgeu	r2,r6,2805744 <memchr+0x18>
 280573c:	2084703a 	and	r2,r4,r2
 2805740:	10000b26 	beq	r2,zero,2805770 <memchr+0x44>
 2805744:	313fffc4 	addi	r4,r6,-1
 2805748:	3000051e 	bne	r6,zero,2805760 <memchr+0x34>
 280574c:	00002c06 	br	2805800 <memchr+0xd4>
 2805750:	213fffc4 	addi	r4,r4,-1
 2805754:	00bfffc4 	movi	r2,-1
 2805758:	18c00044 	addi	r3,r3,1
 280575c:	20802826 	beq	r4,r2,2805800 <memchr+0xd4>
 2805760:	18800003 	ldbu	r2,0(r3)
 2805764:	28bffa1e 	bne	r5,r2,2805750 <memchr+0x24>
 2805768:	1805883a 	mov	r2,r3
 280576c:	f800283a 	ret
 2805770:	0011883a 	mov	r8,zero
 2805774:	0007883a 	mov	r3,zero
 2805778:	01c00104 	movi	r7,4
 280577c:	4004923a 	slli	r2,r8,8
 2805780:	18c00044 	addi	r3,r3,1
 2805784:	1151883a 	add	r8,r2,r5
 2805788:	19fffc1e 	bne	r3,r7,280577c <memchr+0x50>
 280578c:	02bfbff4 	movhi	r10,65279
 2805790:	52bfbfc4 	addi	r10,r10,-257
 2805794:	02602074 	movhi	r9,32897
 2805798:	4a602004 	addi	r9,r9,-32640
 280579c:	02c000c4 	movi	r11,3
 28057a0:	20800017 	ldw	r2,0(r4)
 28057a4:	31bfff04 	addi	r6,r6,-4
 28057a8:	200f883a 	mov	r7,r4
 28057ac:	1204f03a 	xor	r2,r2,r8
 28057b0:	1287883a 	add	r3,r2,r10
 28057b4:	1a46703a 	and	r3,r3,r9
 28057b8:	0084303a 	nor	r2,zero,r2
 28057bc:	10c4703a 	and	r2,r2,r3
 28057c0:	10000b26 	beq	r2,zero,28057f0 <memchr+0xc4>
 28057c4:	20800003 	ldbu	r2,0(r4)
 28057c8:	28800f26 	beq	r5,r2,2805808 <memchr+0xdc>
 28057cc:	20800043 	ldbu	r2,1(r4)
 28057d0:	21c00044 	addi	r7,r4,1
 28057d4:	28800c26 	beq	r5,r2,2805808 <memchr+0xdc>
 28057d8:	20800083 	ldbu	r2,2(r4)
 28057dc:	21c00084 	addi	r7,r4,2
 28057e0:	28800926 	beq	r5,r2,2805808 <memchr+0xdc>
 28057e4:	208000c3 	ldbu	r2,3(r4)
 28057e8:	21c000c4 	addi	r7,r4,3
 28057ec:	28800626 	beq	r5,r2,2805808 <memchr+0xdc>
 28057f0:	21000104 	addi	r4,r4,4
 28057f4:	59bfea36 	bltu	r11,r6,28057a0 <memchr+0x74>
 28057f8:	2007883a 	mov	r3,r4
 28057fc:	003fd106 	br	2805744 <memchr+0x18>
 2805800:	0005883a 	mov	r2,zero
 2805804:	f800283a 	ret
 2805808:	3805883a 	mov	r2,r7
 280580c:	f800283a 	ret

02805810 <memcpy>:
 2805810:	01c003c4 	movi	r7,15
 2805814:	2007883a 	mov	r3,r4
 2805818:	3980032e 	bgeu	r7,r6,2805828 <memcpy+0x18>
 280581c:	2904b03a 	or	r2,r5,r4
 2805820:	108000cc 	andi	r2,r2,3
 2805824:	10000926 	beq	r2,zero,280584c <memcpy+0x3c>
 2805828:	30000626 	beq	r6,zero,2805844 <memcpy+0x34>
 280582c:	30cd883a 	add	r6,r6,r3
 2805830:	28800003 	ldbu	r2,0(r5)
 2805834:	29400044 	addi	r5,r5,1
 2805838:	18800005 	stb	r2,0(r3)
 280583c:	18c00044 	addi	r3,r3,1
 2805840:	30fffb1e 	bne	r6,r3,2805830 <memcpy+0x20>
 2805844:	2005883a 	mov	r2,r4
 2805848:	f800283a 	ret
 280584c:	3811883a 	mov	r8,r7
 2805850:	200f883a 	mov	r7,r4
 2805854:	28c00017 	ldw	r3,0(r5)
 2805858:	31bffc04 	addi	r6,r6,-16
 280585c:	38c00015 	stw	r3,0(r7)
 2805860:	28800117 	ldw	r2,4(r5)
 2805864:	38800115 	stw	r2,4(r7)
 2805868:	28c00217 	ldw	r3,8(r5)
 280586c:	38c00215 	stw	r3,8(r7)
 2805870:	28800317 	ldw	r2,12(r5)
 2805874:	29400404 	addi	r5,r5,16
 2805878:	38800315 	stw	r2,12(r7)
 280587c:	39c00404 	addi	r7,r7,16
 2805880:	41bff436 	bltu	r8,r6,2805854 <memcpy+0x44>
 2805884:	008000c4 	movi	r2,3
 2805888:	1180072e 	bgeu	r2,r6,28058a8 <memcpy+0x98>
 280588c:	1007883a 	mov	r3,r2
 2805890:	28800017 	ldw	r2,0(r5)
 2805894:	31bfff04 	addi	r6,r6,-4
 2805898:	29400104 	addi	r5,r5,4
 280589c:	38800015 	stw	r2,0(r7)
 28058a0:	39c00104 	addi	r7,r7,4
 28058a4:	19bffa36 	bltu	r3,r6,2805890 <memcpy+0x80>
 28058a8:	3807883a 	mov	r3,r7
 28058ac:	003fde06 	br	2805828 <memcpy+0x18>

028058b0 <memmove>:
 28058b0:	2807883a 	mov	r3,r5
 28058b4:	2011883a 	mov	r8,r4
 28058b8:	29000c2e 	bgeu	r5,r4,28058ec <memmove+0x3c>
 28058bc:	298f883a 	add	r7,r5,r6
 28058c0:	21c00a2e 	bgeu	r4,r7,28058ec <memmove+0x3c>
 28058c4:	30000726 	beq	r6,zero,28058e4 <memmove+0x34>
 28058c8:	2187883a 	add	r3,r4,r6
 28058cc:	198dc83a 	sub	r6,r3,r6
 28058d0:	39ffffc4 	addi	r7,r7,-1
 28058d4:	38800003 	ldbu	r2,0(r7)
 28058d8:	18ffffc4 	addi	r3,r3,-1
 28058dc:	18800005 	stb	r2,0(r3)
 28058e0:	19bffb1e 	bne	r3,r6,28058d0 <memmove+0x20>
 28058e4:	2005883a 	mov	r2,r4
 28058e8:	f800283a 	ret
 28058ec:	01c003c4 	movi	r7,15
 28058f0:	39800a36 	bltu	r7,r6,280591c <memmove+0x6c>
 28058f4:	303ffb26 	beq	r6,zero,28058e4 <memmove+0x34>
 28058f8:	400f883a 	mov	r7,r8
 28058fc:	320d883a 	add	r6,r6,r8
 2805900:	28800003 	ldbu	r2,0(r5)
 2805904:	29400044 	addi	r5,r5,1
 2805908:	38800005 	stb	r2,0(r7)
 280590c:	39c00044 	addi	r7,r7,1
 2805910:	39bffb1e 	bne	r7,r6,2805900 <memmove+0x50>
 2805914:	2005883a 	mov	r2,r4
 2805918:	f800283a 	ret
 280591c:	1904b03a 	or	r2,r3,r4
 2805920:	108000cc 	andi	r2,r2,3
 2805924:	103ff31e 	bne	r2,zero,28058f4 <memmove+0x44>
 2805928:	3811883a 	mov	r8,r7
 280592c:	180b883a 	mov	r5,r3
 2805930:	200f883a 	mov	r7,r4
 2805934:	28c00017 	ldw	r3,0(r5)
 2805938:	31bffc04 	addi	r6,r6,-16
 280593c:	38c00015 	stw	r3,0(r7)
 2805940:	28800117 	ldw	r2,4(r5)
 2805944:	38800115 	stw	r2,4(r7)
 2805948:	28c00217 	ldw	r3,8(r5)
 280594c:	38c00215 	stw	r3,8(r7)
 2805950:	28800317 	ldw	r2,12(r5)
 2805954:	29400404 	addi	r5,r5,16
 2805958:	38800315 	stw	r2,12(r7)
 280595c:	39c00404 	addi	r7,r7,16
 2805960:	41bff436 	bltu	r8,r6,2805934 <memmove+0x84>
 2805964:	008000c4 	movi	r2,3
 2805968:	1180072e 	bgeu	r2,r6,2805988 <memmove+0xd8>
 280596c:	1007883a 	mov	r3,r2
 2805970:	28800017 	ldw	r2,0(r5)
 2805974:	31bfff04 	addi	r6,r6,-4
 2805978:	29400104 	addi	r5,r5,4
 280597c:	38800015 	stw	r2,0(r7)
 2805980:	39c00104 	addi	r7,r7,4
 2805984:	19bffa36 	bltu	r3,r6,2805970 <memmove+0xc0>
 2805988:	3811883a 	mov	r8,r7
 280598c:	003fd906 	br	28058f4 <memmove+0x44>

02805990 <memset>:
 2805990:	008000c4 	movi	r2,3
 2805994:	29403fcc 	andi	r5,r5,255
 2805998:	2007883a 	mov	r3,r4
 280599c:	1180022e 	bgeu	r2,r6,28059a8 <memset+0x18>
 28059a0:	2084703a 	and	r2,r4,r2
 28059a4:	10000826 	beq	r2,zero,28059c8 <memset+0x38>
 28059a8:	30000526 	beq	r6,zero,28059c0 <memset+0x30>
 28059ac:	2805883a 	mov	r2,r5
 28059b0:	30cd883a 	add	r6,r6,r3
 28059b4:	18800005 	stb	r2,0(r3)
 28059b8:	18c00044 	addi	r3,r3,1
 28059bc:	19bffd1e 	bne	r3,r6,28059b4 <memset+0x24>
 28059c0:	2005883a 	mov	r2,r4
 28059c4:	f800283a 	ret
 28059c8:	2804923a 	slli	r2,r5,8
 28059cc:	020003c4 	movi	r8,15
 28059d0:	200f883a 	mov	r7,r4
 28059d4:	2884b03a 	or	r2,r5,r2
 28059d8:	1006943a 	slli	r3,r2,16
 28059dc:	10c6b03a 	or	r3,r2,r3
 28059e0:	41800a2e 	bgeu	r8,r6,2805a0c <memset+0x7c>
 28059e4:	4005883a 	mov	r2,r8
 28059e8:	31bffc04 	addi	r6,r6,-16
 28059ec:	38c00015 	stw	r3,0(r7)
 28059f0:	38c00115 	stw	r3,4(r7)
 28059f4:	38c00215 	stw	r3,8(r7)
 28059f8:	38c00315 	stw	r3,12(r7)
 28059fc:	39c00404 	addi	r7,r7,16
 2805a00:	11bff936 	bltu	r2,r6,28059e8 <memset+0x58>
 2805a04:	008000c4 	movi	r2,3
 2805a08:	1180052e 	bgeu	r2,r6,2805a20 <memset+0x90>
 2805a0c:	31bfff04 	addi	r6,r6,-4
 2805a10:	008000c4 	movi	r2,3
 2805a14:	38c00015 	stw	r3,0(r7)
 2805a18:	39c00104 	addi	r7,r7,4
 2805a1c:	11bffb36 	bltu	r2,r6,2805a0c <memset+0x7c>
 2805a20:	3807883a 	mov	r3,r7
 2805a24:	003fe006 	br	28059a8 <memset+0x18>

02805a28 <_Bfree>:
 2805a28:	28000826 	beq	r5,zero,2805a4c <_Bfree+0x24>
 2805a2c:	28800117 	ldw	r2,4(r5)
 2805a30:	21001317 	ldw	r4,76(r4)
 2805a34:	1085883a 	add	r2,r2,r2
 2805a38:	1085883a 	add	r2,r2,r2
 2805a3c:	1105883a 	add	r2,r2,r4
 2805a40:	10c00017 	ldw	r3,0(r2)
 2805a44:	28c00015 	stw	r3,0(r5)
 2805a48:	11400015 	stw	r5,0(r2)
 2805a4c:	f800283a 	ret

02805a50 <__hi0bits>:
 2805a50:	20bfffec 	andhi	r2,r4,65535
 2805a54:	10001426 	beq	r2,zero,2805aa8 <__hi0bits+0x58>
 2805a58:	0007883a 	mov	r3,zero
 2805a5c:	20bfc02c 	andhi	r2,r4,65280
 2805a60:	1000021e 	bne	r2,zero,2805a6c <__hi0bits+0x1c>
 2805a64:	2008923a 	slli	r4,r4,8
 2805a68:	18c00204 	addi	r3,r3,8
 2805a6c:	20bc002c 	andhi	r2,r4,61440
 2805a70:	1000021e 	bne	r2,zero,2805a7c <__hi0bits+0x2c>
 2805a74:	2008913a 	slli	r4,r4,4
 2805a78:	18c00104 	addi	r3,r3,4
 2805a7c:	20b0002c 	andhi	r2,r4,49152
 2805a80:	1000031e 	bne	r2,zero,2805a90 <__hi0bits+0x40>
 2805a84:	2105883a 	add	r2,r4,r4
 2805a88:	18c00084 	addi	r3,r3,2
 2805a8c:	1089883a 	add	r4,r2,r2
 2805a90:	20000316 	blt	r4,zero,2805aa0 <__hi0bits+0x50>
 2805a94:	2090002c 	andhi	r2,r4,16384
 2805a98:	10000626 	beq	r2,zero,2805ab4 <__hi0bits+0x64>
 2805a9c:	18c00044 	addi	r3,r3,1
 2805aa0:	1805883a 	mov	r2,r3
 2805aa4:	f800283a 	ret
 2805aa8:	2008943a 	slli	r4,r4,16
 2805aac:	00c00404 	movi	r3,16
 2805ab0:	003fea06 	br	2805a5c <__hi0bits+0xc>
 2805ab4:	00c00804 	movi	r3,32
 2805ab8:	1805883a 	mov	r2,r3
 2805abc:	f800283a 	ret

02805ac0 <__lo0bits>:
 2805ac0:	20c00017 	ldw	r3,0(r4)
 2805ac4:	188001cc 	andi	r2,r3,7
 2805ac8:	10000a26 	beq	r2,zero,2805af4 <__lo0bits+0x34>
 2805acc:	1880004c 	andi	r2,r3,1
 2805ad0:	1005003a 	cmpeq	r2,r2,zero
 2805ad4:	10002126 	beq	r2,zero,2805b5c <__lo0bits+0x9c>
 2805ad8:	1880008c 	andi	r2,r3,2
 2805adc:	1000251e 	bne	r2,zero,2805b74 <__lo0bits+0xb4>
 2805ae0:	1804d0ba 	srli	r2,r3,2
 2805ae4:	01400084 	movi	r5,2
 2805ae8:	20800015 	stw	r2,0(r4)
 2805aec:	2805883a 	mov	r2,r5
 2805af0:	f800283a 	ret
 2805af4:	18bfffcc 	andi	r2,r3,65535
 2805af8:	10001526 	beq	r2,zero,2805b50 <__lo0bits+0x90>
 2805afc:	000b883a 	mov	r5,zero
 2805b00:	18803fcc 	andi	r2,r3,255
 2805b04:	1000021e 	bne	r2,zero,2805b10 <__lo0bits+0x50>
 2805b08:	1806d23a 	srli	r3,r3,8
 2805b0c:	29400204 	addi	r5,r5,8
 2805b10:	188003cc 	andi	r2,r3,15
 2805b14:	1000021e 	bne	r2,zero,2805b20 <__lo0bits+0x60>
 2805b18:	1806d13a 	srli	r3,r3,4
 2805b1c:	29400104 	addi	r5,r5,4
 2805b20:	188000cc 	andi	r2,r3,3
 2805b24:	1000021e 	bne	r2,zero,2805b30 <__lo0bits+0x70>
 2805b28:	1806d0ba 	srli	r3,r3,2
 2805b2c:	29400084 	addi	r5,r5,2
 2805b30:	1880004c 	andi	r2,r3,1
 2805b34:	1000031e 	bne	r2,zero,2805b44 <__lo0bits+0x84>
 2805b38:	1806d07a 	srli	r3,r3,1
 2805b3c:	18000a26 	beq	r3,zero,2805b68 <__lo0bits+0xa8>
 2805b40:	29400044 	addi	r5,r5,1
 2805b44:	2805883a 	mov	r2,r5
 2805b48:	20c00015 	stw	r3,0(r4)
 2805b4c:	f800283a 	ret
 2805b50:	1806d43a 	srli	r3,r3,16
 2805b54:	01400404 	movi	r5,16
 2805b58:	003fe906 	br	2805b00 <__lo0bits+0x40>
 2805b5c:	000b883a 	mov	r5,zero
 2805b60:	2805883a 	mov	r2,r5
 2805b64:	f800283a 	ret
 2805b68:	01400804 	movi	r5,32
 2805b6c:	2805883a 	mov	r2,r5
 2805b70:	f800283a 	ret
 2805b74:	1804d07a 	srli	r2,r3,1
 2805b78:	01400044 	movi	r5,1
 2805b7c:	20800015 	stw	r2,0(r4)
 2805b80:	003fda06 	br	2805aec <__lo0bits+0x2c>

02805b84 <__mcmp>:
 2805b84:	20800417 	ldw	r2,16(r4)
 2805b88:	28c00417 	ldw	r3,16(r5)
 2805b8c:	10cfc83a 	sub	r7,r2,r3
 2805b90:	38000c1e 	bne	r7,zero,2805bc4 <__mcmp+0x40>
 2805b94:	18c5883a 	add	r2,r3,r3
 2805b98:	1085883a 	add	r2,r2,r2
 2805b9c:	10c00504 	addi	r3,r2,20
 2805ba0:	21000504 	addi	r4,r4,20
 2805ba4:	28cb883a 	add	r5,r5,r3
 2805ba8:	2085883a 	add	r2,r4,r2
 2805bac:	10bfff04 	addi	r2,r2,-4
 2805bb0:	297fff04 	addi	r5,r5,-4
 2805bb4:	11800017 	ldw	r6,0(r2)
 2805bb8:	28c00017 	ldw	r3,0(r5)
 2805bbc:	30c0031e 	bne	r6,r3,2805bcc <__mcmp+0x48>
 2805bc0:	20bffa36 	bltu	r4,r2,2805bac <__mcmp+0x28>
 2805bc4:	3805883a 	mov	r2,r7
 2805bc8:	f800283a 	ret
 2805bcc:	30c00336 	bltu	r6,r3,2805bdc <__mcmp+0x58>
 2805bd0:	01c00044 	movi	r7,1
 2805bd4:	3805883a 	mov	r2,r7
 2805bd8:	f800283a 	ret
 2805bdc:	01ffffc4 	movi	r7,-1
 2805be0:	003ff806 	br	2805bc4 <__mcmp+0x40>

02805be4 <__ulp>:
 2805be4:	295ffc2c 	andhi	r5,r5,32752
 2805be8:	013f3034 	movhi	r4,64704
 2805bec:	290b883a 	add	r5,r5,r4
 2805bf0:	0145c83a 	sub	r2,zero,r5
 2805bf4:	1007d53a 	srai	r3,r2,20
 2805bf8:	000d883a 	mov	r6,zero
 2805bfc:	0140040e 	bge	zero,r5,2805c10 <__ulp+0x2c>
 2805c00:	280f883a 	mov	r7,r5
 2805c04:	3807883a 	mov	r3,r7
 2805c08:	3005883a 	mov	r2,r6
 2805c0c:	f800283a 	ret
 2805c10:	008004c4 	movi	r2,19
 2805c14:	193ffb04 	addi	r4,r3,-20
 2805c18:	10c00c0e 	bge	r2,r3,2805c4c <__ulp+0x68>
 2805c1c:	008007c4 	movi	r2,31
 2805c20:	1107c83a 	sub	r3,r2,r4
 2805c24:	00800784 	movi	r2,30
 2805c28:	01400044 	movi	r5,1
 2805c2c:	11000216 	blt	r2,r4,2805c38 <__ulp+0x54>
 2805c30:	00800044 	movi	r2,1
 2805c34:	10ca983a 	sll	r5,r2,r3
 2805c38:	000f883a 	mov	r7,zero
 2805c3c:	280d883a 	mov	r6,r5
 2805c40:	3807883a 	mov	r3,r7
 2805c44:	3005883a 	mov	r2,r6
 2805c48:	f800283a 	ret
 2805c4c:	00800234 	movhi	r2,8
 2805c50:	10cfd83a 	sra	r7,r2,r3
 2805c54:	000d883a 	mov	r6,zero
 2805c58:	3005883a 	mov	r2,r6
 2805c5c:	3807883a 	mov	r3,r7
 2805c60:	f800283a 	ret

02805c64 <__b2d>:
 2805c64:	20800417 	ldw	r2,16(r4)
 2805c68:	defff904 	addi	sp,sp,-28
 2805c6c:	dd000415 	stw	r20,16(sp)
 2805c70:	1085883a 	add	r2,r2,r2
 2805c74:	25000504 	addi	r20,r4,20
 2805c78:	1085883a 	add	r2,r2,r2
 2805c7c:	dc000015 	stw	r16,0(sp)
 2805c80:	a0a1883a 	add	r16,r20,r2
 2805c84:	dd400515 	stw	r21,20(sp)
 2805c88:	857fff17 	ldw	r21,-4(r16)
 2805c8c:	dc400115 	stw	r17,4(sp)
 2805c90:	dfc00615 	stw	ra,24(sp)
 2805c94:	a809883a 	mov	r4,r21
 2805c98:	2823883a 	mov	r17,r5
 2805c9c:	dcc00315 	stw	r19,12(sp)
 2805ca0:	dc800215 	stw	r18,8(sp)
 2805ca4:	2805a500 	call	2805a50 <__hi0bits>
 2805ca8:	100b883a 	mov	r5,r2
 2805cac:	00800804 	movi	r2,32
 2805cb0:	1145c83a 	sub	r2,r2,r5
 2805cb4:	88800015 	stw	r2,0(r17)
 2805cb8:	00800284 	movi	r2,10
 2805cbc:	80ffff04 	addi	r3,r16,-4
 2805cc0:	11401416 	blt	r2,r5,2805d14 <__b2d+0xb0>
 2805cc4:	008002c4 	movi	r2,11
 2805cc8:	1149c83a 	sub	r4,r2,r5
 2805ccc:	a0c02736 	bltu	r20,r3,2805d6c <__b2d+0x108>
 2805cd0:	000d883a 	mov	r6,zero
 2805cd4:	28800544 	addi	r2,r5,21
 2805cd8:	a906d83a 	srl	r3,r21,r4
 2805cdc:	a884983a 	sll	r2,r21,r2
 2805ce0:	1ccffc34 	orhi	r19,r3,16368
 2805ce4:	11a4b03a 	or	r18,r2,r6
 2805ce8:	9005883a 	mov	r2,r18
 2805cec:	9807883a 	mov	r3,r19
 2805cf0:	dfc00617 	ldw	ra,24(sp)
 2805cf4:	dd400517 	ldw	r21,20(sp)
 2805cf8:	dd000417 	ldw	r20,16(sp)
 2805cfc:	dcc00317 	ldw	r19,12(sp)
 2805d00:	dc800217 	ldw	r18,8(sp)
 2805d04:	dc400117 	ldw	r17,4(sp)
 2805d08:	dc000017 	ldw	r16,0(sp)
 2805d0c:	dec00704 	addi	sp,sp,28
 2805d10:	f800283a 	ret
 2805d14:	a0c00e36 	bltu	r20,r3,2805d50 <__b2d+0xec>
 2805d18:	293ffd44 	addi	r4,r5,-11
 2805d1c:	000d883a 	mov	r6,zero
 2805d20:	20000f26 	beq	r4,zero,2805d60 <__b2d+0xfc>
 2805d24:	00800804 	movi	r2,32
 2805d28:	110bc83a 	sub	r5,r2,r4
 2805d2c:	a0c01236 	bltu	r20,r3,2805d78 <__b2d+0x114>
 2805d30:	000f883a 	mov	r7,zero
 2805d34:	a904983a 	sll	r2,r21,r4
 2805d38:	3146d83a 	srl	r3,r6,r5
 2805d3c:	3108983a 	sll	r4,r6,r4
 2805d40:	108ffc34 	orhi	r2,r2,16368
 2805d44:	18a6b03a 	or	r19,r3,r2
 2805d48:	3924b03a 	or	r18,r7,r4
 2805d4c:	003fe606 	br	2805ce8 <__b2d+0x84>
 2805d50:	293ffd44 	addi	r4,r5,-11
 2805d54:	81bffe17 	ldw	r6,-8(r16)
 2805d58:	80fffe04 	addi	r3,r16,-8
 2805d5c:	203ff11e 	bne	r4,zero,2805d24 <__b2d+0xc0>
 2805d60:	accffc34 	orhi	r19,r21,16368
 2805d64:	3025883a 	mov	r18,r6
 2805d68:	003fdf06 	br	2805ce8 <__b2d+0x84>
 2805d6c:	18bfff17 	ldw	r2,-4(r3)
 2805d70:	110cd83a 	srl	r6,r2,r4
 2805d74:	003fd706 	br	2805cd4 <__b2d+0x70>
 2805d78:	18bfff17 	ldw	r2,-4(r3)
 2805d7c:	114ed83a 	srl	r7,r2,r5
 2805d80:	003fec06 	br	2805d34 <__b2d+0xd0>

02805d84 <__ratio>:
 2805d84:	defff904 	addi	sp,sp,-28
 2805d88:	dc400215 	stw	r17,8(sp)
 2805d8c:	2823883a 	mov	r17,r5
 2805d90:	d80b883a 	mov	r5,sp
 2805d94:	dfc00615 	stw	ra,24(sp)
 2805d98:	dd000515 	stw	r20,20(sp)
 2805d9c:	dcc00415 	stw	r19,16(sp)
 2805da0:	dc800315 	stw	r18,12(sp)
 2805da4:	2025883a 	mov	r18,r4
 2805da8:	2805c640 	call	2805c64 <__b2d>
 2805dac:	8809883a 	mov	r4,r17
 2805db0:	d9400104 	addi	r5,sp,4
 2805db4:	1027883a 	mov	r19,r2
 2805db8:	1829883a 	mov	r20,r3
 2805dbc:	2805c640 	call	2805c64 <__b2d>
 2805dc0:	89000417 	ldw	r4,16(r17)
 2805dc4:	91c00417 	ldw	r7,16(r18)
 2805dc8:	d9800117 	ldw	r6,4(sp)
 2805dcc:	180b883a 	mov	r5,r3
 2805dd0:	390fc83a 	sub	r7,r7,r4
 2805dd4:	1009883a 	mov	r4,r2
 2805dd8:	d8800017 	ldw	r2,0(sp)
 2805ddc:	380e917a 	slli	r7,r7,5
 2805de0:	2011883a 	mov	r8,r4
 2805de4:	1185c83a 	sub	r2,r2,r6
 2805de8:	11c5883a 	add	r2,r2,r7
 2805dec:	1006953a 	slli	r3,r2,20
 2805df0:	2813883a 	mov	r9,r5
 2805df4:	00800d0e 	bge	zero,r2,2805e2c <__ratio+0xa8>
 2805df8:	1d29883a 	add	r20,r3,r20
 2805dfc:	a00b883a 	mov	r5,r20
 2805e00:	480f883a 	mov	r7,r9
 2805e04:	9809883a 	mov	r4,r19
 2805e08:	400d883a 	mov	r6,r8
 2805e0c:	2808dcc0 	call	2808dcc <__divdf3>
 2805e10:	dfc00617 	ldw	ra,24(sp)
 2805e14:	dd000517 	ldw	r20,20(sp)
 2805e18:	dcc00417 	ldw	r19,16(sp)
 2805e1c:	dc800317 	ldw	r18,12(sp)
 2805e20:	dc400217 	ldw	r17,8(sp)
 2805e24:	dec00704 	addi	sp,sp,28
 2805e28:	f800283a 	ret
 2805e2c:	28d3c83a 	sub	r9,r5,r3
 2805e30:	003ff206 	br	2805dfc <__ratio+0x78>

02805e34 <_mprec_log10>:
 2805e34:	defffe04 	addi	sp,sp,-8
 2805e38:	008005c4 	movi	r2,23
 2805e3c:	dc000015 	stw	r16,0(sp)
 2805e40:	dfc00115 	stw	ra,4(sp)
 2805e44:	2021883a 	mov	r16,r4
 2805e48:	11000c16 	blt	r2,r4,2805e7c <_mprec_log10+0x48>
 2805e4c:	200490fa 	slli	r2,r4,3
 2805e50:	00c0a074 	movhi	r3,641
 2805e54:	18f8ca04 	addi	r3,r3,-7384
 2805e58:	10c5883a 	add	r2,r2,r3
 2805e5c:	12400117 	ldw	r9,4(r2)
 2805e60:	12000017 	ldw	r8,0(r2)
 2805e64:	4807883a 	mov	r3,r9
 2805e68:	4005883a 	mov	r2,r8
 2805e6c:	dfc00117 	ldw	ra,4(sp)
 2805e70:	dc000017 	ldw	r16,0(sp)
 2805e74:	dec00204 	addi	sp,sp,8
 2805e78:	f800283a 	ret
 2805e7c:	0011883a 	mov	r8,zero
 2805e80:	024ffc34 	movhi	r9,16368
 2805e84:	0005883a 	mov	r2,zero
 2805e88:	00d00934 	movhi	r3,16420
 2805e8c:	480b883a 	mov	r5,r9
 2805e90:	4009883a 	mov	r4,r8
 2805e94:	180f883a 	mov	r7,r3
 2805e98:	100d883a 	mov	r6,r2
 2805e9c:	2808a080 	call	2808a08 <__muldf3>
 2805ea0:	843fffc4 	addi	r16,r16,-1
 2805ea4:	1011883a 	mov	r8,r2
 2805ea8:	1813883a 	mov	r9,r3
 2805eac:	803ff51e 	bne	r16,zero,2805e84 <_mprec_log10+0x50>
 2805eb0:	4005883a 	mov	r2,r8
 2805eb4:	4807883a 	mov	r3,r9
 2805eb8:	dfc00117 	ldw	ra,4(sp)
 2805ebc:	dc000017 	ldw	r16,0(sp)
 2805ec0:	dec00204 	addi	sp,sp,8
 2805ec4:	f800283a 	ret

02805ec8 <__copybits>:
 2805ec8:	297fffc4 	addi	r5,r5,-1
 2805ecc:	30800417 	ldw	r2,16(r6)
 2805ed0:	280bd17a 	srai	r5,r5,5
 2805ed4:	31800504 	addi	r6,r6,20
 2805ed8:	1085883a 	add	r2,r2,r2
 2805edc:	294b883a 	add	r5,r5,r5
 2805ee0:	294b883a 	add	r5,r5,r5
 2805ee4:	1085883a 	add	r2,r2,r2
 2805ee8:	290b883a 	add	r5,r5,r4
 2805eec:	3087883a 	add	r3,r6,r2
 2805ef0:	29400104 	addi	r5,r5,4
 2805ef4:	30c0052e 	bgeu	r6,r3,2805f0c <__copybits+0x44>
 2805ef8:	30800017 	ldw	r2,0(r6)
 2805efc:	31800104 	addi	r6,r6,4
 2805f00:	20800015 	stw	r2,0(r4)
 2805f04:	21000104 	addi	r4,r4,4
 2805f08:	30fffb36 	bltu	r6,r3,2805ef8 <__copybits+0x30>
 2805f0c:	2140032e 	bgeu	r4,r5,2805f1c <__copybits+0x54>
 2805f10:	20000015 	stw	zero,0(r4)
 2805f14:	21000104 	addi	r4,r4,4
 2805f18:	217ffd36 	bltu	r4,r5,2805f10 <__copybits+0x48>
 2805f1c:	f800283a 	ret

02805f20 <__any_on>:
 2805f20:	20800417 	ldw	r2,16(r4)
 2805f24:	2807d17a 	srai	r3,r5,5
 2805f28:	21000504 	addi	r4,r4,20
 2805f2c:	10c00d0e 	bge	r2,r3,2805f64 <__any_on+0x44>
 2805f30:	1085883a 	add	r2,r2,r2
 2805f34:	1085883a 	add	r2,r2,r2
 2805f38:	208d883a 	add	r6,r4,r2
 2805f3c:	2180182e 	bgeu	r4,r6,2805fa0 <__any_on+0x80>
 2805f40:	30bfff17 	ldw	r2,-4(r6)
 2805f44:	30ffff04 	addi	r3,r6,-4
 2805f48:	1000041e 	bne	r2,zero,2805f5c <__any_on+0x3c>
 2805f4c:	20c0142e 	bgeu	r4,r3,2805fa0 <__any_on+0x80>
 2805f50:	18ffff04 	addi	r3,r3,-4
 2805f54:	18800017 	ldw	r2,0(r3)
 2805f58:	103ffc26 	beq	r2,zero,2805f4c <__any_on+0x2c>
 2805f5c:	00800044 	movi	r2,1
 2805f60:	f800283a 	ret
 2805f64:	18800a0e 	bge	r3,r2,2805f90 <__any_on+0x70>
 2805f68:	294007cc 	andi	r5,r5,31
 2805f6c:	28000826 	beq	r5,zero,2805f90 <__any_on+0x70>
 2805f70:	18c5883a 	add	r2,r3,r3
 2805f74:	1085883a 	add	r2,r2,r2
 2805f78:	208d883a 	add	r6,r4,r2
 2805f7c:	30c00017 	ldw	r3,0(r6)
 2805f80:	1944d83a 	srl	r2,r3,r5
 2805f84:	1144983a 	sll	r2,r2,r5
 2805f88:	18bff41e 	bne	r3,r2,2805f5c <__any_on+0x3c>
 2805f8c:	003feb06 	br	2805f3c <__any_on+0x1c>
 2805f90:	18c5883a 	add	r2,r3,r3
 2805f94:	1085883a 	add	r2,r2,r2
 2805f98:	208d883a 	add	r6,r4,r2
 2805f9c:	003fe706 	br	2805f3c <__any_on+0x1c>
 2805fa0:	0005883a 	mov	r2,zero
 2805fa4:	f800283a 	ret

02805fa8 <_Balloc>:
 2805fa8:	20c01317 	ldw	r3,76(r4)
 2805fac:	defffb04 	addi	sp,sp,-20
 2805fb0:	dcc00315 	stw	r19,12(sp)
 2805fb4:	dc800215 	stw	r18,8(sp)
 2805fb8:	dfc00415 	stw	ra,16(sp)
 2805fbc:	2825883a 	mov	r18,r5
 2805fc0:	dc400115 	stw	r17,4(sp)
 2805fc4:	dc000015 	stw	r16,0(sp)
 2805fc8:	2027883a 	mov	r19,r4
 2805fcc:	01800404 	movi	r6,16
 2805fd0:	01400104 	movi	r5,4
 2805fd4:	18001726 	beq	r3,zero,2806034 <_Balloc+0x8c>
 2805fd8:	01400044 	movi	r5,1
 2805fdc:	9485883a 	add	r2,r18,r18
 2805fe0:	2ca2983a 	sll	r17,r5,r18
 2805fe4:	1085883a 	add	r2,r2,r2
 2805fe8:	10c7883a 	add	r3,r2,r3
 2805fec:	1c000017 	ldw	r16,0(r3)
 2805ff0:	8c4d883a 	add	r6,r17,r17
 2805ff4:	318d883a 	add	r6,r6,r6
 2805ff8:	9809883a 	mov	r4,r19
 2805ffc:	31800504 	addi	r6,r6,20
 2806000:	80001226 	beq	r16,zero,280604c <_Balloc+0xa4>
 2806004:	80800017 	ldw	r2,0(r16)
 2806008:	18800015 	stw	r2,0(r3)
 280600c:	80000415 	stw	zero,16(r16)
 2806010:	80000315 	stw	zero,12(r16)
 2806014:	8005883a 	mov	r2,r16
 2806018:	dfc00417 	ldw	ra,16(sp)
 280601c:	dcc00317 	ldw	r19,12(sp)
 2806020:	dc800217 	ldw	r18,8(sp)
 2806024:	dc400117 	ldw	r17,4(sp)
 2806028:	dc000017 	ldw	r16,0(sp)
 280602c:	dec00504 	addi	sp,sp,20
 2806030:	f800283a 	ret
 2806034:	28074080 	call	2807408 <_calloc_r>
 2806038:	1007883a 	mov	r3,r2
 280603c:	0021883a 	mov	r16,zero
 2806040:	98801315 	stw	r2,76(r19)
 2806044:	103fe41e 	bne	r2,zero,2805fd8 <_Balloc+0x30>
 2806048:	003ff206 	br	2806014 <_Balloc+0x6c>
 280604c:	28074080 	call	2807408 <_calloc_r>
 2806050:	103ff026 	beq	r2,zero,2806014 <_Balloc+0x6c>
 2806054:	1021883a 	mov	r16,r2
 2806058:	14800115 	stw	r18,4(r2)
 280605c:	14400215 	stw	r17,8(r2)
 2806060:	003fea06 	br	280600c <_Balloc+0x64>

02806064 <__d2b>:
 2806064:	defff504 	addi	sp,sp,-44
 2806068:	dcc00515 	stw	r19,20(sp)
 280606c:	04c00044 	movi	r19,1
 2806070:	dc000215 	stw	r16,8(sp)
 2806074:	2821883a 	mov	r16,r5
 2806078:	980b883a 	mov	r5,r19
 280607c:	ddc00915 	stw	r23,36(sp)
 2806080:	dd800815 	stw	r22,32(sp)
 2806084:	dd400715 	stw	r21,28(sp)
 2806088:	dd000615 	stw	r20,24(sp)
 280608c:	dc800415 	stw	r18,16(sp)
 2806090:	dc400315 	stw	r17,12(sp)
 2806094:	dfc00a15 	stw	ra,40(sp)
 2806098:	3023883a 	mov	r17,r6
 280609c:	382d883a 	mov	r22,r7
 28060a0:	ddc00b17 	ldw	r23,44(sp)
 28060a4:	2805fa80 	call	2805fa8 <_Balloc>
 28060a8:	1025883a 	mov	r18,r2
 28060ac:	00a00034 	movhi	r2,32768
 28060b0:	10bfffc4 	addi	r2,r2,-1
 28060b4:	8888703a 	and	r4,r17,r2
 28060b8:	202ad53a 	srli	r21,r4,20
 28060bc:	00800434 	movhi	r2,16
 28060c0:	10bfffc4 	addi	r2,r2,-1
 28060c4:	8886703a 	and	r3,r17,r2
 28060c8:	a829003a 	cmpeq	r20,r21,zero
 28060cc:	800b883a 	mov	r5,r16
 28060d0:	d8c00115 	stw	r3,4(sp)
 28060d4:	94000504 	addi	r16,r18,20
 28060d8:	a000021e 	bne	r20,zero,28060e4 <__d2b+0x80>
 28060dc:	18c00434 	orhi	r3,r3,16
 28060e0:	d8c00115 	stw	r3,4(sp)
 28060e4:	28002726 	beq	r5,zero,2806184 <__d2b+0x120>
 28060e8:	d809883a 	mov	r4,sp
 28060ec:	d9400015 	stw	r5,0(sp)
 28060f0:	2805ac00 	call	2805ac0 <__lo0bits>
 28060f4:	100d883a 	mov	r6,r2
 28060f8:	10003526 	beq	r2,zero,28061d0 <__d2b+0x16c>
 28060fc:	d8c00117 	ldw	r3,4(sp)
 2806100:	00800804 	movi	r2,32
 2806104:	1185c83a 	sub	r2,r2,r6
 2806108:	d9000017 	ldw	r4,0(sp)
 280610c:	1886983a 	sll	r3,r3,r2
 2806110:	1906b03a 	or	r3,r3,r4
 2806114:	90c00515 	stw	r3,20(r18)
 2806118:	d8c00117 	ldw	r3,4(sp)
 280611c:	1986d83a 	srl	r3,r3,r6
 2806120:	d8c00115 	stw	r3,4(sp)
 2806124:	180b003a 	cmpeq	r5,r3,zero
 2806128:	00800084 	movi	r2,2
 280612c:	114bc83a 	sub	r5,r2,r5
 2806130:	80c00115 	stw	r3,4(r16)
 2806134:	91400415 	stw	r5,16(r18)
 2806138:	a0001a1e 	bne	r20,zero,28061a4 <__d2b+0x140>
 280613c:	3545883a 	add	r2,r6,r21
 2806140:	10bef344 	addi	r2,r2,-1075
 2806144:	00c00d44 	movi	r3,53
 2806148:	b0800015 	stw	r2,0(r22)
 280614c:	1987c83a 	sub	r3,r3,r6
 2806150:	b8c00015 	stw	r3,0(r23)
 2806154:	9005883a 	mov	r2,r18
 2806158:	dfc00a17 	ldw	ra,40(sp)
 280615c:	ddc00917 	ldw	r23,36(sp)
 2806160:	dd800817 	ldw	r22,32(sp)
 2806164:	dd400717 	ldw	r21,28(sp)
 2806168:	dd000617 	ldw	r20,24(sp)
 280616c:	dcc00517 	ldw	r19,20(sp)
 2806170:	dc800417 	ldw	r18,16(sp)
 2806174:	dc400317 	ldw	r17,12(sp)
 2806178:	dc000217 	ldw	r16,8(sp)
 280617c:	dec00b04 	addi	sp,sp,44
 2806180:	f800283a 	ret
 2806184:	d9000104 	addi	r4,sp,4
 2806188:	2805ac00 	call	2805ac0 <__lo0bits>
 280618c:	11800804 	addi	r6,r2,32
 2806190:	d8800117 	ldw	r2,4(sp)
 2806194:	94c00415 	stw	r19,16(r18)
 2806198:	980b883a 	mov	r5,r19
 280619c:	90800515 	stw	r2,20(r18)
 28061a0:	a03fe626 	beq	r20,zero,280613c <__d2b+0xd8>
 28061a4:	2945883a 	add	r2,r5,r5
 28061a8:	1085883a 	add	r2,r2,r2
 28061ac:	1405883a 	add	r2,r2,r16
 28061b0:	113fff17 	ldw	r4,-4(r2)
 28061b4:	30fef384 	addi	r3,r6,-1074
 28061b8:	2820917a 	slli	r16,r5,5
 28061bc:	b0c00015 	stw	r3,0(r22)
 28061c0:	2805a500 	call	2805a50 <__hi0bits>
 28061c4:	80a1c83a 	sub	r16,r16,r2
 28061c8:	bc000015 	stw	r16,0(r23)
 28061cc:	003fe106 	br	2806154 <__d2b+0xf0>
 28061d0:	d8800017 	ldw	r2,0(sp)
 28061d4:	90800515 	stw	r2,20(r18)
 28061d8:	d8c00117 	ldw	r3,4(sp)
 28061dc:	003fd106 	br	2806124 <__d2b+0xc0>

028061e0 <__mdiff>:
 28061e0:	defffb04 	addi	sp,sp,-20
 28061e4:	dc000015 	stw	r16,0(sp)
 28061e8:	2821883a 	mov	r16,r5
 28061ec:	dc800215 	stw	r18,8(sp)
 28061f0:	300b883a 	mov	r5,r6
 28061f4:	2025883a 	mov	r18,r4
 28061f8:	8009883a 	mov	r4,r16
 28061fc:	dc400115 	stw	r17,4(sp)
 2806200:	dfc00415 	stw	ra,16(sp)
 2806204:	dcc00315 	stw	r19,12(sp)
 2806208:	3023883a 	mov	r17,r6
 280620c:	2805b840 	call	2805b84 <__mcmp>
 2806210:	10004226 	beq	r2,zero,280631c <__mdiff+0x13c>
 2806214:	10005016 	blt	r2,zero,2806358 <__mdiff+0x178>
 2806218:	0027883a 	mov	r19,zero
 280621c:	81400117 	ldw	r5,4(r16)
 2806220:	9009883a 	mov	r4,r18
 2806224:	2805fa80 	call	2805fa8 <_Balloc>
 2806228:	1019883a 	mov	r12,r2
 280622c:	82800417 	ldw	r10,16(r16)
 2806230:	88800417 	ldw	r2,16(r17)
 2806234:	81800504 	addi	r6,r16,20
 2806238:	5287883a 	add	r3,r10,r10
 280623c:	1085883a 	add	r2,r2,r2
 2806240:	18c7883a 	add	r3,r3,r3
 2806244:	1085883a 	add	r2,r2,r2
 2806248:	8a000504 	addi	r8,r17,20
 280624c:	64c00315 	stw	r19,12(r12)
 2806250:	30db883a 	add	r13,r6,r3
 2806254:	4097883a 	add	r11,r8,r2
 2806258:	61c00504 	addi	r7,r12,20
 280625c:	0013883a 	mov	r9,zero
 2806260:	31000017 	ldw	r4,0(r6)
 2806264:	41400017 	ldw	r5,0(r8)
 2806268:	42000104 	addi	r8,r8,4
 280626c:	20bfffcc 	andi	r2,r4,65535
 2806270:	28ffffcc 	andi	r3,r5,65535
 2806274:	10c5c83a 	sub	r2,r2,r3
 2806278:	1245883a 	add	r2,r2,r9
 280627c:	2008d43a 	srli	r4,r4,16
 2806280:	280ad43a 	srli	r5,r5,16
 2806284:	1007d43a 	srai	r3,r2,16
 2806288:	3880000d 	sth	r2,0(r7)
 280628c:	2149c83a 	sub	r4,r4,r5
 2806290:	20c9883a 	add	r4,r4,r3
 2806294:	3900008d 	sth	r4,2(r7)
 2806298:	31800104 	addi	r6,r6,4
 280629c:	39c00104 	addi	r7,r7,4
 28062a0:	2013d43a 	srai	r9,r4,16
 28062a4:	42ffee36 	bltu	r8,r11,2806260 <__mdiff+0x80>
 28062a8:	33400c2e 	bgeu	r6,r13,28062dc <__mdiff+0xfc>
 28062ac:	30800017 	ldw	r2,0(r6)
 28062b0:	31800104 	addi	r6,r6,4
 28062b4:	10ffffcc 	andi	r3,r2,65535
 28062b8:	1a47883a 	add	r3,r3,r9
 28062bc:	1004d43a 	srli	r2,r2,16
 28062c0:	1809d43a 	srai	r4,r3,16
 28062c4:	38c0000d 	sth	r3,0(r7)
 28062c8:	1105883a 	add	r2,r2,r4
 28062cc:	3880008d 	sth	r2,2(r7)
 28062d0:	1013d43a 	srai	r9,r2,16
 28062d4:	39c00104 	addi	r7,r7,4
 28062d8:	337ff436 	bltu	r6,r13,28062ac <__mdiff+0xcc>
 28062dc:	38bfff17 	ldw	r2,-4(r7)
 28062e0:	38ffff04 	addi	r3,r7,-4
 28062e4:	1000041e 	bne	r2,zero,28062f8 <__mdiff+0x118>
 28062e8:	18ffff04 	addi	r3,r3,-4
 28062ec:	18800017 	ldw	r2,0(r3)
 28062f0:	52bfffc4 	addi	r10,r10,-1
 28062f4:	103ffc26 	beq	r2,zero,28062e8 <__mdiff+0x108>
 28062f8:	6005883a 	mov	r2,r12
 28062fc:	62800415 	stw	r10,16(r12)
 2806300:	dfc00417 	ldw	ra,16(sp)
 2806304:	dcc00317 	ldw	r19,12(sp)
 2806308:	dc800217 	ldw	r18,8(sp)
 280630c:	dc400117 	ldw	r17,4(sp)
 2806310:	dc000017 	ldw	r16,0(sp)
 2806314:	dec00504 	addi	sp,sp,20
 2806318:	f800283a 	ret
 280631c:	9009883a 	mov	r4,r18
 2806320:	000b883a 	mov	r5,zero
 2806324:	2805fa80 	call	2805fa8 <_Balloc>
 2806328:	1019883a 	mov	r12,r2
 280632c:	00800044 	movi	r2,1
 2806330:	60800415 	stw	r2,16(r12)
 2806334:	6005883a 	mov	r2,r12
 2806338:	60000515 	stw	zero,20(r12)
 280633c:	dfc00417 	ldw	ra,16(sp)
 2806340:	dcc00317 	ldw	r19,12(sp)
 2806344:	dc800217 	ldw	r18,8(sp)
 2806348:	dc400117 	ldw	r17,4(sp)
 280634c:	dc000017 	ldw	r16,0(sp)
 2806350:	dec00504 	addi	sp,sp,20
 2806354:	f800283a 	ret
 2806358:	880d883a 	mov	r6,r17
 280635c:	04c00044 	movi	r19,1
 2806360:	8023883a 	mov	r17,r16
 2806364:	3021883a 	mov	r16,r6
 2806368:	003fac06 	br	280621c <__mdiff+0x3c>

0280636c <__lshift>:
 280636c:	defff904 	addi	sp,sp,-28
 2806370:	28800417 	ldw	r2,16(r5)
 2806374:	dc000015 	stw	r16,0(sp)
 2806378:	3021d17a 	srai	r16,r6,5
 280637c:	28c00217 	ldw	r3,8(r5)
 2806380:	10800044 	addi	r2,r2,1
 2806384:	dc400115 	stw	r17,4(sp)
 2806388:	80a3883a 	add	r17,r16,r2
 280638c:	dd400515 	stw	r21,20(sp)
 2806390:	dd000415 	stw	r20,16(sp)
 2806394:	dc800215 	stw	r18,8(sp)
 2806398:	dfc00615 	stw	ra,24(sp)
 280639c:	2825883a 	mov	r18,r5
 28063a0:	dcc00315 	stw	r19,12(sp)
 28063a4:	3029883a 	mov	r20,r6
 28063a8:	202b883a 	mov	r21,r4
 28063ac:	29400117 	ldw	r5,4(r5)
 28063b0:	1c40030e 	bge	r3,r17,28063c0 <__lshift+0x54>
 28063b4:	18c7883a 	add	r3,r3,r3
 28063b8:	29400044 	addi	r5,r5,1
 28063bc:	1c7ffd16 	blt	r3,r17,28063b4 <__lshift+0x48>
 28063c0:	a809883a 	mov	r4,r21
 28063c4:	2805fa80 	call	2805fa8 <_Balloc>
 28063c8:	1027883a 	mov	r19,r2
 28063cc:	11400504 	addi	r5,r2,20
 28063d0:	0400090e 	bge	zero,r16,28063f8 <__lshift+0x8c>
 28063d4:	2805883a 	mov	r2,r5
 28063d8:	0007883a 	mov	r3,zero
 28063dc:	18c00044 	addi	r3,r3,1
 28063e0:	10000015 	stw	zero,0(r2)
 28063e4:	10800104 	addi	r2,r2,4
 28063e8:	80fffc1e 	bne	r16,r3,28063dc <__lshift+0x70>
 28063ec:	8405883a 	add	r2,r16,r16
 28063f0:	1085883a 	add	r2,r2,r2
 28063f4:	288b883a 	add	r5,r5,r2
 28063f8:	90800417 	ldw	r2,16(r18)
 28063fc:	91000504 	addi	r4,r18,20
 2806400:	a18007cc 	andi	r6,r20,31
 2806404:	1085883a 	add	r2,r2,r2
 2806408:	1085883a 	add	r2,r2,r2
 280640c:	208f883a 	add	r7,r4,r2
 2806410:	30001e26 	beq	r6,zero,280648c <__lshift+0x120>
 2806414:	00800804 	movi	r2,32
 2806418:	1191c83a 	sub	r8,r2,r6
 280641c:	0007883a 	mov	r3,zero
 2806420:	20800017 	ldw	r2,0(r4)
 2806424:	1184983a 	sll	r2,r2,r6
 2806428:	1884b03a 	or	r2,r3,r2
 280642c:	28800015 	stw	r2,0(r5)
 2806430:	20c00017 	ldw	r3,0(r4)
 2806434:	21000104 	addi	r4,r4,4
 2806438:	29400104 	addi	r5,r5,4
 280643c:	1a06d83a 	srl	r3,r3,r8
 2806440:	21fff736 	bltu	r4,r7,2806420 <__lshift+0xb4>
 2806444:	28c00015 	stw	r3,0(r5)
 2806448:	18000126 	beq	r3,zero,2806450 <__lshift+0xe4>
 280644c:	8c400044 	addi	r17,r17,1
 2806450:	88bfffc4 	addi	r2,r17,-1
 2806454:	98800415 	stw	r2,16(r19)
 2806458:	a809883a 	mov	r4,r21
 280645c:	900b883a 	mov	r5,r18
 2806460:	2805a280 	call	2805a28 <_Bfree>
 2806464:	9805883a 	mov	r2,r19
 2806468:	dfc00617 	ldw	ra,24(sp)
 280646c:	dd400517 	ldw	r21,20(sp)
 2806470:	dd000417 	ldw	r20,16(sp)
 2806474:	dcc00317 	ldw	r19,12(sp)
 2806478:	dc800217 	ldw	r18,8(sp)
 280647c:	dc400117 	ldw	r17,4(sp)
 2806480:	dc000017 	ldw	r16,0(sp)
 2806484:	dec00704 	addi	sp,sp,28
 2806488:	f800283a 	ret
 280648c:	20800017 	ldw	r2,0(r4)
 2806490:	21000104 	addi	r4,r4,4
 2806494:	28800015 	stw	r2,0(r5)
 2806498:	29400104 	addi	r5,r5,4
 280649c:	21ffec2e 	bgeu	r4,r7,2806450 <__lshift+0xe4>
 28064a0:	20800017 	ldw	r2,0(r4)
 28064a4:	21000104 	addi	r4,r4,4
 28064a8:	28800015 	stw	r2,0(r5)
 28064ac:	29400104 	addi	r5,r5,4
 28064b0:	21fff636 	bltu	r4,r7,280648c <__lshift+0x120>
 28064b4:	003fe606 	br	2806450 <__lshift+0xe4>

028064b8 <__multiply>:
 28064b8:	defff004 	addi	sp,sp,-64
 28064bc:	dc800815 	stw	r18,32(sp)
 28064c0:	dc400715 	stw	r17,28(sp)
 28064c4:	2c800417 	ldw	r18,16(r5)
 28064c8:	34400417 	ldw	r17,16(r6)
 28064cc:	dcc00915 	stw	r19,36(sp)
 28064d0:	dc000615 	stw	r16,24(sp)
 28064d4:	dfc00f15 	stw	ra,60(sp)
 28064d8:	df000e15 	stw	fp,56(sp)
 28064dc:	ddc00d15 	stw	r23,52(sp)
 28064e0:	dd800c15 	stw	r22,48(sp)
 28064e4:	dd400b15 	stw	r21,44(sp)
 28064e8:	dd000a15 	stw	r20,40(sp)
 28064ec:	2821883a 	mov	r16,r5
 28064f0:	3027883a 	mov	r19,r6
 28064f4:	9440040e 	bge	r18,r17,2806508 <__multiply+0x50>
 28064f8:	8825883a 	mov	r18,r17
 28064fc:	2c400417 	ldw	r17,16(r5)
 2806500:	2827883a 	mov	r19,r5
 2806504:	3021883a 	mov	r16,r6
 2806508:	80800217 	ldw	r2,8(r16)
 280650c:	9447883a 	add	r3,r18,r17
 2806510:	d8c00415 	stw	r3,16(sp)
 2806514:	81400117 	ldw	r5,4(r16)
 2806518:	10c0010e 	bge	r2,r3,2806520 <__multiply+0x68>
 280651c:	29400044 	addi	r5,r5,1
 2806520:	2805fa80 	call	2805fa8 <_Balloc>
 2806524:	d8800515 	stw	r2,20(sp)
 2806528:	d9000417 	ldw	r4,16(sp)
 280652c:	d8c00517 	ldw	r3,20(sp)
 2806530:	2105883a 	add	r2,r4,r4
 2806534:	1085883a 	add	r2,r2,r2
 2806538:	19000504 	addi	r4,r3,20
 280653c:	2085883a 	add	r2,r4,r2
 2806540:	d8800315 	stw	r2,12(sp)
 2806544:	2080052e 	bgeu	r4,r2,280655c <__multiply+0xa4>
 2806548:	2005883a 	mov	r2,r4
 280654c:	d8c00317 	ldw	r3,12(sp)
 2806550:	10000015 	stw	zero,0(r2)
 2806554:	10800104 	addi	r2,r2,4
 2806558:	10fffc36 	bltu	r2,r3,280654c <__multiply+0x94>
 280655c:	8c45883a 	add	r2,r17,r17
 2806560:	9487883a 	add	r3,r18,r18
 2806564:	9dc00504 	addi	r23,r19,20
 2806568:	1085883a 	add	r2,r2,r2
 280656c:	84000504 	addi	r16,r16,20
 2806570:	18c7883a 	add	r3,r3,r3
 2806574:	b885883a 	add	r2,r23,r2
 2806578:	dc000015 	stw	r16,0(sp)
 280657c:	d8800215 	stw	r2,8(sp)
 2806580:	80f9883a 	add	fp,r16,r3
 2806584:	b880432e 	bgeu	r23,r2,2806694 <__multiply+0x1dc>
 2806588:	d9000115 	stw	r4,4(sp)
 280658c:	b9000017 	ldw	r4,0(r23)
 2806590:	253fffcc 	andi	r20,r4,65535
 2806594:	a0001a26 	beq	r20,zero,2806600 <__multiply+0x148>
 2806598:	dcc00017 	ldw	r19,0(sp)
 280659c:	dc800117 	ldw	r18,4(sp)
 28065a0:	002b883a 	mov	r21,zero
 28065a4:	9c400017 	ldw	r17,0(r19)
 28065a8:	94000017 	ldw	r16,0(r18)
 28065ac:	a009883a 	mov	r4,r20
 28065b0:	897fffcc 	andi	r5,r17,65535
 28065b4:	280977c0 	call	280977c <__mulsi3>
 28065b8:	880ad43a 	srli	r5,r17,16
 28065bc:	80ffffcc 	andi	r3,r16,65535
 28065c0:	a8c7883a 	add	r3,r21,r3
 28065c4:	a009883a 	mov	r4,r20
 28065c8:	10e3883a 	add	r17,r2,r3
 28065cc:	8020d43a 	srli	r16,r16,16
 28065d0:	280977c0 	call	280977c <__mulsi3>
 28065d4:	8806d43a 	srli	r3,r17,16
 28065d8:	1405883a 	add	r2,r2,r16
 28065dc:	9cc00104 	addi	r19,r19,4
 28065e0:	1887883a 	add	r3,r3,r2
 28065e4:	90c0008d 	sth	r3,2(r18)
 28065e8:	9440000d 	sth	r17,0(r18)
 28065ec:	182ad43a 	srli	r21,r3,16
 28065f0:	94800104 	addi	r18,r18,4
 28065f4:	9f3feb36 	bltu	r19,fp,28065a4 <__multiply+0xec>
 28065f8:	95400015 	stw	r21,0(r18)
 28065fc:	b9000017 	ldw	r4,0(r23)
 2806600:	202ad43a 	srli	r21,r4,16
 2806604:	a8001c26 	beq	r21,zero,2806678 <__multiply+0x1c0>
 2806608:	d9000117 	ldw	r4,4(sp)
 280660c:	dd000017 	ldw	r20,0(sp)
 2806610:	002d883a 	mov	r22,zero
 2806614:	24c00017 	ldw	r19,0(r4)
 2806618:	2025883a 	mov	r18,r4
 280661c:	9823883a 	mov	r17,r19
 2806620:	a4000017 	ldw	r16,0(r20)
 2806624:	a809883a 	mov	r4,r21
 2806628:	a5000104 	addi	r20,r20,4
 280662c:	817fffcc 	andi	r5,r16,65535
 2806630:	280977c0 	call	280977c <__mulsi3>
 2806634:	8806d43a 	srli	r3,r17,16
 2806638:	800ad43a 	srli	r5,r16,16
 280663c:	94c0000d 	sth	r19,0(r18)
 2806640:	b0c7883a 	add	r3,r22,r3
 2806644:	10e1883a 	add	r16,r2,r3
 2806648:	9400008d 	sth	r16,2(r18)
 280664c:	a809883a 	mov	r4,r21
 2806650:	94800104 	addi	r18,r18,4
 2806654:	280977c0 	call	280977c <__mulsi3>
 2806658:	94400017 	ldw	r17,0(r18)
 280665c:	8020d43a 	srli	r16,r16,16
 2806660:	88ffffcc 	andi	r3,r17,65535
 2806664:	10c5883a 	add	r2,r2,r3
 2806668:	80a7883a 	add	r19,r16,r2
 280666c:	982cd43a 	srli	r22,r19,16
 2806670:	a73feb36 	bltu	r20,fp,2806620 <__multiply+0x168>
 2806674:	94c00015 	stw	r19,0(r18)
 2806678:	d8800217 	ldw	r2,8(sp)
 280667c:	bdc00104 	addi	r23,r23,4
 2806680:	b880042e 	bgeu	r23,r2,2806694 <__multiply+0x1dc>
 2806684:	d8c00117 	ldw	r3,4(sp)
 2806688:	18c00104 	addi	r3,r3,4
 280668c:	d8c00115 	stw	r3,4(sp)
 2806690:	003fbe06 	br	280658c <__multiply+0xd4>
 2806694:	d9000417 	ldw	r4,16(sp)
 2806698:	01000c0e 	bge	zero,r4,28066cc <__multiply+0x214>
 280669c:	d8c00317 	ldw	r3,12(sp)
 28066a0:	18bfff17 	ldw	r2,-4(r3)
 28066a4:	18ffff04 	addi	r3,r3,-4
 28066a8:	10000326 	beq	r2,zero,28066b8 <__multiply+0x200>
 28066ac:	00000706 	br	28066cc <__multiply+0x214>
 28066b0:	18800017 	ldw	r2,0(r3)
 28066b4:	1000051e 	bne	r2,zero,28066cc <__multiply+0x214>
 28066b8:	d9000417 	ldw	r4,16(sp)
 28066bc:	18ffff04 	addi	r3,r3,-4
 28066c0:	213fffc4 	addi	r4,r4,-1
 28066c4:	d9000415 	stw	r4,16(sp)
 28066c8:	203ff91e 	bne	r4,zero,28066b0 <__multiply+0x1f8>
 28066cc:	d8800417 	ldw	r2,16(sp)
 28066d0:	d8c00517 	ldw	r3,20(sp)
 28066d4:	18800415 	stw	r2,16(r3)
 28066d8:	1805883a 	mov	r2,r3
 28066dc:	dfc00f17 	ldw	ra,60(sp)
 28066e0:	df000e17 	ldw	fp,56(sp)
 28066e4:	ddc00d17 	ldw	r23,52(sp)
 28066e8:	dd800c17 	ldw	r22,48(sp)
 28066ec:	dd400b17 	ldw	r21,44(sp)
 28066f0:	dd000a17 	ldw	r20,40(sp)
 28066f4:	dcc00917 	ldw	r19,36(sp)
 28066f8:	dc800817 	ldw	r18,32(sp)
 28066fc:	dc400717 	ldw	r17,28(sp)
 2806700:	dc000617 	ldw	r16,24(sp)
 2806704:	dec01004 	addi	sp,sp,64
 2806708:	f800283a 	ret

0280670c <__i2b>:
 280670c:	defffd04 	addi	sp,sp,-12
 2806710:	dc000015 	stw	r16,0(sp)
 2806714:	04000044 	movi	r16,1
 2806718:	dc800115 	stw	r18,4(sp)
 280671c:	2825883a 	mov	r18,r5
 2806720:	800b883a 	mov	r5,r16
 2806724:	dfc00215 	stw	ra,8(sp)
 2806728:	2805fa80 	call	2805fa8 <_Balloc>
 280672c:	14000415 	stw	r16,16(r2)
 2806730:	14800515 	stw	r18,20(r2)
 2806734:	dfc00217 	ldw	ra,8(sp)
 2806738:	dc800117 	ldw	r18,4(sp)
 280673c:	dc000017 	ldw	r16,0(sp)
 2806740:	dec00304 	addi	sp,sp,12
 2806744:	f800283a 	ret

02806748 <__multadd>:
 2806748:	defff604 	addi	sp,sp,-40
 280674c:	dd800615 	stw	r22,24(sp)
 2806750:	2d800417 	ldw	r22,16(r5)
 2806754:	df000815 	stw	fp,32(sp)
 2806758:	ddc00715 	stw	r23,28(sp)
 280675c:	dd400515 	stw	r21,20(sp)
 2806760:	dd000415 	stw	r20,16(sp)
 2806764:	dcc00315 	stw	r19,12(sp)
 2806768:	dc800215 	stw	r18,8(sp)
 280676c:	dfc00915 	stw	ra,36(sp)
 2806770:	dc400115 	stw	r17,4(sp)
 2806774:	dc000015 	stw	r16,0(sp)
 2806778:	282f883a 	mov	r23,r5
 280677c:	2039883a 	mov	fp,r4
 2806780:	302b883a 	mov	r21,r6
 2806784:	3829883a 	mov	r20,r7
 2806788:	2c800504 	addi	r18,r5,20
 280678c:	0027883a 	mov	r19,zero
 2806790:	94400017 	ldw	r17,0(r18)
 2806794:	a80b883a 	mov	r5,r21
 2806798:	9cc00044 	addi	r19,r19,1
 280679c:	893fffcc 	andi	r4,r17,65535
 28067a0:	280977c0 	call	280977c <__mulsi3>
 28067a4:	8808d43a 	srli	r4,r17,16
 28067a8:	1521883a 	add	r16,r2,r20
 28067ac:	a80b883a 	mov	r5,r21
 28067b0:	280977c0 	call	280977c <__mulsi3>
 28067b4:	8008d43a 	srli	r4,r16,16
 28067b8:	843fffcc 	andi	r16,r16,65535
 28067bc:	1105883a 	add	r2,r2,r4
 28067c0:	1006943a 	slli	r3,r2,16
 28067c4:	1028d43a 	srli	r20,r2,16
 28067c8:	1c07883a 	add	r3,r3,r16
 28067cc:	90c00015 	stw	r3,0(r18)
 28067d0:	94800104 	addi	r18,r18,4
 28067d4:	9dbfee16 	blt	r19,r22,2806790 <__multadd+0x48>
 28067d8:	a0000826 	beq	r20,zero,28067fc <__multadd+0xb4>
 28067dc:	b8800217 	ldw	r2,8(r23)
 28067e0:	b080130e 	bge	r22,r2,2806830 <__multadd+0xe8>
 28067e4:	b585883a 	add	r2,r22,r22
 28067e8:	1085883a 	add	r2,r2,r2
 28067ec:	15c5883a 	add	r2,r2,r23
 28067f0:	b0c00044 	addi	r3,r22,1
 28067f4:	15000515 	stw	r20,20(r2)
 28067f8:	b8c00415 	stw	r3,16(r23)
 28067fc:	b805883a 	mov	r2,r23
 2806800:	dfc00917 	ldw	ra,36(sp)
 2806804:	df000817 	ldw	fp,32(sp)
 2806808:	ddc00717 	ldw	r23,28(sp)
 280680c:	dd800617 	ldw	r22,24(sp)
 2806810:	dd400517 	ldw	r21,20(sp)
 2806814:	dd000417 	ldw	r20,16(sp)
 2806818:	dcc00317 	ldw	r19,12(sp)
 280681c:	dc800217 	ldw	r18,8(sp)
 2806820:	dc400117 	ldw	r17,4(sp)
 2806824:	dc000017 	ldw	r16,0(sp)
 2806828:	dec00a04 	addi	sp,sp,40
 280682c:	f800283a 	ret
 2806830:	b9400117 	ldw	r5,4(r23)
 2806834:	e009883a 	mov	r4,fp
 2806838:	29400044 	addi	r5,r5,1
 280683c:	2805fa80 	call	2805fa8 <_Balloc>
 2806840:	b9800417 	ldw	r6,16(r23)
 2806844:	b9400304 	addi	r5,r23,12
 2806848:	11000304 	addi	r4,r2,12
 280684c:	318d883a 	add	r6,r6,r6
 2806850:	318d883a 	add	r6,r6,r6
 2806854:	31800204 	addi	r6,r6,8
 2806858:	1023883a 	mov	r17,r2
 280685c:	28058100 	call	2805810 <memcpy>
 2806860:	b80b883a 	mov	r5,r23
 2806864:	e009883a 	mov	r4,fp
 2806868:	2805a280 	call	2805a28 <_Bfree>
 280686c:	882f883a 	mov	r23,r17
 2806870:	003fdc06 	br	28067e4 <__multadd+0x9c>

02806874 <__pow5mult>:
 2806874:	defffa04 	addi	sp,sp,-24
 2806878:	308000cc 	andi	r2,r6,3
 280687c:	dd000415 	stw	r20,16(sp)
 2806880:	dcc00315 	stw	r19,12(sp)
 2806884:	dc000015 	stw	r16,0(sp)
 2806888:	dfc00515 	stw	ra,20(sp)
 280688c:	dc800215 	stw	r18,8(sp)
 2806890:	dc400115 	stw	r17,4(sp)
 2806894:	3021883a 	mov	r16,r6
 2806898:	2027883a 	mov	r19,r4
 280689c:	2829883a 	mov	r20,r5
 28068a0:	10002b1e 	bne	r2,zero,2806950 <__pow5mult+0xdc>
 28068a4:	8025d0ba 	srai	r18,r16,2
 28068a8:	90001b26 	beq	r18,zero,2806918 <__pow5mult+0xa4>
 28068ac:	9c001217 	ldw	r16,72(r19)
 28068b0:	8000081e 	bne	r16,zero,28068d4 <__pow5mult+0x60>
 28068b4:	00003006 	br	2806978 <__pow5mult+0x104>
 28068b8:	800b883a 	mov	r5,r16
 28068bc:	800d883a 	mov	r6,r16
 28068c0:	9809883a 	mov	r4,r19
 28068c4:	90001426 	beq	r18,zero,2806918 <__pow5mult+0xa4>
 28068c8:	80800017 	ldw	r2,0(r16)
 28068cc:	10001b26 	beq	r2,zero,280693c <__pow5mult+0xc8>
 28068d0:	1021883a 	mov	r16,r2
 28068d4:	9080004c 	andi	r2,r18,1
 28068d8:	1005003a 	cmpeq	r2,r2,zero
 28068dc:	9025d07a 	srai	r18,r18,1
 28068e0:	800d883a 	mov	r6,r16
 28068e4:	9809883a 	mov	r4,r19
 28068e8:	a00b883a 	mov	r5,r20
 28068ec:	103ff21e 	bne	r2,zero,28068b8 <__pow5mult+0x44>
 28068f0:	28064b80 	call	28064b8 <__multiply>
 28068f4:	a00b883a 	mov	r5,r20
 28068f8:	9809883a 	mov	r4,r19
 28068fc:	1023883a 	mov	r17,r2
 2806900:	2805a280 	call	2805a28 <_Bfree>
 2806904:	8829883a 	mov	r20,r17
 2806908:	800b883a 	mov	r5,r16
 280690c:	800d883a 	mov	r6,r16
 2806910:	9809883a 	mov	r4,r19
 2806914:	903fec1e 	bne	r18,zero,28068c8 <__pow5mult+0x54>
 2806918:	a005883a 	mov	r2,r20
 280691c:	dfc00517 	ldw	ra,20(sp)
 2806920:	dd000417 	ldw	r20,16(sp)
 2806924:	dcc00317 	ldw	r19,12(sp)
 2806928:	dc800217 	ldw	r18,8(sp)
 280692c:	dc400117 	ldw	r17,4(sp)
 2806930:	dc000017 	ldw	r16,0(sp)
 2806934:	dec00604 	addi	sp,sp,24
 2806938:	f800283a 	ret
 280693c:	28064b80 	call	28064b8 <__multiply>
 2806940:	80800015 	stw	r2,0(r16)
 2806944:	1021883a 	mov	r16,r2
 2806948:	10000015 	stw	zero,0(r2)
 280694c:	003fe106 	br	28068d4 <__pow5mult+0x60>
 2806950:	1085883a 	add	r2,r2,r2
 2806954:	00c0a074 	movhi	r3,641
 2806958:	18f91004 	addi	r3,r3,-7104
 280695c:	1085883a 	add	r2,r2,r2
 2806960:	10c5883a 	add	r2,r2,r3
 2806964:	11bfff17 	ldw	r6,-4(r2)
 2806968:	000f883a 	mov	r7,zero
 280696c:	28067480 	call	2806748 <__multadd>
 2806970:	1029883a 	mov	r20,r2
 2806974:	003fcb06 	br	28068a4 <__pow5mult+0x30>
 2806978:	9809883a 	mov	r4,r19
 280697c:	01409c44 	movi	r5,625
 2806980:	280670c0 	call	280670c <__i2b>
 2806984:	98801215 	stw	r2,72(r19)
 2806988:	1021883a 	mov	r16,r2
 280698c:	10000015 	stw	zero,0(r2)
 2806990:	003fd006 	br	28068d4 <__pow5mult+0x60>

02806994 <__s2b>:
 2806994:	defff904 	addi	sp,sp,-28
 2806998:	dcc00315 	stw	r19,12(sp)
 280699c:	dc800215 	stw	r18,8(sp)
 28069a0:	2827883a 	mov	r19,r5
 28069a4:	2025883a 	mov	r18,r4
 28069a8:	01400244 	movi	r5,9
 28069ac:	39000204 	addi	r4,r7,8
 28069b0:	dd000415 	stw	r20,16(sp)
 28069b4:	dc400115 	stw	r17,4(sp)
 28069b8:	dfc00615 	stw	ra,24(sp)
 28069bc:	dd400515 	stw	r21,20(sp)
 28069c0:	dc000015 	stw	r16,0(sp)
 28069c4:	3829883a 	mov	r20,r7
 28069c8:	3023883a 	mov	r17,r6
 28069cc:	28096ac0 	call	28096ac <__divsi3>
 28069d0:	00c00044 	movi	r3,1
 28069d4:	1880350e 	bge	r3,r2,2806aac <__s2b+0x118>
 28069d8:	000b883a 	mov	r5,zero
 28069dc:	18c7883a 	add	r3,r3,r3
 28069e0:	29400044 	addi	r5,r5,1
 28069e4:	18bffd16 	blt	r3,r2,28069dc <__s2b+0x48>
 28069e8:	9009883a 	mov	r4,r18
 28069ec:	2805fa80 	call	2805fa8 <_Balloc>
 28069f0:	1011883a 	mov	r8,r2
 28069f4:	d8800717 	ldw	r2,28(sp)
 28069f8:	00c00044 	movi	r3,1
 28069fc:	01800244 	movi	r6,9
 2806a00:	40800515 	stw	r2,20(r8)
 2806a04:	40c00415 	stw	r3,16(r8)
 2806a08:	3440260e 	bge	r6,r17,2806aa4 <__s2b+0x110>
 2806a0c:	3021883a 	mov	r16,r6
 2806a10:	99ab883a 	add	r21,r19,r6
 2806a14:	9c05883a 	add	r2,r19,r16
 2806a18:	11c00007 	ldb	r7,0(r2)
 2806a1c:	400b883a 	mov	r5,r8
 2806a20:	9009883a 	mov	r4,r18
 2806a24:	39fff404 	addi	r7,r7,-48
 2806a28:	01800284 	movi	r6,10
 2806a2c:	28067480 	call	2806748 <__multadd>
 2806a30:	84000044 	addi	r16,r16,1
 2806a34:	1011883a 	mov	r8,r2
 2806a38:	8c3ff61e 	bne	r17,r16,2806a14 <__s2b+0x80>
 2806a3c:	ac45883a 	add	r2,r21,r17
 2806a40:	117ffe04 	addi	r5,r2,-8
 2806a44:	880d883a 	mov	r6,r17
 2806a48:	35000c0e 	bge	r6,r20,2806a7c <__s2b+0xe8>
 2806a4c:	a185c83a 	sub	r2,r20,r6
 2806a50:	2821883a 	mov	r16,r5
 2806a54:	28a3883a 	add	r17,r5,r2
 2806a58:	81c00007 	ldb	r7,0(r16)
 2806a5c:	400b883a 	mov	r5,r8
 2806a60:	9009883a 	mov	r4,r18
 2806a64:	39fff404 	addi	r7,r7,-48
 2806a68:	01800284 	movi	r6,10
 2806a6c:	28067480 	call	2806748 <__multadd>
 2806a70:	84000044 	addi	r16,r16,1
 2806a74:	1011883a 	mov	r8,r2
 2806a78:	847ff71e 	bne	r16,r17,2806a58 <__s2b+0xc4>
 2806a7c:	4005883a 	mov	r2,r8
 2806a80:	dfc00617 	ldw	ra,24(sp)
 2806a84:	dd400517 	ldw	r21,20(sp)
 2806a88:	dd000417 	ldw	r20,16(sp)
 2806a8c:	dcc00317 	ldw	r19,12(sp)
 2806a90:	dc800217 	ldw	r18,8(sp)
 2806a94:	dc400117 	ldw	r17,4(sp)
 2806a98:	dc000017 	ldw	r16,0(sp)
 2806a9c:	dec00704 	addi	sp,sp,28
 2806aa0:	f800283a 	ret
 2806aa4:	99400284 	addi	r5,r19,10
 2806aa8:	003fe706 	br	2806a48 <__s2b+0xb4>
 2806aac:	000b883a 	mov	r5,zero
 2806ab0:	003fcd06 	br	28069e8 <__s2b+0x54>

02806ab4 <_realloc_r>:
 2806ab4:	defff404 	addi	sp,sp,-48
 2806ab8:	dd800815 	stw	r22,32(sp)
 2806abc:	dc800415 	stw	r18,16(sp)
 2806ac0:	dc400315 	stw	r17,12(sp)
 2806ac4:	dfc00b15 	stw	ra,44(sp)
 2806ac8:	df000a15 	stw	fp,40(sp)
 2806acc:	ddc00915 	stw	r23,36(sp)
 2806ad0:	dd400715 	stw	r21,28(sp)
 2806ad4:	dd000615 	stw	r20,24(sp)
 2806ad8:	dcc00515 	stw	r19,20(sp)
 2806adc:	dc000215 	stw	r16,8(sp)
 2806ae0:	2825883a 	mov	r18,r5
 2806ae4:	3023883a 	mov	r17,r6
 2806ae8:	202d883a 	mov	r22,r4
 2806aec:	2800c926 	beq	r5,zero,2806e14 <_realloc_r+0x360>
 2806af0:	280a6c00 	call	280a6c0 <__malloc_lock>
 2806af4:	943ffe04 	addi	r16,r18,-8
 2806af8:	88c002c4 	addi	r3,r17,11
 2806afc:	00800584 	movi	r2,22
 2806b00:	82000117 	ldw	r8,4(r16)
 2806b04:	10c01b2e 	bgeu	r2,r3,2806b74 <_realloc_r+0xc0>
 2806b08:	00bffe04 	movi	r2,-8
 2806b0c:	188e703a 	and	r7,r3,r2
 2806b10:	3839883a 	mov	fp,r7
 2806b14:	38001a16 	blt	r7,zero,2806b80 <_realloc_r+0xcc>
 2806b18:	e4401936 	bltu	fp,r17,2806b80 <_realloc_r+0xcc>
 2806b1c:	013fff04 	movi	r4,-4
 2806b20:	4126703a 	and	r19,r8,r4
 2806b24:	99c02616 	blt	r19,r7,2806bc0 <_realloc_r+0x10c>
 2806b28:	802b883a 	mov	r21,r16
 2806b2c:	9829883a 	mov	r20,r19
 2806b30:	84000204 	addi	r16,r16,8
 2806b34:	a80f883a 	mov	r7,r21
 2806b38:	a70dc83a 	sub	r6,r20,fp
 2806b3c:	008003c4 	movi	r2,15
 2806b40:	1180c136 	bltu	r2,r6,2806e48 <_realloc_r+0x394>
 2806b44:	38800117 	ldw	r2,4(r7)
 2806b48:	a549883a 	add	r4,r20,r21
 2806b4c:	1080004c 	andi	r2,r2,1
 2806b50:	a084b03a 	or	r2,r20,r2
 2806b54:	38800115 	stw	r2,4(r7)
 2806b58:	20c00117 	ldw	r3,4(r4)
 2806b5c:	18c00054 	ori	r3,r3,1
 2806b60:	20c00115 	stw	r3,4(r4)
 2806b64:	b009883a 	mov	r4,r22
 2806b68:	280a6e00 	call	280a6e0 <__malloc_unlock>
 2806b6c:	8023883a 	mov	r17,r16
 2806b70:	00000606 	br	2806b8c <_realloc_r+0xd8>
 2806b74:	01c00404 	movi	r7,16
 2806b78:	3839883a 	mov	fp,r7
 2806b7c:	e47fe72e 	bgeu	fp,r17,2806b1c <_realloc_r+0x68>
 2806b80:	00800304 	movi	r2,12
 2806b84:	0023883a 	mov	r17,zero
 2806b88:	b0800015 	stw	r2,0(r22)
 2806b8c:	8805883a 	mov	r2,r17
 2806b90:	dfc00b17 	ldw	ra,44(sp)
 2806b94:	df000a17 	ldw	fp,40(sp)
 2806b98:	ddc00917 	ldw	r23,36(sp)
 2806b9c:	dd800817 	ldw	r22,32(sp)
 2806ba0:	dd400717 	ldw	r21,28(sp)
 2806ba4:	dd000617 	ldw	r20,24(sp)
 2806ba8:	dcc00517 	ldw	r19,20(sp)
 2806bac:	dc800417 	ldw	r18,16(sp)
 2806bb0:	dc400317 	ldw	r17,12(sp)
 2806bb4:	dc000217 	ldw	r16,8(sp)
 2806bb8:	dec00c04 	addi	sp,sp,48
 2806bbc:	f800283a 	ret
 2806bc0:	0080a074 	movhi	r2,641
 2806bc4:	10ba6c04 	addi	r2,r2,-5712
 2806bc8:	12400217 	ldw	r9,8(r2)
 2806bcc:	84cd883a 	add	r6,r16,r19
 2806bd0:	802b883a 	mov	r21,r16
 2806bd4:	3240b926 	beq	r6,r9,2806ebc <_realloc_r+0x408>
 2806bd8:	31400117 	ldw	r5,4(r6)
 2806bdc:	00bfff84 	movi	r2,-2
 2806be0:	2884703a 	and	r2,r5,r2
 2806be4:	1185883a 	add	r2,r2,r6
 2806be8:	10c00117 	ldw	r3,4(r2)
 2806bec:	18c0004c 	andi	r3,r3,1
 2806bf0:	1807003a 	cmpeq	r3,r3,zero
 2806bf4:	1800a326 	beq	r3,zero,2806e84 <_realloc_r+0x3d0>
 2806bf8:	2908703a 	and	r4,r5,r4
 2806bfc:	9929883a 	add	r20,r19,r4
 2806c00:	a1c0a30e 	bge	r20,r7,2806e90 <_realloc_r+0x3dc>
 2806c04:	4080004c 	andi	r2,r8,1
 2806c08:	1000551e 	bne	r2,zero,2806d60 <_realloc_r+0x2ac>
 2806c0c:	80800017 	ldw	r2,0(r16)
 2806c10:	80afc83a 	sub	r23,r16,r2
 2806c14:	b8c00117 	ldw	r3,4(r23)
 2806c18:	00bfff04 	movi	r2,-4
 2806c1c:	1884703a 	and	r2,r3,r2
 2806c20:	30002e26 	beq	r6,zero,2806cdc <_realloc_r+0x228>
 2806c24:	3240b926 	beq	r6,r9,2806f0c <_realloc_r+0x458>
 2806c28:	98a9883a 	add	r20,r19,r2
 2806c2c:	2509883a 	add	r4,r4,r20
 2806c30:	d9000015 	stw	r4,0(sp)
 2806c34:	21c02a16 	blt	r4,r7,2806ce0 <_realloc_r+0x22c>
 2806c38:	30800317 	ldw	r2,12(r6)
 2806c3c:	30c00217 	ldw	r3,8(r6)
 2806c40:	01400904 	movi	r5,36
 2806c44:	99bfff04 	addi	r6,r19,-4
 2806c48:	18800315 	stw	r2,12(r3)
 2806c4c:	10c00215 	stw	r3,8(r2)
 2806c50:	b9000317 	ldw	r4,12(r23)
 2806c54:	b8800217 	ldw	r2,8(r23)
 2806c58:	b82b883a 	mov	r21,r23
 2806c5c:	bc000204 	addi	r16,r23,8
 2806c60:	20800215 	stw	r2,8(r4)
 2806c64:	11000315 	stw	r4,12(r2)
 2806c68:	2980e436 	bltu	r5,r6,2806ffc <_realloc_r+0x548>
 2806c6c:	008004c4 	movi	r2,19
 2806c70:	9009883a 	mov	r4,r18
 2806c74:	8011883a 	mov	r8,r16
 2806c78:	11800f2e 	bgeu	r2,r6,2806cb8 <_realloc_r+0x204>
 2806c7c:	90800017 	ldw	r2,0(r18)
 2806c80:	ba000404 	addi	r8,r23,16
 2806c84:	91000204 	addi	r4,r18,8
 2806c88:	b8800215 	stw	r2,8(r23)
 2806c8c:	90c00117 	ldw	r3,4(r18)
 2806c90:	008006c4 	movi	r2,27
 2806c94:	b8c00315 	stw	r3,12(r23)
 2806c98:	1180072e 	bgeu	r2,r6,2806cb8 <_realloc_r+0x204>
 2806c9c:	90c00217 	ldw	r3,8(r18)
 2806ca0:	ba000604 	addi	r8,r23,24
 2806ca4:	91000404 	addi	r4,r18,16
 2806ca8:	b8c00415 	stw	r3,16(r23)
 2806cac:	90800317 	ldw	r2,12(r18)
 2806cb0:	b8800515 	stw	r2,20(r23)
 2806cb4:	3140e726 	beq	r6,r5,2807054 <_realloc_r+0x5a0>
 2806cb8:	20800017 	ldw	r2,0(r4)
 2806cbc:	dd000017 	ldw	r20,0(sp)
 2806cc0:	b80f883a 	mov	r7,r23
 2806cc4:	40800015 	stw	r2,0(r8)
 2806cc8:	20c00117 	ldw	r3,4(r4)
 2806ccc:	40c00115 	stw	r3,4(r8)
 2806cd0:	20800217 	ldw	r2,8(r4)
 2806cd4:	40800215 	stw	r2,8(r8)
 2806cd8:	003f9706 	br	2806b38 <_realloc_r+0x84>
 2806cdc:	98a9883a 	add	r20,r19,r2
 2806ce0:	a1c01f16 	blt	r20,r7,2806d60 <_realloc_r+0x2ac>
 2806ce4:	b8c00317 	ldw	r3,12(r23)
 2806ce8:	b8800217 	ldw	r2,8(r23)
 2806cec:	99bfff04 	addi	r6,r19,-4
 2806cf0:	01400904 	movi	r5,36
 2806cf4:	b82b883a 	mov	r21,r23
 2806cf8:	18800215 	stw	r2,8(r3)
 2806cfc:	10c00315 	stw	r3,12(r2)
 2806d00:	bc000204 	addi	r16,r23,8
 2806d04:	2980c336 	bltu	r5,r6,2807014 <_realloc_r+0x560>
 2806d08:	008004c4 	movi	r2,19
 2806d0c:	9009883a 	mov	r4,r18
 2806d10:	8011883a 	mov	r8,r16
 2806d14:	11800f2e 	bgeu	r2,r6,2806d54 <_realloc_r+0x2a0>
 2806d18:	90800017 	ldw	r2,0(r18)
 2806d1c:	ba000404 	addi	r8,r23,16
 2806d20:	91000204 	addi	r4,r18,8
 2806d24:	b8800215 	stw	r2,8(r23)
 2806d28:	90c00117 	ldw	r3,4(r18)
 2806d2c:	008006c4 	movi	r2,27
 2806d30:	b8c00315 	stw	r3,12(r23)
 2806d34:	1180072e 	bgeu	r2,r6,2806d54 <_realloc_r+0x2a0>
 2806d38:	90c00217 	ldw	r3,8(r18)
 2806d3c:	ba000604 	addi	r8,r23,24
 2806d40:	91000404 	addi	r4,r18,16
 2806d44:	b8c00415 	stw	r3,16(r23)
 2806d48:	90800317 	ldw	r2,12(r18)
 2806d4c:	b8800515 	stw	r2,20(r23)
 2806d50:	3140c726 	beq	r6,r5,2807070 <_realloc_r+0x5bc>
 2806d54:	20800017 	ldw	r2,0(r4)
 2806d58:	b80f883a 	mov	r7,r23
 2806d5c:	003fd906 	br	2806cc4 <_realloc_r+0x210>
 2806d60:	880b883a 	mov	r5,r17
 2806d64:	b009883a 	mov	r4,r22
 2806d68:	2804fec0 	call	2804fec <_malloc_r>
 2806d6c:	1023883a 	mov	r17,r2
 2806d70:	10002526 	beq	r2,zero,2806e08 <_realloc_r+0x354>
 2806d74:	80800117 	ldw	r2,4(r16)
 2806d78:	00ffff84 	movi	r3,-2
 2806d7c:	893ffe04 	addi	r4,r17,-8
 2806d80:	10c4703a 	and	r2,r2,r3
 2806d84:	8085883a 	add	r2,r16,r2
 2806d88:	20809526 	beq	r4,r2,2806fe0 <_realloc_r+0x52c>
 2806d8c:	99bfff04 	addi	r6,r19,-4
 2806d90:	01c00904 	movi	r7,36
 2806d94:	39804536 	bltu	r7,r6,2806eac <_realloc_r+0x3f8>
 2806d98:	008004c4 	movi	r2,19
 2806d9c:	9009883a 	mov	r4,r18
 2806da0:	880b883a 	mov	r5,r17
 2806da4:	11800f2e 	bgeu	r2,r6,2806de4 <_realloc_r+0x330>
 2806da8:	90800017 	ldw	r2,0(r18)
 2806dac:	89400204 	addi	r5,r17,8
 2806db0:	91000204 	addi	r4,r18,8
 2806db4:	88800015 	stw	r2,0(r17)
 2806db8:	90c00117 	ldw	r3,4(r18)
 2806dbc:	008006c4 	movi	r2,27
 2806dc0:	88c00115 	stw	r3,4(r17)
 2806dc4:	1180072e 	bgeu	r2,r6,2806de4 <_realloc_r+0x330>
 2806dc8:	90c00217 	ldw	r3,8(r18)
 2806dcc:	89400404 	addi	r5,r17,16
 2806dd0:	91000404 	addi	r4,r18,16
 2806dd4:	88c00215 	stw	r3,8(r17)
 2806dd8:	90800317 	ldw	r2,12(r18)
 2806ddc:	88800315 	stw	r2,12(r17)
 2806de0:	31c09126 	beq	r6,r7,2807028 <_realloc_r+0x574>
 2806de4:	20800017 	ldw	r2,0(r4)
 2806de8:	28800015 	stw	r2,0(r5)
 2806dec:	20c00117 	ldw	r3,4(r4)
 2806df0:	28c00115 	stw	r3,4(r5)
 2806df4:	20800217 	ldw	r2,8(r4)
 2806df8:	28800215 	stw	r2,8(r5)
 2806dfc:	900b883a 	mov	r5,r18
 2806e00:	b009883a 	mov	r4,r22
 2806e04:	28044640 	call	2804464 <_free_r>
 2806e08:	b009883a 	mov	r4,r22
 2806e0c:	280a6e00 	call	280a6e0 <__malloc_unlock>
 2806e10:	003f5e06 	br	2806b8c <_realloc_r+0xd8>
 2806e14:	300b883a 	mov	r5,r6
 2806e18:	dfc00b17 	ldw	ra,44(sp)
 2806e1c:	df000a17 	ldw	fp,40(sp)
 2806e20:	ddc00917 	ldw	r23,36(sp)
 2806e24:	dd800817 	ldw	r22,32(sp)
 2806e28:	dd400717 	ldw	r21,28(sp)
 2806e2c:	dd000617 	ldw	r20,24(sp)
 2806e30:	dcc00517 	ldw	r19,20(sp)
 2806e34:	dc800417 	ldw	r18,16(sp)
 2806e38:	dc400317 	ldw	r17,12(sp)
 2806e3c:	dc000217 	ldw	r16,8(sp)
 2806e40:	dec00c04 	addi	sp,sp,48
 2806e44:	2804fec1 	jmpi	2804fec <_malloc_r>
 2806e48:	38800117 	ldw	r2,4(r7)
 2806e4c:	e54b883a 	add	r5,fp,r21
 2806e50:	31000054 	ori	r4,r6,1
 2806e54:	1080004c 	andi	r2,r2,1
 2806e58:	1704b03a 	or	r2,r2,fp
 2806e5c:	38800115 	stw	r2,4(r7)
 2806e60:	29000115 	stw	r4,4(r5)
 2806e64:	2987883a 	add	r3,r5,r6
 2806e68:	18800117 	ldw	r2,4(r3)
 2806e6c:	29400204 	addi	r5,r5,8
 2806e70:	b009883a 	mov	r4,r22
 2806e74:	10800054 	ori	r2,r2,1
 2806e78:	18800115 	stw	r2,4(r3)
 2806e7c:	28044640 	call	2804464 <_free_r>
 2806e80:	003f3806 	br	2806b64 <_realloc_r+0xb0>
 2806e84:	000d883a 	mov	r6,zero
 2806e88:	0009883a 	mov	r4,zero
 2806e8c:	003f5d06 	br	2806c04 <_realloc_r+0x150>
 2806e90:	30c00217 	ldw	r3,8(r6)
 2806e94:	30800317 	ldw	r2,12(r6)
 2806e98:	800f883a 	mov	r7,r16
 2806e9c:	84000204 	addi	r16,r16,8
 2806ea0:	10c00215 	stw	r3,8(r2)
 2806ea4:	18800315 	stw	r2,12(r3)
 2806ea8:	003f2306 	br	2806b38 <_realloc_r+0x84>
 2806eac:	8809883a 	mov	r4,r17
 2806eb0:	900b883a 	mov	r5,r18
 2806eb4:	28058b00 	call	28058b0 <memmove>
 2806eb8:	003fd006 	br	2806dfc <_realloc_r+0x348>
 2806ebc:	30800117 	ldw	r2,4(r6)
 2806ec0:	e0c00404 	addi	r3,fp,16
 2806ec4:	1108703a 	and	r4,r2,r4
 2806ec8:	9905883a 	add	r2,r19,r4
 2806ecc:	10ff4d16 	blt	r2,r3,2806c04 <_realloc_r+0x150>
 2806ed0:	1705c83a 	sub	r2,r2,fp
 2806ed4:	870b883a 	add	r5,r16,fp
 2806ed8:	10800054 	ori	r2,r2,1
 2806edc:	28800115 	stw	r2,4(r5)
 2806ee0:	80c00117 	ldw	r3,4(r16)
 2806ee4:	0080a074 	movhi	r2,641
 2806ee8:	10ba6c04 	addi	r2,r2,-5712
 2806eec:	b009883a 	mov	r4,r22
 2806ef0:	18c0004c 	andi	r3,r3,1
 2806ef4:	e0c6b03a 	or	r3,fp,r3
 2806ef8:	11400215 	stw	r5,8(r2)
 2806efc:	80c00115 	stw	r3,4(r16)
 2806f00:	280a6e00 	call	280a6e0 <__malloc_unlock>
 2806f04:	84400204 	addi	r17,r16,8
 2806f08:	003f2006 	br	2806b8c <_realloc_r+0xd8>
 2806f0c:	98a9883a 	add	r20,r19,r2
 2806f10:	2509883a 	add	r4,r4,r20
 2806f14:	e0800404 	addi	r2,fp,16
 2806f18:	d9000115 	stw	r4,4(sp)
 2806f1c:	20bf7016 	blt	r4,r2,2806ce0 <_realloc_r+0x22c>
 2806f20:	b8c00317 	ldw	r3,12(r23)
 2806f24:	b8800217 	ldw	r2,8(r23)
 2806f28:	99bfff04 	addi	r6,r19,-4
 2806f2c:	01400904 	movi	r5,36
 2806f30:	18800215 	stw	r2,8(r3)
 2806f34:	10c00315 	stw	r3,12(r2)
 2806f38:	bc400204 	addi	r17,r23,8
 2806f3c:	29804136 	bltu	r5,r6,2807044 <_realloc_r+0x590>
 2806f40:	008004c4 	movi	r2,19
 2806f44:	9009883a 	mov	r4,r18
 2806f48:	880f883a 	mov	r7,r17
 2806f4c:	11800f2e 	bgeu	r2,r6,2806f8c <_realloc_r+0x4d8>
 2806f50:	90800017 	ldw	r2,0(r18)
 2806f54:	b9c00404 	addi	r7,r23,16
 2806f58:	91000204 	addi	r4,r18,8
 2806f5c:	b8800215 	stw	r2,8(r23)
 2806f60:	90c00117 	ldw	r3,4(r18)
 2806f64:	008006c4 	movi	r2,27
 2806f68:	b8c00315 	stw	r3,12(r23)
 2806f6c:	1180072e 	bgeu	r2,r6,2806f8c <_realloc_r+0x4d8>
 2806f70:	90c00217 	ldw	r3,8(r18)
 2806f74:	b9c00604 	addi	r7,r23,24
 2806f78:	91000404 	addi	r4,r18,16
 2806f7c:	b8c00415 	stw	r3,16(r23)
 2806f80:	90800317 	ldw	r2,12(r18)
 2806f84:	b8800515 	stw	r2,20(r23)
 2806f88:	31404026 	beq	r6,r5,280708c <_realloc_r+0x5d8>
 2806f8c:	20800017 	ldw	r2,0(r4)
 2806f90:	38800015 	stw	r2,0(r7)
 2806f94:	20c00117 	ldw	r3,4(r4)
 2806f98:	38c00115 	stw	r3,4(r7)
 2806f9c:	20800217 	ldw	r2,8(r4)
 2806fa0:	38800215 	stw	r2,8(r7)
 2806fa4:	d8c00117 	ldw	r3,4(sp)
 2806fa8:	bf0b883a 	add	r5,r23,fp
 2806fac:	b009883a 	mov	r4,r22
 2806fb0:	1f05c83a 	sub	r2,r3,fp
 2806fb4:	10800054 	ori	r2,r2,1
 2806fb8:	28800115 	stw	r2,4(r5)
 2806fbc:	b8c00117 	ldw	r3,4(r23)
 2806fc0:	0080a074 	movhi	r2,641
 2806fc4:	10ba6c04 	addi	r2,r2,-5712
 2806fc8:	11400215 	stw	r5,8(r2)
 2806fcc:	18c0004c 	andi	r3,r3,1
 2806fd0:	e0c6b03a 	or	r3,fp,r3
 2806fd4:	b8c00115 	stw	r3,4(r23)
 2806fd8:	280a6e00 	call	280a6e0 <__malloc_unlock>
 2806fdc:	003eeb06 	br	2806b8c <_realloc_r+0xd8>
 2806fe0:	20800117 	ldw	r2,4(r4)
 2806fe4:	00ffff04 	movi	r3,-4
 2806fe8:	800f883a 	mov	r7,r16
 2806fec:	10c4703a 	and	r2,r2,r3
 2806ff0:	98a9883a 	add	r20,r19,r2
 2806ff4:	84000204 	addi	r16,r16,8
 2806ff8:	003ecf06 	br	2806b38 <_realloc_r+0x84>
 2806ffc:	900b883a 	mov	r5,r18
 2807000:	8009883a 	mov	r4,r16
 2807004:	28058b00 	call	28058b0 <memmove>
 2807008:	dd000017 	ldw	r20,0(sp)
 280700c:	b80f883a 	mov	r7,r23
 2807010:	003ec906 	br	2806b38 <_realloc_r+0x84>
 2807014:	900b883a 	mov	r5,r18
 2807018:	8009883a 	mov	r4,r16
 280701c:	28058b00 	call	28058b0 <memmove>
 2807020:	b80f883a 	mov	r7,r23
 2807024:	003ec406 	br	2806b38 <_realloc_r+0x84>
 2807028:	90c00417 	ldw	r3,16(r18)
 280702c:	89400604 	addi	r5,r17,24
 2807030:	91000604 	addi	r4,r18,24
 2807034:	88c00415 	stw	r3,16(r17)
 2807038:	90800517 	ldw	r2,20(r18)
 280703c:	88800515 	stw	r2,20(r17)
 2807040:	003f6806 	br	2806de4 <_realloc_r+0x330>
 2807044:	900b883a 	mov	r5,r18
 2807048:	8809883a 	mov	r4,r17
 280704c:	28058b00 	call	28058b0 <memmove>
 2807050:	003fd406 	br	2806fa4 <_realloc_r+0x4f0>
 2807054:	90c00417 	ldw	r3,16(r18)
 2807058:	91000604 	addi	r4,r18,24
 280705c:	ba000804 	addi	r8,r23,32
 2807060:	b8c00615 	stw	r3,24(r23)
 2807064:	90800517 	ldw	r2,20(r18)
 2807068:	b8800715 	stw	r2,28(r23)
 280706c:	003f1206 	br	2806cb8 <_realloc_r+0x204>
 2807070:	90c00417 	ldw	r3,16(r18)
 2807074:	91000604 	addi	r4,r18,24
 2807078:	ba000804 	addi	r8,r23,32
 280707c:	b8c00615 	stw	r3,24(r23)
 2807080:	90800517 	ldw	r2,20(r18)
 2807084:	b8800715 	stw	r2,28(r23)
 2807088:	003f3206 	br	2806d54 <_realloc_r+0x2a0>
 280708c:	90c00417 	ldw	r3,16(r18)
 2807090:	91000604 	addi	r4,r18,24
 2807094:	b9c00804 	addi	r7,r23,32
 2807098:	b8c00615 	stw	r3,24(r23)
 280709c:	90800517 	ldw	r2,20(r18)
 28070a0:	b8800715 	stw	r2,28(r23)
 28070a4:	003fb906 	br	2806f8c <_realloc_r+0x4d8>

028070a8 <__isinfd>:
 28070a8:	200d883a 	mov	r6,r4
 28070ac:	0109c83a 	sub	r4,zero,r4
 28070b0:	2188b03a 	or	r4,r4,r6
 28070b4:	2008d7fa 	srli	r4,r4,31
 28070b8:	00a00034 	movhi	r2,32768
 28070bc:	10bfffc4 	addi	r2,r2,-1
 28070c0:	1144703a 	and	r2,r2,r5
 28070c4:	2088b03a 	or	r4,r4,r2
 28070c8:	009ffc34 	movhi	r2,32752
 28070cc:	1105c83a 	sub	r2,r2,r4
 28070d0:	0087c83a 	sub	r3,zero,r2
 28070d4:	10c4b03a 	or	r2,r2,r3
 28070d8:	1004d7fa 	srli	r2,r2,31
 28070dc:	00c00044 	movi	r3,1
 28070e0:	1885c83a 	sub	r2,r3,r2
 28070e4:	f800283a 	ret

028070e8 <__isnand>:
 28070e8:	200d883a 	mov	r6,r4
 28070ec:	0109c83a 	sub	r4,zero,r4
 28070f0:	2188b03a 	or	r4,r4,r6
 28070f4:	2008d7fa 	srli	r4,r4,31
 28070f8:	00a00034 	movhi	r2,32768
 28070fc:	10bfffc4 	addi	r2,r2,-1
 2807100:	1144703a 	and	r2,r2,r5
 2807104:	2088b03a 	or	r4,r4,r2
 2807108:	009ffc34 	movhi	r2,32752
 280710c:	1105c83a 	sub	r2,r2,r4
 2807110:	1004d7fa 	srli	r2,r2,31
 2807114:	f800283a 	ret

02807118 <_sbrk_r>:
 2807118:	defffd04 	addi	sp,sp,-12
 280711c:	dc000015 	stw	r16,0(sp)
 2807120:	0400a074 	movhi	r16,641
 2807124:	84077504 	addi	r16,r16,7636
 2807128:	dc400115 	stw	r17,4(sp)
 280712c:	80000015 	stw	zero,0(r16)
 2807130:	2023883a 	mov	r17,r4
 2807134:	2809883a 	mov	r4,r5
 2807138:	dfc00215 	stw	ra,8(sp)
 280713c:	280a8fc0 	call	280a8fc <sbrk>
 2807140:	1007883a 	mov	r3,r2
 2807144:	00bfffc4 	movi	r2,-1
 2807148:	18800626 	beq	r3,r2,2807164 <_sbrk_r+0x4c>
 280714c:	1805883a 	mov	r2,r3
 2807150:	dfc00217 	ldw	ra,8(sp)
 2807154:	dc400117 	ldw	r17,4(sp)
 2807158:	dc000017 	ldw	r16,0(sp)
 280715c:	dec00304 	addi	sp,sp,12
 2807160:	f800283a 	ret
 2807164:	80800017 	ldw	r2,0(r16)
 2807168:	103ff826 	beq	r2,zero,280714c <_sbrk_r+0x34>
 280716c:	88800015 	stw	r2,0(r17)
 2807170:	1805883a 	mov	r2,r3
 2807174:	dfc00217 	ldw	ra,8(sp)
 2807178:	dc400117 	ldw	r17,4(sp)
 280717c:	dc000017 	ldw	r16,0(sp)
 2807180:	dec00304 	addi	sp,sp,12
 2807184:	f800283a 	ret

02807188 <__sclose>:
 2807188:	2940038f 	ldh	r5,14(r5)
 280718c:	28074d01 	jmpi	28074d0 <_close_r>

02807190 <__sseek>:
 2807190:	defffe04 	addi	sp,sp,-8
 2807194:	dc000015 	stw	r16,0(sp)
 2807198:	2821883a 	mov	r16,r5
 280719c:	2940038f 	ldh	r5,14(r5)
 28071a0:	dfc00115 	stw	ra,4(sp)
 28071a4:	28077480 	call	2807748 <_lseek_r>
 28071a8:	1007883a 	mov	r3,r2
 28071ac:	00bfffc4 	movi	r2,-1
 28071b0:	18800926 	beq	r3,r2,28071d8 <__sseek+0x48>
 28071b4:	8080030b 	ldhu	r2,12(r16)
 28071b8:	80c01415 	stw	r3,80(r16)
 28071bc:	10840014 	ori	r2,r2,4096
 28071c0:	8080030d 	sth	r2,12(r16)
 28071c4:	1805883a 	mov	r2,r3
 28071c8:	dfc00117 	ldw	ra,4(sp)
 28071cc:	dc000017 	ldw	r16,0(sp)
 28071d0:	dec00204 	addi	sp,sp,8
 28071d4:	f800283a 	ret
 28071d8:	8080030b 	ldhu	r2,12(r16)
 28071dc:	10bbffcc 	andi	r2,r2,61439
 28071e0:	8080030d 	sth	r2,12(r16)
 28071e4:	1805883a 	mov	r2,r3
 28071e8:	dfc00117 	ldw	ra,4(sp)
 28071ec:	dc000017 	ldw	r16,0(sp)
 28071f0:	dec00204 	addi	sp,sp,8
 28071f4:	f800283a 	ret

028071f8 <__swrite>:
 28071f8:	2880030b 	ldhu	r2,12(r5)
 28071fc:	defffb04 	addi	sp,sp,-20
 2807200:	dcc00315 	stw	r19,12(sp)
 2807204:	1080400c 	andi	r2,r2,256
 2807208:	dc800215 	stw	r18,8(sp)
 280720c:	dc400115 	stw	r17,4(sp)
 2807210:	dc000015 	stw	r16,0(sp)
 2807214:	3027883a 	mov	r19,r6
 2807218:	3825883a 	mov	r18,r7
 280721c:	dfc00415 	stw	ra,16(sp)
 2807220:	2821883a 	mov	r16,r5
 2807224:	000d883a 	mov	r6,zero
 2807228:	01c00084 	movi	r7,2
 280722c:	2023883a 	mov	r17,r4
 2807230:	10000226 	beq	r2,zero,280723c <__swrite+0x44>
 2807234:	2940038f 	ldh	r5,14(r5)
 2807238:	28077480 	call	2807748 <_lseek_r>
 280723c:	8080030b 	ldhu	r2,12(r16)
 2807240:	8140038f 	ldh	r5,14(r16)
 2807244:	8809883a 	mov	r4,r17
 2807248:	10bbffcc 	andi	r2,r2,61439
 280724c:	980d883a 	mov	r6,r19
 2807250:	900f883a 	mov	r7,r18
 2807254:	8080030d 	sth	r2,12(r16)
 2807258:	dfc00417 	ldw	ra,16(sp)
 280725c:	dcc00317 	ldw	r19,12(sp)
 2807260:	dc800217 	ldw	r18,8(sp)
 2807264:	dc400117 	ldw	r17,4(sp)
 2807268:	dc000017 	ldw	r16,0(sp)
 280726c:	dec00504 	addi	sp,sp,20
 2807270:	28073901 	jmpi	2807390 <_write_r>

02807274 <__sread>:
 2807274:	defffe04 	addi	sp,sp,-8
 2807278:	dc000015 	stw	r16,0(sp)
 280727c:	2821883a 	mov	r16,r5
 2807280:	2940038f 	ldh	r5,14(r5)
 2807284:	dfc00115 	stw	ra,4(sp)
 2807288:	28077c00 	call	28077c0 <_read_r>
 280728c:	1007883a 	mov	r3,r2
 2807290:	10000816 	blt	r2,zero,28072b4 <__sread+0x40>
 2807294:	80801417 	ldw	r2,80(r16)
 2807298:	10c5883a 	add	r2,r2,r3
 280729c:	80801415 	stw	r2,80(r16)
 28072a0:	1805883a 	mov	r2,r3
 28072a4:	dfc00117 	ldw	ra,4(sp)
 28072a8:	dc000017 	ldw	r16,0(sp)
 28072ac:	dec00204 	addi	sp,sp,8
 28072b0:	f800283a 	ret
 28072b4:	8080030b 	ldhu	r2,12(r16)
 28072b8:	10bbffcc 	andi	r2,r2,61439
 28072bc:	8080030d 	sth	r2,12(r16)
 28072c0:	1805883a 	mov	r2,r3
 28072c4:	dfc00117 	ldw	ra,4(sp)
 28072c8:	dc000017 	ldw	r16,0(sp)
 28072cc:	dec00204 	addi	sp,sp,8
 28072d0:	f800283a 	ret

028072d4 <strcmp>:
 28072d4:	2144b03a 	or	r2,r4,r5
 28072d8:	108000cc 	andi	r2,r2,3
 28072dc:	10001d1e 	bne	r2,zero,2807354 <strcmp+0x80>
 28072e0:	200f883a 	mov	r7,r4
 28072e4:	28800017 	ldw	r2,0(r5)
 28072e8:	21000017 	ldw	r4,0(r4)
 28072ec:	280d883a 	mov	r6,r5
 28072f0:	2080161e 	bne	r4,r2,280734c <strcmp+0x78>
 28072f4:	023fbff4 	movhi	r8,65279
 28072f8:	423fbfc4 	addi	r8,r8,-257
 28072fc:	2207883a 	add	r3,r4,r8
 2807300:	01602074 	movhi	r5,32897
 2807304:	29602004 	addi	r5,r5,-32640
 2807308:	1946703a 	and	r3,r3,r5
 280730c:	0104303a 	nor	r2,zero,r4
 2807310:	10c4703a 	and	r2,r2,r3
 2807314:	10001c1e 	bne	r2,zero,2807388 <strcmp+0xb4>
 2807318:	4013883a 	mov	r9,r8
 280731c:	2811883a 	mov	r8,r5
 2807320:	00000106 	br	2807328 <strcmp+0x54>
 2807324:	1800181e 	bne	r3,zero,2807388 <strcmp+0xb4>
 2807328:	39c00104 	addi	r7,r7,4
 280732c:	39000017 	ldw	r4,0(r7)
 2807330:	31800104 	addi	r6,r6,4
 2807334:	31400017 	ldw	r5,0(r6)
 2807338:	2245883a 	add	r2,r4,r9
 280733c:	1204703a 	and	r2,r2,r8
 2807340:	0106303a 	nor	r3,zero,r4
 2807344:	1886703a 	and	r3,r3,r2
 2807348:	217ff626 	beq	r4,r5,2807324 <strcmp+0x50>
 280734c:	3809883a 	mov	r4,r7
 2807350:	300b883a 	mov	r5,r6
 2807354:	20c00007 	ldb	r3,0(r4)
 2807358:	1800051e 	bne	r3,zero,2807370 <strcmp+0x9c>
 280735c:	00000606 	br	2807378 <strcmp+0xa4>
 2807360:	21000044 	addi	r4,r4,1
 2807364:	20c00007 	ldb	r3,0(r4)
 2807368:	29400044 	addi	r5,r5,1
 280736c:	18000226 	beq	r3,zero,2807378 <strcmp+0xa4>
 2807370:	28800007 	ldb	r2,0(r5)
 2807374:	18bffa26 	beq	r3,r2,2807360 <strcmp+0x8c>
 2807378:	20c00003 	ldbu	r3,0(r4)
 280737c:	28800003 	ldbu	r2,0(r5)
 2807380:	1885c83a 	sub	r2,r3,r2
 2807384:	f800283a 	ret
 2807388:	0005883a 	mov	r2,zero
 280738c:	f800283a 	ret

02807390 <_write_r>:
 2807390:	defffd04 	addi	sp,sp,-12
 2807394:	dc000015 	stw	r16,0(sp)
 2807398:	0400a074 	movhi	r16,641
 280739c:	84077504 	addi	r16,r16,7636
 28073a0:	dc400115 	stw	r17,4(sp)
 28073a4:	80000015 	stw	zero,0(r16)
 28073a8:	2023883a 	mov	r17,r4
 28073ac:	2809883a 	mov	r4,r5
 28073b0:	300b883a 	mov	r5,r6
 28073b4:	380d883a 	mov	r6,r7
 28073b8:	dfc00215 	stw	ra,8(sp)
 28073bc:	280a9b80 	call	280a9b8 <write>
 28073c0:	1007883a 	mov	r3,r2
 28073c4:	00bfffc4 	movi	r2,-1
 28073c8:	18800626 	beq	r3,r2,28073e4 <_write_r+0x54>
 28073cc:	1805883a 	mov	r2,r3
 28073d0:	dfc00217 	ldw	ra,8(sp)
 28073d4:	dc400117 	ldw	r17,4(sp)
 28073d8:	dc000017 	ldw	r16,0(sp)
 28073dc:	dec00304 	addi	sp,sp,12
 28073e0:	f800283a 	ret
 28073e4:	80800017 	ldw	r2,0(r16)
 28073e8:	103ff826 	beq	r2,zero,28073cc <_write_r+0x3c>
 28073ec:	88800015 	stw	r2,0(r17)
 28073f0:	1805883a 	mov	r2,r3
 28073f4:	dfc00217 	ldw	ra,8(sp)
 28073f8:	dc400117 	ldw	r17,4(sp)
 28073fc:	dc000017 	ldw	r16,0(sp)
 2807400:	dec00304 	addi	sp,sp,12
 2807404:	f800283a 	ret

02807408 <_calloc_r>:
 2807408:	defffe04 	addi	sp,sp,-8
 280740c:	dc400015 	stw	r17,0(sp)
 2807410:	2023883a 	mov	r17,r4
 2807414:	2809883a 	mov	r4,r5
 2807418:	300b883a 	mov	r5,r6
 280741c:	dfc00115 	stw	ra,4(sp)
 2807420:	280977c0 	call	280977c <__mulsi3>
 2807424:	100b883a 	mov	r5,r2
 2807428:	8809883a 	mov	r4,r17
 280742c:	2804fec0 	call	2804fec <_malloc_r>
 2807430:	1023883a 	mov	r17,r2
 2807434:	01c00904 	movi	r7,36
 2807438:	10000d26 	beq	r2,zero,2807470 <_calloc_r+0x68>
 280743c:	10ffff17 	ldw	r3,-4(r2)
 2807440:	1009883a 	mov	r4,r2
 2807444:	00bfff04 	movi	r2,-4
 2807448:	1886703a 	and	r3,r3,r2
 280744c:	1887883a 	add	r3,r3,r2
 2807450:	180d883a 	mov	r6,r3
 2807454:	000b883a 	mov	r5,zero
 2807458:	38c01736 	bltu	r7,r3,28074b8 <_calloc_r+0xb0>
 280745c:	008004c4 	movi	r2,19
 2807460:	10c00836 	bltu	r2,r3,2807484 <_calloc_r+0x7c>
 2807464:	20000215 	stw	zero,8(r4)
 2807468:	20000015 	stw	zero,0(r4)
 280746c:	20000115 	stw	zero,4(r4)
 2807470:	8805883a 	mov	r2,r17
 2807474:	dfc00117 	ldw	ra,4(sp)
 2807478:	dc400017 	ldw	r17,0(sp)
 280747c:	dec00204 	addi	sp,sp,8
 2807480:	f800283a 	ret
 2807484:	008006c4 	movi	r2,27
 2807488:	88000015 	stw	zero,0(r17)
 280748c:	88000115 	stw	zero,4(r17)
 2807490:	89000204 	addi	r4,r17,8
 2807494:	10fff32e 	bgeu	r2,r3,2807464 <_calloc_r+0x5c>
 2807498:	88000215 	stw	zero,8(r17)
 280749c:	88000315 	stw	zero,12(r17)
 28074a0:	89000404 	addi	r4,r17,16
 28074a4:	19ffef1e 	bne	r3,r7,2807464 <_calloc_r+0x5c>
 28074a8:	89000604 	addi	r4,r17,24
 28074ac:	88000415 	stw	zero,16(r17)
 28074b0:	88000515 	stw	zero,20(r17)
 28074b4:	003feb06 	br	2807464 <_calloc_r+0x5c>
 28074b8:	28059900 	call	2805990 <memset>
 28074bc:	8805883a 	mov	r2,r17
 28074c0:	dfc00117 	ldw	ra,4(sp)
 28074c4:	dc400017 	ldw	r17,0(sp)
 28074c8:	dec00204 	addi	sp,sp,8
 28074cc:	f800283a 	ret

028074d0 <_close_r>:
 28074d0:	defffd04 	addi	sp,sp,-12
 28074d4:	dc000015 	stw	r16,0(sp)
 28074d8:	0400a074 	movhi	r16,641
 28074dc:	84077504 	addi	r16,r16,7636
 28074e0:	dc400115 	stw	r17,4(sp)
 28074e4:	80000015 	stw	zero,0(r16)
 28074e8:	2023883a 	mov	r17,r4
 28074ec:	2809883a 	mov	r4,r5
 28074f0:	dfc00215 	stw	ra,8(sp)
 28074f4:	2809e6c0 	call	2809e6c <close>
 28074f8:	1007883a 	mov	r3,r2
 28074fc:	00bfffc4 	movi	r2,-1
 2807500:	18800626 	beq	r3,r2,280751c <_close_r+0x4c>
 2807504:	1805883a 	mov	r2,r3
 2807508:	dfc00217 	ldw	ra,8(sp)
 280750c:	dc400117 	ldw	r17,4(sp)
 2807510:	dc000017 	ldw	r16,0(sp)
 2807514:	dec00304 	addi	sp,sp,12
 2807518:	f800283a 	ret
 280751c:	80800017 	ldw	r2,0(r16)
 2807520:	103ff826 	beq	r2,zero,2807504 <_close_r+0x34>
 2807524:	88800015 	stw	r2,0(r17)
 2807528:	1805883a 	mov	r2,r3
 280752c:	dfc00217 	ldw	ra,8(sp)
 2807530:	dc400117 	ldw	r17,4(sp)
 2807534:	dc000017 	ldw	r16,0(sp)
 2807538:	dec00304 	addi	sp,sp,12
 280753c:	f800283a 	ret

02807540 <_fclose_r>:
 2807540:	defffc04 	addi	sp,sp,-16
 2807544:	dc400115 	stw	r17,4(sp)
 2807548:	dc000015 	stw	r16,0(sp)
 280754c:	dfc00315 	stw	ra,12(sp)
 2807550:	dc800215 	stw	r18,8(sp)
 2807554:	2821883a 	mov	r16,r5
 2807558:	2023883a 	mov	r17,r4
 280755c:	28002926 	beq	r5,zero,2807604 <_fclose_r+0xc4>
 2807560:	280409c0 	call	280409c <__sfp_lock_acquire>
 2807564:	88000226 	beq	r17,zero,2807570 <_fclose_r+0x30>
 2807568:	88800e17 	ldw	r2,56(r17)
 280756c:	10002d26 	beq	r2,zero,2807624 <_fclose_r+0xe4>
 2807570:	8080030f 	ldh	r2,12(r16)
 2807574:	10002226 	beq	r2,zero,2807600 <_fclose_r+0xc0>
 2807578:	8809883a 	mov	r4,r17
 280757c:	800b883a 	mov	r5,r16
 2807580:	2803e140 	call	2803e14 <_fflush_r>
 2807584:	1025883a 	mov	r18,r2
 2807588:	80800b17 	ldw	r2,44(r16)
 280758c:	10000426 	beq	r2,zero,28075a0 <_fclose_r+0x60>
 2807590:	81400717 	ldw	r5,28(r16)
 2807594:	8809883a 	mov	r4,r17
 2807598:	103ee83a 	callr	r2
 280759c:	10002a16 	blt	r2,zero,2807648 <_fclose_r+0x108>
 28075a0:	8080030b 	ldhu	r2,12(r16)
 28075a4:	1080200c 	andi	r2,r2,128
 28075a8:	1000231e 	bne	r2,zero,2807638 <_fclose_r+0xf8>
 28075ac:	81400c17 	ldw	r5,48(r16)
 28075b0:	28000526 	beq	r5,zero,28075c8 <_fclose_r+0x88>
 28075b4:	80801004 	addi	r2,r16,64
 28075b8:	28800226 	beq	r5,r2,28075c4 <_fclose_r+0x84>
 28075bc:	8809883a 	mov	r4,r17
 28075c0:	28044640 	call	2804464 <_free_r>
 28075c4:	80000c15 	stw	zero,48(r16)
 28075c8:	81401117 	ldw	r5,68(r16)
 28075cc:	28000326 	beq	r5,zero,28075dc <_fclose_r+0x9c>
 28075d0:	8809883a 	mov	r4,r17
 28075d4:	28044640 	call	2804464 <_free_r>
 28075d8:	80001115 	stw	zero,68(r16)
 28075dc:	8000030d 	sth	zero,12(r16)
 28075e0:	28040a00 	call	28040a0 <__sfp_lock_release>
 28075e4:	9005883a 	mov	r2,r18
 28075e8:	dfc00317 	ldw	ra,12(sp)
 28075ec:	dc800217 	ldw	r18,8(sp)
 28075f0:	dc400117 	ldw	r17,4(sp)
 28075f4:	dc000017 	ldw	r16,0(sp)
 28075f8:	dec00404 	addi	sp,sp,16
 28075fc:	f800283a 	ret
 2807600:	28040a00 	call	28040a0 <__sfp_lock_release>
 2807604:	0025883a 	mov	r18,zero
 2807608:	9005883a 	mov	r2,r18
 280760c:	dfc00317 	ldw	ra,12(sp)
 2807610:	dc800217 	ldw	r18,8(sp)
 2807614:	dc400117 	ldw	r17,4(sp)
 2807618:	dc000017 	ldw	r16,0(sp)
 280761c:	dec00404 	addi	sp,sp,16
 2807620:	f800283a 	ret
 2807624:	8809883a 	mov	r4,r17
 2807628:	28040ac0 	call	28040ac <__sinit>
 280762c:	8080030f 	ldh	r2,12(r16)
 2807630:	103fd11e 	bne	r2,zero,2807578 <_fclose_r+0x38>
 2807634:	003ff206 	br	2807600 <_fclose_r+0xc0>
 2807638:	81400417 	ldw	r5,16(r16)
 280763c:	8809883a 	mov	r4,r17
 2807640:	28044640 	call	2804464 <_free_r>
 2807644:	003fd906 	br	28075ac <_fclose_r+0x6c>
 2807648:	04bfffc4 	movi	r18,-1
 280764c:	003fd406 	br	28075a0 <_fclose_r+0x60>

02807650 <fclose>:
 2807650:	0080a074 	movhi	r2,641
 2807654:	10805804 	addi	r2,r2,352
 2807658:	200b883a 	mov	r5,r4
 280765c:	11000017 	ldw	r4,0(r2)
 2807660:	28075401 	jmpi	2807540 <_fclose_r>

02807664 <_fstat_r>:
 2807664:	defffd04 	addi	sp,sp,-12
 2807668:	dc000015 	stw	r16,0(sp)
 280766c:	0400a074 	movhi	r16,641
 2807670:	84077504 	addi	r16,r16,7636
 2807674:	dc400115 	stw	r17,4(sp)
 2807678:	80000015 	stw	zero,0(r16)
 280767c:	2023883a 	mov	r17,r4
 2807680:	2809883a 	mov	r4,r5
 2807684:	300b883a 	mov	r5,r6
 2807688:	dfc00215 	stw	ra,8(sp)
 280768c:	2809ff80 	call	2809ff8 <fstat>
 2807690:	1007883a 	mov	r3,r2
 2807694:	00bfffc4 	movi	r2,-1
 2807698:	18800626 	beq	r3,r2,28076b4 <_fstat_r+0x50>
 280769c:	1805883a 	mov	r2,r3
 28076a0:	dfc00217 	ldw	ra,8(sp)
 28076a4:	dc400117 	ldw	r17,4(sp)
 28076a8:	dc000017 	ldw	r16,0(sp)
 28076ac:	dec00304 	addi	sp,sp,12
 28076b0:	f800283a 	ret
 28076b4:	80800017 	ldw	r2,0(r16)
 28076b8:	103ff826 	beq	r2,zero,280769c <_fstat_r+0x38>
 28076bc:	88800015 	stw	r2,0(r17)
 28076c0:	1805883a 	mov	r2,r3
 28076c4:	dfc00217 	ldw	ra,8(sp)
 28076c8:	dc400117 	ldw	r17,4(sp)
 28076cc:	dc000017 	ldw	r16,0(sp)
 28076d0:	dec00304 	addi	sp,sp,12
 28076d4:	f800283a 	ret

028076d8 <_isatty_r>:
 28076d8:	defffd04 	addi	sp,sp,-12
 28076dc:	dc000015 	stw	r16,0(sp)
 28076e0:	0400a074 	movhi	r16,641
 28076e4:	84077504 	addi	r16,r16,7636
 28076e8:	dc400115 	stw	r17,4(sp)
 28076ec:	80000015 	stw	zero,0(r16)
 28076f0:	2023883a 	mov	r17,r4
 28076f4:	2809883a 	mov	r4,r5
 28076f8:	dfc00215 	stw	ra,8(sp)
 28076fc:	280a2f00 	call	280a2f0 <isatty>
 2807700:	1007883a 	mov	r3,r2
 2807704:	00bfffc4 	movi	r2,-1
 2807708:	18800626 	beq	r3,r2,2807724 <_isatty_r+0x4c>
 280770c:	1805883a 	mov	r2,r3
 2807710:	dfc00217 	ldw	ra,8(sp)
 2807714:	dc400117 	ldw	r17,4(sp)
 2807718:	dc000017 	ldw	r16,0(sp)
 280771c:	dec00304 	addi	sp,sp,12
 2807720:	f800283a 	ret
 2807724:	80800017 	ldw	r2,0(r16)
 2807728:	103ff826 	beq	r2,zero,280770c <_isatty_r+0x34>
 280772c:	88800015 	stw	r2,0(r17)
 2807730:	1805883a 	mov	r2,r3
 2807734:	dfc00217 	ldw	ra,8(sp)
 2807738:	dc400117 	ldw	r17,4(sp)
 280773c:	dc000017 	ldw	r16,0(sp)
 2807740:	dec00304 	addi	sp,sp,12
 2807744:	f800283a 	ret

02807748 <_lseek_r>:
 2807748:	defffd04 	addi	sp,sp,-12
 280774c:	dc000015 	stw	r16,0(sp)
 2807750:	0400a074 	movhi	r16,641
 2807754:	84077504 	addi	r16,r16,7636
 2807758:	dc400115 	stw	r17,4(sp)
 280775c:	80000015 	stw	zero,0(r16)
 2807760:	2023883a 	mov	r17,r4
 2807764:	2809883a 	mov	r4,r5
 2807768:	300b883a 	mov	r5,r6
 280776c:	380d883a 	mov	r6,r7
 2807770:	dfc00215 	stw	ra,8(sp)
 2807774:	280a5000 	call	280a500 <lseek>
 2807778:	1007883a 	mov	r3,r2
 280777c:	00bfffc4 	movi	r2,-1
 2807780:	18800626 	beq	r3,r2,280779c <_lseek_r+0x54>
 2807784:	1805883a 	mov	r2,r3
 2807788:	dfc00217 	ldw	ra,8(sp)
 280778c:	dc400117 	ldw	r17,4(sp)
 2807790:	dc000017 	ldw	r16,0(sp)
 2807794:	dec00304 	addi	sp,sp,12
 2807798:	f800283a 	ret
 280779c:	80800017 	ldw	r2,0(r16)
 28077a0:	103ff826 	beq	r2,zero,2807784 <_lseek_r+0x3c>
 28077a4:	88800015 	stw	r2,0(r17)
 28077a8:	1805883a 	mov	r2,r3
 28077ac:	dfc00217 	ldw	ra,8(sp)
 28077b0:	dc400117 	ldw	r17,4(sp)
 28077b4:	dc000017 	ldw	r16,0(sp)
 28077b8:	dec00304 	addi	sp,sp,12
 28077bc:	f800283a 	ret

028077c0 <_read_r>:
 28077c0:	defffd04 	addi	sp,sp,-12
 28077c4:	dc000015 	stw	r16,0(sp)
 28077c8:	0400a074 	movhi	r16,641
 28077cc:	84077504 	addi	r16,r16,7636
 28077d0:	dc400115 	stw	r17,4(sp)
 28077d4:	80000015 	stw	zero,0(r16)
 28077d8:	2023883a 	mov	r17,r4
 28077dc:	2809883a 	mov	r4,r5
 28077e0:	300b883a 	mov	r5,r6
 28077e4:	380d883a 	mov	r6,r7
 28077e8:	dfc00215 	stw	ra,8(sp)
 28077ec:	280a7000 	call	280a700 <read>
 28077f0:	1007883a 	mov	r3,r2
 28077f4:	00bfffc4 	movi	r2,-1
 28077f8:	18800626 	beq	r3,r2,2807814 <_read_r+0x54>
 28077fc:	1805883a 	mov	r2,r3
 2807800:	dfc00217 	ldw	ra,8(sp)
 2807804:	dc400117 	ldw	r17,4(sp)
 2807808:	dc000017 	ldw	r16,0(sp)
 280780c:	dec00304 	addi	sp,sp,12
 2807810:	f800283a 	ret
 2807814:	80800017 	ldw	r2,0(r16)
 2807818:	103ff826 	beq	r2,zero,28077fc <_read_r+0x3c>
 280781c:	88800015 	stw	r2,0(r17)
 2807820:	1805883a 	mov	r2,r3
 2807824:	dfc00217 	ldw	ra,8(sp)
 2807828:	dc400117 	ldw	r17,4(sp)
 280782c:	dc000017 	ldw	r16,0(sp)
 2807830:	dec00304 	addi	sp,sp,12
 2807834:	f800283a 	ret

02807838 <__udivdi3>:
 2807838:	defff104 	addi	sp,sp,-60
 280783c:	0015883a 	mov	r10,zero
 2807840:	2005883a 	mov	r2,r4
 2807844:	3011883a 	mov	r8,r6
 2807848:	df000d15 	stw	fp,52(sp)
 280784c:	dd400a15 	stw	r21,40(sp)
 2807850:	dcc00815 	stw	r19,32(sp)
 2807854:	dfc00e15 	stw	ra,56(sp)
 2807858:	ddc00c15 	stw	r23,48(sp)
 280785c:	dd800b15 	stw	r22,44(sp)
 2807860:	dd000915 	stw	r20,36(sp)
 2807864:	dc800715 	stw	r18,28(sp)
 2807868:	dc400615 	stw	r17,24(sp)
 280786c:	dc000515 	stw	r16,20(sp)
 2807870:	da800315 	stw	r10,12(sp)
 2807874:	4027883a 	mov	r19,r8
 2807878:	1039883a 	mov	fp,r2
 280787c:	282b883a 	mov	r21,r5
 2807880:	da800415 	stw	r10,16(sp)
 2807884:	3800401e 	bne	r7,zero,2807988 <__udivdi3+0x150>
 2807888:	2a006536 	bltu	r5,r8,2807a20 <__udivdi3+0x1e8>
 280788c:	4000b526 	beq	r8,zero,2807b64 <__udivdi3+0x32c>
 2807890:	00bfffd4 	movui	r2,65535
 2807894:	14c0ad36 	bltu	r2,r19,2807b4c <__udivdi3+0x314>
 2807898:	00803fc4 	movi	r2,255
 280789c:	14c15e36 	bltu	r2,r19,2807e18 <__udivdi3+0x5e0>
 28078a0:	000b883a 	mov	r5,zero
 28078a4:	0005883a 	mov	r2,zero
 28078a8:	9884d83a 	srl	r2,r19,r2
 28078ac:	0100a074 	movhi	r4,641
 28078b0:	21391804 	addi	r4,r4,-7072
 28078b4:	01800804 	movi	r6,32
 28078b8:	1105883a 	add	r2,r2,r4
 28078bc:	10c00003 	ldbu	r3,0(r2)
 28078c0:	28c7883a 	add	r3,r5,r3
 28078c4:	30e9c83a 	sub	r20,r6,r3
 28078c8:	a0010a1e 	bne	r20,zero,2807cf4 <__udivdi3+0x4bc>
 28078cc:	982ed43a 	srli	r23,r19,16
 28078d0:	acebc83a 	sub	r21,r21,r19
 28078d4:	9dbfffcc 	andi	r22,r19,65535
 28078d8:	05000044 	movi	r20,1
 28078dc:	a809883a 	mov	r4,r21
 28078e0:	b80b883a 	mov	r5,r23
 28078e4:	280976c0 	call	280976c <__udivsi3>
 28078e8:	100b883a 	mov	r5,r2
 28078ec:	b009883a 	mov	r4,r22
 28078f0:	1021883a 	mov	r16,r2
 28078f4:	280977c0 	call	280977c <__mulsi3>
 28078f8:	a809883a 	mov	r4,r21
 28078fc:	b80b883a 	mov	r5,r23
 2807900:	1023883a 	mov	r17,r2
 2807904:	28097740 	call	2809774 <__umodsi3>
 2807908:	1004943a 	slli	r2,r2,16
 280790c:	e006d43a 	srli	r3,fp,16
 2807910:	10c4b03a 	or	r2,r2,r3
 2807914:	1440042e 	bgeu	r2,r17,2807928 <__udivdi3+0xf0>
 2807918:	14c5883a 	add	r2,r2,r19
 280791c:	843fffc4 	addi	r16,r16,-1
 2807920:	14c00136 	bltu	r2,r19,2807928 <__udivdi3+0xf0>
 2807924:	14415c36 	bltu	r2,r17,2807e98 <__udivdi3+0x660>
 2807928:	1463c83a 	sub	r17,r2,r17
 280792c:	8809883a 	mov	r4,r17
 2807930:	b80b883a 	mov	r5,r23
 2807934:	280976c0 	call	280976c <__udivsi3>
 2807938:	100b883a 	mov	r5,r2
 280793c:	b009883a 	mov	r4,r22
 2807940:	102b883a 	mov	r21,r2
 2807944:	280977c0 	call	280977c <__mulsi3>
 2807948:	8809883a 	mov	r4,r17
 280794c:	b80b883a 	mov	r5,r23
 2807950:	1025883a 	mov	r18,r2
 2807954:	28097740 	call	2809774 <__umodsi3>
 2807958:	1004943a 	slli	r2,r2,16
 280795c:	e0ffffcc 	andi	r3,fp,65535
 2807960:	10c4b03a 	or	r2,r2,r3
 2807964:	1480042e 	bgeu	r2,r18,2807978 <__udivdi3+0x140>
 2807968:	9885883a 	add	r2,r19,r2
 280796c:	ad7fffc4 	addi	r21,r21,-1
 2807970:	14c00136 	bltu	r2,r19,2807978 <__udivdi3+0x140>
 2807974:	14813c36 	bltu	r2,r18,2807e68 <__udivdi3+0x630>
 2807978:	8004943a 	slli	r2,r16,16
 280797c:	a009883a 	mov	r4,r20
 2807980:	a884b03a 	or	r2,r21,r2
 2807984:	00001506 	br	28079dc <__udivdi3+0x1a4>
 2807988:	380d883a 	mov	r6,r7
 280798c:	29c06c36 	bltu	r5,r7,2807b40 <__udivdi3+0x308>
 2807990:	00bfffd4 	movui	r2,65535
 2807994:	11c06436 	bltu	r2,r7,2807b28 <__udivdi3+0x2f0>
 2807998:	00803fc4 	movi	r2,255
 280799c:	11c11836 	bltu	r2,r7,2807e00 <__udivdi3+0x5c8>
 28079a0:	000b883a 	mov	r5,zero
 28079a4:	0005883a 	mov	r2,zero
 28079a8:	3084d83a 	srl	r2,r6,r2
 28079ac:	0100a074 	movhi	r4,641
 28079b0:	21391804 	addi	r4,r4,-7072
 28079b4:	01c00804 	movi	r7,32
 28079b8:	1105883a 	add	r2,r2,r4
 28079bc:	10c00003 	ldbu	r3,0(r2)
 28079c0:	28c7883a 	add	r3,r5,r3
 28079c4:	38edc83a 	sub	r22,r7,r3
 28079c8:	b000731e 	bne	r22,zero,2807b98 <__udivdi3+0x360>
 28079cc:	35400136 	bltu	r6,r21,28079d4 <__udivdi3+0x19c>
 28079d0:	e4c05b36 	bltu	fp,r19,2807b40 <__udivdi3+0x308>
 28079d4:	00800044 	movi	r2,1
 28079d8:	0009883a 	mov	r4,zero
 28079dc:	d8800315 	stw	r2,12(sp)
 28079e0:	d9400317 	ldw	r5,12(sp)
 28079e4:	2007883a 	mov	r3,r4
 28079e8:	d9000415 	stw	r4,16(sp)
 28079ec:	2805883a 	mov	r2,r5
 28079f0:	dfc00e17 	ldw	ra,56(sp)
 28079f4:	df000d17 	ldw	fp,52(sp)
 28079f8:	ddc00c17 	ldw	r23,48(sp)
 28079fc:	dd800b17 	ldw	r22,44(sp)
 2807a00:	dd400a17 	ldw	r21,40(sp)
 2807a04:	dd000917 	ldw	r20,36(sp)
 2807a08:	dcc00817 	ldw	r19,32(sp)
 2807a0c:	dc800717 	ldw	r18,28(sp)
 2807a10:	dc400617 	ldw	r17,24(sp)
 2807a14:	dc000517 	ldw	r16,20(sp)
 2807a18:	dec00f04 	addi	sp,sp,60
 2807a1c:	f800283a 	ret
 2807a20:	00bfffd4 	movui	r2,65535
 2807a24:	12005636 	bltu	r2,r8,2807b80 <__udivdi3+0x348>
 2807a28:	00803fc4 	movi	r2,255
 2807a2c:	12010036 	bltu	r2,r8,2807e30 <__udivdi3+0x5f8>
 2807a30:	000b883a 	mov	r5,zero
 2807a34:	0005883a 	mov	r2,zero
 2807a38:	9884d83a 	srl	r2,r19,r2
 2807a3c:	0100a074 	movhi	r4,641
 2807a40:	21391804 	addi	r4,r4,-7072
 2807a44:	01800804 	movi	r6,32
 2807a48:	1105883a 	add	r2,r2,r4
 2807a4c:	10c00003 	ldbu	r3,0(r2)
 2807a50:	28c7883a 	add	r3,r5,r3
 2807a54:	30cbc83a 	sub	r5,r6,r3
 2807a58:	28000626 	beq	r5,zero,2807a74 <__udivdi3+0x23c>
 2807a5c:	3145c83a 	sub	r2,r6,r5
 2807a60:	e084d83a 	srl	r2,fp,r2
 2807a64:	a946983a 	sll	r3,r21,r5
 2807a68:	e178983a 	sll	fp,fp,r5
 2807a6c:	9966983a 	sll	r19,r19,r5
 2807a70:	18aab03a 	or	r21,r3,r2
 2807a74:	982ed43a 	srli	r23,r19,16
 2807a78:	a809883a 	mov	r4,r21
 2807a7c:	9cbfffcc 	andi	r18,r19,65535
 2807a80:	b80b883a 	mov	r5,r23
 2807a84:	280976c0 	call	280976c <__udivsi3>
 2807a88:	100b883a 	mov	r5,r2
 2807a8c:	9009883a 	mov	r4,r18
 2807a90:	1021883a 	mov	r16,r2
 2807a94:	280977c0 	call	280977c <__mulsi3>
 2807a98:	a809883a 	mov	r4,r21
 2807a9c:	b80b883a 	mov	r5,r23
 2807aa0:	1023883a 	mov	r17,r2
 2807aa4:	28097740 	call	2809774 <__umodsi3>
 2807aa8:	1004943a 	slli	r2,r2,16
 2807aac:	e006d43a 	srli	r3,fp,16
 2807ab0:	10c4b03a 	or	r2,r2,r3
 2807ab4:	1440042e 	bgeu	r2,r17,2807ac8 <__udivdi3+0x290>
 2807ab8:	14c5883a 	add	r2,r2,r19
 2807abc:	843fffc4 	addi	r16,r16,-1
 2807ac0:	14c00136 	bltu	r2,r19,2807ac8 <__udivdi3+0x290>
 2807ac4:	1440ea36 	bltu	r2,r17,2807e70 <__udivdi3+0x638>
 2807ac8:	1463c83a 	sub	r17,r2,r17
 2807acc:	8809883a 	mov	r4,r17
 2807ad0:	b80b883a 	mov	r5,r23
 2807ad4:	280976c0 	call	280976c <__udivsi3>
 2807ad8:	100b883a 	mov	r5,r2
 2807adc:	9009883a 	mov	r4,r18
 2807ae0:	102b883a 	mov	r21,r2
 2807ae4:	280977c0 	call	280977c <__mulsi3>
 2807ae8:	8809883a 	mov	r4,r17
 2807aec:	b80b883a 	mov	r5,r23
 2807af0:	1025883a 	mov	r18,r2
 2807af4:	28097740 	call	2809774 <__umodsi3>
 2807af8:	1004943a 	slli	r2,r2,16
 2807afc:	e0ffffcc 	andi	r3,fp,65535
 2807b00:	10c4b03a 	or	r2,r2,r3
 2807b04:	1480042e 	bgeu	r2,r18,2807b18 <__udivdi3+0x2e0>
 2807b08:	9885883a 	add	r2,r19,r2
 2807b0c:	ad7fffc4 	addi	r21,r21,-1
 2807b10:	14c00136 	bltu	r2,r19,2807b18 <__udivdi3+0x2e0>
 2807b14:	1480d936 	bltu	r2,r18,2807e7c <__udivdi3+0x644>
 2807b18:	8004943a 	slli	r2,r16,16
 2807b1c:	0009883a 	mov	r4,zero
 2807b20:	a884b03a 	or	r2,r21,r2
 2807b24:	003fad06 	br	28079dc <__udivdi3+0x1a4>
 2807b28:	00804034 	movhi	r2,256
 2807b2c:	10bfffc4 	addi	r2,r2,-1
 2807b30:	11c0b636 	bltu	r2,r7,2807e0c <__udivdi3+0x5d4>
 2807b34:	01400404 	movi	r5,16
 2807b38:	2805883a 	mov	r2,r5
 2807b3c:	003f9a06 	br	28079a8 <__udivdi3+0x170>
 2807b40:	0005883a 	mov	r2,zero
 2807b44:	0009883a 	mov	r4,zero
 2807b48:	003fa406 	br	28079dc <__udivdi3+0x1a4>
 2807b4c:	00804034 	movhi	r2,256
 2807b50:	10bfffc4 	addi	r2,r2,-1
 2807b54:	14c0b336 	bltu	r2,r19,2807e24 <__udivdi3+0x5ec>
 2807b58:	01400404 	movi	r5,16
 2807b5c:	2805883a 	mov	r2,r5
 2807b60:	003f5106 	br	28078a8 <__udivdi3+0x70>
 2807b64:	01000044 	movi	r4,1
 2807b68:	000b883a 	mov	r5,zero
 2807b6c:	280976c0 	call	280976c <__udivsi3>
 2807b70:	1027883a 	mov	r19,r2
 2807b74:	00bfffd4 	movui	r2,65535
 2807b78:	14fff436 	bltu	r2,r19,2807b4c <__udivdi3+0x314>
 2807b7c:	003f4606 	br	2807898 <__udivdi3+0x60>
 2807b80:	00804034 	movhi	r2,256
 2807b84:	10bfffc4 	addi	r2,r2,-1
 2807b88:	1200ac36 	bltu	r2,r8,2807e3c <__udivdi3+0x604>
 2807b8c:	01400404 	movi	r5,16
 2807b90:	2805883a 	mov	r2,r5
 2807b94:	003fa806 	br	2807a38 <__udivdi3+0x200>
 2807b98:	3d85c83a 	sub	r2,r7,r22
 2807b9c:	3588983a 	sll	r4,r6,r22
 2807ba0:	9886d83a 	srl	r3,r19,r2
 2807ba4:	a8a2d83a 	srl	r17,r21,r2
 2807ba8:	e084d83a 	srl	r2,fp,r2
 2807bac:	20eeb03a 	or	r23,r4,r3
 2807bb0:	b824d43a 	srli	r18,r23,16
 2807bb4:	ad86983a 	sll	r3,r21,r22
 2807bb8:	8809883a 	mov	r4,r17
 2807bbc:	900b883a 	mov	r5,r18
 2807bc0:	1886b03a 	or	r3,r3,r2
 2807bc4:	d8c00115 	stw	r3,4(sp)
 2807bc8:	bc3fffcc 	andi	r16,r23,65535
 2807bcc:	280976c0 	call	280976c <__udivsi3>
 2807bd0:	100b883a 	mov	r5,r2
 2807bd4:	8009883a 	mov	r4,r16
 2807bd8:	1029883a 	mov	r20,r2
 2807bdc:	280977c0 	call	280977c <__mulsi3>
 2807be0:	900b883a 	mov	r5,r18
 2807be4:	8809883a 	mov	r4,r17
 2807be8:	102b883a 	mov	r21,r2
 2807bec:	28097740 	call	2809774 <__umodsi3>
 2807bf0:	d9400117 	ldw	r5,4(sp)
 2807bf4:	1004943a 	slli	r2,r2,16
 2807bf8:	9da6983a 	sll	r19,r19,r22
 2807bfc:	2806d43a 	srli	r3,r5,16
 2807c00:	10c4b03a 	or	r2,r2,r3
 2807c04:	1540032e 	bgeu	r2,r21,2807c14 <__udivdi3+0x3dc>
 2807c08:	15c5883a 	add	r2,r2,r23
 2807c0c:	a53fffc4 	addi	r20,r20,-1
 2807c10:	15c0912e 	bgeu	r2,r23,2807e58 <__udivdi3+0x620>
 2807c14:	1563c83a 	sub	r17,r2,r21
 2807c18:	8809883a 	mov	r4,r17
 2807c1c:	900b883a 	mov	r5,r18
 2807c20:	280976c0 	call	280976c <__udivsi3>
 2807c24:	100b883a 	mov	r5,r2
 2807c28:	8009883a 	mov	r4,r16
 2807c2c:	102b883a 	mov	r21,r2
 2807c30:	280977c0 	call	280977c <__mulsi3>
 2807c34:	8809883a 	mov	r4,r17
 2807c38:	900b883a 	mov	r5,r18
 2807c3c:	1021883a 	mov	r16,r2
 2807c40:	28097740 	call	2809774 <__umodsi3>
 2807c44:	da800117 	ldw	r10,4(sp)
 2807c48:	1004943a 	slli	r2,r2,16
 2807c4c:	50ffffcc 	andi	r3,r10,65535
 2807c50:	10c6b03a 	or	r3,r2,r3
 2807c54:	1c00032e 	bgeu	r3,r16,2807c64 <__udivdi3+0x42c>
 2807c58:	1dc7883a 	add	r3,r3,r23
 2807c5c:	ad7fffc4 	addi	r21,r21,-1
 2807c60:	1dc0792e 	bgeu	r3,r23,2807e48 <__udivdi3+0x610>
 2807c64:	a004943a 	slli	r2,r20,16
 2807c68:	982ed43a 	srli	r23,r19,16
 2807c6c:	9cffffcc 	andi	r19,r19,65535
 2807c70:	a8a4b03a 	or	r18,r21,r2
 2807c74:	947fffcc 	andi	r17,r18,65535
 2807c78:	902ad43a 	srli	r21,r18,16
 2807c7c:	8809883a 	mov	r4,r17
 2807c80:	980b883a 	mov	r5,r19
 2807c84:	1c21c83a 	sub	r16,r3,r16
 2807c88:	280977c0 	call	280977c <__mulsi3>
 2807c8c:	8809883a 	mov	r4,r17
 2807c90:	b80b883a 	mov	r5,r23
 2807c94:	1029883a 	mov	r20,r2
 2807c98:	280977c0 	call	280977c <__mulsi3>
 2807c9c:	980b883a 	mov	r5,r19
 2807ca0:	a809883a 	mov	r4,r21
 2807ca4:	1023883a 	mov	r17,r2
 2807ca8:	280977c0 	call	280977c <__mulsi3>
 2807cac:	a809883a 	mov	r4,r21
 2807cb0:	b80b883a 	mov	r5,r23
 2807cb4:	1027883a 	mov	r19,r2
 2807cb8:	280977c0 	call	280977c <__mulsi3>
 2807cbc:	1009883a 	mov	r4,r2
 2807cc0:	a004d43a 	srli	r2,r20,16
 2807cc4:	8ce3883a 	add	r17,r17,r19
 2807cc8:	1447883a 	add	r3,r2,r17
 2807ccc:	1cc0022e 	bgeu	r3,r19,2807cd8 <__udivdi3+0x4a0>
 2807cd0:	00800074 	movhi	r2,1
 2807cd4:	2089883a 	add	r4,r4,r2
 2807cd8:	1804d43a 	srli	r2,r3,16
 2807cdc:	2085883a 	add	r2,r4,r2
 2807ce0:	80804436 	bltu	r16,r2,2807df4 <__udivdi3+0x5bc>
 2807ce4:	80803e26 	beq	r16,r2,2807de0 <__udivdi3+0x5a8>
 2807ce8:	9005883a 	mov	r2,r18
 2807cec:	0009883a 	mov	r4,zero
 2807cf0:	003f3a06 	br	28079dc <__udivdi3+0x1a4>
 2807cf4:	9d26983a 	sll	r19,r19,r20
 2807cf8:	3505c83a 	sub	r2,r6,r20
 2807cfc:	a8a2d83a 	srl	r17,r21,r2
 2807d00:	982ed43a 	srli	r23,r19,16
 2807d04:	e084d83a 	srl	r2,fp,r2
 2807d08:	ad06983a 	sll	r3,r21,r20
 2807d0c:	8809883a 	mov	r4,r17
 2807d10:	b80b883a 	mov	r5,r23
 2807d14:	1886b03a 	or	r3,r3,r2
 2807d18:	d8c00015 	stw	r3,0(sp)
 2807d1c:	9dbfffcc 	andi	r22,r19,65535
 2807d20:	280976c0 	call	280976c <__udivsi3>
 2807d24:	100b883a 	mov	r5,r2
 2807d28:	b009883a 	mov	r4,r22
 2807d2c:	d8800215 	stw	r2,8(sp)
 2807d30:	280977c0 	call	280977c <__mulsi3>
 2807d34:	8809883a 	mov	r4,r17
 2807d38:	b80b883a 	mov	r5,r23
 2807d3c:	102b883a 	mov	r21,r2
 2807d40:	28097740 	call	2809774 <__umodsi3>
 2807d44:	d9000017 	ldw	r4,0(sp)
 2807d48:	1004943a 	slli	r2,r2,16
 2807d4c:	2006d43a 	srli	r3,r4,16
 2807d50:	10c4b03a 	or	r2,r2,r3
 2807d54:	1540052e 	bgeu	r2,r21,2807d6c <__udivdi3+0x534>
 2807d58:	d9400217 	ldw	r5,8(sp)
 2807d5c:	14c5883a 	add	r2,r2,r19
 2807d60:	297fffc4 	addi	r5,r5,-1
 2807d64:	d9400215 	stw	r5,8(sp)
 2807d68:	14c0462e 	bgeu	r2,r19,2807e84 <__udivdi3+0x64c>
 2807d6c:	1563c83a 	sub	r17,r2,r21
 2807d70:	8809883a 	mov	r4,r17
 2807d74:	b80b883a 	mov	r5,r23
 2807d78:	280976c0 	call	280976c <__udivsi3>
 2807d7c:	100b883a 	mov	r5,r2
 2807d80:	b009883a 	mov	r4,r22
 2807d84:	1025883a 	mov	r18,r2
 2807d88:	280977c0 	call	280977c <__mulsi3>
 2807d8c:	8809883a 	mov	r4,r17
 2807d90:	b80b883a 	mov	r5,r23
 2807d94:	1021883a 	mov	r16,r2
 2807d98:	28097740 	call	2809774 <__umodsi3>
 2807d9c:	da800017 	ldw	r10,0(sp)
 2807da0:	1004943a 	slli	r2,r2,16
 2807da4:	50ffffcc 	andi	r3,r10,65535
 2807da8:	10c6b03a 	or	r3,r2,r3
 2807dac:	1c00062e 	bgeu	r3,r16,2807dc8 <__udivdi3+0x590>
 2807db0:	1cc7883a 	add	r3,r3,r19
 2807db4:	94bfffc4 	addi	r18,r18,-1
 2807db8:	1cc00336 	bltu	r3,r19,2807dc8 <__udivdi3+0x590>
 2807dbc:	1c00022e 	bgeu	r3,r16,2807dc8 <__udivdi3+0x590>
 2807dc0:	94bfffc4 	addi	r18,r18,-1
 2807dc4:	1cc7883a 	add	r3,r3,r19
 2807dc8:	d9000217 	ldw	r4,8(sp)
 2807dcc:	e538983a 	sll	fp,fp,r20
 2807dd0:	1c2bc83a 	sub	r21,r3,r16
 2807dd4:	2004943a 	slli	r2,r4,16
 2807dd8:	90a8b03a 	or	r20,r18,r2
 2807ddc:	003ebf06 	br	28078dc <__udivdi3+0xa4>
 2807de0:	1804943a 	slli	r2,r3,16
 2807de4:	e588983a 	sll	r4,fp,r22
 2807de8:	a0ffffcc 	andi	r3,r20,65535
 2807dec:	10c5883a 	add	r2,r2,r3
 2807df0:	20bfbd2e 	bgeu	r4,r2,2807ce8 <__udivdi3+0x4b0>
 2807df4:	90bfffc4 	addi	r2,r18,-1
 2807df8:	0009883a 	mov	r4,zero
 2807dfc:	003ef706 	br	28079dc <__udivdi3+0x1a4>
 2807e00:	01400204 	movi	r5,8
 2807e04:	2805883a 	mov	r2,r5
 2807e08:	003ee706 	br	28079a8 <__udivdi3+0x170>
 2807e0c:	01400604 	movi	r5,24
 2807e10:	2805883a 	mov	r2,r5
 2807e14:	003ee406 	br	28079a8 <__udivdi3+0x170>
 2807e18:	01400204 	movi	r5,8
 2807e1c:	2805883a 	mov	r2,r5
 2807e20:	003ea106 	br	28078a8 <__udivdi3+0x70>
 2807e24:	01400604 	movi	r5,24
 2807e28:	2805883a 	mov	r2,r5
 2807e2c:	003e9e06 	br	28078a8 <__udivdi3+0x70>
 2807e30:	01400204 	movi	r5,8
 2807e34:	2805883a 	mov	r2,r5
 2807e38:	003eff06 	br	2807a38 <__udivdi3+0x200>
 2807e3c:	01400604 	movi	r5,24
 2807e40:	2805883a 	mov	r2,r5
 2807e44:	003efc06 	br	2807a38 <__udivdi3+0x200>
 2807e48:	1c3f862e 	bgeu	r3,r16,2807c64 <__udivdi3+0x42c>
 2807e4c:	1dc7883a 	add	r3,r3,r23
 2807e50:	ad7fffc4 	addi	r21,r21,-1
 2807e54:	003f8306 	br	2807c64 <__udivdi3+0x42c>
 2807e58:	157f6e2e 	bgeu	r2,r21,2807c14 <__udivdi3+0x3dc>
 2807e5c:	a53fffc4 	addi	r20,r20,-1
 2807e60:	15c5883a 	add	r2,r2,r23
 2807e64:	003f6b06 	br	2807c14 <__udivdi3+0x3dc>
 2807e68:	ad7fffc4 	addi	r21,r21,-1
 2807e6c:	003ec206 	br	2807978 <__udivdi3+0x140>
 2807e70:	843fffc4 	addi	r16,r16,-1
 2807e74:	14c5883a 	add	r2,r2,r19
 2807e78:	003f1306 	br	2807ac8 <__udivdi3+0x290>
 2807e7c:	ad7fffc4 	addi	r21,r21,-1
 2807e80:	003f2506 	br	2807b18 <__udivdi3+0x2e0>
 2807e84:	157fb92e 	bgeu	r2,r21,2807d6c <__udivdi3+0x534>
 2807e88:	297fffc4 	addi	r5,r5,-1
 2807e8c:	14c5883a 	add	r2,r2,r19
 2807e90:	d9400215 	stw	r5,8(sp)
 2807e94:	003fb506 	br	2807d6c <__udivdi3+0x534>
 2807e98:	843fffc4 	addi	r16,r16,-1
 2807e9c:	14c5883a 	add	r2,r2,r19
 2807ea0:	003ea106 	br	2807928 <__udivdi3+0xf0>

02807ea4 <__umoddi3>:
 2807ea4:	defff004 	addi	sp,sp,-64
 2807ea8:	3011883a 	mov	r8,r6
 2807eac:	000d883a 	mov	r6,zero
 2807eb0:	dd400b15 	stw	r21,44(sp)
 2807eb4:	dcc00915 	stw	r19,36(sp)
 2807eb8:	dc000615 	stw	r16,24(sp)
 2807ebc:	dfc00f15 	stw	ra,60(sp)
 2807ec0:	df000e15 	stw	fp,56(sp)
 2807ec4:	ddc00d15 	stw	r23,52(sp)
 2807ec8:	dd800c15 	stw	r22,48(sp)
 2807ecc:	dd000a15 	stw	r20,40(sp)
 2807ed0:	dc800815 	stw	r18,32(sp)
 2807ed4:	dc400715 	stw	r17,28(sp)
 2807ed8:	2817883a 	mov	r11,r5
 2807edc:	d9800415 	stw	r6,16(sp)
 2807ee0:	4027883a 	mov	r19,r8
 2807ee4:	d9800515 	stw	r6,20(sp)
 2807ee8:	2021883a 	mov	r16,r4
 2807eec:	282b883a 	mov	r21,r5
 2807ef0:	38002c1e 	bne	r7,zero,2807fa4 <__umoddi3+0x100>
 2807ef4:	2a005636 	bltu	r5,r8,2808050 <__umoddi3+0x1ac>
 2807ef8:	40009a26 	beq	r8,zero,2808164 <__umoddi3+0x2c0>
 2807efc:	00bfffd4 	movui	r2,65535
 2807f00:	14c09236 	bltu	r2,r19,280814c <__umoddi3+0x2a8>
 2807f04:	00803fc4 	movi	r2,255
 2807f08:	14c15c36 	bltu	r2,r19,280847c <__umoddi3+0x5d8>
 2807f0c:	000b883a 	mov	r5,zero
 2807f10:	0005883a 	mov	r2,zero
 2807f14:	9884d83a 	srl	r2,r19,r2
 2807f18:	0100a074 	movhi	r4,641
 2807f1c:	21391804 	addi	r4,r4,-7072
 2807f20:	01800804 	movi	r6,32
 2807f24:	1105883a 	add	r2,r2,r4
 2807f28:	10c00003 	ldbu	r3,0(r2)
 2807f2c:	28c7883a 	add	r3,r5,r3
 2807f30:	30e5c83a 	sub	r18,r6,r3
 2807f34:	9000a41e 	bne	r18,zero,28081c8 <__umoddi3+0x324>
 2807f38:	982ed43a 	srli	r23,r19,16
 2807f3c:	acebc83a 	sub	r21,r21,r19
 2807f40:	9d3fffcc 	andi	r20,r19,65535
 2807f44:	002d883a 	mov	r22,zero
 2807f48:	a809883a 	mov	r4,r21
 2807f4c:	b80b883a 	mov	r5,r23
 2807f50:	280976c0 	call	280976c <__udivsi3>
 2807f54:	100b883a 	mov	r5,r2
 2807f58:	a009883a 	mov	r4,r20
 2807f5c:	280977c0 	call	280977c <__mulsi3>
 2807f60:	a809883a 	mov	r4,r21
 2807f64:	b80b883a 	mov	r5,r23
 2807f68:	1023883a 	mov	r17,r2
 2807f6c:	28097740 	call	2809774 <__umodsi3>
 2807f70:	1004943a 	slli	r2,r2,16
 2807f74:	8006d43a 	srli	r3,r16,16
 2807f78:	10c4b03a 	or	r2,r2,r3
 2807f7c:	1440032e 	bgeu	r2,r17,2807f8c <__umoddi3+0xe8>
 2807f80:	14c5883a 	add	r2,r2,r19
 2807f84:	14c00136 	bltu	r2,r19,2807f8c <__umoddi3+0xe8>
 2807f88:	14415836 	bltu	r2,r17,28084ec <__umoddi3+0x648>
 2807f8c:	1463c83a 	sub	r17,r2,r17
 2807f90:	8809883a 	mov	r4,r17
 2807f94:	b80b883a 	mov	r5,r23
 2807f98:	280976c0 	call	280976c <__udivsi3>
 2807f9c:	a009883a 	mov	r4,r20
 2807fa0:	00005306 	br	28080f0 <__umoddi3+0x24c>
 2807fa4:	380d883a 	mov	r6,r7
 2807fa8:	29c0132e 	bgeu	r5,r7,2807ff8 <__umoddi3+0x154>
 2807fac:	d9000415 	stw	r4,16(sp)
 2807fb0:	d9400515 	stw	r5,20(sp)
 2807fb4:	d9400417 	ldw	r5,16(sp)
 2807fb8:	5813883a 	mov	r9,r11
 2807fbc:	2811883a 	mov	r8,r5
 2807fc0:	4005883a 	mov	r2,r8
 2807fc4:	4807883a 	mov	r3,r9
 2807fc8:	dfc00f17 	ldw	ra,60(sp)
 2807fcc:	df000e17 	ldw	fp,56(sp)
 2807fd0:	ddc00d17 	ldw	r23,52(sp)
 2807fd4:	dd800c17 	ldw	r22,48(sp)
 2807fd8:	dd400b17 	ldw	r21,44(sp)
 2807fdc:	dd000a17 	ldw	r20,40(sp)
 2807fe0:	dcc00917 	ldw	r19,36(sp)
 2807fe4:	dc800817 	ldw	r18,32(sp)
 2807fe8:	dc400717 	ldw	r17,28(sp)
 2807fec:	dc000617 	ldw	r16,24(sp)
 2807ff0:	dec01004 	addi	sp,sp,64
 2807ff4:	f800283a 	ret
 2807ff8:	00bfffd4 	movui	r2,65535
 2807ffc:	11c06636 	bltu	r2,r7,2808198 <__umoddi3+0x2f4>
 2808000:	00803fc4 	movi	r2,255
 2808004:	11c12036 	bltu	r2,r7,2808488 <__umoddi3+0x5e4>
 2808008:	000b883a 	mov	r5,zero
 280800c:	0005883a 	mov	r2,zero
 2808010:	3084d83a 	srl	r2,r6,r2
 2808014:	0100a074 	movhi	r4,641
 2808018:	21391804 	addi	r4,r4,-7072
 280801c:	01c00804 	movi	r7,32
 2808020:	1105883a 	add	r2,r2,r4
 2808024:	10c00003 	ldbu	r3,0(r2)
 2808028:	28c7883a 	add	r3,r5,r3
 280802c:	38e5c83a 	sub	r18,r7,r3
 2808030:	9000941e 	bne	r18,zero,2808284 <__umoddi3+0x3e0>
 2808034:	35405e36 	bltu	r6,r21,28081b0 <__umoddi3+0x30c>
 2808038:	84c05d2e 	bgeu	r16,r19,28081b0 <__umoddi3+0x30c>
 280803c:	8011883a 	mov	r8,r16
 2808040:	a813883a 	mov	r9,r21
 2808044:	dc000415 	stw	r16,16(sp)
 2808048:	dd400515 	stw	r21,20(sp)
 280804c:	003fdc06 	br	2807fc0 <__umoddi3+0x11c>
 2808050:	00bfffd4 	movui	r2,65535
 2808054:	12004a36 	bltu	r2,r8,2808180 <__umoddi3+0x2dc>
 2808058:	00803fc4 	movi	r2,255
 280805c:	12010d36 	bltu	r2,r8,2808494 <__umoddi3+0x5f0>
 2808060:	000b883a 	mov	r5,zero
 2808064:	0005883a 	mov	r2,zero
 2808068:	9884d83a 	srl	r2,r19,r2
 280806c:	0100a074 	movhi	r4,641
 2808070:	21391804 	addi	r4,r4,-7072
 2808074:	01800804 	movi	r6,32
 2808078:	1105883a 	add	r2,r2,r4
 280807c:	10c00003 	ldbu	r3,0(r2)
 2808080:	28c7883a 	add	r3,r5,r3
 2808084:	30c7c83a 	sub	r3,r6,r3
 2808088:	1800dc1e 	bne	r3,zero,28083fc <__umoddi3+0x558>
 280808c:	002d883a 	mov	r22,zero
 2808090:	982ed43a 	srli	r23,r19,16
 2808094:	a809883a 	mov	r4,r21
 2808098:	9cbfffcc 	andi	r18,r19,65535
 280809c:	b80b883a 	mov	r5,r23
 28080a0:	280976c0 	call	280976c <__udivsi3>
 28080a4:	100b883a 	mov	r5,r2
 28080a8:	9009883a 	mov	r4,r18
 28080ac:	280977c0 	call	280977c <__mulsi3>
 28080b0:	a809883a 	mov	r4,r21
 28080b4:	b80b883a 	mov	r5,r23
 28080b8:	1023883a 	mov	r17,r2
 28080bc:	28097740 	call	2809774 <__umodsi3>
 28080c0:	1004943a 	slli	r2,r2,16
 28080c4:	8006d43a 	srli	r3,r16,16
 28080c8:	10c4b03a 	or	r2,r2,r3
 28080cc:	1440032e 	bgeu	r2,r17,28080dc <__umoddi3+0x238>
 28080d0:	14c5883a 	add	r2,r2,r19
 28080d4:	14c00136 	bltu	r2,r19,28080dc <__umoddi3+0x238>
 28080d8:	14410236 	bltu	r2,r17,28084e4 <__umoddi3+0x640>
 28080dc:	1463c83a 	sub	r17,r2,r17
 28080e0:	8809883a 	mov	r4,r17
 28080e4:	b80b883a 	mov	r5,r23
 28080e8:	280976c0 	call	280976c <__udivsi3>
 28080ec:	9009883a 	mov	r4,r18
 28080f0:	100b883a 	mov	r5,r2
 28080f4:	280977c0 	call	280977c <__mulsi3>
 28080f8:	8809883a 	mov	r4,r17
 28080fc:	b80b883a 	mov	r5,r23
 2808100:	102b883a 	mov	r21,r2
 2808104:	28097740 	call	2809774 <__umodsi3>
 2808108:	1004943a 	slli	r2,r2,16
 280810c:	80ffffcc 	andi	r3,r16,65535
 2808110:	10c4b03a 	or	r2,r2,r3
 2808114:	1540042e 	bgeu	r2,r21,2808128 <__umoddi3+0x284>
 2808118:	14c5883a 	add	r2,r2,r19
 280811c:	14c00236 	bltu	r2,r19,2808128 <__umoddi3+0x284>
 2808120:	1540012e 	bgeu	r2,r21,2808128 <__umoddi3+0x284>
 2808124:	14c5883a 	add	r2,r2,r19
 2808128:	1545c83a 	sub	r2,r2,r21
 280812c:	1584d83a 	srl	r2,r2,r22
 2808130:	0013883a 	mov	r9,zero
 2808134:	d8800415 	stw	r2,16(sp)
 2808138:	d8c00417 	ldw	r3,16(sp)
 280813c:	0005883a 	mov	r2,zero
 2808140:	d8800515 	stw	r2,20(sp)
 2808144:	1811883a 	mov	r8,r3
 2808148:	003f9d06 	br	2807fc0 <__umoddi3+0x11c>
 280814c:	00804034 	movhi	r2,256
 2808150:	10bfffc4 	addi	r2,r2,-1
 2808154:	14c0c636 	bltu	r2,r19,2808470 <__umoddi3+0x5cc>
 2808158:	01400404 	movi	r5,16
 280815c:	2805883a 	mov	r2,r5
 2808160:	003f6c06 	br	2807f14 <__umoddi3+0x70>
 2808164:	01000044 	movi	r4,1
 2808168:	000b883a 	mov	r5,zero
 280816c:	280976c0 	call	280976c <__udivsi3>
 2808170:	1027883a 	mov	r19,r2
 2808174:	00bfffd4 	movui	r2,65535
 2808178:	14fff436 	bltu	r2,r19,280814c <__umoddi3+0x2a8>
 280817c:	003f6106 	br	2807f04 <__umoddi3+0x60>
 2808180:	00804034 	movhi	r2,256
 2808184:	10bfffc4 	addi	r2,r2,-1
 2808188:	1200c536 	bltu	r2,r8,28084a0 <__umoddi3+0x5fc>
 280818c:	01400404 	movi	r5,16
 2808190:	2805883a 	mov	r2,r5
 2808194:	003fb406 	br	2808068 <__umoddi3+0x1c4>
 2808198:	00804034 	movhi	r2,256
 280819c:	10bfffc4 	addi	r2,r2,-1
 28081a0:	11c0c236 	bltu	r2,r7,28084ac <__umoddi3+0x608>
 28081a4:	01400404 	movi	r5,16
 28081a8:	2805883a 	mov	r2,r5
 28081ac:	003f9806 	br	2808010 <__umoddi3+0x16c>
 28081b0:	84c9c83a 	sub	r4,r16,r19
 28081b4:	8105803a 	cmpltu	r2,r16,r4
 28081b8:	a987c83a 	sub	r3,r21,r6
 28081bc:	18abc83a 	sub	r21,r3,r2
 28081c0:	2021883a 	mov	r16,r4
 28081c4:	003f9d06 	br	280803c <__umoddi3+0x198>
 28081c8:	9ca6983a 	sll	r19,r19,r18
 28081cc:	3485c83a 	sub	r2,r6,r18
 28081d0:	a8a2d83a 	srl	r17,r21,r2
 28081d4:	982ed43a 	srli	r23,r19,16
 28081d8:	ac86983a 	sll	r3,r21,r18
 28081dc:	8084d83a 	srl	r2,r16,r2
 28081e0:	8809883a 	mov	r4,r17
 28081e4:	b80b883a 	mov	r5,r23
 28081e8:	18b8b03a 	or	fp,r3,r2
 28081ec:	9d3fffcc 	andi	r20,r19,65535
 28081f0:	280976c0 	call	280976c <__udivsi3>
 28081f4:	100b883a 	mov	r5,r2
 28081f8:	a009883a 	mov	r4,r20
 28081fc:	280977c0 	call	280977c <__mulsi3>
 2808200:	8809883a 	mov	r4,r17
 2808204:	b80b883a 	mov	r5,r23
 2808208:	102b883a 	mov	r21,r2
 280820c:	28097740 	call	2809774 <__umodsi3>
 2808210:	1004943a 	slli	r2,r2,16
 2808214:	e006d43a 	srli	r3,fp,16
 2808218:	902d883a 	mov	r22,r18
 280821c:	10c4b03a 	or	r2,r2,r3
 2808220:	1540022e 	bgeu	r2,r21,280822c <__umoddi3+0x388>
 2808224:	14c5883a 	add	r2,r2,r19
 2808228:	14c0ab2e 	bgeu	r2,r19,28084d8 <__umoddi3+0x634>
 280822c:	1563c83a 	sub	r17,r2,r21
 2808230:	8809883a 	mov	r4,r17
 2808234:	b80b883a 	mov	r5,r23
 2808238:	280976c0 	call	280976c <__udivsi3>
 280823c:	100b883a 	mov	r5,r2
 2808240:	a009883a 	mov	r4,r20
 2808244:	280977c0 	call	280977c <__mulsi3>
 2808248:	8809883a 	mov	r4,r17
 280824c:	b80b883a 	mov	r5,r23
 2808250:	102b883a 	mov	r21,r2
 2808254:	28097740 	call	2809774 <__umodsi3>
 2808258:	1004943a 	slli	r2,r2,16
 280825c:	e0ffffcc 	andi	r3,fp,65535
 2808260:	10c4b03a 	or	r2,r2,r3
 2808264:	1540042e 	bgeu	r2,r21,2808278 <__umoddi3+0x3d4>
 2808268:	14c5883a 	add	r2,r2,r19
 280826c:	14c00236 	bltu	r2,r19,2808278 <__umoddi3+0x3d4>
 2808270:	1540012e 	bgeu	r2,r21,2808278 <__umoddi3+0x3d4>
 2808274:	14c5883a 	add	r2,r2,r19
 2808278:	84a0983a 	sll	r16,r16,r18
 280827c:	156bc83a 	sub	r21,r2,r21
 2808280:	003f3106 	br	2807f48 <__umoddi3+0xa4>
 2808284:	3c8fc83a 	sub	r7,r7,r18
 2808288:	3486983a 	sll	r3,r6,r18
 280828c:	99c4d83a 	srl	r2,r19,r7
 2808290:	a9e2d83a 	srl	r17,r21,r7
 2808294:	ac8c983a 	sll	r6,r21,r18
 2808298:	18acb03a 	or	r22,r3,r2
 280829c:	b02ed43a 	srli	r23,r22,16
 28082a0:	81c4d83a 	srl	r2,r16,r7
 28082a4:	8809883a 	mov	r4,r17
 28082a8:	b80b883a 	mov	r5,r23
 28082ac:	308cb03a 	or	r6,r6,r2
 28082b0:	d9c00315 	stw	r7,12(sp)
 28082b4:	d9800215 	stw	r6,8(sp)
 28082b8:	b53fffcc 	andi	r20,r22,65535
 28082bc:	280976c0 	call	280976c <__udivsi3>
 28082c0:	100b883a 	mov	r5,r2
 28082c4:	a009883a 	mov	r4,r20
 28082c8:	1039883a 	mov	fp,r2
 28082cc:	280977c0 	call	280977c <__mulsi3>
 28082d0:	8809883a 	mov	r4,r17
 28082d4:	b80b883a 	mov	r5,r23
 28082d8:	102b883a 	mov	r21,r2
 28082dc:	28097740 	call	2809774 <__umodsi3>
 28082e0:	d9000217 	ldw	r4,8(sp)
 28082e4:	1004943a 	slli	r2,r2,16
 28082e8:	9ca6983a 	sll	r19,r19,r18
 28082ec:	2006d43a 	srli	r3,r4,16
 28082f0:	84a0983a 	sll	r16,r16,r18
 28082f4:	dcc00015 	stw	r19,0(sp)
 28082f8:	10c4b03a 	or	r2,r2,r3
 28082fc:	dc000115 	stw	r16,4(sp)
 2808300:	1540032e 	bgeu	r2,r21,2808310 <__umoddi3+0x46c>
 2808304:	1585883a 	add	r2,r2,r22
 2808308:	e73fffc4 	addi	fp,fp,-1
 280830c:	15806e2e 	bgeu	r2,r22,28084c8 <__umoddi3+0x624>
 2808310:	1563c83a 	sub	r17,r2,r21
 2808314:	8809883a 	mov	r4,r17
 2808318:	b80b883a 	mov	r5,r23
 280831c:	280976c0 	call	280976c <__udivsi3>
 2808320:	100b883a 	mov	r5,r2
 2808324:	a009883a 	mov	r4,r20
 2808328:	1021883a 	mov	r16,r2
 280832c:	280977c0 	call	280977c <__mulsi3>
 2808330:	b80b883a 	mov	r5,r23
 2808334:	8809883a 	mov	r4,r17
 2808338:	1029883a 	mov	r20,r2
 280833c:	28097740 	call	2809774 <__umodsi3>
 2808340:	d9400217 	ldw	r5,8(sp)
 2808344:	1004943a 	slli	r2,r2,16
 2808348:	28ffffcc 	andi	r3,r5,65535
 280834c:	10c4b03a 	or	r2,r2,r3
 2808350:	1500032e 	bgeu	r2,r20,2808360 <__umoddi3+0x4bc>
 2808354:	1585883a 	add	r2,r2,r22
 2808358:	843fffc4 	addi	r16,r16,-1
 280835c:	1580562e 	bgeu	r2,r22,28084b8 <__umoddi3+0x614>
 2808360:	d9800017 	ldw	r6,0(sp)
 2808364:	e022943a 	slli	r17,fp,16
 2808368:	302ed43a 	srli	r23,r6,16
 280836c:	8462b03a 	or	r17,r16,r17
 2808370:	34ffffcc 	andi	r19,r6,65535
 2808374:	882ad43a 	srli	r21,r17,16
 2808378:	8c7fffcc 	andi	r17,r17,65535
 280837c:	8809883a 	mov	r4,r17
 2808380:	980b883a 	mov	r5,r19
 2808384:	1521c83a 	sub	r16,r2,r20
 2808388:	280977c0 	call	280977c <__mulsi3>
 280838c:	8809883a 	mov	r4,r17
 2808390:	b80b883a 	mov	r5,r23
 2808394:	1029883a 	mov	r20,r2
 2808398:	280977c0 	call	280977c <__mulsi3>
 280839c:	980b883a 	mov	r5,r19
 28083a0:	a809883a 	mov	r4,r21
 28083a4:	1023883a 	mov	r17,r2
 28083a8:	280977c0 	call	280977c <__mulsi3>
 28083ac:	a809883a 	mov	r4,r21
 28083b0:	b80b883a 	mov	r5,r23
 28083b4:	1027883a 	mov	r19,r2
 28083b8:	280977c0 	call	280977c <__mulsi3>
 28083bc:	100b883a 	mov	r5,r2
 28083c0:	a004d43a 	srli	r2,r20,16
 28083c4:	8ce3883a 	add	r17,r17,r19
 28083c8:	1449883a 	add	r4,r2,r17
 28083cc:	24c0022e 	bgeu	r4,r19,28083d8 <__umoddi3+0x534>
 28083d0:	00800074 	movhi	r2,1
 28083d4:	288b883a 	add	r5,r5,r2
 28083d8:	2004d43a 	srli	r2,r4,16
 28083dc:	2008943a 	slli	r4,r4,16
 28083e0:	a0ffffcc 	andi	r3,r20,65535
 28083e4:	288d883a 	add	r6,r5,r2
 28083e8:	20c9883a 	add	r4,r4,r3
 28083ec:	81800b36 	bltu	r16,r6,280841c <__umoddi3+0x578>
 28083f0:	81804026 	beq	r16,r6,28084f4 <__umoddi3+0x650>
 28083f4:	818dc83a 	sub	r6,r16,r6
 28083f8:	00000f06 	br	2808438 <__umoddi3+0x594>
 28083fc:	30c5c83a 	sub	r2,r6,r3
 2808400:	182d883a 	mov	r22,r3
 2808404:	8084d83a 	srl	r2,r16,r2
 2808408:	a8c6983a 	sll	r3,r21,r3
 280840c:	9da6983a 	sll	r19,r19,r22
 2808410:	85a0983a 	sll	r16,r16,r22
 2808414:	18aab03a 	or	r21,r3,r2
 2808418:	003f1d06 	br	2808090 <__umoddi3+0x1ec>
 280841c:	d8c00017 	ldw	r3,0(sp)
 2808420:	20c5c83a 	sub	r2,r4,r3
 2808424:	2089803a 	cmpltu	r4,r4,r2
 2808428:	3587c83a 	sub	r3,r6,r22
 280842c:	1907c83a 	sub	r3,r3,r4
 2808430:	80cdc83a 	sub	r6,r16,r3
 2808434:	1009883a 	mov	r4,r2
 2808438:	d9400117 	ldw	r5,4(sp)
 280843c:	2905c83a 	sub	r2,r5,r4
 2808440:	2887803a 	cmpltu	r3,r5,r2
 2808444:	30c7c83a 	sub	r3,r6,r3
 2808448:	d9800317 	ldw	r6,12(sp)
 280844c:	1484d83a 	srl	r2,r2,r18
 2808450:	1988983a 	sll	r4,r3,r6
 2808454:	1c86d83a 	srl	r3,r3,r18
 2808458:	2088b03a 	or	r4,r4,r2
 280845c:	2011883a 	mov	r8,r4
 2808460:	1813883a 	mov	r9,r3
 2808464:	d9000415 	stw	r4,16(sp)
 2808468:	d8c00515 	stw	r3,20(sp)
 280846c:	003ed406 	br	2807fc0 <__umoddi3+0x11c>
 2808470:	01400604 	movi	r5,24
 2808474:	2805883a 	mov	r2,r5
 2808478:	003ea606 	br	2807f14 <__umoddi3+0x70>
 280847c:	01400204 	movi	r5,8
 2808480:	2805883a 	mov	r2,r5
 2808484:	003ea306 	br	2807f14 <__umoddi3+0x70>
 2808488:	01400204 	movi	r5,8
 280848c:	2805883a 	mov	r2,r5
 2808490:	003edf06 	br	2808010 <__umoddi3+0x16c>
 2808494:	01400204 	movi	r5,8
 2808498:	2805883a 	mov	r2,r5
 280849c:	003ef206 	br	2808068 <__umoddi3+0x1c4>
 28084a0:	01400604 	movi	r5,24
 28084a4:	2805883a 	mov	r2,r5
 28084a8:	003eef06 	br	2808068 <__umoddi3+0x1c4>
 28084ac:	01400604 	movi	r5,24
 28084b0:	2805883a 	mov	r2,r5
 28084b4:	003ed606 	br	2808010 <__umoddi3+0x16c>
 28084b8:	153fa92e 	bgeu	r2,r20,2808360 <__umoddi3+0x4bc>
 28084bc:	843fffc4 	addi	r16,r16,-1
 28084c0:	1585883a 	add	r2,r2,r22
 28084c4:	003fa606 	br	2808360 <__umoddi3+0x4bc>
 28084c8:	157f912e 	bgeu	r2,r21,2808310 <__umoddi3+0x46c>
 28084cc:	e73fffc4 	addi	fp,fp,-1
 28084d0:	1585883a 	add	r2,r2,r22
 28084d4:	003f8e06 	br	2808310 <__umoddi3+0x46c>
 28084d8:	157f542e 	bgeu	r2,r21,280822c <__umoddi3+0x388>
 28084dc:	14c5883a 	add	r2,r2,r19
 28084e0:	003f5206 	br	280822c <__umoddi3+0x388>
 28084e4:	14c5883a 	add	r2,r2,r19
 28084e8:	003efc06 	br	28080dc <__umoddi3+0x238>
 28084ec:	14c5883a 	add	r2,r2,r19
 28084f0:	003ea606 	br	2807f8c <__umoddi3+0xe8>
 28084f4:	d8800117 	ldw	r2,4(sp)
 28084f8:	113fc836 	bltu	r2,r4,280841c <__umoddi3+0x578>
 28084fc:	000d883a 	mov	r6,zero
 2808500:	003fcd06 	br	2808438 <__umoddi3+0x594>

02808504 <_fpadd_parts>:
 2808504:	defff804 	addi	sp,sp,-32
 2808508:	dcc00315 	stw	r19,12(sp)
 280850c:	2027883a 	mov	r19,r4
 2808510:	21000017 	ldw	r4,0(r4)
 2808514:	00c00044 	movi	r3,1
 2808518:	dd400515 	stw	r21,20(sp)
 280851c:	dd000415 	stw	r20,16(sp)
 2808520:	ddc00715 	stw	r23,28(sp)
 2808524:	dd800615 	stw	r22,24(sp)
 2808528:	dc800215 	stw	r18,8(sp)
 280852c:	dc400115 	stw	r17,4(sp)
 2808530:	dc000015 	stw	r16,0(sp)
 2808534:	282b883a 	mov	r21,r5
 2808538:	3029883a 	mov	r20,r6
 280853c:	1900632e 	bgeu	r3,r4,28086cc <_fpadd_parts+0x1c8>
 2808540:	28800017 	ldw	r2,0(r5)
 2808544:	1880812e 	bgeu	r3,r2,280874c <_fpadd_parts+0x248>
 2808548:	00c00104 	movi	r3,4
 280854c:	20c0dc26 	beq	r4,r3,28088c0 <_fpadd_parts+0x3bc>
 2808550:	10c07e26 	beq	r2,r3,280874c <_fpadd_parts+0x248>
 2808554:	00c00084 	movi	r3,2
 2808558:	10c06726 	beq	r2,r3,28086f8 <_fpadd_parts+0x1f4>
 280855c:	20c07b26 	beq	r4,r3,280874c <_fpadd_parts+0x248>
 2808560:	9dc00217 	ldw	r23,8(r19)
 2808564:	28c00217 	ldw	r3,8(r5)
 2808568:	9c400317 	ldw	r17,12(r19)
 280856c:	2bc00317 	ldw	r15,12(r5)
 2808570:	b8cdc83a 	sub	r6,r23,r3
 2808574:	9c800417 	ldw	r18,16(r19)
 2808578:	2c000417 	ldw	r16,16(r5)
 280857c:	3009883a 	mov	r4,r6
 2808580:	30009716 	blt	r6,zero,28087e0 <_fpadd_parts+0x2dc>
 2808584:	00800fc4 	movi	r2,63
 2808588:	11806b16 	blt	r2,r6,2808738 <_fpadd_parts+0x234>
 280858c:	0100a40e 	bge	zero,r4,2808820 <_fpadd_parts+0x31c>
 2808590:	35bff804 	addi	r22,r6,-32
 2808594:	b000bc16 	blt	r22,zero,2808888 <_fpadd_parts+0x384>
 2808598:	8596d83a 	srl	r11,r16,r22
 280859c:	0019883a 	mov	r12,zero
 28085a0:	0013883a 	mov	r9,zero
 28085a4:	01000044 	movi	r4,1
 28085a8:	0015883a 	mov	r10,zero
 28085ac:	b000be16 	blt	r22,zero,28088a8 <_fpadd_parts+0x3a4>
 28085b0:	2590983a 	sll	r8,r4,r22
 28085b4:	000f883a 	mov	r7,zero
 28085b8:	00bfffc4 	movi	r2,-1
 28085bc:	3889883a 	add	r4,r7,r2
 28085c0:	408b883a 	add	r5,r8,r2
 28085c4:	21cd803a 	cmpltu	r6,r4,r7
 28085c8:	314b883a 	add	r5,r6,r5
 28085cc:	7904703a 	and	r2,r15,r4
 28085d0:	8146703a 	and	r3,r16,r5
 28085d4:	10c4b03a 	or	r2,r2,r3
 28085d8:	10000226 	beq	r2,zero,28085e4 <_fpadd_parts+0xe0>
 28085dc:	02400044 	movi	r9,1
 28085e0:	0015883a 	mov	r10,zero
 28085e4:	5a5eb03a 	or	r15,r11,r9
 28085e8:	62a0b03a 	or	r16,r12,r10
 28085ec:	99400117 	ldw	r5,4(r19)
 28085f0:	a8800117 	ldw	r2,4(r21)
 28085f4:	28806e26 	beq	r5,r2,28087b0 <_fpadd_parts+0x2ac>
 28085f8:	28006626 	beq	r5,zero,2808794 <_fpadd_parts+0x290>
 28085fc:	7c45c83a 	sub	r2,r15,r17
 2808600:	7889803a 	cmpltu	r4,r15,r2
 2808604:	8487c83a 	sub	r3,r16,r18
 2808608:	1909c83a 	sub	r4,r3,r4
 280860c:	100d883a 	mov	r6,r2
 2808610:	200f883a 	mov	r7,r4
 2808614:	38007716 	blt	r7,zero,28087f4 <_fpadd_parts+0x2f0>
 2808618:	a5c00215 	stw	r23,8(r20)
 280861c:	a1c00415 	stw	r7,16(r20)
 2808620:	a0000115 	stw	zero,4(r20)
 2808624:	a1800315 	stw	r6,12(r20)
 2808628:	a2000317 	ldw	r8,12(r20)
 280862c:	a2400417 	ldw	r9,16(r20)
 2808630:	00bfffc4 	movi	r2,-1
 2808634:	408b883a 	add	r5,r8,r2
 2808638:	2a09803a 	cmpltu	r4,r5,r8
 280863c:	488d883a 	add	r6,r9,r2
 2808640:	01c40034 	movhi	r7,4096
 2808644:	39ffffc4 	addi	r7,r7,-1
 2808648:	218d883a 	add	r6,r4,r6
 280864c:	39801736 	bltu	r7,r6,28086ac <_fpadd_parts+0x1a8>
 2808650:	31c06526 	beq	r6,r7,28087e8 <_fpadd_parts+0x2e4>
 2808654:	a3000217 	ldw	r12,8(r20)
 2808658:	4209883a 	add	r4,r8,r8
 280865c:	00bfffc4 	movi	r2,-1
 2808660:	220f803a 	cmpltu	r7,r4,r8
 2808664:	4a4b883a 	add	r5,r9,r9
 2808668:	394f883a 	add	r7,r7,r5
 280866c:	2095883a 	add	r10,r4,r2
 2808670:	3897883a 	add	r11,r7,r2
 2808674:	510d803a 	cmpltu	r6,r10,r4
 2808678:	6099883a 	add	r12,r12,r2
 280867c:	32d7883a 	add	r11,r6,r11
 2808680:	00840034 	movhi	r2,4096
 2808684:	10bfffc4 	addi	r2,r2,-1
 2808688:	2011883a 	mov	r8,r4
 280868c:	3813883a 	mov	r9,r7
 2808690:	a1000315 	stw	r4,12(r20)
 2808694:	a1c00415 	stw	r7,16(r20)
 2808698:	a3000215 	stw	r12,8(r20)
 280869c:	12c00336 	bltu	r2,r11,28086ac <_fpadd_parts+0x1a8>
 28086a0:	58bfed1e 	bne	r11,r2,2808658 <_fpadd_parts+0x154>
 28086a4:	00bfff84 	movi	r2,-2
 28086a8:	12bfeb2e 	bgeu	r2,r10,2808658 <_fpadd_parts+0x154>
 28086ac:	a2800417 	ldw	r10,16(r20)
 28086b0:	008000c4 	movi	r2,3
 28086b4:	00c80034 	movhi	r3,8192
 28086b8:	18ffffc4 	addi	r3,r3,-1
 28086bc:	a2400317 	ldw	r9,12(r20)
 28086c0:	a0800015 	stw	r2,0(r20)
 28086c4:	1a802336 	bltu	r3,r10,2808754 <_fpadd_parts+0x250>
 28086c8:	a027883a 	mov	r19,r20
 28086cc:	9805883a 	mov	r2,r19
 28086d0:	ddc00717 	ldw	r23,28(sp)
 28086d4:	dd800617 	ldw	r22,24(sp)
 28086d8:	dd400517 	ldw	r21,20(sp)
 28086dc:	dd000417 	ldw	r20,16(sp)
 28086e0:	dcc00317 	ldw	r19,12(sp)
 28086e4:	dc800217 	ldw	r18,8(sp)
 28086e8:	dc400117 	ldw	r17,4(sp)
 28086ec:	dc000017 	ldw	r16,0(sp)
 28086f0:	dec00804 	addi	sp,sp,32
 28086f4:	f800283a 	ret
 28086f8:	20fff41e 	bne	r4,r3,28086cc <_fpadd_parts+0x1c8>
 28086fc:	31000015 	stw	r4,0(r6)
 2808700:	98800117 	ldw	r2,4(r19)
 2808704:	30800115 	stw	r2,4(r6)
 2808708:	98c00217 	ldw	r3,8(r19)
 280870c:	30c00215 	stw	r3,8(r6)
 2808710:	98800317 	ldw	r2,12(r19)
 2808714:	30800315 	stw	r2,12(r6)
 2808718:	98c00417 	ldw	r3,16(r19)
 280871c:	30c00415 	stw	r3,16(r6)
 2808720:	98800117 	ldw	r2,4(r19)
 2808724:	28c00117 	ldw	r3,4(r5)
 2808728:	3027883a 	mov	r19,r6
 280872c:	10c4703a 	and	r2,r2,r3
 2808730:	30800115 	stw	r2,4(r6)
 2808734:	003fe506 	br	28086cc <_fpadd_parts+0x1c8>
 2808738:	1dc02616 	blt	r3,r23,28087d4 <_fpadd_parts+0x2d0>
 280873c:	0023883a 	mov	r17,zero
 2808740:	182f883a 	mov	r23,r3
 2808744:	0025883a 	mov	r18,zero
 2808748:	003fa806 	br	28085ec <_fpadd_parts+0xe8>
 280874c:	a827883a 	mov	r19,r21
 2808750:	003fde06 	br	28086cc <_fpadd_parts+0x1c8>
 2808754:	01800044 	movi	r6,1
 2808758:	500497fa 	slli	r2,r10,31
 280875c:	4808d07a 	srli	r4,r9,1
 2808760:	518ad83a 	srl	r5,r10,r6
 2808764:	a2000217 	ldw	r8,8(r20)
 2808768:	1108b03a 	or	r4,r2,r4
 280876c:	0007883a 	mov	r3,zero
 2808770:	4984703a 	and	r2,r9,r6
 2808774:	208cb03a 	or	r6,r4,r2
 2808778:	28ceb03a 	or	r7,r5,r3
 280877c:	42000044 	addi	r8,r8,1
 2808780:	a027883a 	mov	r19,r20
 2808784:	a1c00415 	stw	r7,16(r20)
 2808788:	a2000215 	stw	r8,8(r20)
 280878c:	a1800315 	stw	r6,12(r20)
 2808790:	003fce06 	br	28086cc <_fpadd_parts+0x1c8>
 2808794:	8bc5c83a 	sub	r2,r17,r15
 2808798:	8889803a 	cmpltu	r4,r17,r2
 280879c:	9407c83a 	sub	r3,r18,r16
 28087a0:	1909c83a 	sub	r4,r3,r4
 28087a4:	100d883a 	mov	r6,r2
 28087a8:	200f883a 	mov	r7,r4
 28087ac:	003f9906 	br	2808614 <_fpadd_parts+0x110>
 28087b0:	7c45883a 	add	r2,r15,r17
 28087b4:	13c9803a 	cmpltu	r4,r2,r15
 28087b8:	8487883a 	add	r3,r16,r18
 28087bc:	20c9883a 	add	r4,r4,r3
 28087c0:	a1400115 	stw	r5,4(r20)
 28087c4:	a5c00215 	stw	r23,8(r20)
 28087c8:	a0800315 	stw	r2,12(r20)
 28087cc:	a1000415 	stw	r4,16(r20)
 28087d0:	003fb606 	br	28086ac <_fpadd_parts+0x1a8>
 28087d4:	001f883a 	mov	r15,zero
 28087d8:	0021883a 	mov	r16,zero
 28087dc:	003f8306 	br	28085ec <_fpadd_parts+0xe8>
 28087e0:	018dc83a 	sub	r6,zero,r6
 28087e4:	003f6706 	br	2808584 <_fpadd_parts+0x80>
 28087e8:	00bfff84 	movi	r2,-2
 28087ec:	117faf36 	bltu	r2,r5,28086ac <_fpadd_parts+0x1a8>
 28087f0:	003f9806 	br	2808654 <_fpadd_parts+0x150>
 28087f4:	0005883a 	mov	r2,zero
 28087f8:	1189c83a 	sub	r4,r2,r6
 28087fc:	1105803a 	cmpltu	r2,r2,r4
 2808800:	01cbc83a 	sub	r5,zero,r7
 2808804:	2885c83a 	sub	r2,r5,r2
 2808808:	01800044 	movi	r6,1
 280880c:	a1800115 	stw	r6,4(r20)
 2808810:	a5c00215 	stw	r23,8(r20)
 2808814:	a1000315 	stw	r4,12(r20)
 2808818:	a0800415 	stw	r2,16(r20)
 280881c:	003f8206 	br	2808628 <_fpadd_parts+0x124>
 2808820:	203f7226 	beq	r4,zero,28085ec <_fpadd_parts+0xe8>
 2808824:	35bff804 	addi	r22,r6,-32
 2808828:	b9af883a 	add	r23,r23,r6
 280882c:	b0003116 	blt	r22,zero,28088f4 <_fpadd_parts+0x3f0>
 2808830:	959ad83a 	srl	r13,r18,r22
 2808834:	001d883a 	mov	r14,zero
 2808838:	000f883a 	mov	r7,zero
 280883c:	01000044 	movi	r4,1
 2808840:	0011883a 	mov	r8,zero
 2808844:	b0002516 	blt	r22,zero,28088dc <_fpadd_parts+0x3d8>
 2808848:	2594983a 	sll	r10,r4,r22
 280884c:	0013883a 	mov	r9,zero
 2808850:	00bfffc4 	movi	r2,-1
 2808854:	4889883a 	add	r4,r9,r2
 2808858:	508b883a 	add	r5,r10,r2
 280885c:	224d803a 	cmpltu	r6,r4,r9
 2808860:	314b883a 	add	r5,r6,r5
 2808864:	8904703a 	and	r2,r17,r4
 2808868:	9146703a 	and	r3,r18,r5
 280886c:	10c4b03a 	or	r2,r2,r3
 2808870:	10000226 	beq	r2,zero,280887c <_fpadd_parts+0x378>
 2808874:	01c00044 	movi	r7,1
 2808878:	0011883a 	mov	r8,zero
 280887c:	69e2b03a 	or	r17,r13,r7
 2808880:	7224b03a 	or	r18,r14,r8
 2808884:	003f5906 	br	28085ec <_fpadd_parts+0xe8>
 2808888:	8407883a 	add	r3,r16,r16
 280888c:	008007c4 	movi	r2,31
 2808890:	1185c83a 	sub	r2,r2,r6
 2808894:	1886983a 	sll	r3,r3,r2
 2808898:	7996d83a 	srl	r11,r15,r6
 280889c:	8198d83a 	srl	r12,r16,r6
 28088a0:	1ad6b03a 	or	r11,r3,r11
 28088a4:	003f3e06 	br	28085a0 <_fpadd_parts+0x9c>
 28088a8:	2006d07a 	srli	r3,r4,1
 28088ac:	008007c4 	movi	r2,31
 28088b0:	1185c83a 	sub	r2,r2,r6
 28088b4:	1890d83a 	srl	r8,r3,r2
 28088b8:	218e983a 	sll	r7,r4,r6
 28088bc:	003f3e06 	br	28085b8 <_fpadd_parts+0xb4>
 28088c0:	113f821e 	bne	r2,r4,28086cc <_fpadd_parts+0x1c8>
 28088c4:	28c00117 	ldw	r3,4(r5)
 28088c8:	98800117 	ldw	r2,4(r19)
 28088cc:	10ff7f26 	beq	r2,r3,28086cc <_fpadd_parts+0x1c8>
 28088d0:	04c0a074 	movhi	r19,641
 28088d4:	9cf91304 	addi	r19,r19,-7092
 28088d8:	003f7c06 	br	28086cc <_fpadd_parts+0x1c8>
 28088dc:	2006d07a 	srli	r3,r4,1
 28088e0:	008007c4 	movi	r2,31
 28088e4:	1185c83a 	sub	r2,r2,r6
 28088e8:	1894d83a 	srl	r10,r3,r2
 28088ec:	2192983a 	sll	r9,r4,r6
 28088f0:	003fd706 	br	2808850 <_fpadd_parts+0x34c>
 28088f4:	9487883a 	add	r3,r18,r18
 28088f8:	008007c4 	movi	r2,31
 28088fc:	1185c83a 	sub	r2,r2,r6
 2808900:	1886983a 	sll	r3,r3,r2
 2808904:	899ad83a 	srl	r13,r17,r6
 2808908:	919cd83a 	srl	r14,r18,r6
 280890c:	1b5ab03a 	or	r13,r3,r13
 2808910:	003fc906 	br	2808838 <_fpadd_parts+0x334>

02808914 <__subdf3>:
 2808914:	deffea04 	addi	sp,sp,-88
 2808918:	dcc01415 	stw	r19,80(sp)
 280891c:	dcc00404 	addi	r19,sp,16
 2808920:	2011883a 	mov	r8,r4
 2808924:	2813883a 	mov	r9,r5
 2808928:	dc401315 	stw	r17,76(sp)
 280892c:	d809883a 	mov	r4,sp
 2808930:	980b883a 	mov	r5,r19
 2808934:	dc400904 	addi	r17,sp,36
 2808938:	dfc01515 	stw	ra,84(sp)
 280893c:	da400115 	stw	r9,4(sp)
 2808940:	d9c00315 	stw	r7,12(sp)
 2808944:	da000015 	stw	r8,0(sp)
 2808948:	d9800215 	stw	r6,8(sp)
 280894c:	2809c6c0 	call	2809c6c <__unpack_d>
 2808950:	d9000204 	addi	r4,sp,8
 2808954:	880b883a 	mov	r5,r17
 2808958:	2809c6c0 	call	2809c6c <__unpack_d>
 280895c:	d8800a17 	ldw	r2,40(sp)
 2808960:	880b883a 	mov	r5,r17
 2808964:	9809883a 	mov	r4,r19
 2808968:	d9800e04 	addi	r6,sp,56
 280896c:	1080005c 	xori	r2,r2,1
 2808970:	d8800a15 	stw	r2,40(sp)
 2808974:	28085040 	call	2808504 <_fpadd_parts>
 2808978:	1009883a 	mov	r4,r2
 280897c:	28099580 	call	2809958 <__pack_d>
 2808980:	dfc01517 	ldw	ra,84(sp)
 2808984:	dcc01417 	ldw	r19,80(sp)
 2808988:	dc401317 	ldw	r17,76(sp)
 280898c:	dec01604 	addi	sp,sp,88
 2808990:	f800283a 	ret

02808994 <__adddf3>:
 2808994:	deffea04 	addi	sp,sp,-88
 2808998:	dcc01415 	stw	r19,80(sp)
 280899c:	dcc00404 	addi	r19,sp,16
 28089a0:	2011883a 	mov	r8,r4
 28089a4:	2813883a 	mov	r9,r5
 28089a8:	dc401315 	stw	r17,76(sp)
 28089ac:	d809883a 	mov	r4,sp
 28089b0:	980b883a 	mov	r5,r19
 28089b4:	dc400904 	addi	r17,sp,36
 28089b8:	dfc01515 	stw	ra,84(sp)
 28089bc:	da400115 	stw	r9,4(sp)
 28089c0:	d9c00315 	stw	r7,12(sp)
 28089c4:	da000015 	stw	r8,0(sp)
 28089c8:	d9800215 	stw	r6,8(sp)
 28089cc:	2809c6c0 	call	2809c6c <__unpack_d>
 28089d0:	d9000204 	addi	r4,sp,8
 28089d4:	880b883a 	mov	r5,r17
 28089d8:	2809c6c0 	call	2809c6c <__unpack_d>
 28089dc:	d9800e04 	addi	r6,sp,56
 28089e0:	9809883a 	mov	r4,r19
 28089e4:	880b883a 	mov	r5,r17
 28089e8:	28085040 	call	2808504 <_fpadd_parts>
 28089ec:	1009883a 	mov	r4,r2
 28089f0:	28099580 	call	2809958 <__pack_d>
 28089f4:	dfc01517 	ldw	ra,84(sp)
 28089f8:	dcc01417 	ldw	r19,80(sp)
 28089fc:	dc401317 	ldw	r17,76(sp)
 2808a00:	dec01604 	addi	sp,sp,88
 2808a04:	f800283a 	ret

02808a08 <__muldf3>:
 2808a08:	deffe004 	addi	sp,sp,-128
 2808a0c:	dc401815 	stw	r17,96(sp)
 2808a10:	dc400404 	addi	r17,sp,16
 2808a14:	2011883a 	mov	r8,r4
 2808a18:	2813883a 	mov	r9,r5
 2808a1c:	dc001715 	stw	r16,92(sp)
 2808a20:	d809883a 	mov	r4,sp
 2808a24:	880b883a 	mov	r5,r17
 2808a28:	dc000904 	addi	r16,sp,36
 2808a2c:	dfc01f15 	stw	ra,124(sp)
 2808a30:	da400115 	stw	r9,4(sp)
 2808a34:	d9c00315 	stw	r7,12(sp)
 2808a38:	da000015 	stw	r8,0(sp)
 2808a3c:	d9800215 	stw	r6,8(sp)
 2808a40:	ddc01e15 	stw	r23,120(sp)
 2808a44:	dd801d15 	stw	r22,116(sp)
 2808a48:	dd401c15 	stw	r21,112(sp)
 2808a4c:	dd001b15 	stw	r20,108(sp)
 2808a50:	dcc01a15 	stw	r19,104(sp)
 2808a54:	dc801915 	stw	r18,100(sp)
 2808a58:	2809c6c0 	call	2809c6c <__unpack_d>
 2808a5c:	d9000204 	addi	r4,sp,8
 2808a60:	800b883a 	mov	r5,r16
 2808a64:	2809c6c0 	call	2809c6c <__unpack_d>
 2808a68:	d9000417 	ldw	r4,16(sp)
 2808a6c:	00800044 	movi	r2,1
 2808a70:	1100102e 	bgeu	r2,r4,2808ab4 <__muldf3+0xac>
 2808a74:	d8c00917 	ldw	r3,36(sp)
 2808a78:	10c0062e 	bgeu	r2,r3,2808a94 <__muldf3+0x8c>
 2808a7c:	00800104 	movi	r2,4
 2808a80:	20800a26 	beq	r4,r2,2808aac <__muldf3+0xa4>
 2808a84:	1880cc26 	beq	r3,r2,2808db8 <__muldf3+0x3b0>
 2808a88:	00800084 	movi	r2,2
 2808a8c:	20800926 	beq	r4,r2,2808ab4 <__muldf3+0xac>
 2808a90:	1880191e 	bne	r3,r2,2808af8 <__muldf3+0xf0>
 2808a94:	d8c00a17 	ldw	r3,40(sp)
 2808a98:	d8800517 	ldw	r2,20(sp)
 2808a9c:	8009883a 	mov	r4,r16
 2808aa0:	10c4c03a 	cmpne	r2,r2,r3
 2808aa4:	d8800a15 	stw	r2,40(sp)
 2808aa8:	00000706 	br	2808ac8 <__muldf3+0xc0>
 2808aac:	00800084 	movi	r2,2
 2808ab0:	1880c326 	beq	r3,r2,2808dc0 <__muldf3+0x3b8>
 2808ab4:	d8800517 	ldw	r2,20(sp)
 2808ab8:	d8c00a17 	ldw	r3,40(sp)
 2808abc:	8809883a 	mov	r4,r17
 2808ac0:	10c4c03a 	cmpne	r2,r2,r3
 2808ac4:	d8800515 	stw	r2,20(sp)
 2808ac8:	28099580 	call	2809958 <__pack_d>
 2808acc:	dfc01f17 	ldw	ra,124(sp)
 2808ad0:	ddc01e17 	ldw	r23,120(sp)
 2808ad4:	dd801d17 	ldw	r22,116(sp)
 2808ad8:	dd401c17 	ldw	r21,112(sp)
 2808adc:	dd001b17 	ldw	r20,108(sp)
 2808ae0:	dcc01a17 	ldw	r19,104(sp)
 2808ae4:	dc801917 	ldw	r18,100(sp)
 2808ae8:	dc401817 	ldw	r17,96(sp)
 2808aec:	dc001717 	ldw	r16,92(sp)
 2808af0:	dec02004 	addi	sp,sp,128
 2808af4:	f800283a 	ret
 2808af8:	dd800717 	ldw	r22,28(sp)
 2808afc:	dc800c17 	ldw	r18,48(sp)
 2808b00:	002b883a 	mov	r21,zero
 2808b04:	0023883a 	mov	r17,zero
 2808b08:	a80b883a 	mov	r5,r21
 2808b0c:	b00d883a 	mov	r6,r22
 2808b10:	880f883a 	mov	r7,r17
 2808b14:	ddc00817 	ldw	r23,32(sp)
 2808b18:	dcc00d17 	ldw	r19,52(sp)
 2808b1c:	9009883a 	mov	r4,r18
 2808b20:	28097b40 	call	28097b4 <__muldi3>
 2808b24:	001b883a 	mov	r13,zero
 2808b28:	680f883a 	mov	r7,r13
 2808b2c:	b009883a 	mov	r4,r22
 2808b30:	000b883a 	mov	r5,zero
 2808b34:	980d883a 	mov	r6,r19
 2808b38:	b82d883a 	mov	r22,r23
 2808b3c:	002f883a 	mov	r23,zero
 2808b40:	db401615 	stw	r13,88(sp)
 2808b44:	d8801315 	stw	r2,76(sp)
 2808b48:	d8c01415 	stw	r3,80(sp)
 2808b4c:	dcc01515 	stw	r19,84(sp)
 2808b50:	28097b40 	call	28097b4 <__muldi3>
 2808b54:	b00d883a 	mov	r6,r22
 2808b58:	000b883a 	mov	r5,zero
 2808b5c:	9009883a 	mov	r4,r18
 2808b60:	b80f883a 	mov	r7,r23
 2808b64:	1021883a 	mov	r16,r2
 2808b68:	1823883a 	mov	r17,r3
 2808b6c:	28097b40 	call	28097b4 <__muldi3>
 2808b70:	8085883a 	add	r2,r16,r2
 2808b74:	140d803a 	cmpltu	r6,r2,r16
 2808b78:	88c7883a 	add	r3,r17,r3
 2808b7c:	30cd883a 	add	r6,r6,r3
 2808b80:	1029883a 	mov	r20,r2
 2808b84:	302b883a 	mov	r21,r6
 2808b88:	da801317 	ldw	r10,76(sp)
 2808b8c:	dac01417 	ldw	r11,80(sp)
 2808b90:	db001517 	ldw	r12,84(sp)
 2808b94:	db401617 	ldw	r13,88(sp)
 2808b98:	3440612e 	bgeu	r6,r17,2808d20 <__muldf3+0x318>
 2808b9c:	0009883a 	mov	r4,zero
 2808ba0:	5105883a 	add	r2,r10,r4
 2808ba4:	128d803a 	cmpltu	r6,r2,r10
 2808ba8:	5d07883a 	add	r3,r11,r20
 2808bac:	30cd883a 	add	r6,r6,r3
 2808bb0:	0021883a 	mov	r16,zero
 2808bb4:	04400044 	movi	r17,1
 2808bb8:	1025883a 	mov	r18,r2
 2808bbc:	3027883a 	mov	r19,r6
 2808bc0:	32c06236 	bltu	r6,r11,2808d4c <__muldf3+0x344>
 2808bc4:	59807a26 	beq	r11,r6,2808db0 <__muldf3+0x3a8>
 2808bc8:	680b883a 	mov	r5,r13
 2808bcc:	b80f883a 	mov	r7,r23
 2808bd0:	6009883a 	mov	r4,r12
 2808bd4:	b00d883a 	mov	r6,r22
 2808bd8:	28097b40 	call	28097b4 <__muldi3>
 2808bdc:	1009883a 	mov	r4,r2
 2808be0:	000f883a 	mov	r7,zero
 2808be4:	1545883a 	add	r2,r2,r21
 2808be8:	1111803a 	cmpltu	r8,r2,r4
 2808bec:	19c7883a 	add	r3,r3,r7
 2808bf0:	40c7883a 	add	r3,r8,r3
 2808bf4:	88cb883a 	add	r5,r17,r3
 2808bf8:	d8c00617 	ldw	r3,24(sp)
 2808bfc:	8089883a 	add	r4,r16,r2
 2808c00:	d8800b17 	ldw	r2,44(sp)
 2808c04:	18c00104 	addi	r3,r3,4
 2808c08:	240d803a 	cmpltu	r6,r4,r16
 2808c0c:	10c7883a 	add	r3,r2,r3
 2808c10:	2013883a 	mov	r9,r4
 2808c14:	d8800a17 	ldw	r2,40(sp)
 2808c18:	d9000517 	ldw	r4,20(sp)
 2808c1c:	314d883a 	add	r6,r6,r5
 2808c20:	3015883a 	mov	r10,r6
 2808c24:	2088c03a 	cmpne	r4,r4,r2
 2808c28:	00880034 	movhi	r2,8192
 2808c2c:	10bfffc4 	addi	r2,r2,-1
 2808c30:	d9000f15 	stw	r4,60(sp)
 2808c34:	d8c01015 	stw	r3,64(sp)
 2808c38:	1180162e 	bgeu	r2,r6,2808c94 <__muldf3+0x28c>
 2808c3c:	1811883a 	mov	r8,r3
 2808c40:	101f883a 	mov	r15,r2
 2808c44:	980497fa 	slli	r2,r19,31
 2808c48:	9016d07a 	srli	r11,r18,1
 2808c4c:	500697fa 	slli	r3,r10,31
 2808c50:	480cd07a 	srli	r6,r9,1
 2808c54:	500ed07a 	srli	r7,r10,1
 2808c58:	12d6b03a 	or	r11,r2,r11
 2808c5c:	00800044 	movi	r2,1
 2808c60:	198cb03a 	or	r6,r3,r6
 2808c64:	4888703a 	and	r4,r9,r2
 2808c68:	9818d07a 	srli	r12,r19,1
 2808c6c:	001b883a 	mov	r13,zero
 2808c70:	03a00034 	movhi	r14,32768
 2808c74:	3013883a 	mov	r9,r6
 2808c78:	3815883a 	mov	r10,r7
 2808c7c:	4091883a 	add	r8,r8,r2
 2808c80:	20000226 	beq	r4,zero,2808c8c <__muldf3+0x284>
 2808c84:	5b64b03a 	or	r18,r11,r13
 2808c88:	63a6b03a 	or	r19,r12,r14
 2808c8c:	7abfed36 	bltu	r15,r10,2808c44 <__muldf3+0x23c>
 2808c90:	da001015 	stw	r8,64(sp)
 2808c94:	00840034 	movhi	r2,4096
 2808c98:	10bfffc4 	addi	r2,r2,-1
 2808c9c:	12801436 	bltu	r2,r10,2808cf0 <__muldf3+0x2e8>
 2808ca0:	da001017 	ldw	r8,64(sp)
 2808ca4:	101f883a 	mov	r15,r2
 2808ca8:	4a45883a 	add	r2,r9,r9
 2808cac:	124d803a 	cmpltu	r6,r2,r9
 2808cb0:	5287883a 	add	r3,r10,r10
 2808cb4:	9497883a 	add	r11,r18,r18
 2808cb8:	5c8f803a 	cmpltu	r7,r11,r18
 2808cbc:	9cd9883a 	add	r12,r19,r19
 2808cc0:	01000044 	movi	r4,1
 2808cc4:	30cd883a 	add	r6,r6,r3
 2808cc8:	3b0f883a 	add	r7,r7,r12
 2808ccc:	423fffc4 	addi	r8,r8,-1
 2808cd0:	1013883a 	mov	r9,r2
 2808cd4:	3015883a 	mov	r10,r6
 2808cd8:	111ab03a 	or	r13,r2,r4
 2808cdc:	98003016 	blt	r19,zero,2808da0 <__muldf3+0x398>
 2808ce0:	5825883a 	mov	r18,r11
 2808ce4:	3827883a 	mov	r19,r7
 2808ce8:	7abfef2e 	bgeu	r15,r10,2808ca8 <__muldf3+0x2a0>
 2808cec:	da001015 	stw	r8,64(sp)
 2808cf0:	00803fc4 	movi	r2,255
 2808cf4:	488e703a 	and	r7,r9,r2
 2808cf8:	00802004 	movi	r2,128
 2808cfc:	0007883a 	mov	r3,zero
 2808d00:	0011883a 	mov	r8,zero
 2808d04:	38801826 	beq	r7,r2,2808d68 <__muldf3+0x360>
 2808d08:	008000c4 	movi	r2,3
 2808d0c:	d9000e04 	addi	r4,sp,56
 2808d10:	da801215 	stw	r10,72(sp)
 2808d14:	d8800e15 	stw	r2,56(sp)
 2808d18:	da401115 	stw	r9,68(sp)
 2808d1c:	003f6a06 	br	2808ac8 <__muldf3+0xc0>
 2808d20:	89802126 	beq	r17,r6,2808da8 <__muldf3+0x3a0>
 2808d24:	0009883a 	mov	r4,zero
 2808d28:	5105883a 	add	r2,r10,r4
 2808d2c:	128d803a 	cmpltu	r6,r2,r10
 2808d30:	5d07883a 	add	r3,r11,r20
 2808d34:	30cd883a 	add	r6,r6,r3
 2808d38:	0021883a 	mov	r16,zero
 2808d3c:	0023883a 	mov	r17,zero
 2808d40:	1025883a 	mov	r18,r2
 2808d44:	3027883a 	mov	r19,r6
 2808d48:	32ff9e2e 	bgeu	r6,r11,2808bc4 <__muldf3+0x1bc>
 2808d4c:	00800044 	movi	r2,1
 2808d50:	8089883a 	add	r4,r16,r2
 2808d54:	240d803a 	cmpltu	r6,r4,r16
 2808d58:	344d883a 	add	r6,r6,r17
 2808d5c:	2021883a 	mov	r16,r4
 2808d60:	3023883a 	mov	r17,r6
 2808d64:	003f9806 	br	2808bc8 <__muldf3+0x1c0>
 2808d68:	403fe71e 	bne	r8,zero,2808d08 <__muldf3+0x300>
 2808d6c:	01004004 	movi	r4,256
 2808d70:	4904703a 	and	r2,r9,r4
 2808d74:	10c4b03a 	or	r2,r2,r3
 2808d78:	103fe31e 	bne	r2,zero,2808d08 <__muldf3+0x300>
 2808d7c:	94c4b03a 	or	r2,r18,r19
 2808d80:	103fe126 	beq	r2,zero,2808d08 <__muldf3+0x300>
 2808d84:	49c5883a 	add	r2,r9,r7
 2808d88:	1251803a 	cmpltu	r8,r2,r9
 2808d8c:	4291883a 	add	r8,r8,r10
 2808d90:	013fc004 	movi	r4,-256
 2808d94:	1112703a 	and	r9,r2,r4
 2808d98:	4015883a 	mov	r10,r8
 2808d9c:	003fda06 	br	2808d08 <__muldf3+0x300>
 2808da0:	6813883a 	mov	r9,r13
 2808da4:	003fce06 	br	2808ce0 <__muldf3+0x2d8>
 2808da8:	143f7c36 	bltu	r2,r16,2808b9c <__muldf3+0x194>
 2808dac:	003fdd06 	br	2808d24 <__muldf3+0x31c>
 2808db0:	12bf852e 	bgeu	r2,r10,2808bc8 <__muldf3+0x1c0>
 2808db4:	003fe506 	br	2808d4c <__muldf3+0x344>
 2808db8:	00800084 	movi	r2,2
 2808dbc:	20bf351e 	bne	r4,r2,2808a94 <__muldf3+0x8c>
 2808dc0:	0100a074 	movhi	r4,641
 2808dc4:	21391304 	addi	r4,r4,-7092
 2808dc8:	003f3f06 	br	2808ac8 <__muldf3+0xc0>

02808dcc <__divdf3>:
 2808dcc:	deffed04 	addi	sp,sp,-76
 2808dd0:	dcc01115 	stw	r19,68(sp)
 2808dd4:	dcc00404 	addi	r19,sp,16
 2808dd8:	2011883a 	mov	r8,r4
 2808ddc:	2813883a 	mov	r9,r5
 2808de0:	dc000e15 	stw	r16,56(sp)
 2808de4:	d809883a 	mov	r4,sp
 2808de8:	980b883a 	mov	r5,r19
 2808dec:	dc000904 	addi	r16,sp,36
 2808df0:	dfc01215 	stw	ra,72(sp)
 2808df4:	da400115 	stw	r9,4(sp)
 2808df8:	d9c00315 	stw	r7,12(sp)
 2808dfc:	da000015 	stw	r8,0(sp)
 2808e00:	d9800215 	stw	r6,8(sp)
 2808e04:	dc801015 	stw	r18,64(sp)
 2808e08:	dc400f15 	stw	r17,60(sp)
 2808e0c:	2809c6c0 	call	2809c6c <__unpack_d>
 2808e10:	d9000204 	addi	r4,sp,8
 2808e14:	800b883a 	mov	r5,r16
 2808e18:	2809c6c0 	call	2809c6c <__unpack_d>
 2808e1c:	d9000417 	ldw	r4,16(sp)
 2808e20:	00800044 	movi	r2,1
 2808e24:	11000b2e 	bgeu	r2,r4,2808e54 <__divdf3+0x88>
 2808e28:	d9400917 	ldw	r5,36(sp)
 2808e2c:	1140762e 	bgeu	r2,r5,2809008 <__divdf3+0x23c>
 2808e30:	d8800517 	ldw	r2,20(sp)
 2808e34:	d8c00a17 	ldw	r3,40(sp)
 2808e38:	01800104 	movi	r6,4
 2808e3c:	10c4f03a 	xor	r2,r2,r3
 2808e40:	d8800515 	stw	r2,20(sp)
 2808e44:	21800226 	beq	r4,r6,2808e50 <__divdf3+0x84>
 2808e48:	00800084 	movi	r2,2
 2808e4c:	2080141e 	bne	r4,r2,2808ea0 <__divdf3+0xd4>
 2808e50:	29000926 	beq	r5,r4,2808e78 <__divdf3+0xac>
 2808e54:	9809883a 	mov	r4,r19
 2808e58:	28099580 	call	2809958 <__pack_d>
 2808e5c:	dfc01217 	ldw	ra,72(sp)
 2808e60:	dcc01117 	ldw	r19,68(sp)
 2808e64:	dc801017 	ldw	r18,64(sp)
 2808e68:	dc400f17 	ldw	r17,60(sp)
 2808e6c:	dc000e17 	ldw	r16,56(sp)
 2808e70:	dec01304 	addi	sp,sp,76
 2808e74:	f800283a 	ret
 2808e78:	0100a074 	movhi	r4,641
 2808e7c:	21391304 	addi	r4,r4,-7092
 2808e80:	28099580 	call	2809958 <__pack_d>
 2808e84:	dfc01217 	ldw	ra,72(sp)
 2808e88:	dcc01117 	ldw	r19,68(sp)
 2808e8c:	dc801017 	ldw	r18,64(sp)
 2808e90:	dc400f17 	ldw	r17,60(sp)
 2808e94:	dc000e17 	ldw	r16,56(sp)
 2808e98:	dec01304 	addi	sp,sp,76
 2808e9c:	f800283a 	ret
 2808ea0:	29805b26 	beq	r5,r6,2809010 <__divdf3+0x244>
 2808ea4:	28802d26 	beq	r5,r2,2808f5c <__divdf3+0x190>
 2808ea8:	d8c00617 	ldw	r3,24(sp)
 2808eac:	d8800b17 	ldw	r2,44(sp)
 2808eb0:	d9c00817 	ldw	r7,32(sp)
 2808eb4:	dc400d17 	ldw	r17,52(sp)
 2808eb8:	188bc83a 	sub	r5,r3,r2
 2808ebc:	d9800717 	ldw	r6,28(sp)
 2808ec0:	dc000c17 	ldw	r16,48(sp)
 2808ec4:	d9400615 	stw	r5,24(sp)
 2808ec8:	3c403836 	bltu	r7,r17,2808fac <__divdf3+0x1e0>
 2808ecc:	89c03626 	beq	r17,r7,2808fa8 <__divdf3+0x1dc>
 2808ed0:	0015883a 	mov	r10,zero
 2808ed4:	001d883a 	mov	r14,zero
 2808ed8:	02c40034 	movhi	r11,4096
 2808edc:	001f883a 	mov	r15,zero
 2808ee0:	003f883a 	mov	ra,zero
 2808ee4:	04800f44 	movi	r18,61
 2808ee8:	00000f06 	br	2808f28 <__divdf3+0x15c>
 2808eec:	601d883a 	mov	r14,r12
 2808ef0:	681f883a 	mov	r15,r13
 2808ef4:	400d883a 	mov	r6,r8
 2808ef8:	100f883a 	mov	r7,r2
 2808efc:	3191883a 	add	r8,r6,r6
 2808f00:	5808d07a 	srli	r4,r11,1
 2808f04:	4185803a 	cmpltu	r2,r8,r6
 2808f08:	39d3883a 	add	r9,r7,r7
 2808f0c:	28c6b03a 	or	r3,r5,r3
 2808f10:	1245883a 	add	r2,r2,r9
 2808f14:	1815883a 	mov	r10,r3
 2808f18:	2017883a 	mov	r11,r4
 2808f1c:	400d883a 	mov	r6,r8
 2808f20:	100f883a 	mov	r7,r2
 2808f24:	fc801726 	beq	ra,r18,2808f84 <__divdf3+0x1b8>
 2808f28:	580a97fa 	slli	r5,r11,31
 2808f2c:	5006d07a 	srli	r3,r10,1
 2808f30:	ffc00044 	addi	ra,ra,1
 2808f34:	3c7ff136 	bltu	r7,r17,2808efc <__divdf3+0x130>
 2808f38:	3411c83a 	sub	r8,r6,r16
 2808f3c:	3205803a 	cmpltu	r2,r6,r8
 2808f40:	3c53c83a 	sub	r9,r7,r17
 2808f44:	7298b03a 	or	r12,r14,r10
 2808f48:	7adab03a 	or	r13,r15,r11
 2808f4c:	4885c83a 	sub	r2,r9,r2
 2808f50:	89ffe61e 	bne	r17,r7,2808eec <__divdf3+0x120>
 2808f54:	343fe936 	bltu	r6,r16,2808efc <__divdf3+0x130>
 2808f58:	003fe406 	br	2808eec <__divdf3+0x120>
 2808f5c:	9809883a 	mov	r4,r19
 2808f60:	d9800415 	stw	r6,16(sp)
 2808f64:	28099580 	call	2809958 <__pack_d>
 2808f68:	dfc01217 	ldw	ra,72(sp)
 2808f6c:	dcc01117 	ldw	r19,68(sp)
 2808f70:	dc801017 	ldw	r18,64(sp)
 2808f74:	dc400f17 	ldw	r17,60(sp)
 2808f78:	dc000e17 	ldw	r16,56(sp)
 2808f7c:	dec01304 	addi	sp,sp,76
 2808f80:	f800283a 	ret
 2808f84:	00803fc4 	movi	r2,255
 2808f88:	7090703a 	and	r8,r14,r2
 2808f8c:	00802004 	movi	r2,128
 2808f90:	0007883a 	mov	r3,zero
 2808f94:	0013883a 	mov	r9,zero
 2808f98:	40800d26 	beq	r8,r2,2808fd0 <__divdf3+0x204>
 2808f9c:	dbc00815 	stw	r15,32(sp)
 2808fa0:	db800715 	stw	r14,28(sp)
 2808fa4:	003fab06 	br	2808e54 <__divdf3+0x88>
 2808fa8:	343fc92e 	bgeu	r6,r16,2808ed0 <__divdf3+0x104>
 2808fac:	3185883a 	add	r2,r6,r6
 2808fb0:	1189803a 	cmpltu	r4,r2,r6
 2808fb4:	39c7883a 	add	r3,r7,r7
 2808fb8:	20c9883a 	add	r4,r4,r3
 2808fbc:	297fffc4 	addi	r5,r5,-1
 2808fc0:	100d883a 	mov	r6,r2
 2808fc4:	200f883a 	mov	r7,r4
 2808fc8:	d9400615 	stw	r5,24(sp)
 2808fcc:	003fc006 	br	2808ed0 <__divdf3+0x104>
 2808fd0:	483ff21e 	bne	r9,zero,2808f9c <__divdf3+0x1d0>
 2808fd4:	01004004 	movi	r4,256
 2808fd8:	7104703a 	and	r2,r14,r4
 2808fdc:	10c4b03a 	or	r2,r2,r3
 2808fe0:	103fee1e 	bne	r2,zero,2808f9c <__divdf3+0x1d0>
 2808fe4:	31c4b03a 	or	r2,r6,r7
 2808fe8:	103fec26 	beq	r2,zero,2808f9c <__divdf3+0x1d0>
 2808fec:	7205883a 	add	r2,r14,r8
 2808ff0:	1391803a 	cmpltu	r8,r2,r14
 2808ff4:	43d1883a 	add	r8,r8,r15
 2808ff8:	013fc004 	movi	r4,-256
 2808ffc:	111c703a 	and	r14,r2,r4
 2809000:	401f883a 	mov	r15,r8
 2809004:	003fe506 	br	2808f9c <__divdf3+0x1d0>
 2809008:	8009883a 	mov	r4,r16
 280900c:	003f9206 	br	2808e58 <__divdf3+0x8c>
 2809010:	9809883a 	mov	r4,r19
 2809014:	d8000715 	stw	zero,28(sp)
 2809018:	d8000815 	stw	zero,32(sp)
 280901c:	d8000615 	stw	zero,24(sp)
 2809020:	003f8d06 	br	2808e58 <__divdf3+0x8c>

02809024 <__eqdf2>:
 2809024:	deffef04 	addi	sp,sp,-68
 2809028:	dc400f15 	stw	r17,60(sp)
 280902c:	dc400404 	addi	r17,sp,16
 2809030:	2005883a 	mov	r2,r4
 2809034:	2807883a 	mov	r3,r5
 2809038:	dc000e15 	stw	r16,56(sp)
 280903c:	d809883a 	mov	r4,sp
 2809040:	880b883a 	mov	r5,r17
 2809044:	dc000904 	addi	r16,sp,36
 2809048:	d8c00115 	stw	r3,4(sp)
 280904c:	d8800015 	stw	r2,0(sp)
 2809050:	d9800215 	stw	r6,8(sp)
 2809054:	dfc01015 	stw	ra,64(sp)
 2809058:	d9c00315 	stw	r7,12(sp)
 280905c:	2809c6c0 	call	2809c6c <__unpack_d>
 2809060:	d9000204 	addi	r4,sp,8
 2809064:	800b883a 	mov	r5,r16
 2809068:	2809c6c0 	call	2809c6c <__unpack_d>
 280906c:	d8800417 	ldw	r2,16(sp)
 2809070:	00c00044 	movi	r3,1
 2809074:	180d883a 	mov	r6,r3
 2809078:	1880062e 	bgeu	r3,r2,2809094 <__eqdf2+0x70>
 280907c:	d8800917 	ldw	r2,36(sp)
 2809080:	8809883a 	mov	r4,r17
 2809084:	800b883a 	mov	r5,r16
 2809088:	1880022e 	bgeu	r3,r2,2809094 <__eqdf2+0x70>
 280908c:	2809da40 	call	2809da4 <__fpcmp_parts_d>
 2809090:	100d883a 	mov	r6,r2
 2809094:	3005883a 	mov	r2,r6
 2809098:	dfc01017 	ldw	ra,64(sp)
 280909c:	dc400f17 	ldw	r17,60(sp)
 28090a0:	dc000e17 	ldw	r16,56(sp)
 28090a4:	dec01104 	addi	sp,sp,68
 28090a8:	f800283a 	ret

028090ac <__nedf2>:
 28090ac:	deffef04 	addi	sp,sp,-68
 28090b0:	dc400f15 	stw	r17,60(sp)
 28090b4:	dc400404 	addi	r17,sp,16
 28090b8:	2005883a 	mov	r2,r4
 28090bc:	2807883a 	mov	r3,r5
 28090c0:	dc000e15 	stw	r16,56(sp)
 28090c4:	d809883a 	mov	r4,sp
 28090c8:	880b883a 	mov	r5,r17
 28090cc:	dc000904 	addi	r16,sp,36
 28090d0:	d8c00115 	stw	r3,4(sp)
 28090d4:	d8800015 	stw	r2,0(sp)
 28090d8:	d9800215 	stw	r6,8(sp)
 28090dc:	dfc01015 	stw	ra,64(sp)
 28090e0:	d9c00315 	stw	r7,12(sp)
 28090e4:	2809c6c0 	call	2809c6c <__unpack_d>
 28090e8:	d9000204 	addi	r4,sp,8
 28090ec:	800b883a 	mov	r5,r16
 28090f0:	2809c6c0 	call	2809c6c <__unpack_d>
 28090f4:	d8800417 	ldw	r2,16(sp)
 28090f8:	00c00044 	movi	r3,1
 28090fc:	180d883a 	mov	r6,r3
 2809100:	1880062e 	bgeu	r3,r2,280911c <__nedf2+0x70>
 2809104:	d8800917 	ldw	r2,36(sp)
 2809108:	8809883a 	mov	r4,r17
 280910c:	800b883a 	mov	r5,r16
 2809110:	1880022e 	bgeu	r3,r2,280911c <__nedf2+0x70>
 2809114:	2809da40 	call	2809da4 <__fpcmp_parts_d>
 2809118:	100d883a 	mov	r6,r2
 280911c:	3005883a 	mov	r2,r6
 2809120:	dfc01017 	ldw	ra,64(sp)
 2809124:	dc400f17 	ldw	r17,60(sp)
 2809128:	dc000e17 	ldw	r16,56(sp)
 280912c:	dec01104 	addi	sp,sp,68
 2809130:	f800283a 	ret

02809134 <__gtdf2>:
 2809134:	deffef04 	addi	sp,sp,-68
 2809138:	dc400f15 	stw	r17,60(sp)
 280913c:	dc400404 	addi	r17,sp,16
 2809140:	2005883a 	mov	r2,r4
 2809144:	2807883a 	mov	r3,r5
 2809148:	dc000e15 	stw	r16,56(sp)
 280914c:	d809883a 	mov	r4,sp
 2809150:	880b883a 	mov	r5,r17
 2809154:	dc000904 	addi	r16,sp,36
 2809158:	d8c00115 	stw	r3,4(sp)
 280915c:	d8800015 	stw	r2,0(sp)
 2809160:	d9800215 	stw	r6,8(sp)
 2809164:	dfc01015 	stw	ra,64(sp)
 2809168:	d9c00315 	stw	r7,12(sp)
 280916c:	2809c6c0 	call	2809c6c <__unpack_d>
 2809170:	d9000204 	addi	r4,sp,8
 2809174:	800b883a 	mov	r5,r16
 2809178:	2809c6c0 	call	2809c6c <__unpack_d>
 280917c:	d8800417 	ldw	r2,16(sp)
 2809180:	00c00044 	movi	r3,1
 2809184:	01bfffc4 	movi	r6,-1
 2809188:	1880062e 	bgeu	r3,r2,28091a4 <__gtdf2+0x70>
 280918c:	d8800917 	ldw	r2,36(sp)
 2809190:	8809883a 	mov	r4,r17
 2809194:	800b883a 	mov	r5,r16
 2809198:	1880022e 	bgeu	r3,r2,28091a4 <__gtdf2+0x70>
 280919c:	2809da40 	call	2809da4 <__fpcmp_parts_d>
 28091a0:	100d883a 	mov	r6,r2
 28091a4:	3005883a 	mov	r2,r6
 28091a8:	dfc01017 	ldw	ra,64(sp)
 28091ac:	dc400f17 	ldw	r17,60(sp)
 28091b0:	dc000e17 	ldw	r16,56(sp)
 28091b4:	dec01104 	addi	sp,sp,68
 28091b8:	f800283a 	ret

028091bc <__gedf2>:
 28091bc:	deffef04 	addi	sp,sp,-68
 28091c0:	dc400f15 	stw	r17,60(sp)
 28091c4:	dc400404 	addi	r17,sp,16
 28091c8:	2005883a 	mov	r2,r4
 28091cc:	2807883a 	mov	r3,r5
 28091d0:	dc000e15 	stw	r16,56(sp)
 28091d4:	d809883a 	mov	r4,sp
 28091d8:	880b883a 	mov	r5,r17
 28091dc:	dc000904 	addi	r16,sp,36
 28091e0:	d8c00115 	stw	r3,4(sp)
 28091e4:	d8800015 	stw	r2,0(sp)
 28091e8:	d9800215 	stw	r6,8(sp)
 28091ec:	dfc01015 	stw	ra,64(sp)
 28091f0:	d9c00315 	stw	r7,12(sp)
 28091f4:	2809c6c0 	call	2809c6c <__unpack_d>
 28091f8:	d9000204 	addi	r4,sp,8
 28091fc:	800b883a 	mov	r5,r16
 2809200:	2809c6c0 	call	2809c6c <__unpack_d>
 2809204:	d8800417 	ldw	r2,16(sp)
 2809208:	00c00044 	movi	r3,1
 280920c:	01bfffc4 	movi	r6,-1
 2809210:	1880062e 	bgeu	r3,r2,280922c <__gedf2+0x70>
 2809214:	d8800917 	ldw	r2,36(sp)
 2809218:	8809883a 	mov	r4,r17
 280921c:	800b883a 	mov	r5,r16
 2809220:	1880022e 	bgeu	r3,r2,280922c <__gedf2+0x70>
 2809224:	2809da40 	call	2809da4 <__fpcmp_parts_d>
 2809228:	100d883a 	mov	r6,r2
 280922c:	3005883a 	mov	r2,r6
 2809230:	dfc01017 	ldw	ra,64(sp)
 2809234:	dc400f17 	ldw	r17,60(sp)
 2809238:	dc000e17 	ldw	r16,56(sp)
 280923c:	dec01104 	addi	sp,sp,68
 2809240:	f800283a 	ret

02809244 <__ltdf2>:
 2809244:	deffef04 	addi	sp,sp,-68
 2809248:	dc400f15 	stw	r17,60(sp)
 280924c:	dc400404 	addi	r17,sp,16
 2809250:	2005883a 	mov	r2,r4
 2809254:	2807883a 	mov	r3,r5
 2809258:	dc000e15 	stw	r16,56(sp)
 280925c:	d809883a 	mov	r4,sp
 2809260:	880b883a 	mov	r5,r17
 2809264:	dc000904 	addi	r16,sp,36
 2809268:	d8c00115 	stw	r3,4(sp)
 280926c:	d8800015 	stw	r2,0(sp)
 2809270:	d9800215 	stw	r6,8(sp)
 2809274:	dfc01015 	stw	ra,64(sp)
 2809278:	d9c00315 	stw	r7,12(sp)
 280927c:	2809c6c0 	call	2809c6c <__unpack_d>
 2809280:	d9000204 	addi	r4,sp,8
 2809284:	800b883a 	mov	r5,r16
 2809288:	2809c6c0 	call	2809c6c <__unpack_d>
 280928c:	d8800417 	ldw	r2,16(sp)
 2809290:	00c00044 	movi	r3,1
 2809294:	180d883a 	mov	r6,r3
 2809298:	1880062e 	bgeu	r3,r2,28092b4 <__ltdf2+0x70>
 280929c:	d8800917 	ldw	r2,36(sp)
 28092a0:	8809883a 	mov	r4,r17
 28092a4:	800b883a 	mov	r5,r16
 28092a8:	1880022e 	bgeu	r3,r2,28092b4 <__ltdf2+0x70>
 28092ac:	2809da40 	call	2809da4 <__fpcmp_parts_d>
 28092b0:	100d883a 	mov	r6,r2
 28092b4:	3005883a 	mov	r2,r6
 28092b8:	dfc01017 	ldw	ra,64(sp)
 28092bc:	dc400f17 	ldw	r17,60(sp)
 28092c0:	dc000e17 	ldw	r16,56(sp)
 28092c4:	dec01104 	addi	sp,sp,68
 28092c8:	f800283a 	ret

028092cc <__floatsidf>:
 28092cc:	2006d7fa 	srli	r3,r4,31
 28092d0:	defff604 	addi	sp,sp,-40
 28092d4:	008000c4 	movi	r2,3
 28092d8:	dfc00915 	stw	ra,36(sp)
 28092dc:	dcc00815 	stw	r19,32(sp)
 28092e0:	dc800715 	stw	r18,28(sp)
 28092e4:	dc400615 	stw	r17,24(sp)
 28092e8:	dc000515 	stw	r16,20(sp)
 28092ec:	d8800015 	stw	r2,0(sp)
 28092f0:	d8c00115 	stw	r3,4(sp)
 28092f4:	20000f1e 	bne	r4,zero,2809334 <__floatsidf+0x68>
 28092f8:	00800084 	movi	r2,2
 28092fc:	d8800015 	stw	r2,0(sp)
 2809300:	d809883a 	mov	r4,sp
 2809304:	28099580 	call	2809958 <__pack_d>
 2809308:	1009883a 	mov	r4,r2
 280930c:	180b883a 	mov	r5,r3
 2809310:	2005883a 	mov	r2,r4
 2809314:	2807883a 	mov	r3,r5
 2809318:	dfc00917 	ldw	ra,36(sp)
 280931c:	dcc00817 	ldw	r19,32(sp)
 2809320:	dc800717 	ldw	r18,28(sp)
 2809324:	dc400617 	ldw	r17,24(sp)
 2809328:	dc000517 	ldw	r16,20(sp)
 280932c:	dec00a04 	addi	sp,sp,40
 2809330:	f800283a 	ret
 2809334:	00800f04 	movi	r2,60
 2809338:	1807003a 	cmpeq	r3,r3,zero
 280933c:	d8800215 	stw	r2,8(sp)
 2809340:	18001126 	beq	r3,zero,2809388 <__floatsidf+0xbc>
 2809344:	0027883a 	mov	r19,zero
 2809348:	2025883a 	mov	r18,r4
 280934c:	d9000315 	stw	r4,12(sp)
 2809350:	dcc00415 	stw	r19,16(sp)
 2809354:	28098d80 	call	28098d8 <__clzsi2>
 2809358:	11000744 	addi	r4,r2,29
 280935c:	013fe80e 	bge	zero,r4,2809300 <__floatsidf+0x34>
 2809360:	10bfff44 	addi	r2,r2,-3
 2809364:	10000c16 	blt	r2,zero,2809398 <__floatsidf+0xcc>
 2809368:	90a2983a 	sll	r17,r18,r2
 280936c:	0021883a 	mov	r16,zero
 2809370:	d8800217 	ldw	r2,8(sp)
 2809374:	dc400415 	stw	r17,16(sp)
 2809378:	dc000315 	stw	r16,12(sp)
 280937c:	1105c83a 	sub	r2,r2,r4
 2809380:	d8800215 	stw	r2,8(sp)
 2809384:	003fde06 	br	2809300 <__floatsidf+0x34>
 2809388:	00a00034 	movhi	r2,32768
 280938c:	20800a26 	beq	r4,r2,28093b8 <__floatsidf+0xec>
 2809390:	0109c83a 	sub	r4,zero,r4
 2809394:	003feb06 	br	2809344 <__floatsidf+0x78>
 2809398:	9006d07a 	srli	r3,r18,1
 280939c:	008007c4 	movi	r2,31
 28093a0:	1105c83a 	sub	r2,r2,r4
 28093a4:	1886d83a 	srl	r3,r3,r2
 28093a8:	9922983a 	sll	r17,r19,r4
 28093ac:	9120983a 	sll	r16,r18,r4
 28093b0:	1c62b03a 	or	r17,r3,r17
 28093b4:	003fee06 	br	2809370 <__floatsidf+0xa4>
 28093b8:	0009883a 	mov	r4,zero
 28093bc:	01707834 	movhi	r5,49632
 28093c0:	003fd306 	br	2809310 <__floatsidf+0x44>

028093c4 <__fixdfsi>:
 28093c4:	defff804 	addi	sp,sp,-32
 28093c8:	2005883a 	mov	r2,r4
 28093cc:	2807883a 	mov	r3,r5
 28093d0:	d809883a 	mov	r4,sp
 28093d4:	d9400204 	addi	r5,sp,8
 28093d8:	d8c00115 	stw	r3,4(sp)
 28093dc:	d8800015 	stw	r2,0(sp)
 28093e0:	dfc00715 	stw	ra,28(sp)
 28093e4:	2809c6c0 	call	2809c6c <__unpack_d>
 28093e8:	d8c00217 	ldw	r3,8(sp)
 28093ec:	00800084 	movi	r2,2
 28093f0:	1880051e 	bne	r3,r2,2809408 <__fixdfsi+0x44>
 28093f4:	0007883a 	mov	r3,zero
 28093f8:	1805883a 	mov	r2,r3
 28093fc:	dfc00717 	ldw	ra,28(sp)
 2809400:	dec00804 	addi	sp,sp,32
 2809404:	f800283a 	ret
 2809408:	00800044 	movi	r2,1
 280940c:	10fff92e 	bgeu	r2,r3,28093f4 <__fixdfsi+0x30>
 2809410:	00800104 	movi	r2,4
 2809414:	18800426 	beq	r3,r2,2809428 <__fixdfsi+0x64>
 2809418:	d8c00417 	ldw	r3,16(sp)
 280941c:	183ff516 	blt	r3,zero,28093f4 <__fixdfsi+0x30>
 2809420:	00800784 	movi	r2,30
 2809424:	10c0080e 	bge	r2,r3,2809448 <__fixdfsi+0x84>
 2809428:	d8800317 	ldw	r2,12(sp)
 280942c:	1000121e 	bne	r2,zero,2809478 <__fixdfsi+0xb4>
 2809430:	00e00034 	movhi	r3,32768
 2809434:	18ffffc4 	addi	r3,r3,-1
 2809438:	1805883a 	mov	r2,r3
 280943c:	dfc00717 	ldw	ra,28(sp)
 2809440:	dec00804 	addi	sp,sp,32
 2809444:	f800283a 	ret
 2809448:	00800f04 	movi	r2,60
 280944c:	10d1c83a 	sub	r8,r2,r3
 2809450:	40bff804 	addi	r2,r8,-32
 2809454:	d9800517 	ldw	r6,20(sp)
 2809458:	d9c00617 	ldw	r7,24(sp)
 280945c:	10000816 	blt	r2,zero,2809480 <__fixdfsi+0xbc>
 2809460:	3888d83a 	srl	r4,r7,r2
 2809464:	d8800317 	ldw	r2,12(sp)
 2809468:	2007883a 	mov	r3,r4
 280946c:	103fe226 	beq	r2,zero,28093f8 <__fixdfsi+0x34>
 2809470:	0107c83a 	sub	r3,zero,r4
 2809474:	003fe006 	br	28093f8 <__fixdfsi+0x34>
 2809478:	00e00034 	movhi	r3,32768
 280947c:	003fde06 	br	28093f8 <__fixdfsi+0x34>
 2809480:	39c7883a 	add	r3,r7,r7
 2809484:	008007c4 	movi	r2,31
 2809488:	1205c83a 	sub	r2,r2,r8
 280948c:	1886983a 	sll	r3,r3,r2
 2809490:	3208d83a 	srl	r4,r6,r8
 2809494:	1908b03a 	or	r4,r3,r4
 2809498:	003ff206 	br	2809464 <__fixdfsi+0xa0>

0280949c <__floatunsidf>:
 280949c:	defff204 	addi	sp,sp,-56
 28094a0:	dfc00d15 	stw	ra,52(sp)
 28094a4:	ddc00c15 	stw	r23,48(sp)
 28094a8:	dd800b15 	stw	r22,44(sp)
 28094ac:	dd400a15 	stw	r21,40(sp)
 28094b0:	dd000915 	stw	r20,36(sp)
 28094b4:	dcc00815 	stw	r19,32(sp)
 28094b8:	dc800715 	stw	r18,28(sp)
 28094bc:	dc400615 	stw	r17,24(sp)
 28094c0:	dc000515 	stw	r16,20(sp)
 28094c4:	d8000115 	stw	zero,4(sp)
 28094c8:	20000f1e 	bne	r4,zero,2809508 <__floatunsidf+0x6c>
 28094cc:	00800084 	movi	r2,2
 28094d0:	d8800015 	stw	r2,0(sp)
 28094d4:	d809883a 	mov	r4,sp
 28094d8:	28099580 	call	2809958 <__pack_d>
 28094dc:	dfc00d17 	ldw	ra,52(sp)
 28094e0:	ddc00c17 	ldw	r23,48(sp)
 28094e4:	dd800b17 	ldw	r22,44(sp)
 28094e8:	dd400a17 	ldw	r21,40(sp)
 28094ec:	dd000917 	ldw	r20,36(sp)
 28094f0:	dcc00817 	ldw	r19,32(sp)
 28094f4:	dc800717 	ldw	r18,28(sp)
 28094f8:	dc400617 	ldw	r17,24(sp)
 28094fc:	dc000517 	ldw	r16,20(sp)
 2809500:	dec00e04 	addi	sp,sp,56
 2809504:	f800283a 	ret
 2809508:	008000c4 	movi	r2,3
 280950c:	00c00f04 	movi	r3,60
 2809510:	002f883a 	mov	r23,zero
 2809514:	202d883a 	mov	r22,r4
 2809518:	d8800015 	stw	r2,0(sp)
 280951c:	d8c00215 	stw	r3,8(sp)
 2809520:	d9000315 	stw	r4,12(sp)
 2809524:	ddc00415 	stw	r23,16(sp)
 2809528:	28098d80 	call	28098d8 <__clzsi2>
 280952c:	12400744 	addi	r9,r2,29
 2809530:	48000b16 	blt	r9,zero,2809560 <__floatunsidf+0xc4>
 2809534:	483fe726 	beq	r9,zero,28094d4 <__floatunsidf+0x38>
 2809538:	10bfff44 	addi	r2,r2,-3
 280953c:	10002e16 	blt	r2,zero,28095f8 <__floatunsidf+0x15c>
 2809540:	b0a2983a 	sll	r17,r22,r2
 2809544:	0021883a 	mov	r16,zero
 2809548:	d8800217 	ldw	r2,8(sp)
 280954c:	dc400415 	stw	r17,16(sp)
 2809550:	dc000315 	stw	r16,12(sp)
 2809554:	1245c83a 	sub	r2,r2,r9
 2809558:	d8800215 	stw	r2,8(sp)
 280955c:	003fdd06 	br	28094d4 <__floatunsidf+0x38>
 2809560:	0255c83a 	sub	r10,zero,r9
 2809564:	51bff804 	addi	r6,r10,-32
 2809568:	30001b16 	blt	r6,zero,28095d8 <__floatunsidf+0x13c>
 280956c:	b9a8d83a 	srl	r20,r23,r6
 2809570:	002b883a 	mov	r21,zero
 2809574:	000f883a 	mov	r7,zero
 2809578:	01000044 	movi	r4,1
 280957c:	0011883a 	mov	r8,zero
 2809580:	30002516 	blt	r6,zero,2809618 <__floatunsidf+0x17c>
 2809584:	21a6983a 	sll	r19,r4,r6
 2809588:	0025883a 	mov	r18,zero
 280958c:	00bfffc4 	movi	r2,-1
 2809590:	9089883a 	add	r4,r18,r2
 2809594:	988b883a 	add	r5,r19,r2
 2809598:	248d803a 	cmpltu	r6,r4,r18
 280959c:	314b883a 	add	r5,r6,r5
 28095a0:	b104703a 	and	r2,r22,r4
 28095a4:	b946703a 	and	r3,r23,r5
 28095a8:	10c4b03a 	or	r2,r2,r3
 28095ac:	10000226 	beq	r2,zero,28095b8 <__floatunsidf+0x11c>
 28095b0:	01c00044 	movi	r7,1
 28095b4:	0011883a 	mov	r8,zero
 28095b8:	d9000217 	ldw	r4,8(sp)
 28095bc:	a1c4b03a 	or	r2,r20,r7
 28095c0:	aa06b03a 	or	r3,r21,r8
 28095c4:	2249c83a 	sub	r4,r4,r9
 28095c8:	d8c00415 	stw	r3,16(sp)
 28095cc:	d9000215 	stw	r4,8(sp)
 28095d0:	d8800315 	stw	r2,12(sp)
 28095d4:	003fbf06 	br	28094d4 <__floatunsidf+0x38>
 28095d8:	bdc7883a 	add	r3,r23,r23
 28095dc:	008007c4 	movi	r2,31
 28095e0:	1285c83a 	sub	r2,r2,r10
 28095e4:	1886983a 	sll	r3,r3,r2
 28095e8:	b2a8d83a 	srl	r20,r22,r10
 28095ec:	baaad83a 	srl	r21,r23,r10
 28095f0:	1d28b03a 	or	r20,r3,r20
 28095f4:	003fdf06 	br	2809574 <__floatunsidf+0xd8>
 28095f8:	b006d07a 	srli	r3,r22,1
 28095fc:	008007c4 	movi	r2,31
 2809600:	1245c83a 	sub	r2,r2,r9
 2809604:	1886d83a 	srl	r3,r3,r2
 2809608:	ba62983a 	sll	r17,r23,r9
 280960c:	b260983a 	sll	r16,r22,r9
 2809610:	1c62b03a 	or	r17,r3,r17
 2809614:	003fcc06 	br	2809548 <__floatunsidf+0xac>
 2809618:	2006d07a 	srli	r3,r4,1
 280961c:	008007c4 	movi	r2,31
 2809620:	1285c83a 	sub	r2,r2,r10
 2809624:	18a6d83a 	srl	r19,r3,r2
 2809628:	22a4983a 	sll	r18,r4,r10
 280962c:	003fd706 	br	280958c <__floatunsidf+0xf0>

02809630 <udivmodsi4>:
 2809630:	29001b2e 	bgeu	r5,r4,28096a0 <udivmodsi4+0x70>
 2809634:	28001a16 	blt	r5,zero,28096a0 <udivmodsi4+0x70>
 2809638:	00800044 	movi	r2,1
 280963c:	0007883a 	mov	r3,zero
 2809640:	01c007c4 	movi	r7,31
 2809644:	00000306 	br	2809654 <udivmodsi4+0x24>
 2809648:	19c01326 	beq	r3,r7,2809698 <udivmodsi4+0x68>
 280964c:	18c00044 	addi	r3,r3,1
 2809650:	28000416 	blt	r5,zero,2809664 <udivmodsi4+0x34>
 2809654:	294b883a 	add	r5,r5,r5
 2809658:	1085883a 	add	r2,r2,r2
 280965c:	293ffa36 	bltu	r5,r4,2809648 <udivmodsi4+0x18>
 2809660:	10000d26 	beq	r2,zero,2809698 <udivmodsi4+0x68>
 2809664:	0007883a 	mov	r3,zero
 2809668:	21400236 	bltu	r4,r5,2809674 <udivmodsi4+0x44>
 280966c:	2149c83a 	sub	r4,r4,r5
 2809670:	1886b03a 	or	r3,r3,r2
 2809674:	1004d07a 	srli	r2,r2,1
 2809678:	280ad07a 	srli	r5,r5,1
 280967c:	103ffa1e 	bne	r2,zero,2809668 <udivmodsi4+0x38>
 2809680:	30000226 	beq	r6,zero,280968c <udivmodsi4+0x5c>
 2809684:	2005883a 	mov	r2,r4
 2809688:	f800283a 	ret
 280968c:	1809883a 	mov	r4,r3
 2809690:	2005883a 	mov	r2,r4
 2809694:	f800283a 	ret
 2809698:	0007883a 	mov	r3,zero
 280969c:	003ff806 	br	2809680 <udivmodsi4+0x50>
 28096a0:	00800044 	movi	r2,1
 28096a4:	0007883a 	mov	r3,zero
 28096a8:	003fef06 	br	2809668 <udivmodsi4+0x38>

028096ac <__divsi3>:
 28096ac:	defffe04 	addi	sp,sp,-8
 28096b0:	dc000015 	stw	r16,0(sp)
 28096b4:	dfc00115 	stw	ra,4(sp)
 28096b8:	0021883a 	mov	r16,zero
 28096bc:	20000c16 	blt	r4,zero,28096f0 <__divsi3+0x44>
 28096c0:	000d883a 	mov	r6,zero
 28096c4:	28000e16 	blt	r5,zero,2809700 <__divsi3+0x54>
 28096c8:	28096300 	call	2809630 <udivmodsi4>
 28096cc:	1007883a 	mov	r3,r2
 28096d0:	8005003a 	cmpeq	r2,r16,zero
 28096d4:	1000011e 	bne	r2,zero,28096dc <__divsi3+0x30>
 28096d8:	00c7c83a 	sub	r3,zero,r3
 28096dc:	1805883a 	mov	r2,r3
 28096e0:	dfc00117 	ldw	ra,4(sp)
 28096e4:	dc000017 	ldw	r16,0(sp)
 28096e8:	dec00204 	addi	sp,sp,8
 28096ec:	f800283a 	ret
 28096f0:	0109c83a 	sub	r4,zero,r4
 28096f4:	04000044 	movi	r16,1
 28096f8:	000d883a 	mov	r6,zero
 28096fc:	283ff20e 	bge	r5,zero,28096c8 <__divsi3+0x1c>
 2809700:	014bc83a 	sub	r5,zero,r5
 2809704:	8021003a 	cmpeq	r16,r16,zero
 2809708:	003fef06 	br	28096c8 <__divsi3+0x1c>

0280970c <__modsi3>:
 280970c:	deffff04 	addi	sp,sp,-4
 2809710:	dfc00015 	stw	ra,0(sp)
 2809714:	01800044 	movi	r6,1
 2809718:	2807883a 	mov	r3,r5
 280971c:	20000416 	blt	r4,zero,2809730 <__modsi3+0x24>
 2809720:	28000c16 	blt	r5,zero,2809754 <__modsi3+0x48>
 2809724:	dfc00017 	ldw	ra,0(sp)
 2809728:	dec00104 	addi	sp,sp,4
 280972c:	28096301 	jmpi	2809630 <udivmodsi4>
 2809730:	0109c83a 	sub	r4,zero,r4
 2809734:	28000b16 	blt	r5,zero,2809764 <__modsi3+0x58>
 2809738:	180b883a 	mov	r5,r3
 280973c:	01800044 	movi	r6,1
 2809740:	28096300 	call	2809630 <udivmodsi4>
 2809744:	0085c83a 	sub	r2,zero,r2
 2809748:	dfc00017 	ldw	ra,0(sp)
 280974c:	dec00104 	addi	sp,sp,4
 2809750:	f800283a 	ret
 2809754:	014bc83a 	sub	r5,zero,r5
 2809758:	dfc00017 	ldw	ra,0(sp)
 280975c:	dec00104 	addi	sp,sp,4
 2809760:	28096301 	jmpi	2809630 <udivmodsi4>
 2809764:	0147c83a 	sub	r3,zero,r5
 2809768:	003ff306 	br	2809738 <__modsi3+0x2c>

0280976c <__udivsi3>:
 280976c:	000d883a 	mov	r6,zero
 2809770:	28096301 	jmpi	2809630 <udivmodsi4>

02809774 <__umodsi3>:
 2809774:	01800044 	movi	r6,1
 2809778:	28096301 	jmpi	2809630 <udivmodsi4>

0280977c <__mulsi3>:
 280977c:	20000a26 	beq	r4,zero,28097a8 <__mulsi3+0x2c>
 2809780:	0007883a 	mov	r3,zero
 2809784:	2080004c 	andi	r2,r4,1
 2809788:	1005003a 	cmpeq	r2,r2,zero
 280978c:	2008d07a 	srli	r4,r4,1
 2809790:	1000011e 	bne	r2,zero,2809798 <__mulsi3+0x1c>
 2809794:	1947883a 	add	r3,r3,r5
 2809798:	294b883a 	add	r5,r5,r5
 280979c:	203ff91e 	bne	r4,zero,2809784 <__mulsi3+0x8>
 28097a0:	1805883a 	mov	r2,r3
 28097a4:	f800283a 	ret
 28097a8:	0007883a 	mov	r3,zero
 28097ac:	1805883a 	mov	r2,r3
 28097b0:	f800283a 	ret

028097b4 <__muldi3>:
 28097b4:	defff204 	addi	sp,sp,-56
 28097b8:	df000c15 	stw	fp,48(sp)
 28097bc:	3038d43a 	srli	fp,r6,16
 28097c0:	dd000815 	stw	r20,32(sp)
 28097c4:	dc400515 	stw	r17,20(sp)
 28097c8:	2028d43a 	srli	r20,r4,16
 28097cc:	247fffcc 	andi	r17,r4,65535
 28097d0:	dc000415 	stw	r16,16(sp)
 28097d4:	343fffcc 	andi	r16,r6,65535
 28097d8:	dcc00715 	stw	r19,28(sp)
 28097dc:	d9000015 	stw	r4,0(sp)
 28097e0:	2827883a 	mov	r19,r5
 28097e4:	8809883a 	mov	r4,r17
 28097e8:	d9400115 	stw	r5,4(sp)
 28097ec:	800b883a 	mov	r5,r16
 28097f0:	d9800215 	stw	r6,8(sp)
 28097f4:	dfc00d15 	stw	ra,52(sp)
 28097f8:	d9c00315 	stw	r7,12(sp)
 28097fc:	dd800a15 	stw	r22,40(sp)
 2809800:	dd400915 	stw	r21,36(sp)
 2809804:	302d883a 	mov	r22,r6
 2809808:	ddc00b15 	stw	r23,44(sp)
 280980c:	dc800615 	stw	r18,24(sp)
 2809810:	280977c0 	call	280977c <__mulsi3>
 2809814:	8809883a 	mov	r4,r17
 2809818:	e00b883a 	mov	r5,fp
 280981c:	102b883a 	mov	r21,r2
 2809820:	280977c0 	call	280977c <__mulsi3>
 2809824:	800b883a 	mov	r5,r16
 2809828:	a009883a 	mov	r4,r20
 280982c:	1023883a 	mov	r17,r2
 2809830:	280977c0 	call	280977c <__mulsi3>
 2809834:	a009883a 	mov	r4,r20
 2809838:	e00b883a 	mov	r5,fp
 280983c:	1021883a 	mov	r16,r2
 2809840:	280977c0 	call	280977c <__mulsi3>
 2809844:	a8ffffcc 	andi	r3,r21,65535
 2809848:	a82ad43a 	srli	r21,r21,16
 280984c:	8c23883a 	add	r17,r17,r16
 2809850:	1011883a 	mov	r8,r2
 2809854:	ac6b883a 	add	r21,r21,r17
 2809858:	a804943a 	slli	r2,r21,16
 280985c:	b009883a 	mov	r4,r22
 2809860:	980b883a 	mov	r5,r19
 2809864:	10c7883a 	add	r3,r2,r3
 2809868:	a812d43a 	srli	r9,r21,16
 280986c:	180d883a 	mov	r6,r3
 2809870:	ac00022e 	bgeu	r21,r16,280987c <__muldi3+0xc8>
 2809874:	00800074 	movhi	r2,1
 2809878:	4091883a 	add	r8,r8,r2
 280987c:	4267883a 	add	r19,r8,r9
 2809880:	302d883a 	mov	r22,r6
 2809884:	280977c0 	call	280977c <__mulsi3>
 2809888:	d9400317 	ldw	r5,12(sp)
 280988c:	d9000017 	ldw	r4,0(sp)
 2809890:	1023883a 	mov	r17,r2
 2809894:	280977c0 	call	280977c <__mulsi3>
 2809898:	14cb883a 	add	r5,r2,r19
 280989c:	894b883a 	add	r5,r17,r5
 28098a0:	b005883a 	mov	r2,r22
 28098a4:	2807883a 	mov	r3,r5
 28098a8:	dfc00d17 	ldw	ra,52(sp)
 28098ac:	df000c17 	ldw	fp,48(sp)
 28098b0:	ddc00b17 	ldw	r23,44(sp)
 28098b4:	dd800a17 	ldw	r22,40(sp)
 28098b8:	dd400917 	ldw	r21,36(sp)
 28098bc:	dd000817 	ldw	r20,32(sp)
 28098c0:	dcc00717 	ldw	r19,28(sp)
 28098c4:	dc800617 	ldw	r18,24(sp)
 28098c8:	dc400517 	ldw	r17,20(sp)
 28098cc:	dc000417 	ldw	r16,16(sp)
 28098d0:	dec00e04 	addi	sp,sp,56
 28098d4:	f800283a 	ret

028098d8 <__clzsi2>:
 28098d8:	00bfffd4 	movui	r2,65535
 28098dc:	11000e36 	bltu	r2,r4,2809918 <__clzsi2+0x40>
 28098e0:	00803fc4 	movi	r2,255
 28098e4:	01400204 	movi	r5,8
 28098e8:	0007883a 	mov	r3,zero
 28098ec:	11001036 	bltu	r2,r4,2809930 <__clzsi2+0x58>
 28098f0:	000b883a 	mov	r5,zero
 28098f4:	20c6d83a 	srl	r3,r4,r3
 28098f8:	0080a074 	movhi	r2,641
 28098fc:	10b91804 	addi	r2,r2,-7072
 2809900:	1887883a 	add	r3,r3,r2
 2809904:	18800003 	ldbu	r2,0(r3)
 2809908:	00c00804 	movi	r3,32
 280990c:	2885883a 	add	r2,r5,r2
 2809910:	1885c83a 	sub	r2,r3,r2
 2809914:	f800283a 	ret
 2809918:	01400404 	movi	r5,16
 280991c:	00804034 	movhi	r2,256
 2809920:	10bfffc4 	addi	r2,r2,-1
 2809924:	2807883a 	mov	r3,r5
 2809928:	113ff22e 	bgeu	r2,r4,28098f4 <__clzsi2+0x1c>
 280992c:	01400604 	movi	r5,24
 2809930:	2807883a 	mov	r3,r5
 2809934:	20c6d83a 	srl	r3,r4,r3
 2809938:	0080a074 	movhi	r2,641
 280993c:	10b91804 	addi	r2,r2,-7072
 2809940:	1887883a 	add	r3,r3,r2
 2809944:	18800003 	ldbu	r2,0(r3)
 2809948:	00c00804 	movi	r3,32
 280994c:	2885883a 	add	r2,r5,r2
 2809950:	1885c83a 	sub	r2,r3,r2
 2809954:	f800283a 	ret

02809958 <__pack_d>:
 2809958:	20c00017 	ldw	r3,0(r4)
 280995c:	defffd04 	addi	sp,sp,-12
 2809960:	dc000015 	stw	r16,0(sp)
 2809964:	dc800215 	stw	r18,8(sp)
 2809968:	dc400115 	stw	r17,4(sp)
 280996c:	00800044 	movi	r2,1
 2809970:	22000317 	ldw	r8,12(r4)
 2809974:	001f883a 	mov	r15,zero
 2809978:	22400417 	ldw	r9,16(r4)
 280997c:	24000117 	ldw	r16,4(r4)
 2809980:	10c0552e 	bgeu	r2,r3,2809ad8 <__pack_d+0x180>
 2809984:	00800104 	movi	r2,4
 2809988:	18804f26 	beq	r3,r2,2809ac8 <__pack_d+0x170>
 280998c:	00800084 	movi	r2,2
 2809990:	18800226 	beq	r3,r2,280999c <__pack_d+0x44>
 2809994:	4244b03a 	or	r2,r8,r9
 2809998:	10001a1e 	bne	r2,zero,2809a04 <__pack_d+0xac>
 280999c:	000d883a 	mov	r6,zero
 28099a0:	000f883a 	mov	r7,zero
 28099a4:	0011883a 	mov	r8,zero
 28099a8:	00800434 	movhi	r2,16
 28099ac:	10bfffc4 	addi	r2,r2,-1
 28099b0:	301d883a 	mov	r14,r6
 28099b4:	3884703a 	and	r2,r7,r2
 28099b8:	400a953a 	slli	r5,r8,20
 28099bc:	79bffc2c 	andhi	r6,r15,65520
 28099c0:	308cb03a 	or	r6,r6,r2
 28099c4:	00e00434 	movhi	r3,32784
 28099c8:	18ffffc4 	addi	r3,r3,-1
 28099cc:	800497fa 	slli	r2,r16,31
 28099d0:	30c6703a 	and	r3,r6,r3
 28099d4:	1946b03a 	or	r3,r3,r5
 28099d8:	01600034 	movhi	r5,32768
 28099dc:	297fffc4 	addi	r5,r5,-1
 28099e0:	194a703a 	and	r5,r3,r5
 28099e4:	288ab03a 	or	r5,r5,r2
 28099e8:	2807883a 	mov	r3,r5
 28099ec:	7005883a 	mov	r2,r14
 28099f0:	dc800217 	ldw	r18,8(sp)
 28099f4:	dc400117 	ldw	r17,4(sp)
 28099f8:	dc000017 	ldw	r16,0(sp)
 28099fc:	dec00304 	addi	sp,sp,12
 2809a00:	f800283a 	ret
 2809a04:	21000217 	ldw	r4,8(r4)
 2809a08:	00bf0084 	movi	r2,-1022
 2809a0c:	20803f16 	blt	r4,r2,2809b0c <__pack_d+0x1b4>
 2809a10:	0080ffc4 	movi	r2,1023
 2809a14:	11002c16 	blt	r2,r4,2809ac8 <__pack_d+0x170>
 2809a18:	00803fc4 	movi	r2,255
 2809a1c:	408c703a 	and	r6,r8,r2
 2809a20:	00802004 	movi	r2,128
 2809a24:	0007883a 	mov	r3,zero
 2809a28:	000f883a 	mov	r7,zero
 2809a2c:	2280ffc4 	addi	r10,r4,1023
 2809a30:	30801e26 	beq	r6,r2,2809aac <__pack_d+0x154>
 2809a34:	00801fc4 	movi	r2,127
 2809a38:	4089883a 	add	r4,r8,r2
 2809a3c:	220d803a 	cmpltu	r6,r4,r8
 2809a40:	324d883a 	add	r6,r6,r9
 2809a44:	2011883a 	mov	r8,r4
 2809a48:	3013883a 	mov	r9,r6
 2809a4c:	00880034 	movhi	r2,8192
 2809a50:	10bfffc4 	addi	r2,r2,-1
 2809a54:	12400d36 	bltu	r2,r9,2809a8c <__pack_d+0x134>
 2809a58:	4804963a 	slli	r2,r9,24
 2809a5c:	400cd23a 	srli	r6,r8,8
 2809a60:	480ed23a 	srli	r7,r9,8
 2809a64:	013fffc4 	movi	r4,-1
 2809a68:	118cb03a 	or	r6,r2,r6
 2809a6c:	01400434 	movhi	r5,16
 2809a70:	297fffc4 	addi	r5,r5,-1
 2809a74:	3104703a 	and	r2,r6,r4
 2809a78:	3946703a 	and	r3,r7,r5
 2809a7c:	5201ffcc 	andi	r8,r10,2047
 2809a80:	100d883a 	mov	r6,r2
 2809a84:	180f883a 	mov	r7,r3
 2809a88:	003fc706 	br	28099a8 <__pack_d+0x50>
 2809a8c:	480897fa 	slli	r4,r9,31
 2809a90:	4004d07a 	srli	r2,r8,1
 2809a94:	4806d07a 	srli	r3,r9,1
 2809a98:	52800044 	addi	r10,r10,1
 2809a9c:	2084b03a 	or	r2,r4,r2
 2809aa0:	1011883a 	mov	r8,r2
 2809aa4:	1813883a 	mov	r9,r3
 2809aa8:	003feb06 	br	2809a58 <__pack_d+0x100>
 2809aac:	383fe11e 	bne	r7,zero,2809a34 <__pack_d+0xdc>
 2809ab0:	01004004 	movi	r4,256
 2809ab4:	4104703a 	and	r2,r8,r4
 2809ab8:	10c4b03a 	or	r2,r2,r3
 2809abc:	103fe326 	beq	r2,zero,2809a4c <__pack_d+0xf4>
 2809ac0:	3005883a 	mov	r2,r6
 2809ac4:	003fdc06 	br	2809a38 <__pack_d+0xe0>
 2809ac8:	000d883a 	mov	r6,zero
 2809acc:	000f883a 	mov	r7,zero
 2809ad0:	0201ffc4 	movi	r8,2047
 2809ad4:	003fb406 	br	28099a8 <__pack_d+0x50>
 2809ad8:	0005883a 	mov	r2,zero
 2809adc:	00c00234 	movhi	r3,8
 2809ae0:	408cb03a 	or	r6,r8,r2
 2809ae4:	48ceb03a 	or	r7,r9,r3
 2809ae8:	013fffc4 	movi	r4,-1
 2809aec:	01400434 	movhi	r5,16
 2809af0:	297fffc4 	addi	r5,r5,-1
 2809af4:	3104703a 	and	r2,r6,r4
 2809af8:	3946703a 	and	r3,r7,r5
 2809afc:	100d883a 	mov	r6,r2
 2809b00:	180f883a 	mov	r7,r3
 2809b04:	0201ffc4 	movi	r8,2047
 2809b08:	003fa706 	br	28099a8 <__pack_d+0x50>
 2809b0c:	1109c83a 	sub	r4,r2,r4
 2809b10:	00800e04 	movi	r2,56
 2809b14:	11004316 	blt	r2,r4,2809c24 <__pack_d+0x2cc>
 2809b18:	21fff804 	addi	r7,r4,-32
 2809b1c:	38004516 	blt	r7,zero,2809c34 <__pack_d+0x2dc>
 2809b20:	49d8d83a 	srl	r12,r9,r7
 2809b24:	001b883a 	mov	r13,zero
 2809b28:	0023883a 	mov	r17,zero
 2809b2c:	01400044 	movi	r5,1
 2809b30:	0025883a 	mov	r18,zero
 2809b34:	38004716 	blt	r7,zero,2809c54 <__pack_d+0x2fc>
 2809b38:	29d6983a 	sll	r11,r5,r7
 2809b3c:	0015883a 	mov	r10,zero
 2809b40:	00bfffc4 	movi	r2,-1
 2809b44:	5089883a 	add	r4,r10,r2
 2809b48:	588b883a 	add	r5,r11,r2
 2809b4c:	228d803a 	cmpltu	r6,r4,r10
 2809b50:	314b883a 	add	r5,r6,r5
 2809b54:	4104703a 	and	r2,r8,r4
 2809b58:	4946703a 	and	r3,r9,r5
 2809b5c:	10c4b03a 	or	r2,r2,r3
 2809b60:	10000226 	beq	r2,zero,2809b6c <__pack_d+0x214>
 2809b64:	04400044 	movi	r17,1
 2809b68:	0025883a 	mov	r18,zero
 2809b6c:	00803fc4 	movi	r2,255
 2809b70:	644eb03a 	or	r7,r12,r17
 2809b74:	3892703a 	and	r9,r7,r2
 2809b78:	00802004 	movi	r2,128
 2809b7c:	6c90b03a 	or	r8,r13,r18
 2809b80:	0015883a 	mov	r10,zero
 2809b84:	48801626 	beq	r9,r2,2809be0 <__pack_d+0x288>
 2809b88:	01001fc4 	movi	r4,127
 2809b8c:	3905883a 	add	r2,r7,r4
 2809b90:	11cd803a 	cmpltu	r6,r2,r7
 2809b94:	320d883a 	add	r6,r6,r8
 2809b98:	100f883a 	mov	r7,r2
 2809b9c:	00840034 	movhi	r2,4096
 2809ba0:	10bfffc4 	addi	r2,r2,-1
 2809ba4:	3011883a 	mov	r8,r6
 2809ba8:	0007883a 	mov	r3,zero
 2809bac:	11801b36 	bltu	r2,r6,2809c1c <__pack_d+0x2c4>
 2809bb0:	4004963a 	slli	r2,r8,24
 2809bb4:	3808d23a 	srli	r4,r7,8
 2809bb8:	400ad23a 	srli	r5,r8,8
 2809bbc:	1813883a 	mov	r9,r3
 2809bc0:	1108b03a 	or	r4,r2,r4
 2809bc4:	00bfffc4 	movi	r2,-1
 2809bc8:	00c00434 	movhi	r3,16
 2809bcc:	18ffffc4 	addi	r3,r3,-1
 2809bd0:	208c703a 	and	r6,r4,r2
 2809bd4:	28ce703a 	and	r7,r5,r3
 2809bd8:	4a01ffcc 	andi	r8,r9,2047
 2809bdc:	003f7206 	br	28099a8 <__pack_d+0x50>
 2809be0:	503fe91e 	bne	r10,zero,2809b88 <__pack_d+0x230>
 2809be4:	01004004 	movi	r4,256
 2809be8:	3904703a 	and	r2,r7,r4
 2809bec:	0007883a 	mov	r3,zero
 2809bf0:	10c4b03a 	or	r2,r2,r3
 2809bf4:	10000626 	beq	r2,zero,2809c10 <__pack_d+0x2b8>
 2809bf8:	3a45883a 	add	r2,r7,r9
 2809bfc:	11cd803a 	cmpltu	r6,r2,r7
 2809c00:	320d883a 	add	r6,r6,r8
 2809c04:	100f883a 	mov	r7,r2
 2809c08:	3011883a 	mov	r8,r6
 2809c0c:	0007883a 	mov	r3,zero
 2809c10:	00840034 	movhi	r2,4096
 2809c14:	10bfffc4 	addi	r2,r2,-1
 2809c18:	123fe52e 	bgeu	r2,r8,2809bb0 <__pack_d+0x258>
 2809c1c:	00c00044 	movi	r3,1
 2809c20:	003fe306 	br	2809bb0 <__pack_d+0x258>
 2809c24:	0009883a 	mov	r4,zero
 2809c28:	0013883a 	mov	r9,zero
 2809c2c:	000b883a 	mov	r5,zero
 2809c30:	003fe406 	br	2809bc4 <__pack_d+0x26c>
 2809c34:	4a47883a 	add	r3,r9,r9
 2809c38:	008007c4 	movi	r2,31
 2809c3c:	1105c83a 	sub	r2,r2,r4
 2809c40:	1886983a 	sll	r3,r3,r2
 2809c44:	4118d83a 	srl	r12,r8,r4
 2809c48:	491ad83a 	srl	r13,r9,r4
 2809c4c:	1b18b03a 	or	r12,r3,r12
 2809c50:	003fb506 	br	2809b28 <__pack_d+0x1d0>
 2809c54:	2806d07a 	srli	r3,r5,1
 2809c58:	008007c4 	movi	r2,31
 2809c5c:	1105c83a 	sub	r2,r2,r4
 2809c60:	1896d83a 	srl	r11,r3,r2
 2809c64:	2914983a 	sll	r10,r5,r4
 2809c68:	003fb506 	br	2809b40 <__pack_d+0x1e8>

02809c6c <__unpack_d>:
 2809c6c:	20c00117 	ldw	r3,4(r4)
 2809c70:	22400017 	ldw	r9,0(r4)
 2809c74:	00800434 	movhi	r2,16
 2809c78:	10bfffc4 	addi	r2,r2,-1
 2809c7c:	1808d53a 	srli	r4,r3,20
 2809c80:	180cd7fa 	srli	r6,r3,31
 2809c84:	1894703a 	and	r10,r3,r2
 2809c88:	2201ffcc 	andi	r8,r4,2047
 2809c8c:	281b883a 	mov	r13,r5
 2809c90:	4817883a 	mov	r11,r9
 2809c94:	29800115 	stw	r6,4(r5)
 2809c98:	5019883a 	mov	r12,r10
 2809c9c:	40001e1e 	bne	r8,zero,2809d18 <__unpack_d+0xac>
 2809ca0:	4a84b03a 	or	r2,r9,r10
 2809ca4:	10001926 	beq	r2,zero,2809d0c <__unpack_d+0xa0>
 2809ca8:	4804d63a 	srli	r2,r9,24
 2809cac:	500c923a 	slli	r6,r10,8
 2809cb0:	013f0084 	movi	r4,-1022
 2809cb4:	00c40034 	movhi	r3,4096
 2809cb8:	18ffffc4 	addi	r3,r3,-1
 2809cbc:	118cb03a 	or	r6,r2,r6
 2809cc0:	008000c4 	movi	r2,3
 2809cc4:	480a923a 	slli	r5,r9,8
 2809cc8:	68800015 	stw	r2,0(r13)
 2809ccc:	69000215 	stw	r4,8(r13)
 2809cd0:	19800b36 	bltu	r3,r6,2809d00 <__unpack_d+0x94>
 2809cd4:	200f883a 	mov	r7,r4
 2809cd8:	1811883a 	mov	r8,r3
 2809cdc:	2945883a 	add	r2,r5,r5
 2809ce0:	1149803a 	cmpltu	r4,r2,r5
 2809ce4:	3187883a 	add	r3,r6,r6
 2809ce8:	20c9883a 	add	r4,r4,r3
 2809cec:	100b883a 	mov	r5,r2
 2809cf0:	200d883a 	mov	r6,r4
 2809cf4:	39ffffc4 	addi	r7,r7,-1
 2809cf8:	413ff82e 	bgeu	r8,r4,2809cdc <__unpack_d+0x70>
 2809cfc:	69c00215 	stw	r7,8(r13)
 2809d00:	69800415 	stw	r6,16(r13)
 2809d04:	69400315 	stw	r5,12(r13)
 2809d08:	f800283a 	ret
 2809d0c:	00800084 	movi	r2,2
 2809d10:	28800015 	stw	r2,0(r5)
 2809d14:	f800283a 	ret
 2809d18:	0081ffc4 	movi	r2,2047
 2809d1c:	40800f26 	beq	r8,r2,2809d5c <__unpack_d+0xf0>
 2809d20:	480cd63a 	srli	r6,r9,24
 2809d24:	5006923a 	slli	r3,r10,8
 2809d28:	4804923a 	slli	r2,r9,8
 2809d2c:	0009883a 	mov	r4,zero
 2809d30:	30c6b03a 	or	r3,r6,r3
 2809d34:	01440034 	movhi	r5,4096
 2809d38:	110cb03a 	or	r6,r2,r4
 2809d3c:	423f0044 	addi	r8,r8,-1023
 2809d40:	194eb03a 	or	r7,r3,r5
 2809d44:	008000c4 	movi	r2,3
 2809d48:	69c00415 	stw	r7,16(r13)
 2809d4c:	6a000215 	stw	r8,8(r13)
 2809d50:	68800015 	stw	r2,0(r13)
 2809d54:	69800315 	stw	r6,12(r13)
 2809d58:	f800283a 	ret
 2809d5c:	4a84b03a 	or	r2,r9,r10
 2809d60:	1000031e 	bne	r2,zero,2809d70 <__unpack_d+0x104>
 2809d64:	00800104 	movi	r2,4
 2809d68:	28800015 	stw	r2,0(r5)
 2809d6c:	f800283a 	ret
 2809d70:	0009883a 	mov	r4,zero
 2809d74:	01400234 	movhi	r5,8
 2809d78:	4904703a 	and	r2,r9,r4
 2809d7c:	5146703a 	and	r3,r10,r5
 2809d80:	10c4b03a 	or	r2,r2,r3
 2809d84:	10000526 	beq	r2,zero,2809d9c <__unpack_d+0x130>
 2809d88:	00800044 	movi	r2,1
 2809d8c:	68800015 	stw	r2,0(r13)
 2809d90:	6b000415 	stw	r12,16(r13)
 2809d94:	6ac00315 	stw	r11,12(r13)
 2809d98:	f800283a 	ret
 2809d9c:	68000015 	stw	zero,0(r13)
 2809da0:	003ffb06 	br	2809d90 <__unpack_d+0x124>

02809da4 <__fpcmp_parts_d>:
 2809da4:	21800017 	ldw	r6,0(r4)
 2809da8:	00c00044 	movi	r3,1
 2809dac:	19800a2e 	bgeu	r3,r6,2809dd8 <__fpcmp_parts_d+0x34>
 2809db0:	28800017 	ldw	r2,0(r5)
 2809db4:	1880082e 	bgeu	r3,r2,2809dd8 <__fpcmp_parts_d+0x34>
 2809db8:	00c00104 	movi	r3,4
 2809dbc:	30c02626 	beq	r6,r3,2809e58 <__fpcmp_parts_d+0xb4>
 2809dc0:	10c02226 	beq	r2,r3,2809e4c <__fpcmp_parts_d+0xa8>
 2809dc4:	00c00084 	movi	r3,2
 2809dc8:	30c00526 	beq	r6,r3,2809de0 <__fpcmp_parts_d+0x3c>
 2809dcc:	10c0071e 	bne	r2,r3,2809dec <__fpcmp_parts_d+0x48>
 2809dd0:	20800117 	ldw	r2,4(r4)
 2809dd4:	1000091e 	bne	r2,zero,2809dfc <__fpcmp_parts_d+0x58>
 2809dd8:	00800044 	movi	r2,1
 2809ddc:	f800283a 	ret
 2809de0:	10c01a1e 	bne	r2,r3,2809e4c <__fpcmp_parts_d+0xa8>
 2809de4:	0005883a 	mov	r2,zero
 2809de8:	f800283a 	ret
 2809dec:	22000117 	ldw	r8,4(r4)
 2809df0:	28800117 	ldw	r2,4(r5)
 2809df4:	40800326 	beq	r8,r2,2809e04 <__fpcmp_parts_d+0x60>
 2809df8:	403ff726 	beq	r8,zero,2809dd8 <__fpcmp_parts_d+0x34>
 2809dfc:	00bfffc4 	movi	r2,-1
 2809e00:	f800283a 	ret
 2809e04:	20c00217 	ldw	r3,8(r4)
 2809e08:	28800217 	ldw	r2,8(r5)
 2809e0c:	10fffa16 	blt	r2,r3,2809df8 <__fpcmp_parts_d+0x54>
 2809e10:	18800916 	blt	r3,r2,2809e38 <__fpcmp_parts_d+0x94>
 2809e14:	21c00417 	ldw	r7,16(r4)
 2809e18:	28c00417 	ldw	r3,16(r5)
 2809e1c:	21800317 	ldw	r6,12(r4)
 2809e20:	28800317 	ldw	r2,12(r5)
 2809e24:	19fff436 	bltu	r3,r7,2809df8 <__fpcmp_parts_d+0x54>
 2809e28:	38c00526 	beq	r7,r3,2809e40 <__fpcmp_parts_d+0x9c>
 2809e2c:	38c00236 	bltu	r7,r3,2809e38 <__fpcmp_parts_d+0x94>
 2809e30:	19ffec1e 	bne	r3,r7,2809de4 <__fpcmp_parts_d+0x40>
 2809e34:	30bfeb2e 	bgeu	r6,r2,2809de4 <__fpcmp_parts_d+0x40>
 2809e38:	403fe71e 	bne	r8,zero,2809dd8 <__fpcmp_parts_d+0x34>
 2809e3c:	003fef06 	br	2809dfc <__fpcmp_parts_d+0x58>
 2809e40:	11bffa2e 	bgeu	r2,r6,2809e2c <__fpcmp_parts_d+0x88>
 2809e44:	403fe426 	beq	r8,zero,2809dd8 <__fpcmp_parts_d+0x34>
 2809e48:	003fec06 	br	2809dfc <__fpcmp_parts_d+0x58>
 2809e4c:	28800117 	ldw	r2,4(r5)
 2809e50:	103fe11e 	bne	r2,zero,2809dd8 <__fpcmp_parts_d+0x34>
 2809e54:	003fe906 	br	2809dfc <__fpcmp_parts_d+0x58>
 2809e58:	11bfdd1e 	bne	r2,r6,2809dd0 <__fpcmp_parts_d+0x2c>
 2809e5c:	28c00117 	ldw	r3,4(r5)
 2809e60:	20800117 	ldw	r2,4(r4)
 2809e64:	1885c83a 	sub	r2,r3,r2
 2809e68:	f800283a 	ret

02809e6c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 2809e6c:	defff804 	addi	sp,sp,-32
 2809e70:	dfc00715 	stw	ra,28(sp)
 2809e74:	df000615 	stw	fp,24(sp)
 2809e78:	df000604 	addi	fp,sp,24
 2809e7c:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 2809e80:	e0bffc17 	ldw	r2,-16(fp)
 2809e84:	1004803a 	cmplt	r2,r2,zero
 2809e88:	1000091e 	bne	r2,zero,2809eb0 <close+0x44>
 2809e8c:	e13ffc17 	ldw	r4,-16(fp)
 2809e90:	01400304 	movi	r5,12
 2809e94:	280977c0 	call	280977c <__mulsi3>
 2809e98:	1007883a 	mov	r3,r2
 2809e9c:	0080a074 	movhi	r2,641
 2809ea0:	10bb7804 	addi	r2,r2,-4640
 2809ea4:	1887883a 	add	r3,r3,r2
 2809ea8:	e0ffff15 	stw	r3,-4(fp)
 2809eac:	00000106 	br	2809eb4 <close+0x48>
 2809eb0:	e03fff15 	stw	zero,-4(fp)
 2809eb4:	e0bfff17 	ldw	r2,-4(fp)
 2809eb8:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
 2809ebc:	e0bffb17 	ldw	r2,-20(fp)
 2809ec0:	1005003a 	cmpeq	r2,r2,zero
 2809ec4:	10001d1e 	bne	r2,zero,2809f3c <close+0xd0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 2809ec8:	e0bffb17 	ldw	r2,-20(fp)
 2809ecc:	10800017 	ldw	r2,0(r2)
 2809ed0:	10800417 	ldw	r2,16(r2)
 2809ed4:	1005003a 	cmpeq	r2,r2,zero
 2809ed8:	1000071e 	bne	r2,zero,2809ef8 <close+0x8c>
 2809edc:	e0bffb17 	ldw	r2,-20(fp)
 2809ee0:	10800017 	ldw	r2,0(r2)
 2809ee4:	10800417 	ldw	r2,16(r2)
 2809ee8:	e13ffb17 	ldw	r4,-20(fp)
 2809eec:	103ee83a 	callr	r2
 2809ef0:	e0bffe15 	stw	r2,-8(fp)
 2809ef4:	00000106 	br	2809efc <close+0x90>
 2809ef8:	e03ffe15 	stw	zero,-8(fp)
 2809efc:	e0bffe17 	ldw	r2,-8(fp)
 2809f00:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 2809f04:	e13ffc17 	ldw	r4,-16(fp)
 2809f08:	280a8840 	call	280a884 <alt_release_fd>
    if (rval < 0)
 2809f0c:	e0bffa17 	ldw	r2,-24(fp)
 2809f10:	1004403a 	cmpge	r2,r2,zero
 2809f14:	1000071e 	bne	r2,zero,2809f34 <close+0xc8>
    {
      ALT_ERRNO = -rval;
 2809f18:	2809f6c0 	call	2809f6c <alt_get_errno>
 2809f1c:	e0fffa17 	ldw	r3,-24(fp)
 2809f20:	00c7c83a 	sub	r3,zero,r3
 2809f24:	10c00015 	stw	r3,0(r2)
      return -1;
 2809f28:	00bfffc4 	movi	r2,-1
 2809f2c:	e0bffd15 	stw	r2,-12(fp)
 2809f30:	00000806 	br	2809f54 <close+0xe8>
    }
    return 0;
 2809f34:	e03ffd15 	stw	zero,-12(fp)
 2809f38:	00000606 	br	2809f54 <close+0xe8>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 2809f3c:	2809f6c0 	call	2809f6c <alt_get_errno>
 2809f40:	1007883a 	mov	r3,r2
 2809f44:	00801444 	movi	r2,81
 2809f48:	18800015 	stw	r2,0(r3)
    return -1;
 2809f4c:	00bfffc4 	movi	r2,-1
 2809f50:	e0bffd15 	stw	r2,-12(fp)
 2809f54:	e0bffd17 	ldw	r2,-12(fp)
  }
}
 2809f58:	e037883a 	mov	sp,fp
 2809f5c:	dfc00117 	ldw	ra,4(sp)
 2809f60:	df000017 	ldw	fp,0(sp)
 2809f64:	dec00204 	addi	sp,sp,8
 2809f68:	f800283a 	ret

02809f6c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 2809f6c:	defffd04 	addi	sp,sp,-12
 2809f70:	dfc00215 	stw	ra,8(sp)
 2809f74:	df000115 	stw	fp,4(sp)
 2809f78:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 2809f7c:	0080a074 	movhi	r2,641
 2809f80:	10806304 	addi	r2,r2,396
 2809f84:	10800017 	ldw	r2,0(r2)
 2809f88:	1005003a 	cmpeq	r2,r2,zero
 2809f8c:	1000061e 	bne	r2,zero,2809fa8 <alt_get_errno+0x3c>
 2809f90:	0080a074 	movhi	r2,641
 2809f94:	10806304 	addi	r2,r2,396
 2809f98:	10800017 	ldw	r2,0(r2)
 2809f9c:	103ee83a 	callr	r2
 2809fa0:	e0bfff15 	stw	r2,-4(fp)
 2809fa4:	00000306 	br	2809fb4 <alt_get_errno+0x48>
 2809fa8:	0080a074 	movhi	r2,641
 2809fac:	10877504 	addi	r2,r2,7636
 2809fb0:	e0bfff15 	stw	r2,-4(fp)
 2809fb4:	e0bfff17 	ldw	r2,-4(fp)
}
 2809fb8:	e037883a 	mov	sp,fp
 2809fbc:	dfc00117 	ldw	ra,4(sp)
 2809fc0:	df000017 	ldw	fp,0(sp)
 2809fc4:	dec00204 	addi	sp,sp,8
 2809fc8:	f800283a 	ret

02809fcc <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 2809fcc:	defffc04 	addi	sp,sp,-16
 2809fd0:	df000315 	stw	fp,12(sp)
 2809fd4:	df000304 	addi	fp,sp,12
 2809fd8:	e13ffd15 	stw	r4,-12(fp)
 2809fdc:	e17ffe15 	stw	r5,-8(fp)
 2809fe0:	e1bfff15 	stw	r6,-4(fp)
  return len;
 2809fe4:	e0bfff17 	ldw	r2,-4(fp)
}
 2809fe8:	e037883a 	mov	sp,fp
 2809fec:	df000017 	ldw	fp,0(sp)
 2809ff0:	dec00104 	addi	sp,sp,4
 2809ff4:	f800283a 	ret

02809ff8 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 2809ff8:	defff904 	addi	sp,sp,-28
 2809ffc:	dfc00615 	stw	ra,24(sp)
 280a000:	df000515 	stw	fp,20(sp)
 280a004:	df000504 	addi	fp,sp,20
 280a008:	e13ffc15 	stw	r4,-16(fp)
 280a00c:	e17ffd15 	stw	r5,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 280a010:	e0bffc17 	ldw	r2,-16(fp)
 280a014:	1004803a 	cmplt	r2,r2,zero
 280a018:	1000091e 	bne	r2,zero,280a040 <fstat+0x48>
 280a01c:	e13ffc17 	ldw	r4,-16(fp)
 280a020:	01400304 	movi	r5,12
 280a024:	280977c0 	call	280977c <__mulsi3>
 280a028:	1007883a 	mov	r3,r2
 280a02c:	0080a074 	movhi	r2,641
 280a030:	10bb7804 	addi	r2,r2,-4640
 280a034:	1887883a 	add	r3,r3,r2
 280a038:	e0ffff15 	stw	r3,-4(fp)
 280a03c:	00000106 	br	280a044 <fstat+0x4c>
 280a040:	e03fff15 	stw	zero,-4(fp)
 280a044:	e0bfff17 	ldw	r2,-4(fp)
 280a048:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 280a04c:	e0bffb17 	ldw	r2,-20(fp)
 280a050:	1005003a 	cmpeq	r2,r2,zero
 280a054:	1000121e 	bne	r2,zero,280a0a0 <fstat+0xa8>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 280a058:	e0bffb17 	ldw	r2,-20(fp)
 280a05c:	10800017 	ldw	r2,0(r2)
 280a060:	10800817 	ldw	r2,32(r2)
 280a064:	1005003a 	cmpeq	r2,r2,zero
 280a068:	1000081e 	bne	r2,zero,280a08c <fstat+0x94>
    {
      return fd->dev->fstat(fd, st);
 280a06c:	e0bffb17 	ldw	r2,-20(fp)
 280a070:	10800017 	ldw	r2,0(r2)
 280a074:	10800817 	ldw	r2,32(r2)
 280a078:	e13ffb17 	ldw	r4,-20(fp)
 280a07c:	e17ffd17 	ldw	r5,-12(fp)
 280a080:	103ee83a 	callr	r2
 280a084:	e0bffe15 	stw	r2,-8(fp)
 280a088:	00000b06 	br	280a0b8 <fstat+0xc0>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 280a08c:	e0fffd17 	ldw	r3,-12(fp)
 280a090:	00880004 	movi	r2,8192
 280a094:	18800115 	stw	r2,4(r3)
      return 0;
 280a098:	e03ffe15 	stw	zero,-8(fp)
 280a09c:	00000606 	br	280a0b8 <fstat+0xc0>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 280a0a0:	280a0d00 	call	280a0d0 <alt_get_errno>
 280a0a4:	1007883a 	mov	r3,r2
 280a0a8:	00801444 	movi	r2,81
 280a0ac:	18800015 	stw	r2,0(r3)
    return -1;
 280a0b0:	00bfffc4 	movi	r2,-1
 280a0b4:	e0bffe15 	stw	r2,-8(fp)
 280a0b8:	e0bffe17 	ldw	r2,-8(fp)
  }
}
 280a0bc:	e037883a 	mov	sp,fp
 280a0c0:	dfc00117 	ldw	ra,4(sp)
 280a0c4:	df000017 	ldw	fp,0(sp)
 280a0c8:	dec00204 	addi	sp,sp,8
 280a0cc:	f800283a 	ret

0280a0d0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 280a0d0:	defffd04 	addi	sp,sp,-12
 280a0d4:	dfc00215 	stw	ra,8(sp)
 280a0d8:	df000115 	stw	fp,4(sp)
 280a0dc:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 280a0e0:	0080a074 	movhi	r2,641
 280a0e4:	10806304 	addi	r2,r2,396
 280a0e8:	10800017 	ldw	r2,0(r2)
 280a0ec:	1005003a 	cmpeq	r2,r2,zero
 280a0f0:	1000061e 	bne	r2,zero,280a10c <alt_get_errno+0x3c>
 280a0f4:	0080a074 	movhi	r2,641
 280a0f8:	10806304 	addi	r2,r2,396
 280a0fc:	10800017 	ldw	r2,0(r2)
 280a100:	103ee83a 	callr	r2
 280a104:	e0bfff15 	stw	r2,-4(fp)
 280a108:	00000306 	br	280a118 <alt_get_errno+0x48>
 280a10c:	0080a074 	movhi	r2,641
 280a110:	10877504 	addi	r2,r2,7636
 280a114:	e0bfff15 	stw	r2,-4(fp)
 280a118:	e0bfff17 	ldw	r2,-4(fp)
}
 280a11c:	e037883a 	mov	sp,fp
 280a120:	dfc00117 	ldw	ra,4(sp)
 280a124:	df000017 	ldw	fp,0(sp)
 280a128:	dec00204 	addi	sp,sp,8
 280a12c:	f800283a 	ret

0280a130 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
 280a130:	deffef04 	addi	sp,sp,-68
 280a134:	df001015 	stw	fp,64(sp)
 280a138:	df001004 	addi	fp,sp,64
 280a13c:	e13ffc15 	stw	r4,-16(fp)
 280a140:	e17ffd15 	stw	r5,-12(fp)
 280a144:	e1bffe15 	stw	r6,-8(fp)
  int rc = -EINVAL;  
 280a148:	00bffa84 	movi	r2,-22
 280a14c:	e0bffb15 	stw	r2,-20(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 280a150:	e0bffc17 	ldw	r2,-16(fp)
 280a154:	10800828 	cmpgeui	r2,r2,32
 280a158:	1000601e 	bne	r2,zero,280a2dc <alt_irq_register+0x1ac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280a15c:	0005303a 	rdctl	r2,status
 280a160:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280a164:	e0fff917 	ldw	r3,-28(fp)
 280a168:	00bfff84 	movi	r2,-2
 280a16c:	1884703a 	and	r2,r3,r2
 280a170:	1001703a 	wrctl	status,r2
  
  return context;
 280a174:	e0bff917 	ldw	r2,-28(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
 280a178:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = handler;
 280a17c:	e0bffc17 	ldw	r2,-16(fp)
 280a180:	00c0a074 	movhi	r3,641
 280a184:	18c78604 	addi	r3,r3,7704
 280a188:	100490fa 	slli	r2,r2,3
 280a18c:	10c7883a 	add	r3,r2,r3
 280a190:	e0bffe17 	ldw	r2,-8(fp)
 280a194:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = context;
 280a198:	e0bffc17 	ldw	r2,-16(fp)
 280a19c:	00c0a074 	movhi	r3,641
 280a1a0:	18c78604 	addi	r3,r3,7704
 280a1a4:	100490fa 	slli	r2,r2,3
 280a1a8:	10c5883a 	add	r2,r2,r3
 280a1ac:	10c00104 	addi	r3,r2,4
 280a1b0:	e0bffd17 	ldw	r2,-12(fp)
 280a1b4:	18800015 	stw	r2,0(r3)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
 280a1b8:	e0bffe17 	ldw	r2,-8(fp)
 280a1bc:	1005003a 	cmpeq	r2,r2,zero
 280a1c0:	1000201e 	bne	r2,zero,280a244 <alt_irq_register+0x114>
 280a1c4:	e0bffc17 	ldw	r2,-16(fp)
 280a1c8:	e0bff715 	stw	r2,-36(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280a1cc:	0005303a 	rdctl	r2,status
 280a1d0:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280a1d4:	e0fff617 	ldw	r3,-40(fp)
 280a1d8:	00bfff84 	movi	r2,-2
 280a1dc:	1884703a 	and	r2,r3,r2
 280a1e0:	1001703a 	wrctl	status,r2
  
  return context;
 280a1e4:	e0bff617 	ldw	r2,-40(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 280a1e8:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
 280a1ec:	e0fff717 	ldw	r3,-36(fp)
 280a1f0:	00800044 	movi	r2,1
 280a1f4:	10c4983a 	sll	r2,r2,r3
 280a1f8:	1007883a 	mov	r3,r2
 280a1fc:	0080a074 	movhi	r2,641
 280a200:	10877604 	addi	r2,r2,7640
 280a204:	10800017 	ldw	r2,0(r2)
 280a208:	1886b03a 	or	r3,r3,r2
 280a20c:	0080a074 	movhi	r2,641
 280a210:	10877604 	addi	r2,r2,7640
 280a214:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 280a218:	0080a074 	movhi	r2,641
 280a21c:	10877604 	addi	r2,r2,7640
 280a220:	10800017 	ldw	r2,0(r2)
 280a224:	100170fa 	wrctl	ienable,r2
 280a228:	e0bff817 	ldw	r2,-32(fp)
 280a22c:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280a230:	e0bff517 	ldw	r2,-44(fp)
 280a234:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 280a238:	0005883a 	mov	r2,zero
 280a23c:	e0bfff15 	stw	r2,-4(fp)
 280a240:	00002006 	br	280a2c4 <alt_irq_register+0x194>
 280a244:	e0bffc17 	ldw	r2,-16(fp)
 280a248:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280a24c:	0005303a 	rdctl	r2,status
 280a250:	e0bff215 	stw	r2,-56(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280a254:	e0fff217 	ldw	r3,-56(fp)
 280a258:	00bfff84 	movi	r2,-2
 280a25c:	1884703a 	and	r2,r3,r2
 280a260:	1001703a 	wrctl	status,r2
  
  return context;
 280a264:	e0bff217 	ldw	r2,-56(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 280a268:	e0bff415 	stw	r2,-48(fp)

  alt_irq_active &= ~(1 << id);
 280a26c:	e0fff317 	ldw	r3,-52(fp)
 280a270:	00800044 	movi	r2,1
 280a274:	10c4983a 	sll	r2,r2,r3
 280a278:	0084303a 	nor	r2,zero,r2
 280a27c:	1007883a 	mov	r3,r2
 280a280:	0080a074 	movhi	r2,641
 280a284:	10877604 	addi	r2,r2,7640
 280a288:	10800017 	ldw	r2,0(r2)
 280a28c:	1886703a 	and	r3,r3,r2
 280a290:	0080a074 	movhi	r2,641
 280a294:	10877604 	addi	r2,r2,7640
 280a298:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 280a29c:	0080a074 	movhi	r2,641
 280a2a0:	10877604 	addi	r2,r2,7640
 280a2a4:	10800017 	ldw	r2,0(r2)
 280a2a8:	100170fa 	wrctl	ienable,r2
 280a2ac:	e0bff417 	ldw	r2,-48(fp)
 280a2b0:	e0bff115 	stw	r2,-60(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280a2b4:	e0bff117 	ldw	r2,-60(fp)
 280a2b8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 280a2bc:	0005883a 	mov	r2,zero
 280a2c0:	e0bfff15 	stw	r2,-4(fp)
 280a2c4:	e0bfff17 	ldw	r2,-4(fp)
 280a2c8:	e0bffb15 	stw	r2,-20(fp)
 280a2cc:	e0bffa17 	ldw	r2,-24(fp)
 280a2d0:	e0bff015 	stw	r2,-64(fp)
 280a2d4:	e0bff017 	ldw	r2,-64(fp)
 280a2d8:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
 280a2dc:	e0bffb17 	ldw	r2,-20(fp)
}
 280a2e0:	e037883a 	mov	sp,fp
 280a2e4:	df000017 	ldw	fp,0(sp)
 280a2e8:	dec00104 	addi	sp,sp,4
 280a2ec:	f800283a 	ret

0280a2f0 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 280a2f0:	deffeb04 	addi	sp,sp,-84
 280a2f4:	dfc01415 	stw	ra,80(sp)
 280a2f8:	df001315 	stw	fp,76(sp)
 280a2fc:	df001304 	addi	fp,sp,76
 280a300:	e13ffd15 	stw	r4,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 280a304:	e0bffd17 	ldw	r2,-12(fp)
 280a308:	1004803a 	cmplt	r2,r2,zero
 280a30c:	1000091e 	bne	r2,zero,280a334 <isatty+0x44>
 280a310:	e13ffd17 	ldw	r4,-12(fp)
 280a314:	01400304 	movi	r5,12
 280a318:	280977c0 	call	280977c <__mulsi3>
 280a31c:	1007883a 	mov	r3,r2
 280a320:	0080a074 	movhi	r2,641
 280a324:	10bb7804 	addi	r2,r2,-4640
 280a328:	1887883a 	add	r3,r3,r2
 280a32c:	e0ffff15 	stw	r3,-4(fp)
 280a330:	00000106 	br	280a338 <isatty+0x48>
 280a334:	e03fff15 	stw	zero,-4(fp)
 280a338:	e0bfff17 	ldw	r2,-4(fp)
 280a33c:	e0bfed15 	stw	r2,-76(fp)
  
  if (fd)
 280a340:	e0bfed17 	ldw	r2,-76(fp)
 280a344:	1005003a 	cmpeq	r2,r2,zero
 280a348:	10000f1e 	bne	r2,zero,280a388 <isatty+0x98>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 280a34c:	e0bfed17 	ldw	r2,-76(fp)
 280a350:	10800017 	ldw	r2,0(r2)
 280a354:	10800817 	ldw	r2,32(r2)
 280a358:	1004c03a 	cmpne	r2,r2,zero
 280a35c:	1000031e 	bne	r2,zero,280a36c <isatty+0x7c>
    {
      return 1;
 280a360:	00800044 	movi	r2,1
 280a364:	e0bffe15 	stw	r2,-8(fp)
 280a368:	00000c06 	br	280a39c <isatty+0xac>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 280a36c:	e17fee04 	addi	r5,fp,-72
 280a370:	e13ffd17 	ldw	r4,-12(fp)
 280a374:	2809ff80 	call	2809ff8 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 280a378:	e0bfef17 	ldw	r2,-68(fp)
 280a37c:	10880020 	cmpeqi	r2,r2,8192
 280a380:	e0bffe15 	stw	r2,-8(fp)
 280a384:	00000506 	br	280a39c <isatty+0xac>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 280a388:	280a3b40 	call	280a3b4 <alt_get_errno>
 280a38c:	1007883a 	mov	r3,r2
 280a390:	00801444 	movi	r2,81
 280a394:	18800015 	stw	r2,0(r3)
    return 0;
 280a398:	e03ffe15 	stw	zero,-8(fp)
 280a39c:	e0bffe17 	ldw	r2,-8(fp)
  }
}
 280a3a0:	e037883a 	mov	sp,fp
 280a3a4:	dfc00117 	ldw	ra,4(sp)
 280a3a8:	df000017 	ldw	fp,0(sp)
 280a3ac:	dec00204 	addi	sp,sp,8
 280a3b0:	f800283a 	ret

0280a3b4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 280a3b4:	defffd04 	addi	sp,sp,-12
 280a3b8:	dfc00215 	stw	ra,8(sp)
 280a3bc:	df000115 	stw	fp,4(sp)
 280a3c0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 280a3c4:	0080a074 	movhi	r2,641
 280a3c8:	10806304 	addi	r2,r2,396
 280a3cc:	10800017 	ldw	r2,0(r2)
 280a3d0:	1005003a 	cmpeq	r2,r2,zero
 280a3d4:	1000061e 	bne	r2,zero,280a3f0 <alt_get_errno+0x3c>
 280a3d8:	0080a074 	movhi	r2,641
 280a3dc:	10806304 	addi	r2,r2,396
 280a3e0:	10800017 	ldw	r2,0(r2)
 280a3e4:	103ee83a 	callr	r2
 280a3e8:	e0bfff15 	stw	r2,-4(fp)
 280a3ec:	00000306 	br	280a3fc <alt_get_errno+0x48>
 280a3f0:	0080a074 	movhi	r2,641
 280a3f4:	10877504 	addi	r2,r2,7636
 280a3f8:	e0bfff15 	stw	r2,-4(fp)
 280a3fc:	e0bfff17 	ldw	r2,-4(fp)
}
 280a400:	e037883a 	mov	sp,fp
 280a404:	dfc00117 	ldw	ra,4(sp)
 280a408:	df000017 	ldw	fp,0(sp)
 280a40c:	dec00204 	addi	sp,sp,8
 280a410:	f800283a 	ret

0280a414 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 280a414:	defffe04 	addi	sp,sp,-8
 280a418:	dfc00115 	stw	ra,4(sp)
 280a41c:	df000015 	stw	fp,0(sp)
 280a420:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 280a424:	0100a074 	movhi	r4,641
 280a428:	21006c04 	addi	r4,r4,432
 280a42c:	0140a074 	movhi	r5,641
 280a430:	29796904 	addi	r5,r5,-6748
 280a434:	0180a074 	movhi	r6,641
 280a438:	31806c04 	addi	r6,r6,432
 280a43c:	280a4940 	call	280a494 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 280a440:	0100a034 	movhi	r4,640
 280a444:	21000804 	addi	r4,r4,32
 280a448:	0140a034 	movhi	r5,640
 280a44c:	29400804 	addi	r5,r5,32
 280a450:	0180a034 	movhi	r6,640
 280a454:	31806d04 	addi	r6,r6,436
 280a458:	280a4940 	call	280a494 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 280a45c:	0100a074 	movhi	r4,641
 280a460:	21385904 	addi	r4,r4,-7836
 280a464:	0140a074 	movhi	r5,641
 280a468:	29785904 	addi	r5,r5,-7836
 280a46c:	0180a074 	movhi	r6,641
 280a470:	31b96904 	addi	r6,r6,-6748
 280a474:	280a4940 	call	280a494 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 280a478:	280ce8c0 	call	280ce8c <alt_dcache_flush_all>
  alt_icache_flush_all();
 280a47c:	280d2880 	call	280d288 <alt_icache_flush_all>
}
 280a480:	e037883a 	mov	sp,fp
 280a484:	dfc00117 	ldw	ra,4(sp)
 280a488:	df000017 	ldw	fp,0(sp)
 280a48c:	dec00204 	addi	sp,sp,8
 280a490:	f800283a 	ret

0280a494 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 280a494:	defffc04 	addi	sp,sp,-16
 280a498:	df000315 	stw	fp,12(sp)
 280a49c:	df000304 	addi	fp,sp,12
 280a4a0:	e13ffd15 	stw	r4,-12(fp)
 280a4a4:	e17ffe15 	stw	r5,-8(fp)
 280a4a8:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 280a4ac:	e0fffe17 	ldw	r3,-8(fp)
 280a4b0:	e0bffd17 	ldw	r2,-12(fp)
 280a4b4:	18800e26 	beq	r3,r2,280a4f0 <alt_load_section+0x5c>
  {
    while( to != end )
 280a4b8:	00000a06 	br	280a4e4 <alt_load_section+0x50>
    {
      *to++ = *from++;
 280a4bc:	e0bffd17 	ldw	r2,-12(fp)
 280a4c0:	10c00017 	ldw	r3,0(r2)
 280a4c4:	e0bffe17 	ldw	r2,-8(fp)
 280a4c8:	10c00015 	stw	r3,0(r2)
 280a4cc:	e0bffe17 	ldw	r2,-8(fp)
 280a4d0:	10800104 	addi	r2,r2,4
 280a4d4:	e0bffe15 	stw	r2,-8(fp)
 280a4d8:	e0bffd17 	ldw	r2,-12(fp)
 280a4dc:	10800104 	addi	r2,r2,4
 280a4e0:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 280a4e4:	e0fffe17 	ldw	r3,-8(fp)
 280a4e8:	e0bfff17 	ldw	r2,-4(fp)
 280a4ec:	18bff31e 	bne	r3,r2,280a4bc <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
 280a4f0:	e037883a 	mov	sp,fp
 280a4f4:	df000017 	ldw	fp,0(sp)
 280a4f8:	dec00104 	addi	sp,sp,4
 280a4fc:	f800283a 	ret

0280a500 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 280a500:	defff804 	addi	sp,sp,-32
 280a504:	dfc00715 	stw	ra,28(sp)
 280a508:	df000615 	stw	fp,24(sp)
 280a50c:	df000604 	addi	fp,sp,24
 280a510:	e13ffc15 	stw	r4,-16(fp)
 280a514:	e17ffd15 	stw	r5,-12(fp)
 280a518:	e1bffe15 	stw	r6,-8(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 280a51c:	e03ffa15 	stw	zero,-24(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 280a520:	e0bffc17 	ldw	r2,-16(fp)
 280a524:	1004803a 	cmplt	r2,r2,zero
 280a528:	1000091e 	bne	r2,zero,280a550 <lseek+0x50>
 280a52c:	e13ffc17 	ldw	r4,-16(fp)
 280a530:	01400304 	movi	r5,12
 280a534:	280977c0 	call	280977c <__mulsi3>
 280a538:	1007883a 	mov	r3,r2
 280a53c:	0080a074 	movhi	r2,641
 280a540:	10bb7804 	addi	r2,r2,-4640
 280a544:	1887883a 	add	r3,r3,r2
 280a548:	e0ffff15 	stw	r3,-4(fp)
 280a54c:	00000106 	br	280a554 <lseek+0x54>
 280a550:	e03fff15 	stw	zero,-4(fp)
 280a554:	e0bfff17 	ldw	r2,-4(fp)
 280a558:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd) 
 280a55c:	e0bffb17 	ldw	r2,-20(fp)
 280a560:	1005003a 	cmpeq	r2,r2,zero
 280a564:	1000111e 	bne	r2,zero,280a5ac <lseek+0xac>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 280a568:	e0bffb17 	ldw	r2,-20(fp)
 280a56c:	10800017 	ldw	r2,0(r2)
 280a570:	10800717 	ldw	r2,28(r2)
 280a574:	1005003a 	cmpeq	r2,r2,zero
 280a578:	1000091e 	bne	r2,zero,280a5a0 <lseek+0xa0>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 280a57c:	e0bffb17 	ldw	r2,-20(fp)
 280a580:	10800017 	ldw	r2,0(r2)
 280a584:	10800717 	ldw	r2,28(r2)
 280a588:	e13ffb17 	ldw	r4,-20(fp)
 280a58c:	e17ffd17 	ldw	r5,-12(fp)
 280a590:	e1bffe17 	ldw	r6,-8(fp)
 280a594:	103ee83a 	callr	r2
 280a598:	e0bffa15 	stw	r2,-24(fp)
 280a59c:	00000506 	br	280a5b4 <lseek+0xb4>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 280a5a0:	00bfde84 	movi	r2,-134
 280a5a4:	e0bffa15 	stw	r2,-24(fp)
 280a5a8:	00000206 	br	280a5b4 <lseek+0xb4>
    }
  }
  else  
  {
    rc = -EBADFD;
 280a5ac:	00bfebc4 	movi	r2,-81
 280a5b0:	e0bffa15 	stw	r2,-24(fp)
  }

  if (rc < 0)
 280a5b4:	e0bffa17 	ldw	r2,-24(fp)
 280a5b8:	1004403a 	cmpge	r2,r2,zero
 280a5bc:	1000071e 	bne	r2,zero,280a5dc <lseek+0xdc>
  {
    ALT_ERRNO = -rc;
 280a5c0:	280a5f40 	call	280a5f4 <alt_get_errno>
 280a5c4:	1007883a 	mov	r3,r2
 280a5c8:	e0bffa17 	ldw	r2,-24(fp)
 280a5cc:	0085c83a 	sub	r2,zero,r2
 280a5d0:	18800015 	stw	r2,0(r3)
    rc = -1;
 280a5d4:	00bfffc4 	movi	r2,-1
 280a5d8:	e0bffa15 	stw	r2,-24(fp)
  }

  return rc;
 280a5dc:	e0bffa17 	ldw	r2,-24(fp)
}
 280a5e0:	e037883a 	mov	sp,fp
 280a5e4:	dfc00117 	ldw	ra,4(sp)
 280a5e8:	df000017 	ldw	fp,0(sp)
 280a5ec:	dec00204 	addi	sp,sp,8
 280a5f0:	f800283a 	ret

0280a5f4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 280a5f4:	defffd04 	addi	sp,sp,-12
 280a5f8:	dfc00215 	stw	ra,8(sp)
 280a5fc:	df000115 	stw	fp,4(sp)
 280a600:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 280a604:	0080a074 	movhi	r2,641
 280a608:	10806304 	addi	r2,r2,396
 280a60c:	10800017 	ldw	r2,0(r2)
 280a610:	1005003a 	cmpeq	r2,r2,zero
 280a614:	1000061e 	bne	r2,zero,280a630 <alt_get_errno+0x3c>
 280a618:	0080a074 	movhi	r2,641
 280a61c:	10806304 	addi	r2,r2,396
 280a620:	10800017 	ldw	r2,0(r2)
 280a624:	103ee83a 	callr	r2
 280a628:	e0bfff15 	stw	r2,-4(fp)
 280a62c:	00000306 	br	280a63c <alt_get_errno+0x48>
 280a630:	0080a074 	movhi	r2,641
 280a634:	10877504 	addi	r2,r2,7636
 280a638:	e0bfff15 	stw	r2,-4(fp)
 280a63c:	e0bfff17 	ldw	r2,-4(fp)
}
 280a640:	e037883a 	mov	sp,fp
 280a644:	dfc00117 	ldw	ra,4(sp)
 280a648:	df000017 	ldw	fp,0(sp)
 280a64c:	dec00204 	addi	sp,sp,8
 280a650:	f800283a 	ret

0280a654 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 280a654:	defffd04 	addi	sp,sp,-12
 280a658:	dfc00215 	stw	ra,8(sp)
 280a65c:	df000115 	stw	fp,4(sp)
 280a660:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 280a664:	0009883a 	mov	r4,zero
 280a668:	280ab3c0 	call	280ab3c <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 280a66c:	280ab700 	call	280ab70 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 280a670:	0100a074 	movhi	r4,641
 280a674:	21395b04 	addi	r4,r4,-6804
 280a678:	0140a074 	movhi	r5,641
 280a67c:	29795b04 	addi	r5,r5,-6804
 280a680:	0180a074 	movhi	r6,641
 280a684:	31b95b04 	addi	r6,r6,-6804
 280a688:	280d6480 	call	280d648 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 280a68c:	280d12c0 	call	280d12c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 280a690:	0100a074 	movhi	r4,641
 280a694:	21346404 	addi	r4,r4,-11888
 280a698:	280dd580 	call	280dd58 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 280a69c:	d1271f17 	ldw	r4,-25476(gp)
 280a6a0:	d1672017 	ldw	r5,-25472(gp)
 280a6a4:	d1a72117 	ldw	r6,-25468(gp)
 280a6a8:	28003a80 	call	28003a8 <main>
 280a6ac:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 280a6b0:	01000044 	movi	r4,1
 280a6b4:	2809e6c0 	call	2809e6c <close>
  exit (result);
 280a6b8:	e13fff17 	ldw	r4,-4(fp)
 280a6bc:	280dd6c0 	call	280dd6c <exit>

0280a6c0 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 280a6c0:	defffe04 	addi	sp,sp,-8
 280a6c4:	df000115 	stw	fp,4(sp)
 280a6c8:	df000104 	addi	fp,sp,4
 280a6cc:	e13fff15 	stw	r4,-4(fp)
}
 280a6d0:	e037883a 	mov	sp,fp
 280a6d4:	df000017 	ldw	fp,0(sp)
 280a6d8:	dec00104 	addi	sp,sp,4
 280a6dc:	f800283a 	ret

0280a6e0 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 280a6e0:	defffe04 	addi	sp,sp,-8
 280a6e4:	df000115 	stw	fp,4(sp)
 280a6e8:	df000104 	addi	fp,sp,4
 280a6ec:	e13fff15 	stw	r4,-4(fp)
}
 280a6f0:	e037883a 	mov	sp,fp
 280a6f4:	df000017 	ldw	fp,0(sp)
 280a6f8:	dec00104 	addi	sp,sp,4
 280a6fc:	f800283a 	ret

0280a700 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 280a700:	defff704 	addi	sp,sp,-36
 280a704:	dfc00815 	stw	ra,32(sp)
 280a708:	df000715 	stw	fp,28(sp)
 280a70c:	df000704 	addi	fp,sp,28
 280a710:	e13ffb15 	stw	r4,-20(fp)
 280a714:	e17ffc15 	stw	r5,-16(fp)
 280a718:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 280a71c:	e0bffb17 	ldw	r2,-20(fp)
 280a720:	1004803a 	cmplt	r2,r2,zero
 280a724:	1000091e 	bne	r2,zero,280a74c <read+0x4c>
 280a728:	e13ffb17 	ldw	r4,-20(fp)
 280a72c:	01400304 	movi	r5,12
 280a730:	280977c0 	call	280977c <__mulsi3>
 280a734:	1007883a 	mov	r3,r2
 280a738:	0080a074 	movhi	r2,641
 280a73c:	10bb7804 	addi	r2,r2,-4640
 280a740:	1887883a 	add	r3,r3,r2
 280a744:	e0ffff15 	stw	r3,-4(fp)
 280a748:	00000106 	br	280a750 <read+0x50>
 280a74c:	e03fff15 	stw	zero,-4(fp)
 280a750:	e0bfff17 	ldw	r2,-4(fp)
 280a754:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
 280a758:	e0bffa17 	ldw	r2,-24(fp)
 280a75c:	1005003a 	cmpeq	r2,r2,zero
 280a760:	1000241e 	bne	r2,zero,280a7f4 <read+0xf4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 280a764:	e0bffa17 	ldw	r2,-24(fp)
 280a768:	10800217 	ldw	r2,8(r2)
 280a76c:	108000cc 	andi	r2,r2,3
 280a770:	10800060 	cmpeqi	r2,r2,1
 280a774:	10001a1e 	bne	r2,zero,280a7e0 <read+0xe0>
 280a778:	e0bffa17 	ldw	r2,-24(fp)
 280a77c:	10800017 	ldw	r2,0(r2)
 280a780:	10800517 	ldw	r2,20(r2)
 280a784:	1005003a 	cmpeq	r2,r2,zero
 280a788:	1000151e 	bne	r2,zero,280a7e0 <read+0xe0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 280a78c:	e0bffa17 	ldw	r2,-24(fp)
 280a790:	10800017 	ldw	r2,0(r2)
 280a794:	10800517 	ldw	r2,20(r2)
 280a798:	e17ffc17 	ldw	r5,-16(fp)
 280a79c:	e1bffd17 	ldw	r6,-12(fp)
 280a7a0:	e13ffa17 	ldw	r4,-24(fp)
 280a7a4:	103ee83a 	callr	r2
 280a7a8:	e0bff915 	stw	r2,-28(fp)
 280a7ac:	e0bff917 	ldw	r2,-28(fp)
 280a7b0:	1004403a 	cmpge	r2,r2,zero
 280a7b4:	1000071e 	bne	r2,zero,280a7d4 <read+0xd4>
        {
          ALT_ERRNO = -rval;
 280a7b8:	280a8240 	call	280a824 <alt_get_errno>
 280a7bc:	e0fff917 	ldw	r3,-28(fp)
 280a7c0:	00c7c83a 	sub	r3,zero,r3
 280a7c4:	10c00015 	stw	r3,0(r2)
          return -1;
 280a7c8:	00bfffc4 	movi	r2,-1
 280a7cc:	e0bffe15 	stw	r2,-8(fp)
 280a7d0:	00000e06 	br	280a80c <read+0x10c>
        }
        return rval;
 280a7d4:	e0bff917 	ldw	r2,-28(fp)
 280a7d8:	e0bffe15 	stw	r2,-8(fp)
 280a7dc:	00000b06 	br	280a80c <read+0x10c>
      }
      else
      {
        ALT_ERRNO = EACCES;
 280a7e0:	280a8240 	call	280a824 <alt_get_errno>
 280a7e4:	1007883a 	mov	r3,r2
 280a7e8:	00800344 	movi	r2,13
 280a7ec:	18800015 	stw	r2,0(r3)
 280a7f0:	00000406 	br	280a804 <read+0x104>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 280a7f4:	280a8240 	call	280a824 <alt_get_errno>
 280a7f8:	1007883a 	mov	r3,r2
 280a7fc:	00801444 	movi	r2,81
 280a800:	18800015 	stw	r2,0(r3)
  }
  return -1;
 280a804:	00bfffc4 	movi	r2,-1
 280a808:	e0bffe15 	stw	r2,-8(fp)
 280a80c:	e0bffe17 	ldw	r2,-8(fp)
}
 280a810:	e037883a 	mov	sp,fp
 280a814:	dfc00117 	ldw	ra,4(sp)
 280a818:	df000017 	ldw	fp,0(sp)
 280a81c:	dec00204 	addi	sp,sp,8
 280a820:	f800283a 	ret

0280a824 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 280a824:	defffd04 	addi	sp,sp,-12
 280a828:	dfc00215 	stw	ra,8(sp)
 280a82c:	df000115 	stw	fp,4(sp)
 280a830:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 280a834:	0080a074 	movhi	r2,641
 280a838:	10806304 	addi	r2,r2,396
 280a83c:	10800017 	ldw	r2,0(r2)
 280a840:	1005003a 	cmpeq	r2,r2,zero
 280a844:	1000061e 	bne	r2,zero,280a860 <alt_get_errno+0x3c>
 280a848:	0080a074 	movhi	r2,641
 280a84c:	10806304 	addi	r2,r2,396
 280a850:	10800017 	ldw	r2,0(r2)
 280a854:	103ee83a 	callr	r2
 280a858:	e0bfff15 	stw	r2,-4(fp)
 280a85c:	00000306 	br	280a86c <alt_get_errno+0x48>
 280a860:	0080a074 	movhi	r2,641
 280a864:	10877504 	addi	r2,r2,7636
 280a868:	e0bfff15 	stw	r2,-4(fp)
 280a86c:	e0bfff17 	ldw	r2,-4(fp)
}
 280a870:	e037883a 	mov	sp,fp
 280a874:	dfc00117 	ldw	ra,4(sp)
 280a878:	df000017 	ldw	fp,0(sp)
 280a87c:	dec00204 	addi	sp,sp,8
 280a880:	f800283a 	ret

0280a884 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 280a884:	defffc04 	addi	sp,sp,-16
 280a888:	dfc00315 	stw	ra,12(sp)
 280a88c:	df000215 	stw	fp,8(sp)
 280a890:	dc000115 	stw	r16,4(sp)
 280a894:	df000104 	addi	fp,sp,4
 280a898:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 280a89c:	e0bfff17 	ldw	r2,-4(fp)
 280a8a0:	108000d0 	cmplti	r2,r2,3
 280a8a4:	10000f1e 	bne	r2,zero,280a8e4 <alt_release_fd+0x60>
  {
    alt_fd_list[fd].fd_flags = 0;
 280a8a8:	e13fff17 	ldw	r4,-4(fp)
 280a8ac:	0400a074 	movhi	r16,641
 280a8b0:	843b7804 	addi	r16,r16,-4640
 280a8b4:	01400304 	movi	r5,12
 280a8b8:	280977c0 	call	280977c <__mulsi3>
 280a8bc:	1405883a 	add	r2,r2,r16
 280a8c0:	10800204 	addi	r2,r2,8
 280a8c4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 280a8c8:	e13fff17 	ldw	r4,-4(fp)
 280a8cc:	0400a074 	movhi	r16,641
 280a8d0:	843b7804 	addi	r16,r16,-4640
 280a8d4:	01400304 	movi	r5,12
 280a8d8:	280977c0 	call	280977c <__mulsi3>
 280a8dc:	1405883a 	add	r2,r2,r16
 280a8e0:	10000015 	stw	zero,0(r2)
  }
}
 280a8e4:	e037883a 	mov	sp,fp
 280a8e8:	dfc00217 	ldw	ra,8(sp)
 280a8ec:	df000117 	ldw	fp,4(sp)
 280a8f0:	dc000017 	ldw	r16,0(sp)
 280a8f4:	dec00304 	addi	sp,sp,12
 280a8f8:	f800283a 	ret

0280a8fc <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 280a8fc:	defff804 	addi	sp,sp,-32
 280a900:	df000715 	stw	fp,28(sp)
 280a904:	df000704 	addi	fp,sp,28
 280a908:	e13ffe15 	stw	r4,-8(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280a90c:	0005303a 	rdctl	r2,status
 280a910:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280a914:	e0fffb17 	ldw	r3,-20(fp)
 280a918:	00bfff84 	movi	r2,-2
 280a91c:	1884703a 	and	r2,r3,r2
 280a920:	1001703a 	wrctl	status,r2
  
  return context;
 280a924:	e0bffb17 	ldw	r2,-20(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 280a928:	e0bffd15 	stw	r2,-12(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 280a92c:	d0a00d17 	ldw	r2,-32716(gp)
 280a930:	10c000c4 	addi	r3,r2,3
 280a934:	00bfff04 	movi	r2,-4
 280a938:	1884703a 	and	r2,r3,r2
 280a93c:	d0a00d15 	stw	r2,-32716(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 280a940:	d0e00d17 	ldw	r3,-32716(gp)
 280a944:	e0bffe17 	ldw	r2,-8(fp)
 280a948:	1887883a 	add	r3,r3,r2
 280a94c:	0080c034 	movhi	r2,768
 280a950:	10800004 	addi	r2,r2,0
 280a954:	10c0072e 	bgeu	r2,r3,280a974 <sbrk+0x78>
 280a958:	e0bffd17 	ldw	r2,-12(fp)
 280a95c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280a960:	e0bffa17 	ldw	r2,-24(fp)
 280a964:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 280a968:	00bfffc4 	movi	r2,-1
 280a96c:	e0bfff15 	stw	r2,-4(fp)
 280a970:	00000c06 	br	280a9a4 <sbrk+0xa8>
  }
#endif

  prev_heap_end = heap_end; 
 280a974:	d0a00d17 	ldw	r2,-32716(gp)
 280a978:	e0bffc15 	stw	r2,-16(fp)
  heap_end += incr; 
 280a97c:	d0e00d17 	ldw	r3,-32716(gp)
 280a980:	e0bffe17 	ldw	r2,-8(fp)
 280a984:	1885883a 	add	r2,r3,r2
 280a988:	d0a00d15 	stw	r2,-32716(gp)
 280a98c:	e0bffd17 	ldw	r2,-12(fp)
 280a990:	e0bff915 	stw	r2,-28(fp)
 280a994:	e0bff917 	ldw	r2,-28(fp)
 280a998:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 280a99c:	e0bffc17 	ldw	r2,-16(fp)
 280a9a0:	e0bfff15 	stw	r2,-4(fp)
 280a9a4:	e0bfff17 	ldw	r2,-4(fp)
} 
 280a9a8:	e037883a 	mov	sp,fp
 280a9ac:	df000017 	ldw	fp,0(sp)
 280a9b0:	dec00104 	addi	sp,sp,4
 280a9b4:	f800283a 	ret

0280a9b8 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 280a9b8:	defff704 	addi	sp,sp,-36
 280a9bc:	dfc00815 	stw	ra,32(sp)
 280a9c0:	df000715 	stw	fp,28(sp)
 280a9c4:	df000704 	addi	fp,sp,28
 280a9c8:	e13ffb15 	stw	r4,-20(fp)
 280a9cc:	e17ffc15 	stw	r5,-16(fp)
 280a9d0:	e1bffd15 	stw	r6,-12(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 280a9d4:	e0bffb17 	ldw	r2,-20(fp)
 280a9d8:	1004803a 	cmplt	r2,r2,zero
 280a9dc:	1000091e 	bne	r2,zero,280aa04 <write+0x4c>
 280a9e0:	e13ffb17 	ldw	r4,-20(fp)
 280a9e4:	01400304 	movi	r5,12
 280a9e8:	280977c0 	call	280977c <__mulsi3>
 280a9ec:	1007883a 	mov	r3,r2
 280a9f0:	0080a074 	movhi	r2,641
 280a9f4:	10bb7804 	addi	r2,r2,-4640
 280a9f8:	1887883a 	add	r3,r3,r2
 280a9fc:	e0ffff15 	stw	r3,-4(fp)
 280aa00:	00000106 	br	280aa08 <write+0x50>
 280aa04:	e03fff15 	stw	zero,-4(fp)
 280aa08:	e0bfff17 	ldw	r2,-4(fp)
 280aa0c:	e0bffa15 	stw	r2,-24(fp)
  
  if (fd)
 280aa10:	e0bffa17 	ldw	r2,-24(fp)
 280aa14:	1005003a 	cmpeq	r2,r2,zero
 280aa18:	1000241e 	bne	r2,zero,280aaac <write+0xf4>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 280aa1c:	e0bffa17 	ldw	r2,-24(fp)
 280aa20:	10800217 	ldw	r2,8(r2)
 280aa24:	108000cc 	andi	r2,r2,3
 280aa28:	1005003a 	cmpeq	r2,r2,zero
 280aa2c:	10001a1e 	bne	r2,zero,280aa98 <write+0xe0>
 280aa30:	e0bffa17 	ldw	r2,-24(fp)
 280aa34:	10800017 	ldw	r2,0(r2)
 280aa38:	10800617 	ldw	r2,24(r2)
 280aa3c:	1005003a 	cmpeq	r2,r2,zero
 280aa40:	1000151e 	bne	r2,zero,280aa98 <write+0xe0>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 280aa44:	e0bffa17 	ldw	r2,-24(fp)
 280aa48:	10800017 	ldw	r2,0(r2)
 280aa4c:	10800617 	ldw	r2,24(r2)
 280aa50:	e17ffc17 	ldw	r5,-16(fp)
 280aa54:	e1bffd17 	ldw	r6,-12(fp)
 280aa58:	e13ffa17 	ldw	r4,-24(fp)
 280aa5c:	103ee83a 	callr	r2
 280aa60:	e0bff915 	stw	r2,-28(fp)
 280aa64:	e0bff917 	ldw	r2,-28(fp)
 280aa68:	1004403a 	cmpge	r2,r2,zero
 280aa6c:	1000071e 	bne	r2,zero,280aa8c <write+0xd4>
      {
        ALT_ERRNO = -rval;
 280aa70:	280aadc0 	call	280aadc <alt_get_errno>
 280aa74:	e0fff917 	ldw	r3,-28(fp)
 280aa78:	00c7c83a 	sub	r3,zero,r3
 280aa7c:	10c00015 	stw	r3,0(r2)
        return -1;
 280aa80:	00bfffc4 	movi	r2,-1
 280aa84:	e0bffe15 	stw	r2,-8(fp)
 280aa88:	00000e06 	br	280aac4 <write+0x10c>
      }
      return rval;
 280aa8c:	e0bff917 	ldw	r2,-28(fp)
 280aa90:	e0bffe15 	stw	r2,-8(fp)
 280aa94:	00000b06 	br	280aac4 <write+0x10c>
    }
    else
    {
      ALT_ERRNO = EACCES;
 280aa98:	280aadc0 	call	280aadc <alt_get_errno>
 280aa9c:	1007883a 	mov	r3,r2
 280aaa0:	00800344 	movi	r2,13
 280aaa4:	18800015 	stw	r2,0(r3)
 280aaa8:	00000406 	br	280aabc <write+0x104>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 280aaac:	280aadc0 	call	280aadc <alt_get_errno>
 280aab0:	1007883a 	mov	r3,r2
 280aab4:	00801444 	movi	r2,81
 280aab8:	18800015 	stw	r2,0(r3)
  }
  return -1;
 280aabc:	00bfffc4 	movi	r2,-1
 280aac0:	e0bffe15 	stw	r2,-8(fp)
 280aac4:	e0bffe17 	ldw	r2,-8(fp)
}
 280aac8:	e037883a 	mov	sp,fp
 280aacc:	dfc00117 	ldw	ra,4(sp)
 280aad0:	df000017 	ldw	fp,0(sp)
 280aad4:	dec00204 	addi	sp,sp,8
 280aad8:	f800283a 	ret

0280aadc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 280aadc:	defffd04 	addi	sp,sp,-12
 280aae0:	dfc00215 	stw	ra,8(sp)
 280aae4:	df000115 	stw	fp,4(sp)
 280aae8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 280aaec:	0080a074 	movhi	r2,641
 280aaf0:	10806304 	addi	r2,r2,396
 280aaf4:	10800017 	ldw	r2,0(r2)
 280aaf8:	1005003a 	cmpeq	r2,r2,zero
 280aafc:	1000061e 	bne	r2,zero,280ab18 <alt_get_errno+0x3c>
 280ab00:	0080a074 	movhi	r2,641
 280ab04:	10806304 	addi	r2,r2,396
 280ab08:	10800017 	ldw	r2,0(r2)
 280ab0c:	103ee83a 	callr	r2
 280ab10:	e0bfff15 	stw	r2,-4(fp)
 280ab14:	00000306 	br	280ab24 <alt_get_errno+0x48>
 280ab18:	0080a074 	movhi	r2,641
 280ab1c:	10877504 	addi	r2,r2,7636
 280ab20:	e0bfff15 	stw	r2,-4(fp)
 280ab24:	e0bfff17 	ldw	r2,-4(fp)
}
 280ab28:	e037883a 	mov	sp,fp
 280ab2c:	dfc00117 	ldw	ra,4(sp)
 280ab30:	df000017 	ldw	fp,0(sp)
 280ab34:	dec00204 	addi	sp,sp,8
 280ab38:	f800283a 	ret

0280ab3c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 280ab3c:	defffd04 	addi	sp,sp,-12
 280ab40:	dfc00215 	stw	ra,8(sp)
 280ab44:	df000115 	stw	fp,4(sp)
 280ab48:	df000104 	addi	fp,sp,4
 280ab4c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2CPU, nios2cpu);
 280ab50:	280db480 	call	280db48 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 280ab54:	00800044 	movi	r2,1
 280ab58:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 280ab5c:	e037883a 	mov	sp,fp
 280ab60:	dfc00117 	ldw	ra,4(sp)
 280ab64:	df000017 	ldw	fp,0(sp)
 280ab68:	dec00204 	addi	sp,sp,8
 280ab6c:	f800283a 	ret

0280ab70 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 280ab70:	defffd04 	addi	sp,sp,-12
 280ab74:	dfc00215 	stw	ra,8(sp)
 280ab78:	df000115 	stw	fp,4(sp)
 280ab7c:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_DMA_INIT ( DMA, dma);
 280ab80:	d8000015 	stw	zero,0(sp)
 280ab84:	0100a074 	movhi	r4,641
 280ab88:	213c0104 	addi	r4,r4,-4092
 280ab8c:	0140a074 	movhi	r5,641
 280ab90:	297c0804 	addi	r5,r5,-4064
 280ab94:	0180c034 	movhi	r6,768
 280ab98:	31840804 	addi	r6,r6,4128
 280ab9c:	000f883a 	mov	r7,zero
 280aba0:	280b7bc0 	call	280b7bc <alt_avalon_dma_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
 280aba4:	0100a074 	movhi	r4,641
 280aba8:	213c1904 	addi	r4,r4,-3996
 280abac:	000b883a 	mov	r5,zero
 280abb0:	01800044 	movi	r6,1
 280abb4:	280ba240 	call	280ba24 <altera_avalon_jtag_uart_init>
 280abb8:	0100a074 	movhi	r4,641
 280abbc:	213c0f04 	addi	r4,r4,-4036
 280abc0:	280abf80 	call	280abf8 <alt_dev_reg>
    ALTERA_AVALON_UART_INIT ( UART0, uart0);
 280abc4:	0100a074 	movhi	r4,641
 280abc8:	21003104 	addi	r4,r4,196
 280abcc:	000b883a 	mov	r5,zero
 280abd0:	018000c4 	movi	r6,3
 280abd4:	280c4800 	call	280c480 <altera_avalon_uart_init>
 280abd8:	0100a074 	movhi	r4,641
 280abdc:	21002704 	addi	r4,r4,156
 280abe0:	280abf80 	call	280abf8 <alt_dev_reg>
}
 280abe4:	e037883a 	mov	sp,fp
 280abe8:	dfc00117 	ldw	ra,4(sp)
 280abec:	df000017 	ldw	fp,0(sp)
 280abf0:	dec00204 	addi	sp,sp,8
 280abf4:	f800283a 	ret

0280abf8 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 280abf8:	defffd04 	addi	sp,sp,-12
 280abfc:	dfc00215 	stw	ra,8(sp)
 280ac00:	df000115 	stw	fp,4(sp)
 280ac04:	df000104 	addi	fp,sp,4
 280ac08:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 280ac0c:	e13fff17 	ldw	r4,-4(fp)
 280ac10:	0140a074 	movhi	r5,641
 280ac14:	29406004 	addi	r5,r5,384
 280ac18:	280cea80 	call	280cea8 <alt_dev_llist_insert>
}
 280ac1c:	e037883a 	mov	sp,fp
 280ac20:	dfc00117 	ldw	ra,4(sp)
 280ac24:	df000017 	ldw	fp,0(sp)
 280ac28:	dec00204 	addi	sp,sp,8
 280ac2c:	f800283a 	ret

0280ac30 <alt_avalon_dma_launch_bidir>:
 * both the receive and transmit channels are using incrementing addresses,
 * i.e. both channels are accesing memory rather than devices.
 */

void alt_avalon_dma_launch_bidir (alt_avalon_dma_priv* priv)
{
 280ac30:	defff904 	addi	sp,sp,-28
 280ac34:	df000615 	stw	fp,24(sp)
 280ac38:	df000604 	addi	fp,sp,24
 280ac3c:	e13ffc15 	stw	r4,-16(fp)
  alt_avalon_dma_txslot* tx_slot;
  alt_avalon_dma_rxslot* rx_slot;

  if ((priv->tx_start != priv->tx_end) && (priv->rx_start != priv->rx_end))
 280ac40:	e0bffc17 	ldw	r2,-16(fp)
 280ac44:	10c00117 	ldw	r3,4(r2)
 280ac48:	e0bffc17 	ldw	r2,-16(fp)
 280ac4c:	10800217 	ldw	r2,8(r2)
 280ac50:	18803926 	beq	r3,r2,280ad38 <alt_avalon_dma_launch_bidir+0x108>
 280ac54:	e0bffc17 	ldw	r2,-16(fp)
 280ac58:	10c00317 	ldw	r3,12(r2)
 280ac5c:	e0bffc17 	ldw	r2,-16(fp)
 280ac60:	10800417 	ldw	r2,16(r2)
 280ac64:	18803426 	beq	r3,r2,280ad38 <alt_avalon_dma_launch_bidir+0x108>
  {
    priv->active = 1;
 280ac68:	e0fffc17 	ldw	r3,-16(fp)
 280ac6c:	00800044 	movi	r2,1
 280ac70:	18800815 	stw	r2,32(r3)

    tx_slot = &priv->tx_buf[priv->tx_start];
 280ac74:	e0bffc17 	ldw	r2,-16(fp)
 280ac78:	10c00904 	addi	r3,r2,36
 280ac7c:	e0bffc17 	ldw	r2,-16(fp)
 280ac80:	10800117 	ldw	r2,4(r2)
 280ac84:	1004913a 	slli	r2,r2,4
 280ac88:	1885883a 	add	r2,r3,r2
 280ac8c:	e0bffb15 	stw	r2,-20(fp)
    rx_slot = &priv->rx_buf[priv->rx_start];
 280ac90:	e0bffc17 	ldw	r2,-16(fp)
 280ac94:	10c01904 	addi	r3,r2,100
 280ac98:	e0bffc17 	ldw	r2,-16(fp)
 280ac9c:	10800317 	ldw	r2,12(r2)
 280aca0:	1004913a 	slli	r2,r2,4
 280aca4:	1885883a 	add	r2,r3,r2
 280aca8:	e0bffa15 	stw	r2,-24(fp)

    IOWR_ALTERA_AVALON_DMA_RADDRESS (priv->base, (alt_u32) tx_slot->from);
 280acac:	e0bffc17 	ldw	r2,-16(fp)
 280acb0:	10800017 	ldw	r2,0(r2)
 280acb4:	11000104 	addi	r4,r2,4
 280acb8:	e0bffb17 	ldw	r2,-20(fp)
 280acbc:	10800017 	ldw	r2,0(r2)
 280acc0:	1007883a 	mov	r3,r2
 280acc4:	2005883a 	mov	r2,r4
 280acc8:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_DMA_WADDRESS (priv->base, (alt_u32) rx_slot->data);
 280accc:	e0bffc17 	ldw	r2,-16(fp)
 280acd0:	10800017 	ldw	r2,0(r2)
 280acd4:	11000204 	addi	r4,r2,8
 280acd8:	e0bffa17 	ldw	r2,-24(fp)
 280acdc:	10800017 	ldw	r2,0(r2)
 280ace0:	1007883a 	mov	r3,r2
 280ace4:	2005883a 	mov	r2,r4
 280ace8:	10c00035 	stwio	r3,0(r2)

    IOWR_ALTERA_AVALON_DMA_LENGTH (priv->base,
 280acec:	e0bffc17 	ldw	r2,-16(fp)
 280acf0:	10800017 	ldw	r2,0(r2)
 280acf4:	10800304 	addi	r2,r2,12
 280acf8:	e0bfff15 	stw	r2,-4(fp)
 280acfc:	e0bffb17 	ldw	r2,-20(fp)
 280ad00:	10c00117 	ldw	r3,4(r2)
 280ad04:	e0bffa17 	ldw	r2,-24(fp)
 280ad08:	10800117 	ldw	r2,4(r2)
 280ad0c:	e0bffe15 	stw	r2,-8(fp)
 280ad10:	e0fffd15 	stw	r3,-12(fp)
 280ad14:	e0bffe17 	ldw	r2,-8(fp)
 280ad18:	e0fffd17 	ldw	r3,-12(fp)
 280ad1c:	10c0022e 	bgeu	r2,r3,280ad28 <alt_avalon_dma_launch_bidir+0xf8>
 280ad20:	e0bffe17 	ldw	r2,-8(fp)
 280ad24:	e0bffd15 	stw	r2,-12(fp)
 280ad28:	e0fffd17 	ldw	r3,-12(fp)
 280ad2c:	e0bfff17 	ldw	r2,-4(fp)
 280ad30:	10c00035 	stwio	r3,0(r2)
void alt_avalon_dma_launch_bidir (alt_avalon_dma_priv* priv)
{
  alt_avalon_dma_txslot* tx_slot;
  alt_avalon_dma_rxslot* rx_slot;

  if ((priv->tx_start != priv->tx_end) && (priv->rx_start != priv->rx_end))
 280ad34:	00000206 	br	280ad40 <alt_avalon_dma_launch_bidir+0x110>
    IOWR_ALTERA_AVALON_DMA_LENGTH (priv->base,
       (tx_slot->len > rx_slot->len) ? rx_slot->len : tx_slot->len);
  }
  else
  {
    priv->active = 0;
 280ad38:	e0bffc17 	ldw	r2,-16(fp)
 280ad3c:	10000815 	stw	zero,32(r2)
  }
}
 280ad40:	e037883a 	mov	sp,fp
 280ad44:	df000017 	ldw	fp,0(sp)
 280ad48:	dec00104 	addi	sp,sp,4
 280ad4c:	f800283a 	ret

0280ad50 <alt_avalon_dma_launch_txonly>:
 * i.e. the receive channel is accessing a single memory location (which is
 * probably a device register).
 */

static void alt_avalon_dma_launch_txonly (alt_avalon_dma_priv* priv)
{
 280ad50:	defffd04 	addi	sp,sp,-12
 280ad54:	df000215 	stw	fp,8(sp)
 280ad58:	df000204 	addi	fp,sp,8
 280ad5c:	e13fff15 	stw	r4,-4(fp)
  alt_avalon_dma_txslot* tx_slot;

  if (priv->tx_start != priv->tx_end)
 280ad60:	e0bfff17 	ldw	r2,-4(fp)
 280ad64:	10c00117 	ldw	r3,4(r2)
 280ad68:	e0bfff17 	ldw	r2,-4(fp)
 280ad6c:	10800217 	ldw	r2,8(r2)
 280ad70:	18801b26 	beq	r3,r2,280ade0 <alt_avalon_dma_launch_txonly+0x90>
  {
    priv->active = 1;
 280ad74:	e0ffff17 	ldw	r3,-4(fp)
 280ad78:	00800044 	movi	r2,1
 280ad7c:	18800815 	stw	r2,32(r3)
    tx_slot      = &priv->tx_buf[priv->tx_start];
 280ad80:	e0bfff17 	ldw	r2,-4(fp)
 280ad84:	10c00904 	addi	r3,r2,36
 280ad88:	e0bfff17 	ldw	r2,-4(fp)
 280ad8c:	10800117 	ldw	r2,4(r2)
 280ad90:	1004913a 	slli	r2,r2,4
 280ad94:	1885883a 	add	r2,r3,r2
 280ad98:	e0bffe15 	stw	r2,-8(fp)

    IOWR_ALTERA_AVALON_DMA_RADDRESS (priv->base, (alt_u32) tx_slot->from);
 280ad9c:	e0bfff17 	ldw	r2,-4(fp)
 280ada0:	10800017 	ldw	r2,0(r2)
 280ada4:	11000104 	addi	r4,r2,4
 280ada8:	e0bffe17 	ldw	r2,-8(fp)
 280adac:	10800017 	ldw	r2,0(r2)
 280adb0:	1007883a 	mov	r3,r2
 280adb4:	2005883a 	mov	r2,r4
 280adb8:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_DMA_LENGTH (priv->base, tx_slot->len);
 280adbc:	e0bfff17 	ldw	r2,-4(fp)
 280adc0:	10800017 	ldw	r2,0(r2)
 280adc4:	11000304 	addi	r4,r2,12
 280adc8:	e0bffe17 	ldw	r2,-8(fp)
 280adcc:	10800117 	ldw	r2,4(r2)
 280add0:	1007883a 	mov	r3,r2
 280add4:	2005883a 	mov	r2,r4
 280add8:	10c00035 	stwio	r3,0(r2)
 280addc:	00000206 	br	280ade8 <alt_avalon_dma_launch_txonly+0x98>
  }
  else
  {
    priv->active = 0;
 280ade0:	e0bfff17 	ldw	r2,-4(fp)
 280ade4:	10000815 	stw	zero,32(r2)
  }
}
 280ade8:	e037883a 	mov	sp,fp
 280adec:	df000017 	ldw	fp,0(sp)
 280adf0:	dec00104 	addi	sp,sp,4
 280adf4:	f800283a 	ret

0280adf8 <alt_avalon_dma_launch_rxonly>:
 * i.e. the transmit channel is accessing a single memory location (which is
 * probably a device register).
 */

static void alt_avalon_dma_launch_rxonly (alt_avalon_dma_priv* priv)
{
 280adf8:	defffd04 	addi	sp,sp,-12
 280adfc:	df000215 	stw	fp,8(sp)
 280ae00:	df000204 	addi	fp,sp,8
 280ae04:	e13fff15 	stw	r4,-4(fp)
  alt_avalon_dma_rxslot* rx_slot;

  if (priv->rx_start != priv->rx_end)
 280ae08:	e0bfff17 	ldw	r2,-4(fp)
 280ae0c:	10c00317 	ldw	r3,12(r2)
 280ae10:	e0bfff17 	ldw	r2,-4(fp)
 280ae14:	10800417 	ldw	r2,16(r2)
 280ae18:	18801b26 	beq	r3,r2,280ae88 <alt_avalon_dma_launch_rxonly+0x90>
  {
    priv->active = 1;
 280ae1c:	e0ffff17 	ldw	r3,-4(fp)
 280ae20:	00800044 	movi	r2,1
 280ae24:	18800815 	stw	r2,32(r3)
    rx_slot      = &priv->rx_buf[priv->rx_start];
 280ae28:	e0bfff17 	ldw	r2,-4(fp)
 280ae2c:	10c01904 	addi	r3,r2,100
 280ae30:	e0bfff17 	ldw	r2,-4(fp)
 280ae34:	10800317 	ldw	r2,12(r2)
 280ae38:	1004913a 	slli	r2,r2,4
 280ae3c:	1885883a 	add	r2,r3,r2
 280ae40:	e0bffe15 	stw	r2,-8(fp)

    IOWR_ALTERA_AVALON_DMA_WADDRESS (priv->base, (alt_u32) rx_slot->data);
 280ae44:	e0bfff17 	ldw	r2,-4(fp)
 280ae48:	10800017 	ldw	r2,0(r2)
 280ae4c:	11000204 	addi	r4,r2,8
 280ae50:	e0bffe17 	ldw	r2,-8(fp)
 280ae54:	10800017 	ldw	r2,0(r2)
 280ae58:	1007883a 	mov	r3,r2
 280ae5c:	2005883a 	mov	r2,r4
 280ae60:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_DMA_LENGTH (priv->base, rx_slot->len);
 280ae64:	e0bfff17 	ldw	r2,-4(fp)
 280ae68:	10800017 	ldw	r2,0(r2)
 280ae6c:	11000304 	addi	r4,r2,12
 280ae70:	e0bffe17 	ldw	r2,-8(fp)
 280ae74:	10800117 	ldw	r2,4(r2)
 280ae78:	1007883a 	mov	r3,r2
 280ae7c:	2005883a 	mov	r2,r4
 280ae80:	10c00035 	stwio	r3,0(r2)
 280ae84:	00000206 	br	280ae90 <alt_avalon_dma_launch_rxonly+0x98>
  }
  else
  {
    priv->active = 0;
 280ae88:	e0bfff17 	ldw	r2,-4(fp)
 280ae8c:	10000815 	stw	zero,32(r2)
  }
}
 280ae90:	e037883a 	mov	sp,fp
 280ae94:	df000017 	ldw	fp,0(sp)
 280ae98:	dec00104 	addi	sp,sp,4
 280ae9c:	f800283a 	ret

0280aea0 <alt_avalon_dma_ioctl>:
 * device instance. See alt_dma_dev.h for the meaning of the supported
 * ioctl requests.
 */

static int alt_avalon_dma_ioctl (alt_avalon_dma_priv* priv, int req, void* arg)
{
 280aea0:	defff804 	addi	sp,sp,-32
 280aea4:	df000715 	stw	fp,28(sp)
 280aea8:	df000704 	addi	fp,sp,28
 280aeac:	e13ffb15 	stw	r4,-20(fp)
 280aeb0:	e17ffc15 	stw	r5,-16(fp)
 280aeb4:	e1bffd15 	stw	r6,-12(fp)
  int     status = 0;
 280aeb8:	e03ffa15 	stw	zero,-24(fp)
   * since it cannot catch concurrent calls to alt_alavalon_dma_prepare()
   * or alt_avalon_dma_send(), but it should at least catch the most
   * common class of problems.
   */

  if ((priv->tx_start != priv->tx_end) ||
 280aebc:	e0bffb17 	ldw	r2,-20(fp)
 280aec0:	10c00117 	ldw	r3,4(r2)
 280aec4:	e0bffb17 	ldw	r2,-20(fp)
 280aec8:	10800217 	ldw	r2,8(r2)
 280aecc:	18800b1e 	bne	r3,r2,280aefc <alt_avalon_dma_ioctl+0x5c>
 280aed0:	e0bffb17 	ldw	r2,-20(fp)
 280aed4:	10c00317 	ldw	r3,12(r2)
 280aed8:	e0bffb17 	ldw	r2,-20(fp)
 280aedc:	10800417 	ldw	r2,16(r2)
 280aee0:	1880061e 	bne	r3,r2,280aefc <alt_avalon_dma_ioctl+0x5c>
 280aee4:	e0bffb17 	ldw	r2,-20(fp)
 280aee8:	10800017 	ldw	r2,0(r2)
 280aeec:	10800304 	addi	r2,r2,12
 280aef0:	10800037 	ldwio	r2,0(r2)
 280aef4:	1005003a 	cmpeq	r2,r2,zero
 280aef8:	1000031e 	bne	r2,zero,280af08 <alt_avalon_dma_ioctl+0x68>
      (priv->rx_start != priv->rx_end) ||
      IORD_ALTERA_AVALON_DMA_LENGTH (priv->base))
  {
    return -EIO;
 280aefc:	00bffec4 	movi	r2,-5
 280af00:	e0bfff15 	stw	r2,-4(fp)
 280af04:	0000ca06 	br	280b230 <alt_avalon_dma_ioctl+0x390>
  }

  /* Now process the ioctl. */

  switch (req)
 280af08:	e0bffc17 	ldw	r2,-16(fp)
 280af0c:	108002a8 	cmpgeui	r2,r2,10
 280af10:	10007d1e 	bne	r2,zero,280b108 <alt_avalon_dma_ioctl+0x268>
 280af14:	e0bffc17 	ldw	r2,-16(fp)
 280af18:	1085883a 	add	r2,r2,r2
 280af1c:	1087883a 	add	r3,r2,r2
 280af20:	0080a074 	movhi	r2,641
 280af24:	10abcd04 	addi	r2,r2,-20684
 280af28:	1885883a 	add	r2,r3,r2
 280af2c:	10800017 	ldw	r2,0(r2)
 280af30:	1000683a 	jmp	r2
 280af34:	0280b108 	cmpgei	r10,zero,708
 280af38:	0280af5c 	xori	r10,zero,701
 280af3c:	0280afb8 	rdprs	r10,zero,702
 280af40:	0280afe4 	muli	r10,zero,703
 280af44:	0280b040 	call	280b04 <__alt_mem_sdram_ctrl-0x257f4fc>
 280af48:	0280b06c 	andhi	r10,zero,705
 280af4c:	0280b088 	cmpgei	r10,zero,706
 280af50:	0280b0a8 	cmpgeui	r10,zero,706
 280af54:	0280b0c8 	cmpgei	r10,zero,707
 280af58:	0280b0e8 	cmpgeui	r10,zero,707
  {
  case ALT_DMA_TX_STREAM_ON:
    if (!(priv->flags & ALT_AVALON_DMA_RX_STREAM))
 280af5c:	e0bffb17 	ldw	r2,-20(fp)
 280af60:	10800517 	ldw	r2,20(r2)
 280af64:	1080100c 	andi	r2,r2,64
 280af68:	1004c03a 	cmpne	r2,r2,zero
 280af6c:	10000f1e 	bne	r2,zero,280afac <alt_avalon_dma_ioctl+0x10c>
    {
      IOWR_ALTERA_AVALON_DMA_RADDRESS (priv->base, (alt_u32) arg);
 280af70:	e0bffb17 	ldw	r2,-20(fp)
 280af74:	10800017 	ldw	r2,0(r2)
 280af78:	10800104 	addi	r2,r2,4
 280af7c:	e0fffd17 	ldw	r3,-12(fp)
 280af80:	10c00035 	stwio	r3,0(r2)
      priv->flags |= ALT_AVALON_DMA_TX_STREAM;
 280af84:	e0bffb17 	ldw	r2,-20(fp)
 280af88:	10800517 	ldw	r2,20(r2)
 280af8c:	10c00814 	ori	r3,r2,32
 280af90:	e0bffb17 	ldw	r2,-20(fp)
 280af94:	10c00515 	stw	r3,20(r2)
      priv->launch = alt_avalon_dma_launch_rxonly;
 280af98:	e0fffb17 	ldw	r3,-20(fp)
 280af9c:	0080a074 	movhi	r2,641
 280afa0:	10ab7e04 	addi	r2,r2,-21000
 280afa4:	18800715 	stw	r2,28(r3)
 280afa8:	00005906 	br	280b110 <alt_avalon_dma_ioctl+0x270>
    }
    else
    {
      status = -EIO;
 280afac:	00bffec4 	movi	r2,-5
 280afb0:	e0bffa15 	stw	r2,-24(fp)
    }
    break;
 280afb4:	00005606 	br	280b110 <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_TX_STREAM_OFF:
    priv->flags &= ~ALT_AVALON_DMA_TX_STREAM;
 280afb8:	e0bffb17 	ldw	r2,-20(fp)
 280afbc:	10c00517 	ldw	r3,20(r2)
 280afc0:	00bff7c4 	movi	r2,-33
 280afc4:	1886703a 	and	r3,r3,r2
 280afc8:	e0bffb17 	ldw	r2,-20(fp)
 280afcc:	10c00515 	stw	r3,20(r2)
    priv->launch = alt_avalon_dma_launch_bidir;
 280afd0:	e0fffb17 	ldw	r3,-20(fp)
 280afd4:	0080a074 	movhi	r2,641
 280afd8:	10ab0c04 	addi	r2,r2,-21456
 280afdc:	18800715 	stw	r2,28(r3)
    break;
 280afe0:	00004b06 	br	280b110 <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_RX_STREAM_ON:
    if (!(priv->flags & ALT_AVALON_DMA_TX_STREAM))
 280afe4:	e0bffb17 	ldw	r2,-20(fp)
 280afe8:	10800517 	ldw	r2,20(r2)
 280afec:	1080080c 	andi	r2,r2,32
 280aff0:	1004c03a 	cmpne	r2,r2,zero
 280aff4:	10000f1e 	bne	r2,zero,280b034 <alt_avalon_dma_ioctl+0x194>
    {
      IOWR_ALTERA_AVALON_DMA_WADDRESS (priv->base, (alt_u32) arg);
 280aff8:	e0bffb17 	ldw	r2,-20(fp)
 280affc:	10800017 	ldw	r2,0(r2)
 280b000:	10800204 	addi	r2,r2,8
 280b004:	e0fffd17 	ldw	r3,-12(fp)
 280b008:	10c00035 	stwio	r3,0(r2)
      priv->flags |= ALT_AVALON_DMA_RX_STREAM;
 280b00c:	e0bffb17 	ldw	r2,-20(fp)
 280b010:	10800517 	ldw	r2,20(r2)
 280b014:	10c01014 	ori	r3,r2,64
 280b018:	e0bffb17 	ldw	r2,-20(fp)
 280b01c:	10c00515 	stw	r3,20(r2)
      priv->launch = alt_avalon_dma_launch_txonly;
 280b020:	e0fffb17 	ldw	r3,-20(fp)
 280b024:	0080a074 	movhi	r2,641
 280b028:	10ab5404 	addi	r2,r2,-21168
 280b02c:	18800715 	stw	r2,28(r3)
 280b030:	00003706 	br	280b110 <alt_avalon_dma_ioctl+0x270>
    }
    else
    {
      status = -EIO;
 280b034:	00bffec4 	movi	r2,-5
 280b038:	e0bffa15 	stw	r2,-24(fp)
    }
    break;
 280b03c:	00003406 	br	280b110 <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_RX_STREAM_OFF:
    priv->flags &= ~ALT_AVALON_DMA_RX_STREAM;
 280b040:	e0bffb17 	ldw	r2,-20(fp)
 280b044:	10c00517 	ldw	r3,20(r2)
 280b048:	00bfefc4 	movi	r2,-65
 280b04c:	1886703a 	and	r3,r3,r2
 280b050:	e0bffb17 	ldw	r2,-20(fp)
 280b054:	10c00515 	stw	r3,20(r2)
    priv->launch = alt_avalon_dma_launch_bidir;
 280b058:	e0fffb17 	ldw	r3,-20(fp)
 280b05c:	0080a074 	movhi	r2,641
 280b060:	10ab0c04 	addi	r2,r2,-21456
 280b064:	18800715 	stw	r2,28(r3)
    break;
 280b068:	00002906 	br	280b110 <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_SET_MODE_8:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
 280b06c:	e0bffb17 	ldw	r2,-20(fp)
 280b070:	10c00517 	ldw	r3,20(r2)
 280b074:	00bffc04 	movi	r2,-16
 280b078:	1886703a 	and	r3,r3,r2
 280b07c:	e0bffb17 	ldw	r2,-20(fp)
 280b080:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_8;
    break;
 280b084:	00002206 	br	280b110 <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_SET_MODE_16:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
 280b088:	e0bffb17 	ldw	r2,-20(fp)
 280b08c:	10c00517 	ldw	r3,20(r2)
 280b090:	00bffc04 	movi	r2,-16
 280b094:	1884703a 	and	r2,r3,r2
 280b098:	10c00054 	ori	r3,r2,1
 280b09c:	e0bffb17 	ldw	r2,-20(fp)
 280b0a0:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_16;
    break;
 280b0a4:	00001a06 	br	280b110 <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_SET_MODE_32:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
 280b0a8:	e0bffb17 	ldw	r2,-20(fp)
 280b0ac:	10c00517 	ldw	r3,20(r2)
 280b0b0:	00bffc04 	movi	r2,-16
 280b0b4:	1884703a 	and	r2,r3,r2
 280b0b8:	10c000d4 	ori	r3,r2,3
 280b0bc:	e0bffb17 	ldw	r2,-20(fp)
 280b0c0:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_32;
    break;
 280b0c4:	00001206 	br	280b110 <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_SET_MODE_64:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
 280b0c8:	e0bffb17 	ldw	r2,-20(fp)
 280b0cc:	10c00517 	ldw	r3,20(r2)
 280b0d0:	00bffc04 	movi	r2,-16
 280b0d4:	1884703a 	and	r2,r3,r2
 280b0d8:	10c001d4 	ori	r3,r2,7
 280b0dc:	e0bffb17 	ldw	r2,-20(fp)
 280b0e0:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_64;
    break;
 280b0e4:	00000a06 	br	280b110 <alt_avalon_dma_ioctl+0x270>
  case ALT_DMA_SET_MODE_128:
    priv->flags = (priv->flags & ~ALT_AVALON_DMA_MODE_MSK) |
 280b0e8:	e0bffb17 	ldw	r2,-20(fp)
 280b0ec:	10c00517 	ldw	r3,20(r2)
 280b0f0:	00bffc04 	movi	r2,-16
 280b0f4:	1884703a 	and	r2,r3,r2
 280b0f8:	10c003d4 	ori	r3,r2,15
 280b0fc:	e0bffb17 	ldw	r2,-20(fp)
 280b100:	10c00515 	stw	r3,20(r2)
      ALT_AVALON_DMA_MODE_128;
    break;
 280b104:	00000206 	br	280b110 <alt_avalon_dma_ioctl+0x270>
  default:
    status = -ENOTTY;
 280b108:	00bff9c4 	movi	r2,-25
 280b10c:	e0bffa15 	stw	r2,-24(fp)
  }

  if (!status)
 280b110:	e0bffa17 	ldw	r2,-24(fp)
 280b114:	1004c03a 	cmpne	r2,r2,zero
 280b118:	1000431e 	bne	r2,zero,280b228 <alt_avalon_dma_ioctl+0x388>
  {
     switch (priv->flags & ALT_AVALON_DMA_MODE_MSK)
 280b11c:	e0bffb17 	ldw	r2,-20(fp)
 280b120:	10800517 	ldw	r2,20(r2)
 280b124:	108003cc 	andi	r2,r2,15
 280b128:	e0bffe15 	stw	r2,-8(fp)
 280b12c:	e0fffe17 	ldw	r3,-8(fp)
 280b130:	18800060 	cmpeqi	r2,r3,1
 280b134:	10000d1e 	bne	r2,zero,280b16c <alt_avalon_dma_ioctl+0x2cc>
 280b138:	e0fffe17 	ldw	r3,-8(fp)
 280b13c:	18800070 	cmpltui	r2,r3,1
 280b140:	1000071e 	bne	r2,zero,280b160 <alt_avalon_dma_ioctl+0x2c0>
 280b144:	e0fffe17 	ldw	r3,-8(fp)
 280b148:	188000e0 	cmpeqi	r2,r3,3
 280b14c:	10000a1e 	bne	r2,zero,280b178 <alt_avalon_dma_ioctl+0x2d8>
 280b150:	e0fffe17 	ldw	r3,-8(fp)
 280b154:	188001e0 	cmpeqi	r2,r3,7
 280b158:	10000a1e 	bne	r2,zero,280b184 <alt_avalon_dma_ioctl+0x2e4>
 280b15c:	00000c06 	br	280b190 <alt_avalon_dma_ioctl+0x2f0>
     {
     case ALT_AVALON_DMA_MODE_8:
       mode = ALTERA_AVALON_DMA_CONTROL_BYTE_MSK;
 280b160:	00800044 	movi	r2,1
 280b164:	e0bff915 	stw	r2,-28(fp)
       break;
 280b168:	00000b06 	br	280b198 <alt_avalon_dma_ioctl+0x2f8>
     case ALT_AVALON_DMA_MODE_16:
       mode = ALTERA_AVALON_DMA_CONTROL_HW_MSK;
 280b16c:	00800084 	movi	r2,2
 280b170:	e0bff915 	stw	r2,-28(fp)
       break;
 280b174:	00000806 	br	280b198 <alt_avalon_dma_ioctl+0x2f8>
     case ALT_AVALON_DMA_MODE_32:
       mode = ALTERA_AVALON_DMA_CONTROL_WORD_MSK;
 280b178:	00800104 	movi	r2,4
 280b17c:	e0bff915 	stw	r2,-28(fp)
       break;
 280b180:	00000506 	br	280b198 <alt_avalon_dma_ioctl+0x2f8>
     case ALT_AVALON_DMA_MODE_64:
       mode = ALTERA_AVALON_DMA_CONTROL_DWORD_MSK;
 280b184:	00810004 	movi	r2,1024
 280b188:	e0bff915 	stw	r2,-28(fp)
       break;
 280b18c:	00000206 	br	280b198 <alt_avalon_dma_ioctl+0x2f8>
     default:
       mode = ALTERA_AVALON_DMA_CONTROL_QWORD_MSK;
 280b190:	00820004 	movi	r2,2048
 280b194:	e0bff915 	stw	r2,-28(fp)
     }

    if (priv->flags & ALT_AVALON_DMA_TX_STREAM)
 280b198:	e0bffb17 	ldw	r2,-20(fp)
 280b19c:	10800517 	ldw	r2,20(r2)
 280b1a0:	1080080c 	andi	r2,r2,32
 280b1a4:	1005003a 	cmpeq	r2,r2,zero
 280b1a8:	1000091e 	bne	r2,zero,280b1d0 <alt_avalon_dma_ioctl+0x330>
    {
      IOWR_ALTERA_AVALON_DMA_CONTROL (priv->base,
 280b1ac:	e0bffb17 	ldw	r2,-20(fp)
 280b1b0:	10800017 	ldw	r2,0(r2)
 280b1b4:	11000604 	addi	r4,r2,24
 280b1b8:	e0bff917 	ldw	r2,-28(fp)
 280b1bc:	10807e14 	ori	r2,r2,504
 280b1c0:	1007883a 	mov	r3,r2
 280b1c4:	2005883a 	mov	r2,r4
 280b1c8:	10c00035 	stwio	r3,0(r2)
 280b1cc:	00001606 	br	280b228 <alt_avalon_dma_ioctl+0x388>
        ALTERA_AVALON_DMA_CONTROL_REEN_MSK |
        ALTERA_AVALON_DMA_CONTROL_WEEN_MSK |
        ALTERA_AVALON_DMA_CONTROL_LEEN_MSK |
        ALTERA_AVALON_DMA_CONTROL_RCON_MSK);
    }
    else if (priv->flags & ALT_AVALON_DMA_RX_STREAM)
 280b1d0:	e0bffb17 	ldw	r2,-20(fp)
 280b1d4:	10800517 	ldw	r2,20(r2)
 280b1d8:	1080100c 	andi	r2,r2,64
 280b1dc:	1005003a 	cmpeq	r2,r2,zero
 280b1e0:	1000091e 	bne	r2,zero,280b208 <alt_avalon_dma_ioctl+0x368>
    {
      IOWR_ALTERA_AVALON_DMA_CONTROL (priv->base,
 280b1e4:	e0bffb17 	ldw	r2,-20(fp)
 280b1e8:	10800017 	ldw	r2,0(r2)
 280b1ec:	11000604 	addi	r4,r2,24
 280b1f0:	e0bff917 	ldw	r2,-28(fp)
 280b1f4:	1080be14 	ori	r2,r2,760
 280b1f8:	1007883a 	mov	r3,r2
 280b1fc:	2005883a 	mov	r2,r4
 280b200:	10c00035 	stwio	r3,0(r2)
 280b204:	00000806 	br	280b228 <alt_avalon_dma_ioctl+0x388>
        ALTERA_AVALON_DMA_CONTROL_LEEN_MSK |
        ALTERA_AVALON_DMA_CONTROL_WCON_MSK);
    }
    else
    {
      IOWR_ALTERA_AVALON_DMA_CONTROL (priv->base,
 280b208:	e0bffb17 	ldw	r2,-20(fp)
 280b20c:	10800017 	ldw	r2,0(r2)
 280b210:	11000604 	addi	r4,r2,24
 280b214:	e0bff917 	ldw	r2,-28(fp)
 280b218:	10803e14 	ori	r2,r2,248
 280b21c:	1007883a 	mov	r3,r2
 280b220:	2005883a 	mov	r2,r4
 280b224:	10c00035 	stwio	r3,0(r2)
        ALTERA_AVALON_DMA_CONTROL_WEEN_MSK      |
        ALTERA_AVALON_DMA_CONTROL_LEEN_MSK);
    }
  }

  return status;
 280b228:	e0bffa17 	ldw	r2,-24(fp)
 280b22c:	e0bfff15 	stw	r2,-4(fp)
 280b230:	e0bfff17 	ldw	r2,-4(fp)
}
 280b234:	e037883a 	mov	sp,fp
 280b238:	df000017 	ldw	fp,0(sp)
 280b23c:	dec00104 	addi	sp,sp,4
 280b240:	f800283a 	ret

0280b244 <alt_avalon_dma_tx_ioctl>:
 */

int alt_avalon_dma_tx_ioctl (alt_dma_txchan dma,
           int req,
           void* arg)
{
 280b244:	defffb04 	addi	sp,sp,-20
 280b248:	dfc00415 	stw	ra,16(sp)
 280b24c:	df000315 	stw	fp,12(sp)
 280b250:	df000304 	addi	fp,sp,12
 280b254:	e13ffd15 	stw	r4,-12(fp)
 280b258:	e17ffe15 	stw	r5,-8(fp)
 280b25c:	e1bfff15 	stw	r6,-4(fp)
  return alt_avalon_dma_ioctl (((alt_avalon_dma_txchan*) dma)->priv,
 280b260:	e0bffd17 	ldw	r2,-12(fp)
 280b264:	11000617 	ldw	r4,24(r2)
 280b268:	e17ffe17 	ldw	r5,-8(fp)
 280b26c:	e1bfff17 	ldw	r6,-4(fp)
 280b270:	280aea00 	call	280aea0 <alt_avalon_dma_ioctl>
             req,
             arg);
}
 280b274:	e037883a 	mov	sp,fp
 280b278:	dfc00117 	ldw	ra,4(sp)
 280b27c:	df000017 	ldw	fp,0(sp)
 280b280:	dec00204 	addi	sp,sp,8
 280b284:	f800283a 	ret

0280b288 <alt_avalon_dma_rx_ioctl>:
 */

int alt_avalon_dma_rx_ioctl (alt_dma_rxchan dma,
           int req,
           void* arg)
{
 280b288:	defffb04 	addi	sp,sp,-20
 280b28c:	dfc00415 	stw	ra,16(sp)
 280b290:	df000315 	stw	fp,12(sp)
 280b294:	df000304 	addi	fp,sp,12
 280b298:	e13ffd15 	stw	r4,-12(fp)
 280b29c:	e17ffe15 	stw	r5,-8(fp)
 280b2a0:	e1bfff15 	stw	r6,-4(fp)
  return alt_avalon_dma_ioctl (((alt_avalon_dma_rxchan*) dma)->priv,
 280b2a4:	e0bffd17 	ldw	r2,-12(fp)
 280b2a8:	11000617 	ldw	r4,24(r2)
 280b2ac:	e17ffe17 	ldw	r5,-8(fp)
 280b2b0:	e1bfff17 	ldw	r6,-4(fp)
 280b2b4:	280aea00 	call	280aea0 <alt_avalon_dma_ioctl>
             req,
             arg);
}
 280b2b8:	e037883a 	mov	sp,fp
 280b2bc:	dfc00117 	ldw	ra,4(sp)
 280b2c0:	df000017 	ldw	fp,0(sp)
 280b2c4:	dec00204 	addi	sp,sp,8
 280b2c8:	f800283a 	ret

0280b2cc <alt_avalon_dma_prepare>:
int alt_avalon_dma_prepare (alt_dma_rxchan   dma,
                            void*            data,
                            alt_u32          len,
                            alt_rxchan_done* done,
                            void*            handle)
{
 280b2cc:	defff304 	addi	sp,sp,-52
 280b2d0:	dfc00c15 	stw	ra,48(sp)
 280b2d4:	df000b15 	stw	fp,44(sp)
 280b2d8:	df000b04 	addi	fp,sp,44
 280b2dc:	e13ffb15 	stw	r4,-20(fp)
 280b2e0:	e17ffc15 	stw	r5,-16(fp)
 280b2e4:	e1bffd15 	stw	r6,-12(fp)
 280b2e8:	e1fffe15 	stw	r7,-8(fp)
  alt_u32                end;
  alt_u32                next;
  alt_u32                align_mask;
  alt_avalon_dma_priv*   priv;

  priv = ((alt_avalon_dma_rxchan*) dma)->priv;
 280b2ec:	e0bffb17 	ldw	r2,-20(fp)
 280b2f0:	10800617 	ldw	r2,24(r2)
 280b2f4:	e0bff515 	stw	r2,-44(fp)
  /*
   * Ensure that the data is correctly aligned, and that it's not too
   * big for the device.
   */

  align_mask = priv->flags & ALT_AVALON_DMA_MODE_MSK;
 280b2f8:	e0bff517 	ldw	r2,-44(fp)
 280b2fc:	10800517 	ldw	r2,20(r2)
 280b300:	108003cc 	andi	r2,r2,15
 280b304:	e0bff615 	stw	r2,-40(fp)

  if ((((alt_u32) data) & align_mask) || (len & align_mask) ||
 280b308:	e0bffc17 	ldw	r2,-16(fp)
 280b30c:	1007883a 	mov	r3,r2
 280b310:	e0bff617 	ldw	r2,-40(fp)
 280b314:	1884703a 	and	r2,r3,r2
 280b318:	1004c03a 	cmpne	r2,r2,zero
 280b31c:	1000091e 	bne	r2,zero,280b344 <alt_avalon_dma_prepare+0x78>
 280b320:	e0fffd17 	ldw	r3,-12(fp)
 280b324:	e0bff617 	ldw	r2,-40(fp)
 280b328:	1884703a 	and	r2,r3,r2
 280b32c:	1004c03a 	cmpne	r2,r2,zero
 280b330:	1000041e 	bne	r2,zero,280b344 <alt_avalon_dma_prepare+0x78>
 280b334:	e0bff517 	ldw	r2,-44(fp)
 280b338:	10c00617 	ldw	r3,24(r2)
 280b33c:	e0bffd17 	ldw	r2,-12(fp)
 280b340:	1880032e 	bgeu	r3,r2,280b350 <alt_avalon_dma_prepare+0x84>
     (len > priv->max_length))
  {
    return -EINVAL;
 280b344:	00bffa84 	movi	r2,-22
 280b348:	e0bfff15 	stw	r2,-4(fp)
 280b34c:	00002e06 	br	280b408 <alt_avalon_dma_prepare+0x13c>
  }

  start = priv->rx_start;
 280b350:	e0bff517 	ldw	r2,-44(fp)
 280b354:	10800317 	ldw	r2,12(r2)
 280b358:	e0bff915 	stw	r2,-28(fp)
  end   = priv->rx_end;
 280b35c:	e0bff517 	ldw	r2,-44(fp)
 280b360:	10800417 	ldw	r2,16(r2)
 280b364:	e0bff815 	stw	r2,-32(fp)
  slot  = &priv->rx_buf[end];
 280b368:	e0bff517 	ldw	r2,-44(fp)
 280b36c:	10c01904 	addi	r3,r2,100
 280b370:	e0bff817 	ldw	r2,-32(fp)
 280b374:	1004913a 	slli	r2,r2,4
 280b378:	1885883a 	add	r2,r3,r2
 280b37c:	e0bffa15 	stw	r2,-24(fp)

  next  = (end + 1) & ALT_AVALON_DMA_NSLOTS_MSK;
 280b380:	e0bff817 	ldw	r2,-32(fp)
 280b384:	10800044 	addi	r2,r2,1
 280b388:	108000cc 	andi	r2,r2,3
 280b38c:	e0bff715 	stw	r2,-36(fp)

  if (next == start)
 280b390:	e0fff717 	ldw	r3,-36(fp)
 280b394:	e0bff917 	ldw	r2,-28(fp)
 280b398:	1880031e 	bne	r3,r2,280b3a8 <alt_avalon_dma_prepare+0xdc>
  {
    return -ENOSPC;
 280b39c:	00bff904 	movi	r2,-28
 280b3a0:	e0bfff15 	stw	r2,-4(fp)
 280b3a4:	00001806 	br	280b408 <alt_avalon_dma_prepare+0x13c>
  }

  slot->data   = data;
 280b3a8:	e0fffa17 	ldw	r3,-24(fp)
 280b3ac:	e0bffc17 	ldw	r2,-16(fp)
 280b3b0:	18800015 	stw	r2,0(r3)
  slot->len    = len;
 280b3b4:	e0fffa17 	ldw	r3,-24(fp)
 280b3b8:	e0bffd17 	ldw	r2,-12(fp)
 280b3bc:	18800115 	stw	r2,4(r3)
  slot->done   = done;
 280b3c0:	e0fffa17 	ldw	r3,-24(fp)
 280b3c4:	e0bffe17 	ldw	r2,-8(fp)
 280b3c8:	18800215 	stw	r2,8(r3)
  slot->handle = handle;
 280b3cc:	e0fffa17 	ldw	r3,-24(fp)
 280b3d0:	e0800217 	ldw	r2,8(fp)
 280b3d4:	18800315 	stw	r2,12(r3)

  priv->rx_end = next;
 280b3d8:	e0fff517 	ldw	r3,-44(fp)
 280b3dc:	e0bff717 	ldw	r2,-36(fp)
 280b3e0:	18800415 	stw	r2,16(r3)

  if (!priv->active)
 280b3e4:	e0bff517 	ldw	r2,-44(fp)
 280b3e8:	10800817 	ldw	r2,32(r2)
 280b3ec:	1004c03a 	cmpne	r2,r2,zero
 280b3f0:	1000041e 	bne	r2,zero,280b404 <alt_avalon_dma_prepare+0x138>
  {
    priv->launch (priv);
 280b3f4:	e0bff517 	ldw	r2,-44(fp)
 280b3f8:	10800717 	ldw	r2,28(r2)
 280b3fc:	e13ff517 	ldw	r4,-44(fp)
 280b400:	103ee83a 	callr	r2
  }

  return 0;
 280b404:	e03fff15 	stw	zero,-4(fp)
 280b408:	e0bfff17 	ldw	r2,-4(fp)
}
 280b40c:	e037883a 	mov	sp,fp
 280b410:	dfc00117 	ldw	ra,4(sp)
 280b414:	df000017 	ldw	fp,0(sp)
 280b418:	dec00204 	addi	sp,sp,8
 280b41c:	f800283a 	ret

0280b420 <alt_avalon_dma_space>:
 *
 * A negative value indicates that the value could not be determined.
 */

int alt_avalon_dma_space (alt_dma_txchan dma)
{
 280b420:	defffa04 	addi	sp,sp,-24
 280b424:	df000515 	stw	fp,20(sp)
 280b428:	df000504 	addi	fp,sp,20
 280b42c:	e13ffe15 	stw	r4,-8(fp)
  alt_avalon_dma_priv* priv;

  alt_u32 start;
  alt_u32 end;

  priv = ((alt_avalon_dma_txchan*) dma)->priv;
 280b430:	e0bffe17 	ldw	r2,-8(fp)
 280b434:	10800617 	ldw	r2,24(r2)
 280b438:	e0bffd15 	stw	r2,-12(fp)

  start = priv->tx_start;
 280b43c:	e0bffd17 	ldw	r2,-12(fp)
 280b440:	10800117 	ldw	r2,4(r2)
 280b444:	e0bffc15 	stw	r2,-16(fp)
  end   = priv->tx_end;
 280b448:	e0bffd17 	ldw	r2,-12(fp)
 280b44c:	10800217 	ldw	r2,8(r2)
 280b450:	e0bffb15 	stw	r2,-20(fp)

  return (start > end) ? start - end - 1 :
 280b454:	e0fffc17 	ldw	r3,-16(fp)
 280b458:	e0bffb17 	ldw	r2,-20(fp)
 280b45c:	10c0062e 	bgeu	r2,r3,280b478 <alt_avalon_dma_space+0x58>
 280b460:	e0fffc17 	ldw	r3,-16(fp)
 280b464:	e0bffb17 	ldw	r2,-20(fp)
 280b468:	1885c83a 	sub	r2,r3,r2
 280b46c:	10bfffc4 	addi	r2,r2,-1
 280b470:	e0bfff15 	stw	r2,-4(fp)
 280b474:	00000506 	br	280b48c <alt_avalon_dma_space+0x6c>
 280b478:	e0fffc17 	ldw	r3,-16(fp)
 280b47c:	e0bffb17 	ldw	r2,-20(fp)
 280b480:	1885c83a 	sub	r2,r3,r2
 280b484:	108000c4 	addi	r2,r2,3
 280b488:	e0bfff15 	stw	r2,-4(fp)
 280b48c:	e0bfff17 	ldw	r2,-4(fp)
    ALT_AVALON_DMA_NSLOTS + start - end - 1;
}
 280b490:	e037883a 	mov	sp,fp
 280b494:	df000017 	ldw	fp,0(sp)
 280b498:	dec00104 	addi	sp,sp,4
 280b49c:	f800283a 	ret

0280b4a0 <alt_avalon_dma_send>:
int alt_avalon_dma_send (alt_dma_txchan   dma,
                         const void*      from,
                         alt_u32          len,
                         alt_txchan_done* done,
                         void*            handle)
{
 280b4a0:	defff304 	addi	sp,sp,-52
 280b4a4:	dfc00c15 	stw	ra,48(sp)
 280b4a8:	df000b15 	stw	fp,44(sp)
 280b4ac:	df000b04 	addi	fp,sp,44
 280b4b0:	e13ffb15 	stw	r4,-20(fp)
 280b4b4:	e17ffc15 	stw	r5,-16(fp)
 280b4b8:	e1bffd15 	stw	r6,-12(fp)
 280b4bc:	e1fffe15 	stw	r7,-8(fp)
  alt_u32                end;
  alt_u32                align_mask;
  alt_u32                next;
  alt_avalon_dma_priv*   priv;

  priv = ((alt_avalon_dma_txchan*) dma)->priv;
 280b4c0:	e0bffb17 	ldw	r2,-20(fp)
 280b4c4:	10800617 	ldw	r2,24(r2)
 280b4c8:	e0bff515 	stw	r2,-44(fp)
  /*
   * Ensure that the data is correctly aligned, and not too large
   * for the device
   */

  align_mask = priv->flags & ALT_AVALON_DMA_MODE_MSK;
 280b4cc:	e0bff517 	ldw	r2,-44(fp)
 280b4d0:	10800517 	ldw	r2,20(r2)
 280b4d4:	108003cc 	andi	r2,r2,15
 280b4d8:	e0bff715 	stw	r2,-36(fp)

  if ((((alt_u32) from) & align_mask) ||
 280b4dc:	e0bffc17 	ldw	r2,-16(fp)
 280b4e0:	1007883a 	mov	r3,r2
 280b4e4:	e0bff717 	ldw	r2,-36(fp)
 280b4e8:	1884703a 	and	r2,r3,r2
 280b4ec:	1004c03a 	cmpne	r2,r2,zero
 280b4f0:	1000091e 	bne	r2,zero,280b518 <alt_avalon_dma_send+0x78>
 280b4f4:	e0fffd17 	ldw	r3,-12(fp)
 280b4f8:	e0bff717 	ldw	r2,-36(fp)
 280b4fc:	1884703a 	and	r2,r3,r2
 280b500:	1004c03a 	cmpne	r2,r2,zero
 280b504:	1000041e 	bne	r2,zero,280b518 <alt_avalon_dma_send+0x78>
 280b508:	e0bff517 	ldw	r2,-44(fp)
 280b50c:	10c00617 	ldw	r3,24(r2)
 280b510:	e0bffd17 	ldw	r2,-12(fp)
 280b514:	1880032e 	bgeu	r3,r2,280b524 <alt_avalon_dma_send+0x84>
        (len & align_mask)            ||
        (len > priv->max_length))
  {
    return -EINVAL;
 280b518:	00bffa84 	movi	r2,-22
 280b51c:	e0bfff15 	stw	r2,-4(fp)
 280b520:	00002e06 	br	280b5dc <alt_avalon_dma_send+0x13c>
  }

  start = priv->tx_start;
 280b524:	e0bff517 	ldw	r2,-44(fp)
 280b528:	10800117 	ldw	r2,4(r2)
 280b52c:	e0bff915 	stw	r2,-28(fp)
  end   = priv->tx_end;
 280b530:	e0bff517 	ldw	r2,-44(fp)
 280b534:	10800217 	ldw	r2,8(r2)
 280b538:	e0bff815 	stw	r2,-32(fp)
  slot  = &priv->tx_buf[end];
 280b53c:	e0bff517 	ldw	r2,-44(fp)
 280b540:	10c00904 	addi	r3,r2,36
 280b544:	e0bff817 	ldw	r2,-32(fp)
 280b548:	1004913a 	slli	r2,r2,4
 280b54c:	1885883a 	add	r2,r3,r2
 280b550:	e0bffa15 	stw	r2,-24(fp)
  next  = (end + 1) & ALT_AVALON_DMA_NSLOTS_MSK;
 280b554:	e0bff817 	ldw	r2,-32(fp)
 280b558:	10800044 	addi	r2,r2,1
 280b55c:	108000cc 	andi	r2,r2,3
 280b560:	e0bff615 	stw	r2,-40(fp)

  if (next == start)
 280b564:	e0fff617 	ldw	r3,-40(fp)
 280b568:	e0bff917 	ldw	r2,-28(fp)
 280b56c:	1880031e 	bne	r3,r2,280b57c <alt_avalon_dma_send+0xdc>
  {
    return -ENOSPC;
 280b570:	00bff904 	movi	r2,-28
 280b574:	e0bfff15 	stw	r2,-4(fp)
 280b578:	00001806 	br	280b5dc <alt_avalon_dma_send+0x13c>
  }

  /* Fill in the descriptor */

  slot->from   = from;
 280b57c:	e0fffa17 	ldw	r3,-24(fp)
 280b580:	e0bffc17 	ldw	r2,-16(fp)
 280b584:	18800015 	stw	r2,0(r3)
  slot->len    = len;
 280b588:	e0fffa17 	ldw	r3,-24(fp)
 280b58c:	e0bffd17 	ldw	r2,-12(fp)
 280b590:	18800115 	stw	r2,4(r3)
  slot->done   = done;
 280b594:	e0fffa17 	ldw	r3,-24(fp)
 280b598:	e0bffe17 	ldw	r2,-8(fp)
 280b59c:	18800215 	stw	r2,8(r3)
  slot->handle = handle;
 280b5a0:	e0fffa17 	ldw	r3,-24(fp)
 280b5a4:	e0800217 	ldw	r2,8(fp)
 280b5a8:	18800315 	stw	r2,12(r3)

  priv->tx_end = next;
 280b5ac:	e0fff517 	ldw	r3,-44(fp)
 280b5b0:	e0bff617 	ldw	r2,-40(fp)
 280b5b4:	18800215 	stw	r2,8(r3)

  if (!priv->active)
 280b5b8:	e0bff517 	ldw	r2,-44(fp)
 280b5bc:	10800817 	ldw	r2,32(r2)
 280b5c0:	1004c03a 	cmpne	r2,r2,zero
 280b5c4:	1000041e 	bne	r2,zero,280b5d8 <alt_avalon_dma_send+0x138>
  {
    priv->launch (priv);
 280b5c8:	e0bff517 	ldw	r2,-44(fp)
 280b5cc:	10800717 	ldw	r2,28(r2)
 280b5d0:	e13ff517 	ldw	r4,-44(fp)
 280b5d4:	103ee83a 	callr	r2
  }

  return 0;
 280b5d8:	e03fff15 	stw	zero,-4(fp)
 280b5dc:	e0bfff17 	ldw	r2,-4(fp)
}
 280b5e0:	e037883a 	mov	sp,fp
 280b5e4:	dfc00117 	ldw	ra,4(sp)
 280b5e8:	df000017 	ldw	fp,0(sp)
 280b5ec:	dec00204 	addi	sp,sp,8
 280b5f0:	f800283a 	ret

0280b5f4 <alt_avalon_dma_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_dma_irq (void* context)
#else
static void alt_avalon_dma_irq (void* context, alt_u32 id)
#endif
{
 280b5f4:	defff104 	addi	sp,sp,-60
 280b5f8:	dfc00e15 	stw	ra,56(sp)
 280b5fc:	df000d15 	stw	fp,52(sp)
 280b600:	df000d04 	addi	fp,sp,52
 280b604:	e13fff15 	stw	r4,-4(fp)
  alt_avalon_dma_priv* priv = (alt_avalon_dma_priv*) context;
 280b608:	e0bfff17 	ldw	r2,-4(fp)
 280b60c:	e0bffe15 	stw	r2,-8(fp)
  alt_u32                rx_start;
  int                    stream_tx;
  int                    stream_rx;
  alt_irq_context        cpu_sr;

  stream_tx = priv->flags & ALT_AVALON_DMA_TX_STREAM;
 280b610:	e0bffe17 	ldw	r2,-8(fp)
 280b614:	10800517 	ldw	r2,20(r2)
 280b618:	1080080c 	andi	r2,r2,32
 280b61c:	e0bff915 	stw	r2,-28(fp)
  stream_rx = priv->flags & ALT_AVALON_DMA_RX_STREAM;
 280b620:	e0bffe17 	ldw	r2,-8(fp)
 280b624:	10800517 	ldw	r2,20(r2)
 280b628:	1080100c 	andi	r2,r2,64
 280b62c:	e0bff815 	stw	r2,-32(fp)

  tx_start = priv->tx_start;
 280b630:	e0bffe17 	ldw	r2,-8(fp)
 280b634:	10800117 	ldw	r2,4(r2)
 280b638:	e0bffb15 	stw	r2,-20(fp)
  rx_start = priv->rx_start;
 280b63c:	e0bffe17 	ldw	r2,-8(fp)
 280b640:	10800317 	ldw	r2,12(r2)
 280b644:	e0bffa15 	stw	r2,-24(fp)

  tx_slot = &priv->tx_buf[tx_start];
 280b648:	e0bffe17 	ldw	r2,-8(fp)
 280b64c:	10c00904 	addi	r3,r2,36
 280b650:	e0bffb17 	ldw	r2,-20(fp)
 280b654:	1004913a 	slli	r2,r2,4
 280b658:	1885883a 	add	r2,r3,r2
 280b65c:	e0bffd15 	stw	r2,-12(fp)
  rx_slot = &priv->rx_buf[rx_start];
 280b660:	e0bffe17 	ldw	r2,-8(fp)
 280b664:	10c01904 	addi	r3,r2,100
 280b668:	e0bffa17 	ldw	r2,-24(fp)
 280b66c:	1004913a 	slli	r2,r2,4
 280b670:	1885883a 	add	r2,r3,r2
 280b674:	e0bffc15 	stw	r2,-16(fp)

  /* Increment the descriptors */

  if (!stream_tx)
 280b678:	e0bff917 	ldw	r2,-28(fp)
 280b67c:	1004c03a 	cmpne	r2,r2,zero
 280b680:	1000051e 	bne	r2,zero,280b698 <alt_avalon_dma_irq+0xa4>
  {
    priv->tx_start = (tx_start + 1) & ALT_AVALON_DMA_NSLOTS_MSK;
 280b684:	e0bffb17 	ldw	r2,-20(fp)
 280b688:	10800044 	addi	r2,r2,1
 280b68c:	10c000cc 	andi	r3,r2,3
 280b690:	e0bffe17 	ldw	r2,-8(fp)
 280b694:	10c00115 	stw	r3,4(r2)
  }
  if (!stream_rx)
 280b698:	e0bff817 	ldw	r2,-32(fp)
 280b69c:	1004c03a 	cmpne	r2,r2,zero
 280b6a0:	1000051e 	bne	r2,zero,280b6b8 <alt_avalon_dma_irq+0xc4>
  {
    priv->rx_start = (rx_start + 1) & ALT_AVALON_DMA_NSLOTS_MSK;
 280b6a4:	e0bffa17 	ldw	r2,-24(fp)
 280b6a8:	10800044 	addi	r2,r2,1
 280b6ac:	10c000cc 	andi	r3,r2,3
 280b6b0:	e0bffe17 	ldw	r2,-8(fp)
 280b6b4:	10c00315 	stw	r3,12(r2)
  }

  /* clear the interrupt */

  IOWR_ALTERA_AVALON_DMA_STATUS (priv->base, 0);
 280b6b8:	e0bffe17 	ldw	r2,-8(fp)
 280b6bc:	10800017 	ldw	r2,0(r2)
 280b6c0:	10000035 	stwio	zero,0(r2)
  
  /* Dummy read to ensure IRQ is cleared prior to ISR completion*/
  IORD_ALTERA_AVALON_DMA_STATUS (priv->base);
 280b6c4:	e0bffe17 	ldw	r2,-8(fp)
 280b6c8:	10800017 	ldw	r2,0(r2)
 280b6cc:	10800037 	ldwio	r2,0(r2)

  /* launch the next transaction */

  priv->launch (priv);
 280b6d0:	e0bffe17 	ldw	r2,-8(fp)
 280b6d4:	10800717 	ldw	r2,28(r2)
 280b6d8:	e13ffe17 	ldw	r4,-8(fp)
 280b6dc:	103ee83a 	callr	r2
   * Other interrupts are explicitly disabled if callbacks
   * are registered because there is no guarantee that they are 
   * preemption-safe. This allows the DMA driver to support 
   * interrupt preemption.
   */
  if (!stream_tx && tx_slot->done)
 280b6e0:	e0bff917 	ldw	r2,-28(fp)
 280b6e4:	1004c03a 	cmpne	r2,r2,zero
 280b6e8:	1000151e 	bne	r2,zero,280b740 <alt_avalon_dma_irq+0x14c>
 280b6ec:	e0bffd17 	ldw	r2,-12(fp)
 280b6f0:	10800217 	ldw	r2,8(r2)
 280b6f4:	1005003a 	cmpeq	r2,r2,zero
 280b6f8:	1000111e 	bne	r2,zero,280b740 <alt_avalon_dma_irq+0x14c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280b6fc:	0005303a 	rdctl	r2,status
 280b700:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280b704:	e0fff617 	ldw	r3,-40(fp)
 280b708:	00bfff84 	movi	r2,-2
 280b70c:	1884703a 	and	r2,r3,r2
 280b710:	1001703a 	wrctl	status,r2
  
  return context;
 280b714:	e0bff617 	ldw	r2,-40(fp)
  {
    cpu_sr = alt_irq_disable_all();
 280b718:	e0bff715 	stw	r2,-36(fp)
    tx_slot->done (tx_slot->handle);
 280b71c:	e0bffd17 	ldw	r2,-12(fp)
 280b720:	10c00217 	ldw	r3,8(r2)
 280b724:	e0bffd17 	ldw	r2,-12(fp)
 280b728:	11000317 	ldw	r4,12(r2)
 280b72c:	183ee83a 	callr	r3
 280b730:	e0bff717 	ldw	r2,-36(fp)
 280b734:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280b738:	e0bff517 	ldw	r2,-44(fp)
 280b73c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
    
  }
  if (!stream_rx && rx_slot->done)
 280b740:	e0bff817 	ldw	r2,-32(fp)
 280b744:	1004c03a 	cmpne	r2,r2,zero
 280b748:	1000171e 	bne	r2,zero,280b7a8 <alt_avalon_dma_irq+0x1b4>
 280b74c:	e0bffc17 	ldw	r2,-16(fp)
 280b750:	10800217 	ldw	r2,8(r2)
 280b754:	1005003a 	cmpeq	r2,r2,zero
 280b758:	1000131e 	bne	r2,zero,280b7a8 <alt_avalon_dma_irq+0x1b4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280b75c:	0005303a 	rdctl	r2,status
 280b760:	e0bff415 	stw	r2,-48(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280b764:	e0fff417 	ldw	r3,-48(fp)
 280b768:	00bfff84 	movi	r2,-2
 280b76c:	1884703a 	and	r2,r3,r2
 280b770:	1001703a 	wrctl	status,r2
  
  return context;
 280b774:	e0bff417 	ldw	r2,-48(fp)
  {
    cpu_sr = alt_irq_disable_all();
 280b778:	e0bff715 	stw	r2,-36(fp)
    rx_slot->done (rx_slot->handle, rx_slot->data);
 280b77c:	e0bffc17 	ldw	r2,-16(fp)
 280b780:	10c00217 	ldw	r3,8(r2)
 280b784:	e0bffc17 	ldw	r2,-16(fp)
 280b788:	11000317 	ldw	r4,12(r2)
 280b78c:	e0bffc17 	ldw	r2,-16(fp)
 280b790:	11400017 	ldw	r5,0(r2)
 280b794:	183ee83a 	callr	r3
 280b798:	e0bff717 	ldw	r2,-36(fp)
 280b79c:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280b7a0:	e0bff317 	ldw	r2,-52(fp)
 280b7a4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
  }
}
 280b7a8:	e037883a 	mov	sp,fp
 280b7ac:	dfc00117 	ldw	ra,4(sp)
 280b7b0:	df000017 	ldw	fp,0(sp)
 280b7b4:	dec00204 	addi	sp,sp,8
 280b7b8:	f800283a 	ret

0280b7bc <alt_avalon_dma_init>:
void alt_avalon_dma_init (alt_avalon_dma_txchan* tx,
                          alt_avalon_dma_rxchan* rx,
                          void*                  base,
                          alt_u32                ic_id,
                          alt_u32                irq)
{
 280b7bc:	defff904 	addi	sp,sp,-28
 280b7c0:	dfc00615 	stw	ra,24(sp)
 280b7c4:	df000515 	stw	fp,20(sp)
 280b7c8:	df000504 	addi	fp,sp,20
 280b7cc:	e13ffc15 	stw	r4,-16(fp)
 280b7d0:	e17ffd15 	stw	r5,-12(fp)
 280b7d4:	e1bffe15 	stw	r6,-8(fp)
 280b7d8:	e1ffff15 	stw	r7,-4(fp)

  /* Halt any current transactions (reset the device) */
  IOWR_ALTERA_AVALON_DMA_CONTROL (base, ALTERA_AVALON_DMA_CONTROL_SOFTWARERESET_MSK);
 280b7dc:	e0bffe17 	ldw	r2,-8(fp)
 280b7e0:	10800604 	addi	r2,r2,24
 280b7e4:	1007883a 	mov	r3,r2
 280b7e8:	00840004 	movi	r2,4096
 280b7ec:	18800035 	stwio	r2,0(r3)
  IOWR_ALTERA_AVALON_DMA_CONTROL (base, ALTERA_AVALON_DMA_CONTROL_SOFTWARERESET_MSK);
 280b7f0:	e0bffe17 	ldw	r2,-8(fp)
 280b7f4:	10800604 	addi	r2,r2,24
 280b7f8:	1007883a 	mov	r3,r2
 280b7fc:	00840004 	movi	r2,4096
 280b800:	18800035 	stwio	r2,0(r3)

  /* Set the default mode of the device (32 bit block reads and writes from/to memory). */
  IOWR_ALTERA_AVALON_DMA_CONTROL (base,
 280b804:	e0bffe17 	ldw	r2,-8(fp)
 280b808:	10800604 	addi	r2,r2,24
 280b80c:	1007883a 	mov	r3,r2
 280b810:	00803f04 	movi	r2,252
 280b814:	18800035 	stwio	r2,0(r3)
                          ALTERA_AVALON_DMA_CONTROL_REEN_MSK      |
                          ALTERA_AVALON_DMA_CONTROL_WEEN_MSK      |
                          ALTERA_AVALON_DMA_CONTROL_LEEN_MSK);

  /* Clear any pending interrupts and the DONE flag */
  IOWR_ALTERA_AVALON_DMA_STATUS (base, 0);
 280b818:	e0bffe17 	ldw	r2,-8(fp)
 280b81c:	10000035 	stwio	zero,0(r2)
  /*
   * Register the interrupt handler, and make the device available to the
   * system.
   */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  if (alt_ic_isr_register(ic_id, irq, alt_avalon_dma_irq, tx->priv, 0x0) >= 0)
 280b820:	e0bffc17 	ldw	r2,-16(fp)
 280b824:	11c00617 	ldw	r7,24(r2)
 280b828:	d8000015 	stw	zero,0(sp)
 280b82c:	e13fff17 	ldw	r4,-4(fp)
 280b830:	e1400217 	ldw	r5,8(fp)
 280b834:	0180a074 	movhi	r6,641
 280b838:	31ad7d04 	addi	r6,r6,-18956
 280b83c:	280d2a40 	call	280d2a4 <alt_ic_isr_register>
 280b840:	1004803a 	cmplt	r2,r2,zero
 280b844:	1000041e 	bne	r2,zero,280b858 <alt_avalon_dma_init+0x9c>
#else
  if (alt_irq_register (irq, tx->priv, alt_avalon_dma_irq) >= 0)
#endif  
  {
    alt_dma_txchan_reg (&tx->dev);
 280b848:	e13ffc17 	ldw	r4,-16(fp)
 280b84c:	280b86c0 	call	280b86c <alt_dma_txchan_reg>
    alt_dma_rxchan_reg (&rx->dev);
 280b850:	e13ffd17 	ldw	r4,-12(fp)
 280b854:	280b8a40 	call	280b8a4 <alt_dma_rxchan_reg>
  }
}
 280b858:	e037883a 	mov	sp,fp
 280b85c:	dfc00117 	ldw	ra,4(sp)
 280b860:	df000017 	ldw	fp,0(sp)
 280b864:	dec00204 	addi	sp,sp,8
 280b868:	f800283a 	ret

0280b86c <alt_dma_txchan_reg>:
/*
 * Register a DMA transmit channel with the system.
 */

static ALT_INLINE int alt_dma_txchan_reg (alt_dma_txchan_dev* dev)
{
 280b86c:	defffd04 	addi	sp,sp,-12
 280b870:	dfc00215 	stw	ra,8(sp)
 280b874:	df000115 	stw	fp,4(sp)
 280b878:	df000104 	addi	fp,sp,4
 280b87c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dma_txchan_list;

  return alt_dev_llist_insert((alt_dev_llist*) dev, &alt_dma_txchan_list);
 280b880:	e13fff17 	ldw	r4,-4(fp)
 280b884:	0140a074 	movhi	r5,641
 280b888:	29406804 	addi	r5,r5,416
 280b88c:	280cea80 	call	280cea8 <alt_dev_llist_insert>
}
 280b890:	e037883a 	mov	sp,fp
 280b894:	dfc00117 	ldw	ra,4(sp)
 280b898:	df000017 	ldw	fp,0(sp)
 280b89c:	dec00204 	addi	sp,sp,8
 280b8a0:	f800283a 	ret

0280b8a4 <alt_dma_rxchan_reg>:
/*
 * Register a DMA receive channel with the system.
 */

static ALT_INLINE int alt_dma_rxchan_reg (alt_dma_rxchan_dev* dev)
{
 280b8a4:	defffd04 	addi	sp,sp,-12
 280b8a8:	dfc00215 	stw	ra,8(sp)
 280b8ac:	df000115 	stw	fp,4(sp)
 280b8b0:	df000104 	addi	fp,sp,4
 280b8b4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dma_rxchan_list;

  return alt_dev_llist_insert((alt_dev_llist*) dev, &alt_dma_rxchan_list);
 280b8b8:	e13fff17 	ldw	r4,-4(fp)
 280b8bc:	0140a074 	movhi	r5,641
 280b8c0:	29406604 	addi	r5,r5,408
 280b8c4:	280cea80 	call	280cea8 <alt_dev_llist_insert>
}
 280b8c8:	e037883a 	mov	sp,fp
 280b8cc:	dfc00117 	ldw	ra,4(sp)
 280b8d0:	df000017 	ldw	fp,0(sp)
 280b8d4:	dec00204 	addi	sp,sp,8
 280b8d8:	f800283a 	ret

0280b8dc <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 280b8dc:	defffa04 	addi	sp,sp,-24
 280b8e0:	dfc00515 	stw	ra,20(sp)
 280b8e4:	df000415 	stw	fp,16(sp)
 280b8e8:	df000404 	addi	fp,sp,16
 280b8ec:	e13ffd15 	stw	r4,-12(fp)
 280b8f0:	e17ffe15 	stw	r5,-8(fp)
 280b8f4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 280b8f8:	e0bffd17 	ldw	r2,-12(fp)
 280b8fc:	10800017 	ldw	r2,0(r2)
 280b900:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 280b904:	e0bffc17 	ldw	r2,-16(fp)
 280b908:	11000a04 	addi	r4,r2,40
 280b90c:	e0bffd17 	ldw	r2,-12(fp)
 280b910:	11c00217 	ldw	r7,8(r2)
 280b914:	e17ffe17 	ldw	r5,-8(fp)
 280b918:	e1bfff17 	ldw	r6,-4(fp)
 280b91c:	280bf240 	call	280bf24 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 280b920:	e037883a 	mov	sp,fp
 280b924:	dfc00117 	ldw	ra,4(sp)
 280b928:	df000017 	ldw	fp,0(sp)
 280b92c:	dec00204 	addi	sp,sp,8
 280b930:	f800283a 	ret

0280b934 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 280b934:	defffa04 	addi	sp,sp,-24
 280b938:	dfc00515 	stw	ra,20(sp)
 280b93c:	df000415 	stw	fp,16(sp)
 280b940:	df000404 	addi	fp,sp,16
 280b944:	e13ffd15 	stw	r4,-12(fp)
 280b948:	e17ffe15 	stw	r5,-8(fp)
 280b94c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 280b950:	e0bffd17 	ldw	r2,-12(fp)
 280b954:	10800017 	ldw	r2,0(r2)
 280b958:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 280b95c:	e0bffc17 	ldw	r2,-16(fp)
 280b960:	11000a04 	addi	r4,r2,40
 280b964:	e0bffd17 	ldw	r2,-12(fp)
 280b968:	11c00217 	ldw	r7,8(r2)
 280b96c:	e17ffe17 	ldw	r5,-8(fp)
 280b970:	e1bfff17 	ldw	r6,-4(fp)
 280b974:	280c1480 	call	280c148 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 280b978:	e037883a 	mov	sp,fp
 280b97c:	dfc00117 	ldw	ra,4(sp)
 280b980:	df000017 	ldw	fp,0(sp)
 280b984:	dec00204 	addi	sp,sp,8
 280b988:	f800283a 	ret

0280b98c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 280b98c:	defffc04 	addi	sp,sp,-16
 280b990:	dfc00315 	stw	ra,12(sp)
 280b994:	df000215 	stw	fp,8(sp)
 280b998:	df000204 	addi	fp,sp,8
 280b99c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 280b9a0:	e0bfff17 	ldw	r2,-4(fp)
 280b9a4:	10800017 	ldw	r2,0(r2)
 280b9a8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 280b9ac:	e0bffe17 	ldw	r2,-8(fp)
 280b9b0:	11000a04 	addi	r4,r2,40
 280b9b4:	e0bfff17 	ldw	r2,-4(fp)
 280b9b8:	11400217 	ldw	r5,8(r2)
 280b9bc:	280bdbc0 	call	280bdbc <altera_avalon_jtag_uart_close>
}
 280b9c0:	e037883a 	mov	sp,fp
 280b9c4:	dfc00117 	ldw	ra,4(sp)
 280b9c8:	df000017 	ldw	fp,0(sp)
 280b9cc:	dec00204 	addi	sp,sp,8
 280b9d0:	f800283a 	ret

0280b9d4 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 280b9d4:	defffa04 	addi	sp,sp,-24
 280b9d8:	dfc00515 	stw	ra,20(sp)
 280b9dc:	df000415 	stw	fp,16(sp)
 280b9e0:	df000404 	addi	fp,sp,16
 280b9e4:	e13ffd15 	stw	r4,-12(fp)
 280b9e8:	e17ffe15 	stw	r5,-8(fp)
 280b9ec:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 280b9f0:	e0bffd17 	ldw	r2,-12(fp)
 280b9f4:	10800017 	ldw	r2,0(r2)
 280b9f8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 280b9fc:	e0bffc17 	ldw	r2,-16(fp)
 280ba00:	11000a04 	addi	r4,r2,40
 280ba04:	e17ffe17 	ldw	r5,-8(fp)
 280ba08:	e1bfff17 	ldw	r6,-4(fp)
 280ba0c:	280be300 	call	280be30 <altera_avalon_jtag_uart_ioctl>
}
 280ba10:	e037883a 	mov	sp,fp
 280ba14:	dfc00117 	ldw	ra,4(sp)
 280ba18:	df000017 	ldw	fp,0(sp)
 280ba1c:	dec00204 	addi	sp,sp,8
 280ba20:	f800283a 	ret

0280ba24 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 280ba24:	defffa04 	addi	sp,sp,-24
 280ba28:	dfc00515 	stw	ra,20(sp)
 280ba2c:	df000415 	stw	fp,16(sp)
 280ba30:	df000404 	addi	fp,sp,16
 280ba34:	e13ffd15 	stw	r4,-12(fp)
 280ba38:	e17ffe15 	stw	r5,-8(fp)
 280ba3c:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 280ba40:	e0fffd17 	ldw	r3,-12(fp)
 280ba44:	00800044 	movi	r2,1
 280ba48:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 280ba4c:	e0bffd17 	ldw	r2,-12(fp)
 280ba50:	10800017 	ldw	r2,0(r2)
 280ba54:	11000104 	addi	r4,r2,4
 280ba58:	e0bffd17 	ldw	r2,-12(fp)
 280ba5c:	10800817 	ldw	r2,32(r2)
 280ba60:	1007883a 	mov	r3,r2
 280ba64:	2005883a 	mov	r2,r4
 280ba68:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 280ba6c:	e13ffe17 	ldw	r4,-8(fp)
 280ba70:	e17fff17 	ldw	r5,-4(fp)
 280ba74:	d8000015 	stw	zero,0(sp)
 280ba78:	0180a074 	movhi	r6,641
 280ba7c:	31aeb904 	addi	r6,r6,-17692
 280ba80:	e1fffd17 	ldw	r7,-12(fp)
 280ba84:	280d2a40 	call	280d2a4 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 280ba88:	e0bffd17 	ldw	r2,-12(fp)
 280ba8c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 280ba90:	e0bffd17 	ldw	r2,-12(fp)
 280ba94:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 280ba98:	0080a074 	movhi	r2,641
 280ba9c:	10877a04 	addi	r2,r2,7656
 280baa0:	10800017 	ldw	r2,0(r2)
 280baa4:	100b883a 	mov	r5,r2
 280baa8:	0180a074 	movhi	r6,641
 280baac:	31af4304 	addi	r6,r6,-17140
 280bab0:	e1fffd17 	ldw	r7,-12(fp)
 280bab4:	280cd380 	call	280cd38 <alt_alarm_start>
 280bab8:	1004403a 	cmpge	r2,r2,zero
 280babc:	1000041e 	bne	r2,zero,280bad0 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 280bac0:	e0fffd17 	ldw	r3,-12(fp)
 280bac4:	00a00034 	movhi	r2,32768
 280bac8:	10bfffc4 	addi	r2,r2,-1
 280bacc:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 280bad0:	e037883a 	mov	sp,fp
 280bad4:	dfc00117 	ldw	ra,4(sp)
 280bad8:	df000017 	ldw	fp,0(sp)
 280badc:	dec00204 	addi	sp,sp,8
 280bae0:	f800283a 	ret

0280bae4 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 280bae4:	defff804 	addi	sp,sp,-32
 280bae8:	df000715 	stw	fp,28(sp)
 280baec:	df000704 	addi	fp,sp,28
 280baf0:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 280baf4:	e0bfff17 	ldw	r2,-4(fp)
 280baf8:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
 280bafc:	e0bffe17 	ldw	r2,-8(fp)
 280bb00:	10800017 	ldw	r2,0(r2)
 280bb04:	e0bffd15 	stw	r2,-12(fp)
 280bb08:	00000006 	br	280bb0c <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 280bb0c:	e0bffd17 	ldw	r2,-12(fp)
 280bb10:	10800104 	addi	r2,r2,4
 280bb14:	10800037 	ldwio	r2,0(r2)
 280bb18:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 280bb1c:	e0bffc17 	ldw	r2,-16(fp)
 280bb20:	1080c00c 	andi	r2,r2,768
 280bb24:	1005003a 	cmpeq	r2,r2,zero
 280bb28:	1000741e 	bne	r2,zero,280bcfc <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 280bb2c:	e0bffc17 	ldw	r2,-16(fp)
 280bb30:	1080400c 	andi	r2,r2,256
 280bb34:	1005003a 	cmpeq	r2,r2,zero
 280bb38:	1000351e 	bne	r2,zero,280bc10 <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 280bb3c:	00800074 	movhi	r2,1
 280bb40:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 280bb44:	e0bffe17 	ldw	r2,-8(fp)
 280bb48:	10800a17 	ldw	r2,40(r2)
 280bb4c:	10800044 	addi	r2,r2,1
 280bb50:	1081ffcc 	andi	r2,r2,2047
 280bb54:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
 280bb58:	e0bffe17 	ldw	r2,-8(fp)
 280bb5c:	10c00b17 	ldw	r3,44(r2)
 280bb60:	e0bffa17 	ldw	r2,-24(fp)
 280bb64:	18801626 	beq	r3,r2,280bbc0 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 280bb68:	e0bffd17 	ldw	r2,-12(fp)
 280bb6c:	10800037 	ldwio	r2,0(r2)
 280bb70:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 280bb74:	e0bffb17 	ldw	r2,-20(fp)
 280bb78:	10a0000c 	andi	r2,r2,32768
 280bb7c:	1005003a 	cmpeq	r2,r2,zero
 280bb80:	10000f1e 	bne	r2,zero,280bbc0 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 280bb84:	e0bffe17 	ldw	r2,-8(fp)
 280bb88:	10c00a17 	ldw	r3,40(r2)
 280bb8c:	e0bffb17 	ldw	r2,-20(fp)
 280bb90:	1009883a 	mov	r4,r2
 280bb94:	e0bffe17 	ldw	r2,-8(fp)
 280bb98:	1885883a 	add	r2,r3,r2
 280bb9c:	10800e04 	addi	r2,r2,56
 280bba0:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 280bba4:	e0bffe17 	ldw	r2,-8(fp)
 280bba8:	10800a17 	ldw	r2,40(r2)
 280bbac:	10800044 	addi	r2,r2,1
 280bbb0:	10c1ffcc 	andi	r3,r2,2047
 280bbb4:	e0bffe17 	ldw	r2,-8(fp)
 280bbb8:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 280bbbc:	003fe106 	br	280bb44 <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 280bbc0:	e0bffb17 	ldw	r2,-20(fp)
 280bbc4:	10bfffec 	andhi	r2,r2,65535
 280bbc8:	1005003a 	cmpeq	r2,r2,zero
 280bbcc:	1000101e 	bne	r2,zero,280bc10 <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 280bbd0:	e0bffe17 	ldw	r2,-8(fp)
 280bbd4:	10c00817 	ldw	r3,32(r2)
 280bbd8:	00bfff84 	movi	r2,-2
 280bbdc:	1886703a 	and	r3,r3,r2
 280bbe0:	e0bffe17 	ldw	r2,-8(fp)
 280bbe4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 280bbe8:	e0bffd17 	ldw	r2,-12(fp)
 280bbec:	11000104 	addi	r4,r2,4
 280bbf0:	e0bffe17 	ldw	r2,-8(fp)
 280bbf4:	10800817 	ldw	r2,32(r2)
 280bbf8:	1007883a 	mov	r3,r2
 280bbfc:	2005883a 	mov	r2,r4
 280bc00:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 280bc04:	e0bffd17 	ldw	r2,-12(fp)
 280bc08:	10800104 	addi	r2,r2,4
 280bc0c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 280bc10:	e0bffc17 	ldw	r2,-16(fp)
 280bc14:	1080800c 	andi	r2,r2,512
 280bc18:	1005003a 	cmpeq	r2,r2,zero
 280bc1c:	103fbb1e 	bne	r2,zero,280bb0c <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 280bc20:	e0bffc17 	ldw	r2,-16(fp)
 280bc24:	10bfffec 	andhi	r2,r2,65535
 280bc28:	1004d43a 	srli	r2,r2,16
 280bc2c:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 280bc30:	00001506 	br	280bc88 <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 280bc34:	e13ffd17 	ldw	r4,-12(fp)
 280bc38:	e0bffe17 	ldw	r2,-8(fp)
 280bc3c:	10c00d17 	ldw	r3,52(r2)
 280bc40:	e0bffe17 	ldw	r2,-8(fp)
 280bc44:	1885883a 	add	r2,r3,r2
 280bc48:	10820e04 	addi	r2,r2,2104
 280bc4c:	10800003 	ldbu	r2,0(r2)
 280bc50:	10c03fcc 	andi	r3,r2,255
 280bc54:	18c0201c 	xori	r3,r3,128
 280bc58:	18ffe004 	addi	r3,r3,-128
 280bc5c:	2005883a 	mov	r2,r4
 280bc60:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 280bc64:	e0bffe17 	ldw	r2,-8(fp)
 280bc68:	10800d17 	ldw	r2,52(r2)
 280bc6c:	10800044 	addi	r2,r2,1
 280bc70:	10c1ffcc 	andi	r3,r2,2047
 280bc74:	e0bffe17 	ldw	r2,-8(fp)
 280bc78:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 280bc7c:	e0bff917 	ldw	r2,-28(fp)
 280bc80:	10bfffc4 	addi	r2,r2,-1
 280bc84:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 280bc88:	e0bff917 	ldw	r2,-28(fp)
 280bc8c:	1005003a 	cmpeq	r2,r2,zero
 280bc90:	1000051e 	bne	r2,zero,280bca8 <altera_avalon_jtag_uart_irq+0x1c4>
 280bc94:	e0bffe17 	ldw	r2,-8(fp)
 280bc98:	10c00d17 	ldw	r3,52(r2)
 280bc9c:	e0bffe17 	ldw	r2,-8(fp)
 280bca0:	10800c17 	ldw	r2,48(r2)
 280bca4:	18bfe31e 	bne	r3,r2,280bc34 <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 280bca8:	e0bff917 	ldw	r2,-28(fp)
 280bcac:	1005003a 	cmpeq	r2,r2,zero
 280bcb0:	103f961e 	bne	r2,zero,280bb0c <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 280bcb4:	e0bffe17 	ldw	r2,-8(fp)
 280bcb8:	10c00817 	ldw	r3,32(r2)
 280bcbc:	00bfff44 	movi	r2,-3
 280bcc0:	1886703a 	and	r3,r3,r2
 280bcc4:	e0bffe17 	ldw	r2,-8(fp)
 280bcc8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 280bccc:	e0bffe17 	ldw	r2,-8(fp)
 280bcd0:	10800017 	ldw	r2,0(r2)
 280bcd4:	11000104 	addi	r4,r2,4
 280bcd8:	e0bffe17 	ldw	r2,-8(fp)
 280bcdc:	10800817 	ldw	r2,32(r2)
 280bce0:	1007883a 	mov	r3,r2
 280bce4:	2005883a 	mov	r2,r4
 280bce8:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 280bcec:	e0bffd17 	ldw	r2,-12(fp)
 280bcf0:	10800104 	addi	r2,r2,4
 280bcf4:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 280bcf8:	003f8406 	br	280bb0c <altera_avalon_jtag_uart_irq+0x28>
}
 280bcfc:	e037883a 	mov	sp,fp
 280bd00:	df000017 	ldw	fp,0(sp)
 280bd04:	dec00104 	addi	sp,sp,4
 280bd08:	f800283a 	ret

0280bd0c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 280bd0c:	defffc04 	addi	sp,sp,-16
 280bd10:	df000315 	stw	fp,12(sp)
 280bd14:	df000304 	addi	fp,sp,12
 280bd18:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 280bd1c:	e0bfff17 	ldw	r2,-4(fp)
 280bd20:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 280bd24:	e0bffe17 	ldw	r2,-8(fp)
 280bd28:	10800017 	ldw	r2,0(r2)
 280bd2c:	10800104 	addi	r2,r2,4
 280bd30:	10800037 	ldwio	r2,0(r2)
 280bd34:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 280bd38:	e0bffd17 	ldw	r2,-12(fp)
 280bd3c:	1081000c 	andi	r2,r2,1024
 280bd40:	1005003a 	cmpeq	r2,r2,zero
 280bd44:	10000c1e 	bne	r2,zero,280bd78 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 280bd48:	e0bffe17 	ldw	r2,-8(fp)
 280bd4c:	10800017 	ldw	r2,0(r2)
 280bd50:	11000104 	addi	r4,r2,4
 280bd54:	e0bffe17 	ldw	r2,-8(fp)
 280bd58:	10800817 	ldw	r2,32(r2)
 280bd5c:	10810014 	ori	r2,r2,1024
 280bd60:	1007883a 	mov	r3,r2
 280bd64:	2005883a 	mov	r2,r4
 280bd68:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
 280bd6c:	e0bffe17 	ldw	r2,-8(fp)
 280bd70:	10000915 	stw	zero,36(r2)
 280bd74:	00000a06 	br	280bda0 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 280bd78:	e0bffe17 	ldw	r2,-8(fp)
 280bd7c:	10c00917 	ldw	r3,36(r2)
 280bd80:	00a00034 	movhi	r2,32768
 280bd84:	10bfff04 	addi	r2,r2,-4
 280bd88:	10c00536 	bltu	r2,r3,280bda0 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
 280bd8c:	e0bffe17 	ldw	r2,-8(fp)
 280bd90:	10800917 	ldw	r2,36(r2)
 280bd94:	10c00044 	addi	r3,r2,1
 280bd98:	e0bffe17 	ldw	r2,-8(fp)
 280bd9c:	10c00915 	stw	r3,36(r2)
 280bda0:	0080a074 	movhi	r2,641
 280bda4:	10877a04 	addi	r2,r2,7656
 280bda8:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 280bdac:	e037883a 	mov	sp,fp
 280bdb0:	df000017 	ldw	fp,0(sp)
 280bdb4:	dec00104 	addi	sp,sp,4
 280bdb8:	f800283a 	ret

0280bdbc <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 280bdbc:	defffc04 	addi	sp,sp,-16
 280bdc0:	df000315 	stw	fp,12(sp)
 280bdc4:	df000304 	addi	fp,sp,12
 280bdc8:	e13ffd15 	stw	r4,-12(fp)
 280bdcc:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 280bdd0:	00000706 	br	280bdf0 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 280bdd4:	e0bffe17 	ldw	r2,-8(fp)
 280bdd8:	1090000c 	andi	r2,r2,16384
 280bddc:	1005003a 	cmpeq	r2,r2,zero
 280bde0:	1000031e 	bne	r2,zero,280bdf0 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
 280bde4:	00bffd44 	movi	r2,-11
 280bde8:	e0bfff15 	stw	r2,-4(fp)
 280bdec:	00000b06 	br	280be1c <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 280bdf0:	e0bffd17 	ldw	r2,-12(fp)
 280bdf4:	10c00d17 	ldw	r3,52(r2)
 280bdf8:	e0bffd17 	ldw	r2,-12(fp)
 280bdfc:	10800c17 	ldw	r2,48(r2)
 280be00:	18800526 	beq	r3,r2,280be18 <altera_avalon_jtag_uart_close+0x5c>
 280be04:	e0bffd17 	ldw	r2,-12(fp)
 280be08:	10c00917 	ldw	r3,36(r2)
 280be0c:	e0bffd17 	ldw	r2,-12(fp)
 280be10:	10800117 	ldw	r2,4(r2)
 280be14:	18bfef36 	bltu	r3,r2,280bdd4 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 280be18:	e03fff15 	stw	zero,-4(fp)
 280be1c:	e0bfff17 	ldw	r2,-4(fp)
}
 280be20:	e037883a 	mov	sp,fp
 280be24:	df000017 	ldw	fp,0(sp)
 280be28:	dec00104 	addi	sp,sp,4
 280be2c:	f800283a 	ret

0280be30 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 280be30:	defff804 	addi	sp,sp,-32
 280be34:	df000715 	stw	fp,28(sp)
 280be38:	df000704 	addi	fp,sp,28
 280be3c:	e13ffb15 	stw	r4,-20(fp)
 280be40:	e17ffc15 	stw	r5,-16(fp)
 280be44:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
 280be48:	00bff9c4 	movi	r2,-25
 280be4c:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
 280be50:	e0bffc17 	ldw	r2,-16(fp)
 280be54:	e0bfff15 	stw	r2,-4(fp)
 280be58:	e0ffff17 	ldw	r3,-4(fp)
 280be5c:	189a8060 	cmpeqi	r2,r3,27137
 280be60:	1000041e 	bne	r2,zero,280be74 <altera_avalon_jtag_uart_ioctl+0x44>
 280be64:	e0ffff17 	ldw	r3,-4(fp)
 280be68:	189a80a0 	cmpeqi	r2,r3,27138
 280be6c:	10001b1e 	bne	r2,zero,280bedc <altera_avalon_jtag_uart_ioctl+0xac>
 280be70:	00002706 	br	280bf10 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 280be74:	e0bffb17 	ldw	r2,-20(fp)
 280be78:	10c00117 	ldw	r3,4(r2)
 280be7c:	00a00034 	movhi	r2,32768
 280be80:	10bfffc4 	addi	r2,r2,-1
 280be84:	18802226 	beq	r3,r2,280bf10 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
 280be88:	e0bffd17 	ldw	r2,-12(fp)
 280be8c:	10800017 	ldw	r2,0(r2)
 280be90:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 280be94:	e0bff917 	ldw	r2,-28(fp)
 280be98:	10800090 	cmplti	r2,r2,2
 280be9c:	1000071e 	bne	r2,zero,280bebc <altera_avalon_jtag_uart_ioctl+0x8c>
 280bea0:	e0fff917 	ldw	r3,-28(fp)
 280bea4:	00a00034 	movhi	r2,32768
 280bea8:	10bfffc4 	addi	r2,r2,-1
 280beac:	18800326 	beq	r3,r2,280bebc <altera_avalon_jtag_uart_ioctl+0x8c>
 280beb0:	e0bff917 	ldw	r2,-28(fp)
 280beb4:	e0bffe15 	stw	r2,-8(fp)
 280beb8:	00000306 	br	280bec8 <altera_avalon_jtag_uart_ioctl+0x98>
 280bebc:	00e00034 	movhi	r3,32768
 280bec0:	18ffff84 	addi	r3,r3,-2
 280bec4:	e0fffe15 	stw	r3,-8(fp)
 280bec8:	e0bffb17 	ldw	r2,-20(fp)
 280becc:	e0fffe17 	ldw	r3,-8(fp)
 280bed0:	10c00115 	stw	r3,4(r2)
      rc = 0;
 280bed4:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
 280bed8:	00000d06 	br	280bf10 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 280bedc:	e0bffb17 	ldw	r2,-20(fp)
 280bee0:	10c00117 	ldw	r3,4(r2)
 280bee4:	00a00034 	movhi	r2,32768
 280bee8:	10bfffc4 	addi	r2,r2,-1
 280beec:	18800826 	beq	r3,r2,280bf10 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 280bef0:	e13ffd17 	ldw	r4,-12(fp)
 280bef4:	e0bffb17 	ldw	r2,-20(fp)
 280bef8:	10c00917 	ldw	r3,36(r2)
 280befc:	e0bffb17 	ldw	r2,-20(fp)
 280bf00:	10800117 	ldw	r2,4(r2)
 280bf04:	1885803a 	cmpltu	r2,r3,r2
 280bf08:	20800015 	stw	r2,0(r4)
      rc = 0;
 280bf0c:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
 280bf10:	e0bffa17 	ldw	r2,-24(fp)
}
 280bf14:	e037883a 	mov	sp,fp
 280bf18:	df000017 	ldw	fp,0(sp)
 280bf1c:	dec00104 	addi	sp,sp,4
 280bf20:	f800283a 	ret

0280bf24 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 280bf24:	defff204 	addi	sp,sp,-56
 280bf28:	dfc00d15 	stw	ra,52(sp)
 280bf2c:	df000c15 	stw	fp,48(sp)
 280bf30:	df000c04 	addi	fp,sp,48
 280bf34:	e13ffb15 	stw	r4,-20(fp)
 280bf38:	e17ffc15 	stw	r5,-16(fp)
 280bf3c:	e1bffd15 	stw	r6,-12(fp)
 280bf40:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
 280bf44:	e0bffc17 	ldw	r2,-16(fp)
 280bf48:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 280bf4c:	00004806 	br	280c070 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 280bf50:	e0bffb17 	ldw	r2,-20(fp)
 280bf54:	10800a17 	ldw	r2,40(r2)
 280bf58:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 280bf5c:	e0bffb17 	ldw	r2,-20(fp)
 280bf60:	10800b17 	ldw	r2,44(r2)
 280bf64:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
 280bf68:	e0fff717 	ldw	r3,-36(fp)
 280bf6c:	e0bff617 	ldw	r2,-40(fp)
 280bf70:	18800536 	bltu	r3,r2,280bf88 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 280bf74:	e0bff717 	ldw	r2,-36(fp)
 280bf78:	e0fff617 	ldw	r3,-40(fp)
 280bf7c:	10c5c83a 	sub	r2,r2,r3
 280bf80:	e0bff815 	stw	r2,-32(fp)
 280bf84:	00000406 	br	280bf98 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 280bf88:	00820004 	movi	r2,2048
 280bf8c:	e0fff617 	ldw	r3,-40(fp)
 280bf90:	10c5c83a 	sub	r2,r2,r3
 280bf94:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 280bf98:	e0bff817 	ldw	r2,-32(fp)
 280bf9c:	1005003a 	cmpeq	r2,r2,zero
 280bfa0:	10001f1e 	bne	r2,zero,280c020 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
 280bfa4:	e0fffd17 	ldw	r3,-12(fp)
 280bfa8:	e0bff817 	ldw	r2,-32(fp)
 280bfac:	1880022e 	bgeu	r3,r2,280bfb8 <altera_avalon_jtag_uart_read+0x94>
        n = space;
 280bfb0:	e0bffd17 	ldw	r2,-12(fp)
 280bfb4:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 280bfb8:	e0bffb17 	ldw	r2,-20(fp)
 280bfbc:	10c00e04 	addi	r3,r2,56
 280bfc0:	e0bff617 	ldw	r2,-40(fp)
 280bfc4:	1887883a 	add	r3,r3,r2
 280bfc8:	e0bffa17 	ldw	r2,-24(fp)
 280bfcc:	1009883a 	mov	r4,r2
 280bfd0:	180b883a 	mov	r5,r3
 280bfd4:	e1bff817 	ldw	r6,-32(fp)
 280bfd8:	28058100 	call	2805810 <memcpy>
      ptr   += n;
 280bfdc:	e0fff817 	ldw	r3,-32(fp)
 280bfe0:	e0bffa17 	ldw	r2,-24(fp)
 280bfe4:	10c5883a 	add	r2,r2,r3
 280bfe8:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
 280bfec:	e0fffd17 	ldw	r3,-12(fp)
 280bff0:	e0bff817 	ldw	r2,-32(fp)
 280bff4:	1885c83a 	sub	r2,r3,r2
 280bff8:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 280bffc:	e0fff617 	ldw	r3,-40(fp)
 280c000:	e0bff817 	ldw	r2,-32(fp)
 280c004:	1885883a 	add	r2,r3,r2
 280c008:	10c1ffcc 	andi	r3,r2,2047
 280c00c:	e0bffb17 	ldw	r2,-20(fp)
 280c010:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 280c014:	e0bffd17 	ldw	r2,-12(fp)
 280c018:	10800048 	cmpgei	r2,r2,1
 280c01c:	103fcc1e 	bne	r2,zero,280bf50 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
 280c020:	e0fffa17 	ldw	r3,-24(fp)
 280c024:	e0bffc17 	ldw	r2,-16(fp)
 280c028:	1880141e 	bne	r3,r2,280c07c <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 280c02c:	e0bffe17 	ldw	r2,-8(fp)
 280c030:	1090000c 	andi	r2,r2,16384
 280c034:	1004c03a 	cmpne	r2,r2,zero
 280c038:	1000101e 	bne	r2,zero,280c07c <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 280c03c:	e0bffb17 	ldw	r2,-20(fp)
 280c040:	10c00a17 	ldw	r3,40(r2)
 280c044:	e0bff717 	ldw	r2,-36(fp)
 280c048:	1880051e 	bne	r3,r2,280c060 <altera_avalon_jtag_uart_read+0x13c>
 280c04c:	e0bffb17 	ldw	r2,-20(fp)
 280c050:	10c00917 	ldw	r3,36(r2)
 280c054:	e0bffb17 	ldw	r2,-20(fp)
 280c058:	10800117 	ldw	r2,4(r2)
 280c05c:	18bff736 	bltu	r3,r2,280c03c <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 280c060:	e0bffb17 	ldw	r2,-20(fp)
 280c064:	10c00a17 	ldw	r3,40(r2)
 280c068:	e0bff717 	ldw	r2,-36(fp)
 280c06c:	18800326 	beq	r3,r2,280c07c <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 280c070:	e0bffd17 	ldw	r2,-12(fp)
 280c074:	10800048 	cmpgei	r2,r2,1
 280c078:	103fb51e 	bne	r2,zero,280bf50 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 280c07c:	e0fffa17 	ldw	r3,-24(fp)
 280c080:	e0bffc17 	ldw	r2,-16(fp)
 280c084:	18801926 	beq	r3,r2,280c0ec <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280c088:	0005303a 	rdctl	r2,status
 280c08c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280c090:	e0fff517 	ldw	r3,-44(fp)
 280c094:	00bfff84 	movi	r2,-2
 280c098:	1884703a 	and	r2,r3,r2
 280c09c:	1001703a 	wrctl	status,r2
  
  return context;
 280c0a0:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 280c0a4:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 280c0a8:	e0bffb17 	ldw	r2,-20(fp)
 280c0ac:	10800817 	ldw	r2,32(r2)
 280c0b0:	10c00054 	ori	r3,r2,1
 280c0b4:	e0bffb17 	ldw	r2,-20(fp)
 280c0b8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 280c0bc:	e0bffb17 	ldw	r2,-20(fp)
 280c0c0:	10800017 	ldw	r2,0(r2)
 280c0c4:	11000104 	addi	r4,r2,4
 280c0c8:	e0bffb17 	ldw	r2,-20(fp)
 280c0cc:	10800817 	ldw	r2,32(r2)
 280c0d0:	1007883a 	mov	r3,r2
 280c0d4:	2005883a 	mov	r2,r4
 280c0d8:	10c00035 	stwio	r3,0(r2)
 280c0dc:	e0bff917 	ldw	r2,-28(fp)
 280c0e0:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280c0e4:	e0bff417 	ldw	r2,-48(fp)
 280c0e8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 280c0ec:	e0fffa17 	ldw	r3,-24(fp)
 280c0f0:	e0bffc17 	ldw	r2,-16(fp)
 280c0f4:	18800526 	beq	r3,r2,280c10c <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
 280c0f8:	e0fffa17 	ldw	r3,-24(fp)
 280c0fc:	e0bffc17 	ldw	r2,-16(fp)
 280c100:	1887c83a 	sub	r3,r3,r2
 280c104:	e0ffff15 	stw	r3,-4(fp)
 280c108:	00000906 	br	280c130 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
 280c10c:	e0bffe17 	ldw	r2,-8(fp)
 280c110:	1090000c 	andi	r2,r2,16384
 280c114:	1005003a 	cmpeq	r2,r2,zero
 280c118:	1000031e 	bne	r2,zero,280c128 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 280c11c:	00bffd44 	movi	r2,-11
 280c120:	e0bfff15 	stw	r2,-4(fp)
 280c124:	00000206 	br	280c130 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
 280c128:	00bffec4 	movi	r2,-5
 280c12c:	e0bfff15 	stw	r2,-4(fp)
 280c130:	e0bfff17 	ldw	r2,-4(fp)
}
 280c134:	e037883a 	mov	sp,fp
 280c138:	dfc00117 	ldw	ra,4(sp)
 280c13c:	df000017 	ldw	fp,0(sp)
 280c140:	dec00204 	addi	sp,sp,8
 280c144:	f800283a 	ret

0280c148 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 280c148:	defff204 	addi	sp,sp,-56
 280c14c:	dfc00d15 	stw	ra,52(sp)
 280c150:	df000c15 	stw	fp,48(sp)
 280c154:	df000c04 	addi	fp,sp,48
 280c158:	e13ffb15 	stw	r4,-20(fp)
 280c15c:	e17ffc15 	stw	r5,-16(fp)
 280c160:	e1bffd15 	stw	r6,-12(fp)
 280c164:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 280c168:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 280c16c:	e0bffc17 	ldw	r2,-16(fp)
 280c170:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 280c174:	00003a06 	br	280c260 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 280c178:	e0bffb17 	ldw	r2,-20(fp)
 280c17c:	10800c17 	ldw	r2,48(r2)
 280c180:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
 280c184:	e0bffb17 	ldw	r2,-20(fp)
 280c188:	10800d17 	ldw	r2,52(r2)
 280c18c:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
 280c190:	e0fffa17 	ldw	r3,-24(fp)
 280c194:	e0bff917 	ldw	r2,-28(fp)
 280c198:	1880062e 	bgeu	r3,r2,280c1b4 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 280c19c:	e0fff917 	ldw	r3,-28(fp)
 280c1a0:	e0bffa17 	ldw	r2,-24(fp)
 280c1a4:	1885c83a 	sub	r2,r3,r2
 280c1a8:	10bfffc4 	addi	r2,r2,-1
 280c1ac:	e0bff815 	stw	r2,-32(fp)
 280c1b0:	00000c06 	br	280c1e4 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
 280c1b4:	e0bff917 	ldw	r2,-28(fp)
 280c1b8:	1005003a 	cmpeq	r2,r2,zero
 280c1bc:	1000051e 	bne	r2,zero,280c1d4 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 280c1c0:	00820004 	movi	r2,2048
 280c1c4:	e0fffa17 	ldw	r3,-24(fp)
 280c1c8:	10c5c83a 	sub	r2,r2,r3
 280c1cc:	e0bff815 	stw	r2,-32(fp)
 280c1d0:	00000406 	br	280c1e4 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 280c1d4:	0081ffc4 	movi	r2,2047
 280c1d8:	e0fffa17 	ldw	r3,-24(fp)
 280c1dc:	10c5c83a 	sub	r2,r2,r3
 280c1e0:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 280c1e4:	e0bff817 	ldw	r2,-32(fp)
 280c1e8:	1005003a 	cmpeq	r2,r2,zero
 280c1ec:	10001f1e 	bne	r2,zero,280c26c <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
 280c1f0:	e0fffd17 	ldw	r3,-12(fp)
 280c1f4:	e0bff817 	ldw	r2,-32(fp)
 280c1f8:	1880022e 	bgeu	r3,r2,280c204 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
 280c1fc:	e0bffd17 	ldw	r2,-12(fp)
 280c200:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 280c204:	e0bffb17 	ldw	r2,-20(fp)
 280c208:	10c20e04 	addi	r3,r2,2104
 280c20c:	e0bffa17 	ldw	r2,-24(fp)
 280c210:	1885883a 	add	r2,r3,r2
 280c214:	e0fffc17 	ldw	r3,-16(fp)
 280c218:	1009883a 	mov	r4,r2
 280c21c:	180b883a 	mov	r5,r3
 280c220:	e1bff817 	ldw	r6,-32(fp)
 280c224:	28058100 	call	2805810 <memcpy>
      ptr   += n;
 280c228:	e0fff817 	ldw	r3,-32(fp)
 280c22c:	e0bffc17 	ldw	r2,-16(fp)
 280c230:	10c5883a 	add	r2,r2,r3
 280c234:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
 280c238:	e0fffd17 	ldw	r3,-12(fp)
 280c23c:	e0bff817 	ldw	r2,-32(fp)
 280c240:	1885c83a 	sub	r2,r3,r2
 280c244:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 280c248:	e0fffa17 	ldw	r3,-24(fp)
 280c24c:	e0bff817 	ldw	r2,-32(fp)
 280c250:	1885883a 	add	r2,r3,r2
 280c254:	10c1ffcc 	andi	r3,r2,2047
 280c258:	e0bffb17 	ldw	r2,-20(fp)
 280c25c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 280c260:	e0bffd17 	ldw	r2,-12(fp)
 280c264:	10800048 	cmpgei	r2,r2,1
 280c268:	103fc31e 	bne	r2,zero,280c178 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280c26c:	0005303a 	rdctl	r2,status
 280c270:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280c274:	e0fff517 	ldw	r3,-44(fp)
 280c278:	00bfff84 	movi	r2,-2
 280c27c:	1884703a 	and	r2,r3,r2
 280c280:	1001703a 	wrctl	status,r2
  
  return context;
 280c284:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 280c288:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 280c28c:	e0bffb17 	ldw	r2,-20(fp)
 280c290:	10800817 	ldw	r2,32(r2)
 280c294:	10c00094 	ori	r3,r2,2
 280c298:	e0bffb17 	ldw	r2,-20(fp)
 280c29c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 280c2a0:	e0bffb17 	ldw	r2,-20(fp)
 280c2a4:	10800017 	ldw	r2,0(r2)
 280c2a8:	11000104 	addi	r4,r2,4
 280c2ac:	e0bffb17 	ldw	r2,-20(fp)
 280c2b0:	10800817 	ldw	r2,32(r2)
 280c2b4:	1007883a 	mov	r3,r2
 280c2b8:	2005883a 	mov	r2,r4
 280c2bc:	10c00035 	stwio	r3,0(r2)
 280c2c0:	e0bff717 	ldw	r2,-36(fp)
 280c2c4:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280c2c8:	e0bff417 	ldw	r2,-48(fp)
 280c2cc:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 280c2d0:	e0bffd17 	ldw	r2,-12(fp)
 280c2d4:	10800050 	cmplti	r2,r2,1
 280c2d8:	1000111e 	bne	r2,zero,280c320 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
 280c2dc:	e0bffe17 	ldw	r2,-8(fp)
 280c2e0:	1090000c 	andi	r2,r2,16384
 280c2e4:	1004c03a 	cmpne	r2,r2,zero
 280c2e8:	1000101e 	bne	r2,zero,280c32c <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 280c2ec:	e0bffb17 	ldw	r2,-20(fp)
 280c2f0:	10c00d17 	ldw	r3,52(r2)
 280c2f4:	e0bff917 	ldw	r2,-28(fp)
 280c2f8:	1880051e 	bne	r3,r2,280c310 <altera_avalon_jtag_uart_write+0x1c8>
 280c2fc:	e0bffb17 	ldw	r2,-20(fp)
 280c300:	10c00917 	ldw	r3,36(r2)
 280c304:	e0bffb17 	ldw	r2,-20(fp)
 280c308:	10800117 	ldw	r2,4(r2)
 280c30c:	18bff736 	bltu	r3,r2,280c2ec <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
 280c310:	e0bffb17 	ldw	r2,-20(fp)
 280c314:	10c00d17 	ldw	r3,52(r2)
 280c318:	e0bff917 	ldw	r2,-28(fp)
 280c31c:	18800326 	beq	r3,r2,280c32c <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
 280c320:	e0bffd17 	ldw	r2,-12(fp)
 280c324:	10800048 	cmpgei	r2,r2,1
 280c328:	103fcd1e 	bne	r2,zero,280c260 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 280c32c:	e0fffc17 	ldw	r3,-16(fp)
 280c330:	e0bff617 	ldw	r2,-40(fp)
 280c334:	18800526 	beq	r3,r2,280c34c <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
 280c338:	e0fffc17 	ldw	r3,-16(fp)
 280c33c:	e0bff617 	ldw	r2,-40(fp)
 280c340:	1887c83a 	sub	r3,r3,r2
 280c344:	e0ffff15 	stw	r3,-4(fp)
 280c348:	00000906 	br	280c370 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
 280c34c:	e0bffe17 	ldw	r2,-8(fp)
 280c350:	1090000c 	andi	r2,r2,16384
 280c354:	1005003a 	cmpeq	r2,r2,zero
 280c358:	1000031e 	bne	r2,zero,280c368 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
 280c35c:	00bffd44 	movi	r2,-11
 280c360:	e0bfff15 	stw	r2,-4(fp)
 280c364:	00000206 	br	280c370 <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 280c368:	00bffec4 	movi	r2,-5
 280c36c:	e0bfff15 	stw	r2,-4(fp)
 280c370:	e0bfff17 	ldw	r2,-4(fp)
}
 280c374:	e037883a 	mov	sp,fp
 280c378:	dfc00117 	ldw	ra,4(sp)
 280c37c:	df000017 	ldw	fp,0(sp)
 280c380:	dec00204 	addi	sp,sp,8
 280c384:	f800283a 	ret

0280c388 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 280c388:	defffa04 	addi	sp,sp,-24
 280c38c:	dfc00515 	stw	ra,20(sp)
 280c390:	df000415 	stw	fp,16(sp)
 280c394:	df000404 	addi	fp,sp,16
 280c398:	e13ffd15 	stw	r4,-12(fp)
 280c39c:	e17ffe15 	stw	r5,-8(fp)
 280c3a0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 280c3a4:	e0bffd17 	ldw	r2,-12(fp)
 280c3a8:	10800017 	ldw	r2,0(r2)
 280c3ac:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
 280c3b0:	e0bffc17 	ldw	r2,-16(fp)
 280c3b4:	11000a04 	addi	r4,r2,40
 280c3b8:	e0bffd17 	ldw	r2,-12(fp)
 280c3bc:	11c00217 	ldw	r7,8(r2)
 280c3c0:	e17ffe17 	ldw	r5,-8(fp)
 280c3c4:	e1bfff17 	ldw	r6,-4(fp)
 280c3c8:	280c8800 	call	280c880 <altera_avalon_uart_read>
      fd->fd_flags);
}
 280c3cc:	e037883a 	mov	sp,fp
 280c3d0:	dfc00117 	ldw	ra,4(sp)
 280c3d4:	df000017 	ldw	fp,0(sp)
 280c3d8:	dec00204 	addi	sp,sp,8
 280c3dc:	f800283a 	ret

0280c3e0 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 280c3e0:	defffa04 	addi	sp,sp,-24
 280c3e4:	dfc00515 	stw	ra,20(sp)
 280c3e8:	df000415 	stw	fp,16(sp)
 280c3ec:	df000404 	addi	fp,sp,16
 280c3f0:	e13ffd15 	stw	r4,-12(fp)
 280c3f4:	e17ffe15 	stw	r5,-8(fp)
 280c3f8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 280c3fc:	e0bffd17 	ldw	r2,-12(fp)
 280c400:	10800017 	ldw	r2,0(r2)
 280c404:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
 280c408:	e0bffc17 	ldw	r2,-16(fp)
 280c40c:	11000a04 	addi	r4,r2,40
 280c410:	e0bffd17 	ldw	r2,-12(fp)
 280c414:	11c00217 	ldw	r7,8(r2)
 280c418:	e17ffe17 	ldw	r5,-8(fp)
 280c41c:	e1bfff17 	ldw	r6,-4(fp)
 280c420:	280cb100 	call	280cb10 <altera_avalon_uart_write>
      fd->fd_flags);
}
 280c424:	e037883a 	mov	sp,fp
 280c428:	dfc00117 	ldw	ra,4(sp)
 280c42c:	df000017 	ldw	fp,0(sp)
 280c430:	dec00204 	addi	sp,sp,8
 280c434:	f800283a 	ret

0280c438 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
 280c438:	defffc04 	addi	sp,sp,-16
 280c43c:	dfc00315 	stw	ra,12(sp)
 280c440:	df000215 	stw	fp,8(sp)
 280c444:	df000204 	addi	fp,sp,8
 280c448:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 280c44c:	e0bfff17 	ldw	r2,-4(fp)
 280c450:	10800017 	ldw	r2,0(r2)
 280c454:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
 280c458:	e0bffe17 	ldw	r2,-8(fp)
 280c45c:	11000a04 	addi	r4,r2,40
 280c460:	e0bfff17 	ldw	r2,-4(fp)
 280c464:	11400217 	ldw	r5,8(r2)
 280c468:	280c8200 	call	280c820 <altera_avalon_uart_close>
}
 280c46c:	e037883a 	mov	sp,fp
 280c470:	dfc00117 	ldw	ra,4(sp)
 280c474:	df000017 	ldw	fp,0(sp)
 280c478:	dec00204 	addi	sp,sp,8
 280c47c:	f800283a 	ret

0280c480 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
 280c480:	defff704 	addi	sp,sp,-36
 280c484:	dfc00815 	stw	ra,32(sp)
 280c488:	df000715 	stw	fp,28(sp)
 280c48c:	df000704 	addi	fp,sp,28
 280c490:	e13ffc15 	stw	r4,-16(fp)
 280c494:	e17ffd15 	stw	r5,-12(fp)
 280c498:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
 280c49c:	e0bffc17 	ldw	r2,-16(fp)
 280c4a0:	10800017 	ldw	r2,0(r2)
 280c4a4:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 280c4a8:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 280c4ac:	1004c03a 	cmpne	r2,r2,zero
 280c4b0:	1000061e 	bne	r2,zero,280c4cc <altera_avalon_uart_init+0x4c>
 280c4b4:	0005883a 	mov	r2,zero
 280c4b8:	1004c03a 	cmpne	r2,r2,zero
 280c4bc:	1000031e 	bne	r2,zero,280c4cc <altera_avalon_uart_init+0x4c>
 280c4c0:	0005883a 	mov	r2,zero
 280c4c4:	1005003a 	cmpeq	r2,r2,zero
 280c4c8:	1000031e 	bne	r2,zero,280c4d8 <altera_avalon_uart_init+0x58>
 280c4cc:	00800044 	movi	r2,1
 280c4d0:	e0bfff15 	stw	r2,-4(fp)
 280c4d4:	00000106 	br	280c4dc <altera_avalon_uart_init+0x5c>
 280c4d8:	e03fff15 	stw	zero,-4(fp)
 280c4dc:	e0bfff17 	ldw	r2,-4(fp)
 280c4e0:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
 280c4e4:	e0bffa17 	ldw	r2,-24(fp)
 280c4e8:	1004c03a 	cmpne	r2,r2,zero
 280c4ec:	1000111e 	bne	r2,zero,280c534 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
 280c4f0:	e0fffc17 	ldw	r3,-16(fp)
 280c4f4:	00832004 	movi	r2,3200
 280c4f8:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
 280c4fc:	e0bffb17 	ldw	r2,-20(fp)
 280c500:	11000304 	addi	r4,r2,12
 280c504:	e0bffc17 	ldw	r2,-16(fp)
 280c508:	10800117 	ldw	r2,4(r2)
 280c50c:	1007883a 	mov	r3,r2
 280c510:	2005883a 	mov	r2,r4
 280c514:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
 280c518:	d8000015 	stw	zero,0(sp)
 280c51c:	e13ffd17 	ldw	r4,-12(fp)
 280c520:	e17ffe17 	ldw	r5,-8(fp)
 280c524:	0180a074 	movhi	r6,641
 280c528:	31b15204 	addi	r6,r6,-15032
 280c52c:	e1fffc17 	ldw	r7,-16(fp)
 280c530:	280d2a40 	call	280d2a4 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
 280c534:	e037883a 	mov	sp,fp
 280c538:	dfc00117 	ldw	ra,4(sp)
 280c53c:	df000017 	ldw	fp,0(sp)
 280c540:	dec00204 	addi	sp,sp,8
 280c544:	f800283a 	ret

0280c548 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
 280c548:	defffa04 	addi	sp,sp,-24
 280c54c:	dfc00515 	stw	ra,20(sp)
 280c550:	df000415 	stw	fp,16(sp)
 280c554:	df000404 	addi	fp,sp,16
 280c558:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
 280c55c:	e0bfff17 	ldw	r2,-4(fp)
 280c560:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
 280c564:	e0bffd17 	ldw	r2,-12(fp)
 280c568:	10800017 	ldw	r2,0(r2)
 280c56c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
 280c570:	e0bffc17 	ldw	r2,-16(fp)
 280c574:	10800204 	addi	r2,r2,8
 280c578:	10800037 	ldwio	r2,0(r2)
 280c57c:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
 280c580:	e0bffc17 	ldw	r2,-16(fp)
 280c584:	10800204 	addi	r2,r2,8
 280c588:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
 280c58c:	e0bffc17 	ldw	r2,-16(fp)
 280c590:	10800204 	addi	r2,r2,8
 280c594:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
 280c598:	e0bffe17 	ldw	r2,-8(fp)
 280c59c:	1080200c 	andi	r2,r2,128
 280c5a0:	1005003a 	cmpeq	r2,r2,zero
 280c5a4:	1000031e 	bne	r2,zero,280c5b4 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
 280c5a8:	e13ffd17 	ldw	r4,-12(fp)
 280c5ac:	e17ffe17 	ldw	r5,-8(fp)
 280c5b0:	280c5e40 	call	280c5e4 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
 280c5b4:	e0bffe17 	ldw	r2,-8(fp)
 280c5b8:	1081100c 	andi	r2,r2,1088
 280c5bc:	1005003a 	cmpeq	r2,r2,zero
 280c5c0:	1000031e 	bne	r2,zero,280c5d0 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
 280c5c4:	e13ffd17 	ldw	r4,-12(fp)
 280c5c8:	e17ffe17 	ldw	r5,-8(fp)
 280c5cc:	280c6c40 	call	280c6c4 <altera_avalon_uart_txirq>
  }
  

}
 280c5d0:	e037883a 	mov	sp,fp
 280c5d4:	dfc00117 	ldw	ra,4(sp)
 280c5d8:	df000017 	ldw	fp,0(sp)
 280c5dc:	dec00204 	addi	sp,sp,8
 280c5e0:	f800283a 	ret

0280c5e4 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 280c5e4:	defffc04 	addi	sp,sp,-16
 280c5e8:	df000315 	stw	fp,12(sp)
 280c5ec:	df000304 	addi	fp,sp,12
 280c5f0:	e13ffe15 	stw	r4,-8(fp)
 280c5f4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
 280c5f8:	e0bfff17 	ldw	r2,-4(fp)
 280c5fc:	108000cc 	andi	r2,r2,3
 280c600:	1004c03a 	cmpne	r2,r2,zero
 280c604:	10002b1e 	bne	r2,zero,280c6b4 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
 280c608:	e0bffe17 	ldw	r2,-8(fp)
 280c60c:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 280c610:	e0bffe17 	ldw	r2,-8(fp)
 280c614:	10800317 	ldw	r2,12(r2)
 280c618:	10800044 	addi	r2,r2,1
 280c61c:	10800fcc 	andi	r2,r2,63
 280c620:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 280c624:	e0bffe17 	ldw	r2,-8(fp)
 280c628:	11000317 	ldw	r4,12(r2)
 280c62c:	e0bffe17 	ldw	r2,-8(fp)
 280c630:	10800017 	ldw	r2,0(r2)
 280c634:	10800037 	ldwio	r2,0(r2)
 280c638:	1007883a 	mov	r3,r2
 280c63c:	e0bffe17 	ldw	r2,-8(fp)
 280c640:	2085883a 	add	r2,r4,r2
 280c644:	10800704 	addi	r2,r2,28
 280c648:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
 280c64c:	e0fffe17 	ldw	r3,-8(fp)
 280c650:	e0bffd17 	ldw	r2,-12(fp)
 280c654:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 280c658:	e0bffe17 	ldw	r2,-8(fp)
 280c65c:	10800317 	ldw	r2,12(r2)
 280c660:	10800044 	addi	r2,r2,1
 280c664:	10800fcc 	andi	r2,r2,63
 280c668:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 280c66c:	e0bffe17 	ldw	r2,-8(fp)
 280c670:	10c00217 	ldw	r3,8(r2)
 280c674:	e0bffd17 	ldw	r2,-12(fp)
 280c678:	18800e1e 	bne	r3,r2,280c6b4 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 280c67c:	e0bffe17 	ldw	r2,-8(fp)
 280c680:	10c00117 	ldw	r3,4(r2)
 280c684:	00bfdfc4 	movi	r2,-129
 280c688:	1886703a 	and	r3,r3,r2
 280c68c:	e0bffe17 	ldw	r2,-8(fp)
 280c690:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
 280c694:	e0bffe17 	ldw	r2,-8(fp)
 280c698:	10800017 	ldw	r2,0(r2)
 280c69c:	11000304 	addi	r4,r2,12
 280c6a0:	e0bffe17 	ldw	r2,-8(fp)
 280c6a4:	10800117 	ldw	r2,4(r2)
 280c6a8:	1007883a 	mov	r3,r2
 280c6ac:	2005883a 	mov	r2,r4
 280c6b0:	10c00035 	stwio	r3,0(r2)
  }   
}
 280c6b4:	e037883a 	mov	sp,fp
 280c6b8:	df000017 	ldw	fp,0(sp)
 280c6bc:	dec00104 	addi	sp,sp,4
 280c6c0:	f800283a 	ret

0280c6c4 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 280c6c4:	defffd04 	addi	sp,sp,-12
 280c6c8:	df000215 	stw	fp,8(sp)
 280c6cc:	df000204 	addi	fp,sp,8
 280c6d0:	e13ffe15 	stw	r4,-8(fp)
 280c6d4:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
 280c6d8:	e0bffe17 	ldw	r2,-8(fp)
 280c6dc:	10c00417 	ldw	r3,16(r2)
 280c6e0:	e0bffe17 	ldw	r2,-8(fp)
 280c6e4:	10800517 	ldw	r2,20(r2)
 280c6e8:	18803626 	beq	r3,r2,280c7c4 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 280c6ec:	e0bffe17 	ldw	r2,-8(fp)
 280c6f0:	10800617 	ldw	r2,24(r2)
 280c6f4:	1080008c 	andi	r2,r2,2
 280c6f8:	1005003a 	cmpeq	r2,r2,zero
 280c6fc:	1000041e 	bne	r2,zero,280c710 <altera_avalon_uart_txirq+0x4c>
 280c700:	e0bfff17 	ldw	r2,-4(fp)
 280c704:	1082000c 	andi	r2,r2,2048
 280c708:	1005003a 	cmpeq	r2,r2,zero
 280c70c:	10001e1e 	bne	r2,zero,280c788 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
 280c710:	e0bffe17 	ldw	r2,-8(fp)
 280c714:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
 280c718:	e0bffe17 	ldw	r2,-8(fp)
 280c71c:	10800017 	ldw	r2,0(r2)
 280c720:	11000104 	addi	r4,r2,4
 280c724:	e0bffe17 	ldw	r2,-8(fp)
 280c728:	10c00417 	ldw	r3,16(r2)
 280c72c:	e0bffe17 	ldw	r2,-8(fp)
 280c730:	1885883a 	add	r2,r3,r2
 280c734:	10801704 	addi	r2,r2,92
 280c738:	10800003 	ldbu	r2,0(r2)
 280c73c:	10c03fcc 	andi	r3,r2,255
 280c740:	2005883a 	mov	r2,r4
 280c744:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 280c748:	e0bffe17 	ldw	r2,-8(fp)
 280c74c:	10800417 	ldw	r2,16(r2)
 280c750:	10c00044 	addi	r3,r2,1
 280c754:	e0bffe17 	ldw	r2,-8(fp)
 280c758:	10c00415 	stw	r3,16(r2)
 280c75c:	e0bffe17 	ldw	r2,-8(fp)
 280c760:	10800417 	ldw	r2,16(r2)
 280c764:	10c00fcc 	andi	r3,r2,63
 280c768:	e0bffe17 	ldw	r2,-8(fp)
 280c76c:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 280c770:	e0bffe17 	ldw	r2,-8(fp)
 280c774:	10800117 	ldw	r2,4(r2)
 280c778:	10c01014 	ori	r3,r2,64
 280c77c:	e0bffe17 	ldw	r2,-8(fp)
 280c780:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 280c784:	00000f06 	br	280c7c4 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
 280c788:	e0bffe17 	ldw	r2,-8(fp)
 280c78c:	10800017 	ldw	r2,0(r2)
 280c790:	10800204 	addi	r2,r2,8
 280c794:	10800037 	ldwio	r2,0(r2)
 280c798:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 280c79c:	e0bfff17 	ldw	r2,-4(fp)
 280c7a0:	1082000c 	andi	r2,r2,2048
 280c7a4:	1004c03a 	cmpne	r2,r2,zero
 280c7a8:	1000061e 	bne	r2,zero,280c7c4 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 280c7ac:	e0bffe17 	ldw	r2,-8(fp)
 280c7b0:	10c00117 	ldw	r3,4(r2)
 280c7b4:	00bfefc4 	movi	r2,-65
 280c7b8:	1886703a 	and	r3,r3,r2
 280c7bc:	e0bffe17 	ldw	r2,-8(fp)
 280c7c0:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
 280c7c4:	e0bffe17 	ldw	r2,-8(fp)
 280c7c8:	10c00417 	ldw	r3,16(r2)
 280c7cc:	e0bffe17 	ldw	r2,-8(fp)
 280c7d0:	10800517 	ldw	r2,20(r2)
 280c7d4:	1880061e 	bne	r3,r2,280c7f0 <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 280c7d8:	e0bffe17 	ldw	r2,-8(fp)
 280c7dc:	10c00117 	ldw	r3,4(r2)
 280c7e0:	00beefc4 	movi	r2,-1089
 280c7e4:	1886703a 	and	r3,r3,r2
 280c7e8:	e0bffe17 	ldw	r2,-8(fp)
 280c7ec:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 280c7f0:	e0bffe17 	ldw	r2,-8(fp)
 280c7f4:	10800017 	ldw	r2,0(r2)
 280c7f8:	11000304 	addi	r4,r2,12
 280c7fc:	e0bffe17 	ldw	r2,-8(fp)
 280c800:	10800117 	ldw	r2,4(r2)
 280c804:	1007883a 	mov	r3,r2
 280c808:	2005883a 	mov	r2,r4
 280c80c:	10c00035 	stwio	r3,0(r2)
}
 280c810:	e037883a 	mov	sp,fp
 280c814:	df000017 	ldw	fp,0(sp)
 280c818:	dec00104 	addi	sp,sp,4
 280c81c:	f800283a 	ret

0280c820 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
 280c820:	defffc04 	addi	sp,sp,-16
 280c824:	df000315 	stw	fp,12(sp)
 280c828:	df000304 	addi	fp,sp,12
 280c82c:	e13ffd15 	stw	r4,-12(fp)
 280c830:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 280c834:	00000706 	br	280c854 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 280c838:	e0bffe17 	ldw	r2,-8(fp)
 280c83c:	1090000c 	andi	r2,r2,16384
 280c840:	1005003a 	cmpeq	r2,r2,zero
 280c844:	1000031e 	bne	r2,zero,280c854 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
 280c848:	00bffd44 	movi	r2,-11
 280c84c:	e0bfff15 	stw	r2,-4(fp)
 280c850:	00000606 	br	280c86c <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 280c854:	e0bffd17 	ldw	r2,-12(fp)
 280c858:	10c00417 	ldw	r3,16(r2)
 280c85c:	e0bffd17 	ldw	r2,-12(fp)
 280c860:	10800517 	ldw	r2,20(r2)
 280c864:	18bff41e 	bne	r3,r2,280c838 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 280c868:	e03fff15 	stw	zero,-4(fp)
 280c86c:	e0bfff17 	ldw	r2,-4(fp)
}
 280c870:	e037883a 	mov	sp,fp
 280c874:	df000017 	ldw	fp,0(sp)
 280c878:	dec00104 	addi	sp,sp,4
 280c87c:	f800283a 	ret

0280c880 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
 280c880:	defff004 	addi	sp,sp,-64
 280c884:	dfc00f15 	stw	ra,60(sp)
 280c888:	df000e15 	stw	fp,56(sp)
 280c88c:	df000e04 	addi	fp,sp,56
 280c890:	e13ffb15 	stw	r4,-20(fp)
 280c894:	e17ffc15 	stw	r5,-16(fp)
 280c898:	e1bffd15 	stw	r6,-12(fp)
 280c89c:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
 280c8a0:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
 280c8a4:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
 280c8a8:	e0bffe17 	ldw	r2,-8(fp)
 280c8ac:	1090000c 	andi	r2,r2,16384
 280c8b0:	1005003a 	cmpeq	r2,r2,zero
 280c8b4:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
 280c8b8:	e0bffb17 	ldw	r2,-20(fp)
 280c8bc:	10800217 	ldw	r2,8(r2)
 280c8c0:	10800044 	addi	r2,r2,1
 280c8c4:	10800fcc 	andi	r2,r2,63
 280c8c8:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 280c8cc:	00001906 	br	280c934 <altera_avalon_uart_read+0xb4>
    {
      count++;
 280c8d0:	e0bff617 	ldw	r2,-40(fp)
 280c8d4:	10800044 	addi	r2,r2,1
 280c8d8:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
 280c8dc:	e0bffb17 	ldw	r2,-20(fp)
 280c8e0:	10c00217 	ldw	r3,8(r2)
 280c8e4:	e0bffb17 	ldw	r2,-20(fp)
 280c8e8:	1885883a 	add	r2,r3,r2
 280c8ec:	10800704 	addi	r2,r2,28
 280c8f0:	10800003 	ldbu	r2,0(r2)
 280c8f4:	1007883a 	mov	r3,r2
 280c8f8:	e0bffc17 	ldw	r2,-16(fp)
 280c8fc:	10c00005 	stb	r3,0(r2)
 280c900:	e0bffc17 	ldw	r2,-16(fp)
 280c904:	10800044 	addi	r2,r2,1
 280c908:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
 280c90c:	e0bffb17 	ldw	r2,-20(fp)
 280c910:	10800217 	ldw	r2,8(r2)
 280c914:	10c00044 	addi	r3,r2,1
 280c918:	e0bffb17 	ldw	r2,-20(fp)
 280c91c:	10c00215 	stw	r3,8(r2)
 280c920:	e0bffb17 	ldw	r2,-20(fp)
 280c924:	10800217 	ldw	r2,8(r2)
 280c928:	10c00fcc 	andi	r3,r2,63
 280c92c:	e0bffb17 	ldw	r2,-20(fp)
 280c930:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 280c934:	e0fff617 	ldw	r3,-40(fp)
 280c938:	e0bffd17 	ldw	r2,-12(fp)
 280c93c:	1880050e 	bge	r3,r2,280c954 <altera_avalon_uart_read+0xd4>
 280c940:	e0bffb17 	ldw	r2,-20(fp)
 280c944:	10c00217 	ldw	r3,8(r2)
 280c948:	e0bffb17 	ldw	r2,-20(fp)
 280c94c:	10800317 	ldw	r2,12(r2)
 280c950:	18bfdf1e 	bne	r3,r2,280c8d0 <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
 280c954:	e0bff617 	ldw	r2,-40(fp)
 280c958:	1004c03a 	cmpne	r2,r2,zero
 280c95c:	1000271e 	bne	r2,zero,280c9fc <altera_avalon_uart_read+0x17c>
 280c960:	e0bffb17 	ldw	r2,-20(fp)
 280c964:	10c00217 	ldw	r3,8(r2)
 280c968:	e0bffb17 	ldw	r2,-20(fp)
 280c96c:	10800317 	ldw	r2,12(r2)
 280c970:	1880221e 	bne	r3,r2,280c9fc <altera_avalon_uart_read+0x17c>
    {
      if (!block)
 280c974:	e0bff917 	ldw	r2,-28(fp)
 280c978:	1004c03a 	cmpne	r2,r2,zero
 280c97c:	1000061e 	bne	r2,zero,280c998 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
 280c980:	280cab00 	call	280cab0 <alt_get_errno>
 280c984:	00c002c4 	movi	r3,11
 280c988:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
 280c98c:	00800044 	movi	r2,1
 280c990:	e0bff705 	stb	r2,-36(fp)
        break;
 280c994:	00001f06 	br	280ca14 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280c998:	0005303a 	rdctl	r2,status
 280c99c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280c9a0:	e0fff517 	ldw	r3,-44(fp)
 280c9a4:	00bfff84 	movi	r2,-2
 280c9a8:	1884703a 	and	r2,r3,r2
 280c9ac:	1001703a 	wrctl	status,r2
  
  return context;
 280c9b0:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
 280c9b4:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 280c9b8:	e0bffb17 	ldw	r2,-20(fp)
 280c9bc:	10800117 	ldw	r2,4(r2)
 280c9c0:	10c02014 	ori	r3,r2,128
 280c9c4:	e0bffb17 	ldw	r2,-20(fp)
 280c9c8:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 280c9cc:	e0bffb17 	ldw	r2,-20(fp)
 280c9d0:	10800017 	ldw	r2,0(r2)
 280c9d4:	11000304 	addi	r4,r2,12
 280c9d8:	e0bffb17 	ldw	r2,-20(fp)
 280c9dc:	10800117 	ldw	r2,4(r2)
 280c9e0:	1007883a 	mov	r3,r2
 280c9e4:	2005883a 	mov	r2,r4
 280c9e8:	10c00035 	stwio	r3,0(r2)
 280c9ec:	e0bffa17 	ldw	r2,-24(fp)
 280c9f0:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280c9f4:	e0bff417 	ldw	r2,-48(fp)
 280c9f8:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
 280c9fc:	e0bff617 	ldw	r2,-40(fp)
 280ca00:	1004c03a 	cmpne	r2,r2,zero
 280ca04:	1000031e 	bne	r2,zero,280ca14 <altera_avalon_uart_read+0x194>
 280ca08:	e0bffd17 	ldw	r2,-12(fp)
 280ca0c:	1004c03a 	cmpne	r2,r2,zero
 280ca10:	103fc81e 	bne	r2,zero,280c934 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280ca14:	0005303a 	rdctl	r2,status
 280ca18:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280ca1c:	e0fff317 	ldw	r3,-52(fp)
 280ca20:	00bfff84 	movi	r2,-2
 280ca24:	1884703a 	and	r2,r3,r2
 280ca28:	1001703a 	wrctl	status,r2
  
  return context;
 280ca2c:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
 280ca30:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 280ca34:	e0bffb17 	ldw	r2,-20(fp)
 280ca38:	10800117 	ldw	r2,4(r2)
 280ca3c:	10c02014 	ori	r3,r2,128
 280ca40:	e0bffb17 	ldw	r2,-20(fp)
 280ca44:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 280ca48:	e0bffb17 	ldw	r2,-20(fp)
 280ca4c:	10800017 	ldw	r2,0(r2)
 280ca50:	11000304 	addi	r4,r2,12
 280ca54:	e0bffb17 	ldw	r2,-20(fp)
 280ca58:	10800117 	ldw	r2,4(r2)
 280ca5c:	1007883a 	mov	r3,r2
 280ca60:	2005883a 	mov	r2,r4
 280ca64:	10c00035 	stwio	r3,0(r2)
 280ca68:	e0bffa17 	ldw	r2,-24(fp)
 280ca6c:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280ca70:	e0bff217 	ldw	r2,-56(fp)
 280ca74:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
 280ca78:	e0bff703 	ldbu	r2,-36(fp)
 280ca7c:	1005003a 	cmpeq	r2,r2,zero
 280ca80:	1000031e 	bne	r2,zero,280ca90 <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
 280ca84:	00bffd04 	movi	r2,-12
 280ca88:	e0bfff15 	stw	r2,-4(fp)
 280ca8c:	00000206 	br	280ca98 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
 280ca90:	e0bff617 	ldw	r2,-40(fp)
 280ca94:	e0bfff15 	stw	r2,-4(fp)
 280ca98:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 280ca9c:	e037883a 	mov	sp,fp
 280caa0:	dfc00117 	ldw	ra,4(sp)
 280caa4:	df000017 	ldw	fp,0(sp)
 280caa8:	dec00204 	addi	sp,sp,8
 280caac:	f800283a 	ret

0280cab0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 280cab0:	defffd04 	addi	sp,sp,-12
 280cab4:	dfc00215 	stw	ra,8(sp)
 280cab8:	df000115 	stw	fp,4(sp)
 280cabc:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 280cac0:	0080a074 	movhi	r2,641
 280cac4:	10806304 	addi	r2,r2,396
 280cac8:	10800017 	ldw	r2,0(r2)
 280cacc:	1005003a 	cmpeq	r2,r2,zero
 280cad0:	1000061e 	bne	r2,zero,280caec <alt_get_errno+0x3c>
 280cad4:	0080a074 	movhi	r2,641
 280cad8:	10806304 	addi	r2,r2,396
 280cadc:	10800017 	ldw	r2,0(r2)
 280cae0:	103ee83a 	callr	r2
 280cae4:	e0bfff15 	stw	r2,-4(fp)
 280cae8:	00000306 	br	280caf8 <alt_get_errno+0x48>
 280caec:	0080a074 	movhi	r2,641
 280caf0:	10877504 	addi	r2,r2,7636
 280caf4:	e0bfff15 	stw	r2,-4(fp)
 280caf8:	e0bfff17 	ldw	r2,-4(fp)
}
 280cafc:	e037883a 	mov	sp,fp
 280cb00:	dfc00117 	ldw	ra,4(sp)
 280cb04:	df000017 	ldw	fp,0(sp)
 280cb08:	dec00204 	addi	sp,sp,8
 280cb0c:	f800283a 	ret

0280cb10 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
 280cb10:	defff204 	addi	sp,sp,-56
 280cb14:	dfc00d15 	stw	ra,52(sp)
 280cb18:	df000c15 	stw	fp,48(sp)
 280cb1c:	df000c04 	addi	fp,sp,48
 280cb20:	e13ffc15 	stw	r4,-16(fp)
 280cb24:	e17ffd15 	stw	r5,-12(fp)
 280cb28:	e1bffe15 	stw	r6,-8(fp)
 280cb2c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
 280cb30:	e0bffe17 	ldw	r2,-8(fp)
 280cb34:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
 280cb38:	e0bfff17 	ldw	r2,-4(fp)
 280cb3c:	1090000c 	andi	r2,r2,16384
 280cb40:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 280cb44:	00004006 	br	280cc48 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 280cb48:	e0bffc17 	ldw	r2,-16(fp)
 280cb4c:	10800517 	ldw	r2,20(r2)
 280cb50:	10800044 	addi	r2,r2,1
 280cb54:	10800fcc 	andi	r2,r2,63
 280cb58:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
 280cb5c:	e0bffc17 	ldw	r2,-16(fp)
 280cb60:	10c00417 	ldw	r3,16(r2)
 280cb64:	e0bff917 	ldw	r2,-28(fp)
 280cb68:	1880251e 	bne	r3,r2,280cc00 <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
 280cb6c:	e0bffa17 	ldw	r2,-24(fp)
 280cb70:	1005003a 	cmpeq	r2,r2,zero
 280cb74:	1000051e 	bne	r2,zero,280cb8c <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
 280cb78:	280ccd80 	call	280ccd8 <alt_get_errno>
 280cb7c:	1007883a 	mov	r3,r2
 280cb80:	008002c4 	movi	r2,11
 280cb84:	18800015 	stw	r2,0(r3)
        break;
 280cb88:	00003206 	br	280cc54 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280cb8c:	0005303a 	rdctl	r2,status
 280cb90:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280cb94:	e0fff717 	ldw	r3,-36(fp)
 280cb98:	00bfff84 	movi	r2,-2
 280cb9c:	1884703a 	and	r2,r3,r2
 280cba0:	1001703a 	wrctl	status,r2
  
  return context;
 280cba4:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
 280cba8:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 280cbac:	e0bffc17 	ldw	r2,-16(fp)
 280cbb0:	10800117 	ldw	r2,4(r2)
 280cbb4:	10c11014 	ori	r3,r2,1088
 280cbb8:	e0bffc17 	ldw	r2,-16(fp)
 280cbbc:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 280cbc0:	e0bffc17 	ldw	r2,-16(fp)
 280cbc4:	10800017 	ldw	r2,0(r2)
 280cbc8:	11000304 	addi	r4,r2,12
 280cbcc:	e0bffc17 	ldw	r2,-16(fp)
 280cbd0:	10800117 	ldw	r2,4(r2)
 280cbd4:	1007883a 	mov	r3,r2
 280cbd8:	2005883a 	mov	r2,r4
 280cbdc:	10c00035 	stwio	r3,0(r2)
 280cbe0:	e0bffb17 	ldw	r2,-20(fp)
 280cbe4:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280cbe8:	e0bff617 	ldw	r2,-40(fp)
 280cbec:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
 280cbf0:	e0bffc17 	ldw	r2,-16(fp)
 280cbf4:	10c00417 	ldw	r3,16(r2)
 280cbf8:	e0bff917 	ldw	r2,-28(fp)
 280cbfc:	18bffc26 	beq	r3,r2,280cbf0 <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
 280cc00:	e0bff817 	ldw	r2,-32(fp)
 280cc04:	10bfffc4 	addi	r2,r2,-1
 280cc08:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 280cc0c:	e0bffc17 	ldw	r2,-16(fp)
 280cc10:	10c00517 	ldw	r3,20(r2)
 280cc14:	e0bffd17 	ldw	r2,-12(fp)
 280cc18:	10800003 	ldbu	r2,0(r2)
 280cc1c:	1009883a 	mov	r4,r2
 280cc20:	e0bffc17 	ldw	r2,-16(fp)
 280cc24:	1885883a 	add	r2,r3,r2
 280cc28:	10801704 	addi	r2,r2,92
 280cc2c:	11000005 	stb	r4,0(r2)
 280cc30:	e0bffd17 	ldw	r2,-12(fp)
 280cc34:	10800044 	addi	r2,r2,1
 280cc38:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
 280cc3c:	e0fffc17 	ldw	r3,-16(fp)
 280cc40:	e0bff917 	ldw	r2,-28(fp)
 280cc44:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 280cc48:	e0bff817 	ldw	r2,-32(fp)
 280cc4c:	1004c03a 	cmpne	r2,r2,zero
 280cc50:	103fbd1e 	bne	r2,zero,280cb48 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280cc54:	0005303a 	rdctl	r2,status
 280cc58:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280cc5c:	e0fff517 	ldw	r3,-44(fp)
 280cc60:	00bfff84 	movi	r2,-2
 280cc64:	1884703a 	and	r2,r3,r2
 280cc68:	1001703a 	wrctl	status,r2
  
  return context;
 280cc6c:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
 280cc70:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 280cc74:	e0bffc17 	ldw	r2,-16(fp)
 280cc78:	10800117 	ldw	r2,4(r2)
 280cc7c:	10c11014 	ori	r3,r2,1088
 280cc80:	e0bffc17 	ldw	r2,-16(fp)
 280cc84:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 280cc88:	e0bffc17 	ldw	r2,-16(fp)
 280cc8c:	10800017 	ldw	r2,0(r2)
 280cc90:	11000304 	addi	r4,r2,12
 280cc94:	e0bffc17 	ldw	r2,-16(fp)
 280cc98:	10800117 	ldw	r2,4(r2)
 280cc9c:	1007883a 	mov	r3,r2
 280cca0:	2005883a 	mov	r2,r4
 280cca4:	10c00035 	stwio	r3,0(r2)
 280cca8:	e0bffb17 	ldw	r2,-20(fp)
 280ccac:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280ccb0:	e0bff417 	ldw	r2,-48(fp)
 280ccb4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
 280ccb8:	e0fffe17 	ldw	r3,-8(fp)
 280ccbc:	e0bff817 	ldw	r2,-32(fp)
 280ccc0:	1885c83a 	sub	r2,r3,r2
}
 280ccc4:	e037883a 	mov	sp,fp
 280ccc8:	dfc00117 	ldw	ra,4(sp)
 280cccc:	df000017 	ldw	fp,0(sp)
 280ccd0:	dec00204 	addi	sp,sp,8
 280ccd4:	f800283a 	ret

0280ccd8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 280ccd8:	defffd04 	addi	sp,sp,-12
 280ccdc:	dfc00215 	stw	ra,8(sp)
 280cce0:	df000115 	stw	fp,4(sp)
 280cce4:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 280cce8:	0080a074 	movhi	r2,641
 280ccec:	10806304 	addi	r2,r2,396
 280ccf0:	10800017 	ldw	r2,0(r2)
 280ccf4:	1005003a 	cmpeq	r2,r2,zero
 280ccf8:	1000061e 	bne	r2,zero,280cd14 <alt_get_errno+0x3c>
 280ccfc:	0080a074 	movhi	r2,641
 280cd00:	10806304 	addi	r2,r2,396
 280cd04:	10800017 	ldw	r2,0(r2)
 280cd08:	103ee83a 	callr	r2
 280cd0c:	e0bfff15 	stw	r2,-4(fp)
 280cd10:	00000306 	br	280cd20 <alt_get_errno+0x48>
 280cd14:	0080a074 	movhi	r2,641
 280cd18:	10877504 	addi	r2,r2,7636
 280cd1c:	e0bfff15 	stw	r2,-4(fp)
 280cd20:	e0bfff17 	ldw	r2,-4(fp)
}
 280cd24:	e037883a 	mov	sp,fp
 280cd28:	dfc00117 	ldw	ra,4(sp)
 280cd2c:	df000017 	ldw	fp,0(sp)
 280cd30:	dec00204 	addi	sp,sp,8
 280cd34:	f800283a 	ret

0280cd38 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 280cd38:	defff404 	addi	sp,sp,-48
 280cd3c:	df000b15 	stw	fp,44(sp)
 280cd40:	df000b04 	addi	fp,sp,44
 280cd44:	e13ffb15 	stw	r4,-20(fp)
 280cd48:	e17ffc15 	stw	r5,-16(fp)
 280cd4c:	e1bffd15 	stw	r6,-12(fp)
 280cd50:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 280cd54:	e03ff915 	stw	zero,-28(fp)
 280cd58:	0080a074 	movhi	r2,641
 280cd5c:	10877a04 	addi	r2,r2,7656
 280cd60:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
 280cd64:	1005003a 	cmpeq	r2,r2,zero
 280cd68:	1000411e 	bne	r2,zero,280ce70 <alt_alarm_start+0x138>
  {
    if (alarm)
 280cd6c:	e0bffb17 	ldw	r2,-20(fp)
 280cd70:	1005003a 	cmpeq	r2,r2,zero
 280cd74:	10003b1e 	bne	r2,zero,280ce64 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
 280cd78:	e0fffb17 	ldw	r3,-20(fp)
 280cd7c:	e0bffd17 	ldw	r2,-12(fp)
 280cd80:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
 280cd84:	e0fffb17 	ldw	r3,-20(fp)
 280cd88:	e0bffe17 	ldw	r2,-8(fp)
 280cd8c:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280cd90:	0005303a 	rdctl	r2,status
 280cd94:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280cd98:	e0fff817 	ldw	r3,-32(fp)
 280cd9c:	00bfff84 	movi	r2,-2
 280cda0:	1884703a 	and	r2,r3,r2
 280cda4:	1001703a 	wrctl	status,r2
  
  return context;
 280cda8:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
 280cdac:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 280cdb0:	0080a074 	movhi	r2,641
 280cdb4:	10877b04 	addi	r2,r2,7660
 280cdb8:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
 280cdbc:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 280cdc0:	e0fffc17 	ldw	r3,-16(fp)
 280cdc4:	e0bff917 	ldw	r2,-28(fp)
 280cdc8:	1885883a 	add	r2,r3,r2
 280cdcc:	10c00044 	addi	r3,r2,1
 280cdd0:	e0bffb17 	ldw	r2,-20(fp)
 280cdd4:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 280cdd8:	e0bffb17 	ldw	r2,-20(fp)
 280cddc:	10c00217 	ldw	r3,8(r2)
 280cde0:	e0bff917 	ldw	r2,-28(fp)
 280cde4:	1880042e 	bgeu	r3,r2,280cdf8 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
 280cde8:	e0fffb17 	ldw	r3,-20(fp)
 280cdec:	00800044 	movi	r2,1
 280cdf0:	18800405 	stb	r2,16(r3)
 280cdf4:	00000206 	br	280ce00 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
 280cdf8:	e0bffb17 	ldw	r2,-20(fp)
 280cdfc:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 280ce00:	e0fffb17 	ldw	r3,-20(fp)
 280ce04:	0080a074 	movhi	r2,641
 280ce08:	10806a04 	addi	r2,r2,424
 280ce0c:	e0bff615 	stw	r2,-40(fp)
 280ce10:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 280ce14:	e0fff717 	ldw	r3,-36(fp)
 280ce18:	e0bff617 	ldw	r2,-40(fp)
 280ce1c:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 280ce20:	e0bff617 	ldw	r2,-40(fp)
 280ce24:	10c00017 	ldw	r3,0(r2)
 280ce28:	e0bff717 	ldw	r2,-36(fp)
 280ce2c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 280ce30:	e0bff617 	ldw	r2,-40(fp)
 280ce34:	10c00017 	ldw	r3,0(r2)
 280ce38:	e0bff717 	ldw	r2,-36(fp)
 280ce3c:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 280ce40:	e0fff617 	ldw	r3,-40(fp)
 280ce44:	e0bff717 	ldw	r2,-36(fp)
 280ce48:	18800015 	stw	r2,0(r3)
 280ce4c:	e0bffa17 	ldw	r2,-24(fp)
 280ce50:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280ce54:	e0bff517 	ldw	r2,-44(fp)
 280ce58:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 280ce5c:	e03fff15 	stw	zero,-4(fp)
 280ce60:	00000506 	br	280ce78 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
 280ce64:	00bffa84 	movi	r2,-22
 280ce68:	e0bfff15 	stw	r2,-4(fp)
 280ce6c:	00000206 	br	280ce78 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
 280ce70:	00bfde84 	movi	r2,-134
 280ce74:	e0bfff15 	stw	r2,-4(fp)
 280ce78:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 280ce7c:	e037883a 	mov	sp,fp
 280ce80:	df000017 	ldw	fp,0(sp)
 280ce84:	dec00104 	addi	sp,sp,4
 280ce88:	f800283a 	ret

0280ce8c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 280ce8c:	deffff04 	addi	sp,sp,-4
 280ce90:	df000015 	stw	fp,0(sp)
 280ce94:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 280ce98:	e037883a 	mov	sp,fp
 280ce9c:	df000017 	ldw	fp,0(sp)
 280cea0:	dec00104 	addi	sp,sp,4
 280cea4:	f800283a 	ret

0280cea8 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 280cea8:	defff904 	addi	sp,sp,-28
 280ceac:	dfc00615 	stw	ra,24(sp)
 280ceb0:	df000515 	stw	fp,20(sp)
 280ceb4:	df000504 	addi	fp,sp,20
 280ceb8:	e13ffd15 	stw	r4,-12(fp)
 280cebc:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 280cec0:	e0bffd17 	ldw	r2,-12(fp)
 280cec4:	1005003a 	cmpeq	r2,r2,zero
 280cec8:	1000041e 	bne	r2,zero,280cedc <alt_dev_llist_insert+0x34>
 280cecc:	e0bffd17 	ldw	r2,-12(fp)
 280ced0:	10800217 	ldw	r2,8(r2)
 280ced4:	1004c03a 	cmpne	r2,r2,zero
 280ced8:	1000071e 	bne	r2,zero,280cef8 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
 280cedc:	280cf5c0 	call	280cf5c <alt_get_errno>
 280cee0:	1007883a 	mov	r3,r2
 280cee4:	00800584 	movi	r2,22
 280cee8:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 280ceec:	00bffa84 	movi	r2,-22
 280cef0:	e0bfff15 	stw	r2,-4(fp)
 280cef4:	00001306 	br	280cf44 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 280cef8:	e0fffd17 	ldw	r3,-12(fp)
 280cefc:	e0bffe17 	ldw	r2,-8(fp)
 280cf00:	e0bffb15 	stw	r2,-20(fp)
 280cf04:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 280cf08:	e0fffc17 	ldw	r3,-16(fp)
 280cf0c:	e0bffb17 	ldw	r2,-20(fp)
 280cf10:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 280cf14:	e0bffb17 	ldw	r2,-20(fp)
 280cf18:	10c00017 	ldw	r3,0(r2)
 280cf1c:	e0bffc17 	ldw	r2,-16(fp)
 280cf20:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 280cf24:	e0bffb17 	ldw	r2,-20(fp)
 280cf28:	10c00017 	ldw	r3,0(r2)
 280cf2c:	e0bffc17 	ldw	r2,-16(fp)
 280cf30:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 280cf34:	e0fffb17 	ldw	r3,-20(fp)
 280cf38:	e0bffc17 	ldw	r2,-16(fp)
 280cf3c:	18800015 	stw	r2,0(r3)

  return 0;  
 280cf40:	e03fff15 	stw	zero,-4(fp)
 280cf44:	e0bfff17 	ldw	r2,-4(fp)
}
 280cf48:	e037883a 	mov	sp,fp
 280cf4c:	dfc00117 	ldw	ra,4(sp)
 280cf50:	df000017 	ldw	fp,0(sp)
 280cf54:	dec00204 	addi	sp,sp,8
 280cf58:	f800283a 	ret

0280cf5c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 280cf5c:	defffd04 	addi	sp,sp,-12
 280cf60:	dfc00215 	stw	ra,8(sp)
 280cf64:	df000115 	stw	fp,4(sp)
 280cf68:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 280cf6c:	0080a074 	movhi	r2,641
 280cf70:	10806304 	addi	r2,r2,396
 280cf74:	10800017 	ldw	r2,0(r2)
 280cf78:	1005003a 	cmpeq	r2,r2,zero
 280cf7c:	1000061e 	bne	r2,zero,280cf98 <alt_get_errno+0x3c>
 280cf80:	0080a074 	movhi	r2,641
 280cf84:	10806304 	addi	r2,r2,396
 280cf88:	10800017 	ldw	r2,0(r2)
 280cf8c:	103ee83a 	callr	r2
 280cf90:	e0bfff15 	stw	r2,-4(fp)
 280cf94:	00000306 	br	280cfa4 <alt_get_errno+0x48>
 280cf98:	0080a074 	movhi	r2,641
 280cf9c:	10877504 	addi	r2,r2,7636
 280cfa0:	e0bfff15 	stw	r2,-4(fp)
 280cfa4:	e0bfff17 	ldw	r2,-4(fp)
}
 280cfa8:	e037883a 	mov	sp,fp
 280cfac:	dfc00117 	ldw	ra,4(sp)
 280cfb0:	df000017 	ldw	fp,0(sp)
 280cfb4:	dec00204 	addi	sp,sp,8
 280cfb8:	f800283a 	ret

0280cfbc <alt_dma_rxchan_open>:
 *
 * The return value will be NULL on failure, and non-NULL otherwise. 
 */

alt_dma_rxchan alt_dma_rxchan_open (const char* name)
{
 280cfbc:	defffc04 	addi	sp,sp,-16
 280cfc0:	dfc00315 	stw	ra,12(sp)
 280cfc4:	df000215 	stw	fp,8(sp)
 280cfc8:	df000204 	addi	fp,sp,8
 280cfcc:	e13fff15 	stw	r4,-4(fp)
  alt_dma_rxchan dev;

  dev = (alt_dma_rxchan) alt_find_dev (name, &alt_dma_rxchan_list);
 280cfd0:	e13fff17 	ldw	r4,-4(fp)
 280cfd4:	d1600e04 	addi	r5,gp,-32712
 280cfd8:	280d1f40 	call	280d1f4 <alt_find_dev>
 280cfdc:	e0bffe15 	stw	r2,-8(fp)

  if (!dev)
 280cfe0:	e0bffe17 	ldw	r2,-8(fp)
 280cfe4:	1004c03a 	cmpne	r2,r2,zero
 280cfe8:	1000041e 	bne	r2,zero,280cffc <alt_dma_rxchan_open+0x40>
  {
    ALT_ERRNO = ENODEV;
 280cfec:	280d0140 	call	280d014 <alt_get_errno>
 280cff0:	1007883a 	mov	r3,r2
 280cff4:	008004c4 	movi	r2,19
 280cff8:	18800015 	stw	r2,0(r3)
  }

  return dev;
 280cffc:	e0bffe17 	ldw	r2,-8(fp)
}
 280d000:	e037883a 	mov	sp,fp
 280d004:	dfc00117 	ldw	ra,4(sp)
 280d008:	df000017 	ldw	fp,0(sp)
 280d00c:	dec00204 	addi	sp,sp,8
 280d010:	f800283a 	ret

0280d014 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 280d014:	defffd04 	addi	sp,sp,-12
 280d018:	dfc00215 	stw	ra,8(sp)
 280d01c:	df000115 	stw	fp,4(sp)
 280d020:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 280d024:	0080a074 	movhi	r2,641
 280d028:	10806304 	addi	r2,r2,396
 280d02c:	10800017 	ldw	r2,0(r2)
 280d030:	1005003a 	cmpeq	r2,r2,zero
 280d034:	1000061e 	bne	r2,zero,280d050 <alt_get_errno+0x3c>
 280d038:	0080a074 	movhi	r2,641
 280d03c:	10806304 	addi	r2,r2,396
 280d040:	10800017 	ldw	r2,0(r2)
 280d044:	103ee83a 	callr	r2
 280d048:	e0bfff15 	stw	r2,-4(fp)
 280d04c:	00000306 	br	280d05c <alt_get_errno+0x48>
 280d050:	0080a074 	movhi	r2,641
 280d054:	10877504 	addi	r2,r2,7636
 280d058:	e0bfff15 	stw	r2,-4(fp)
 280d05c:	e0bfff17 	ldw	r2,-4(fp)
}
 280d060:	e037883a 	mov	sp,fp
 280d064:	dfc00117 	ldw	ra,4(sp)
 280d068:	df000017 	ldw	fp,0(sp)
 280d06c:	dec00204 	addi	sp,sp,8
 280d070:	f800283a 	ret

0280d074 <alt_dma_txchan_open>:
 *
 * The return value will be NULL on failure, and non-NULL otherwise. 
 */

alt_dma_txchan alt_dma_txchan_open (const char* name)
{
 280d074:	defffc04 	addi	sp,sp,-16
 280d078:	dfc00315 	stw	ra,12(sp)
 280d07c:	df000215 	stw	fp,8(sp)
 280d080:	df000204 	addi	fp,sp,8
 280d084:	e13fff15 	stw	r4,-4(fp)
  alt_dma_txchan dev;

  dev = (alt_dma_txchan) alt_find_dev (name, &alt_dma_txchan_list);
 280d088:	e13fff17 	ldw	r4,-4(fp)
 280d08c:	d1601004 	addi	r5,gp,-32704
 280d090:	280d1f40 	call	280d1f4 <alt_find_dev>
 280d094:	e0bffe15 	stw	r2,-8(fp)

  if (!dev)
 280d098:	e0bffe17 	ldw	r2,-8(fp)
 280d09c:	1004c03a 	cmpne	r2,r2,zero
 280d0a0:	1000041e 	bne	r2,zero,280d0b4 <alt_dma_txchan_open+0x40>
  {
    ALT_ERRNO = ENODEV;
 280d0a4:	280d0cc0 	call	280d0cc <alt_get_errno>
 280d0a8:	1007883a 	mov	r3,r2
 280d0ac:	008004c4 	movi	r2,19
 280d0b0:	18800015 	stw	r2,0(r3)
  }

  return dev;
 280d0b4:	e0bffe17 	ldw	r2,-8(fp)
}
 280d0b8:	e037883a 	mov	sp,fp
 280d0bc:	dfc00117 	ldw	ra,4(sp)
 280d0c0:	df000017 	ldw	fp,0(sp)
 280d0c4:	dec00204 	addi	sp,sp,8
 280d0c8:	f800283a 	ret

0280d0cc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 280d0cc:	defffd04 	addi	sp,sp,-12
 280d0d0:	dfc00215 	stw	ra,8(sp)
 280d0d4:	df000115 	stw	fp,4(sp)
 280d0d8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 280d0dc:	0080a074 	movhi	r2,641
 280d0e0:	10806304 	addi	r2,r2,396
 280d0e4:	10800017 	ldw	r2,0(r2)
 280d0e8:	1005003a 	cmpeq	r2,r2,zero
 280d0ec:	1000061e 	bne	r2,zero,280d108 <alt_get_errno+0x3c>
 280d0f0:	0080a074 	movhi	r2,641
 280d0f4:	10806304 	addi	r2,r2,396
 280d0f8:	10800017 	ldw	r2,0(r2)
 280d0fc:	103ee83a 	callr	r2
 280d100:	e0bfff15 	stw	r2,-4(fp)
 280d104:	00000306 	br	280d114 <alt_get_errno+0x48>
 280d108:	0080a074 	movhi	r2,641
 280d10c:	10877504 	addi	r2,r2,7636
 280d110:	e0bfff15 	stw	r2,-4(fp)
 280d114:	e0bfff17 	ldw	r2,-4(fp)
}
 280d118:	e037883a 	mov	sp,fp
 280d11c:	dfc00117 	ldw	ra,4(sp)
 280d120:	df000017 	ldw	fp,0(sp)
 280d124:	dec00204 	addi	sp,sp,8
 280d128:	f800283a 	ret

0280d12c <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 280d12c:	defffd04 	addi	sp,sp,-12
 280d130:	dfc00215 	stw	ra,8(sp)
 280d134:	df000115 	stw	fp,4(sp)
 280d138:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 280d13c:	00bfff04 	movi	r2,-4
 280d140:	00c0a074 	movhi	r3,641
 280d144:	18f85904 	addi	r3,r3,-7836
 280d148:	1885883a 	add	r2,r3,r2
 280d14c:	e0bfff15 	stw	r2,-4(fp)
 280d150:	00000606 	br	280d16c <_do_ctors+0x40>
        (*ctor) (); 
 280d154:	e0bfff17 	ldw	r2,-4(fp)
 280d158:	10800017 	ldw	r2,0(r2)
 280d15c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 280d160:	e0bfff17 	ldw	r2,-4(fp)
 280d164:	10bfff04 	addi	r2,r2,-4
 280d168:	e0bfff15 	stw	r2,-4(fp)
 280d16c:	e0ffff17 	ldw	r3,-4(fp)
 280d170:	0080a074 	movhi	r2,641
 280d174:	10b85804 	addi	r2,r2,-7840
 280d178:	18bff62e 	bgeu	r3,r2,280d154 <_do_ctors+0x28>
        (*ctor) (); 
}
 280d17c:	e037883a 	mov	sp,fp
 280d180:	dfc00117 	ldw	ra,4(sp)
 280d184:	df000017 	ldw	fp,0(sp)
 280d188:	dec00204 	addi	sp,sp,8
 280d18c:	f800283a 	ret

0280d190 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 280d190:	defffd04 	addi	sp,sp,-12
 280d194:	dfc00215 	stw	ra,8(sp)
 280d198:	df000115 	stw	fp,4(sp)
 280d19c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 280d1a0:	00bfff04 	movi	r2,-4
 280d1a4:	00c0a074 	movhi	r3,641
 280d1a8:	18f85904 	addi	r3,r3,-7836
 280d1ac:	1885883a 	add	r2,r3,r2
 280d1b0:	e0bfff15 	stw	r2,-4(fp)
 280d1b4:	00000606 	br	280d1d0 <_do_dtors+0x40>
        (*dtor) (); 
 280d1b8:	e0bfff17 	ldw	r2,-4(fp)
 280d1bc:	10800017 	ldw	r2,0(r2)
 280d1c0:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 280d1c4:	e0bfff17 	ldw	r2,-4(fp)
 280d1c8:	10bfff04 	addi	r2,r2,-4
 280d1cc:	e0bfff15 	stw	r2,-4(fp)
 280d1d0:	e0ffff17 	ldw	r3,-4(fp)
 280d1d4:	0080a074 	movhi	r2,641
 280d1d8:	10b85904 	addi	r2,r2,-7836
 280d1dc:	18bff62e 	bgeu	r3,r2,280d1b8 <_do_dtors+0x28>
        (*dtor) (); 
}
 280d1e0:	e037883a 	mov	sp,fp
 280d1e4:	dfc00117 	ldw	ra,4(sp)
 280d1e8:	df000017 	ldw	fp,0(sp)
 280d1ec:	dec00204 	addi	sp,sp,8
 280d1f0:	f800283a 	ret

0280d1f4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 280d1f4:	defff904 	addi	sp,sp,-28
 280d1f8:	dfc00615 	stw	ra,24(sp)
 280d1fc:	df000515 	stw	fp,20(sp)
 280d200:	df000504 	addi	fp,sp,20
 280d204:	e13ffd15 	stw	r4,-12(fp)
 280d208:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
 280d20c:	e0bffe17 	ldw	r2,-8(fp)
 280d210:	10800017 	ldw	r2,0(r2)
 280d214:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 280d218:	e13ffd17 	ldw	r4,-12(fp)
 280d21c:	280052c0 	call	280052c <strlen>
 280d220:	10800044 	addi	r2,r2,1
 280d224:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 280d228:	00000d06 	br	280d260 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 280d22c:	e0bffc17 	ldw	r2,-16(fp)
 280d230:	11000217 	ldw	r4,8(r2)
 280d234:	e1bffb17 	ldw	r6,-20(fp)
 280d238:	e17ffd17 	ldw	r5,-12(fp)
 280d23c:	280dda40 	call	280dda4 <memcmp>
 280d240:	1004c03a 	cmpne	r2,r2,zero
 280d244:	1000031e 	bne	r2,zero,280d254 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 280d248:	e0bffc17 	ldw	r2,-16(fp)
 280d24c:	e0bfff15 	stw	r2,-4(fp)
 280d250:	00000706 	br	280d270 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 280d254:	e0bffc17 	ldw	r2,-16(fp)
 280d258:	10800017 	ldw	r2,0(r2)
 280d25c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 280d260:	e0fffe17 	ldw	r3,-8(fp)
 280d264:	e0bffc17 	ldw	r2,-16(fp)
 280d268:	10fff01e 	bne	r2,r3,280d22c <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 280d26c:	e03fff15 	stw	zero,-4(fp)
 280d270:	e0bfff17 	ldw	r2,-4(fp)
}
 280d274:	e037883a 	mov	sp,fp
 280d278:	dfc00117 	ldw	ra,4(sp)
 280d27c:	df000017 	ldw	fp,0(sp)
 280d280:	dec00204 	addi	sp,sp,8
 280d284:	f800283a 	ret

0280d288 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 280d288:	deffff04 	addi	sp,sp,-4
 280d28c:	df000015 	stw	fp,0(sp)
 280d290:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 280d294:	e037883a 	mov	sp,fp
 280d298:	df000017 	ldw	fp,0(sp)
 280d29c:	dec00104 	addi	sp,sp,4
 280d2a0:	f800283a 	ret

0280d2a4 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 280d2a4:	defff904 	addi	sp,sp,-28
 280d2a8:	dfc00615 	stw	ra,24(sp)
 280d2ac:	df000515 	stw	fp,20(sp)
 280d2b0:	df000504 	addi	fp,sp,20
 280d2b4:	e13ffc15 	stw	r4,-16(fp)
 280d2b8:	e17ffd15 	stw	r5,-12(fp)
 280d2bc:	e1bffe15 	stw	r6,-8(fp)
 280d2c0:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 280d2c4:	e0800217 	ldw	r2,8(fp)
 280d2c8:	d8800015 	stw	r2,0(sp)
 280d2cc:	e13ffc17 	ldw	r4,-16(fp)
 280d2d0:	e17ffd17 	ldw	r5,-12(fp)
 280d2d4:	e1bffe17 	ldw	r6,-8(fp)
 280d2d8:	e1ffff17 	ldw	r7,-4(fp)
 280d2dc:	280d4780 	call	280d478 <alt_iic_isr_register>
}  
 280d2e0:	e037883a 	mov	sp,fp
 280d2e4:	dfc00117 	ldw	ra,4(sp)
 280d2e8:	df000017 	ldw	fp,0(sp)
 280d2ec:	dec00204 	addi	sp,sp,8
 280d2f0:	f800283a 	ret

0280d2f4 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 280d2f4:	defff904 	addi	sp,sp,-28
 280d2f8:	df000615 	stw	fp,24(sp)
 280d2fc:	df000604 	addi	fp,sp,24
 280d300:	e13ffe15 	stw	r4,-8(fp)
 280d304:	e17fff15 	stw	r5,-4(fp)
 280d308:	e0bfff17 	ldw	r2,-4(fp)
 280d30c:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280d310:	0005303a 	rdctl	r2,status
 280d314:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280d318:	e0fffb17 	ldw	r3,-20(fp)
 280d31c:	00bfff84 	movi	r2,-2
 280d320:	1884703a 	and	r2,r3,r2
 280d324:	1001703a 	wrctl	status,r2
  
  return context;
 280d328:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 280d32c:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
 280d330:	e0fffc17 	ldw	r3,-16(fp)
 280d334:	00800044 	movi	r2,1
 280d338:	10c4983a 	sll	r2,r2,r3
 280d33c:	1007883a 	mov	r3,r2
 280d340:	0080a074 	movhi	r2,641
 280d344:	10877604 	addi	r2,r2,7640
 280d348:	10800017 	ldw	r2,0(r2)
 280d34c:	1886b03a 	or	r3,r3,r2
 280d350:	0080a074 	movhi	r2,641
 280d354:	10877604 	addi	r2,r2,7640
 280d358:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 280d35c:	0080a074 	movhi	r2,641
 280d360:	10877604 	addi	r2,r2,7640
 280d364:	10800017 	ldw	r2,0(r2)
 280d368:	100170fa 	wrctl	ienable,r2
 280d36c:	e0bffd17 	ldw	r2,-12(fp)
 280d370:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280d374:	e0bffa17 	ldw	r2,-24(fp)
 280d378:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 280d37c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
 280d380:	e037883a 	mov	sp,fp
 280d384:	df000017 	ldw	fp,0(sp)
 280d388:	dec00104 	addi	sp,sp,4
 280d38c:	f800283a 	ret

0280d390 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 280d390:	defff904 	addi	sp,sp,-28
 280d394:	df000615 	stw	fp,24(sp)
 280d398:	df000604 	addi	fp,sp,24
 280d39c:	e13ffe15 	stw	r4,-8(fp)
 280d3a0:	e17fff15 	stw	r5,-4(fp)
 280d3a4:	e0bfff17 	ldw	r2,-4(fp)
 280d3a8:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280d3ac:	0005303a 	rdctl	r2,status
 280d3b0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280d3b4:	e0fffb17 	ldw	r3,-20(fp)
 280d3b8:	00bfff84 	movi	r2,-2
 280d3bc:	1884703a 	and	r2,r3,r2
 280d3c0:	1001703a 	wrctl	status,r2
  
  return context;
 280d3c4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 280d3c8:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
 280d3cc:	e0fffc17 	ldw	r3,-16(fp)
 280d3d0:	00800044 	movi	r2,1
 280d3d4:	10c4983a 	sll	r2,r2,r3
 280d3d8:	0084303a 	nor	r2,zero,r2
 280d3dc:	1007883a 	mov	r3,r2
 280d3e0:	0080a074 	movhi	r2,641
 280d3e4:	10877604 	addi	r2,r2,7640
 280d3e8:	10800017 	ldw	r2,0(r2)
 280d3ec:	1886703a 	and	r3,r3,r2
 280d3f0:	0080a074 	movhi	r2,641
 280d3f4:	10877604 	addi	r2,r2,7640
 280d3f8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 280d3fc:	0080a074 	movhi	r2,641
 280d400:	10877604 	addi	r2,r2,7640
 280d404:	10800017 	ldw	r2,0(r2)
 280d408:	100170fa 	wrctl	ienable,r2
 280d40c:	e0bffd17 	ldw	r2,-12(fp)
 280d410:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280d414:	e0bffa17 	ldw	r2,-24(fp)
 280d418:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 280d41c:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
 280d420:	e037883a 	mov	sp,fp
 280d424:	df000017 	ldw	fp,0(sp)
 280d428:	dec00104 	addi	sp,sp,4
 280d42c:	f800283a 	ret

0280d430 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 280d430:	defffc04 	addi	sp,sp,-16
 280d434:	df000315 	stw	fp,12(sp)
 280d438:	df000304 	addi	fp,sp,12
 280d43c:	e13ffe15 	stw	r4,-8(fp)
 280d440:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 280d444:	000530fa 	rdctl	r2,ienable
 280d448:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 280d44c:	e0ffff17 	ldw	r3,-4(fp)
 280d450:	00800044 	movi	r2,1
 280d454:	10c4983a 	sll	r2,r2,r3
 280d458:	1007883a 	mov	r3,r2
 280d45c:	e0bffd17 	ldw	r2,-12(fp)
 280d460:	1884703a 	and	r2,r3,r2
 280d464:	1004c03a 	cmpne	r2,r2,zero
}
 280d468:	e037883a 	mov	sp,fp
 280d46c:	df000017 	ldw	fp,0(sp)
 280d470:	dec00104 	addi	sp,sp,4
 280d474:	f800283a 	ret

0280d478 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 280d478:	defff404 	addi	sp,sp,-48
 280d47c:	dfc00b15 	stw	ra,44(sp)
 280d480:	df000a15 	stw	fp,40(sp)
 280d484:	df000a04 	addi	fp,sp,40
 280d488:	e13ffb15 	stw	r4,-20(fp)
 280d48c:	e17ffc15 	stw	r5,-16(fp)
 280d490:	e1bffd15 	stw	r6,-12(fp)
 280d494:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
 280d498:	00bffa84 	movi	r2,-22
 280d49c:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 280d4a0:	e0bffc17 	ldw	r2,-16(fp)
 280d4a4:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 280d4a8:	e0bff917 	ldw	r2,-28(fp)
 280d4ac:	10800808 	cmpgei	r2,r2,32
 280d4b0:	1000291e 	bne	r2,zero,280d558 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280d4b4:	0005303a 	rdctl	r2,status
 280d4b8:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280d4bc:	e0fff717 	ldw	r3,-36(fp)
 280d4c0:	00bfff84 	movi	r2,-2
 280d4c4:	1884703a 	and	r2,r3,r2
 280d4c8:	1001703a 	wrctl	status,r2
  
  return context;
 280d4cc:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 280d4d0:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
 280d4d4:	e0bff917 	ldw	r2,-28(fp)
 280d4d8:	00c0a074 	movhi	r3,641
 280d4dc:	18c78604 	addi	r3,r3,7704
 280d4e0:	100490fa 	slli	r2,r2,3
 280d4e4:	10c7883a 	add	r3,r2,r3
 280d4e8:	e0bffd17 	ldw	r2,-12(fp)
 280d4ec:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
 280d4f0:	e0bff917 	ldw	r2,-28(fp)
 280d4f4:	00c0a074 	movhi	r3,641
 280d4f8:	18c78604 	addi	r3,r3,7704
 280d4fc:	100490fa 	slli	r2,r2,3
 280d500:	10c5883a 	add	r2,r2,r3
 280d504:	10c00104 	addi	r3,r2,4
 280d508:	e0bffe17 	ldw	r2,-8(fp)
 280d50c:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 280d510:	e0bffd17 	ldw	r2,-12(fp)
 280d514:	1005003a 	cmpeq	r2,r2,zero
 280d518:	1000051e 	bne	r2,zero,280d530 <alt_iic_isr_register+0xb8>
 280d51c:	e17ff917 	ldw	r5,-28(fp)
 280d520:	e13ffb17 	ldw	r4,-20(fp)
 280d524:	280d2f40 	call	280d2f4 <alt_ic_irq_enable>
 280d528:	e0bfff15 	stw	r2,-4(fp)
 280d52c:	00000406 	br	280d540 <alt_iic_isr_register+0xc8>
 280d530:	e17ff917 	ldw	r5,-28(fp)
 280d534:	e13ffb17 	ldw	r4,-20(fp)
 280d538:	280d3900 	call	280d390 <alt_ic_irq_disable>
 280d53c:	e0bfff15 	stw	r2,-4(fp)
 280d540:	e0bfff17 	ldw	r2,-4(fp)
 280d544:	e0bffa15 	stw	r2,-24(fp)
 280d548:	e0bff817 	ldw	r2,-32(fp)
 280d54c:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280d550:	e0bff617 	ldw	r2,-40(fp)
 280d554:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 280d558:	e0bffa17 	ldw	r2,-24(fp)
}
 280d55c:	e037883a 	mov	sp,fp
 280d560:	dfc00117 	ldw	ra,4(sp)
 280d564:	df000017 	ldw	fp,0(sp)
 280d568:	dec00204 	addi	sp,sp,8
 280d56c:	f800283a 	ret

0280d570 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 280d570:	defff804 	addi	sp,sp,-32
 280d574:	dfc00715 	stw	ra,28(sp)
 280d578:	df000615 	stw	fp,24(sp)
 280d57c:	dc000515 	stw	r16,20(sp)
 280d580:	df000504 	addi	fp,sp,20
 280d584:	e13ffc15 	stw	r4,-16(fp)
 280d588:	e17ffd15 	stw	r5,-12(fp)
 280d58c:	e1bffe15 	stw	r6,-8(fp)
 280d590:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 280d594:	e13ffd17 	ldw	r4,-12(fp)
 280d598:	e17ffe17 	ldw	r5,-8(fp)
 280d59c:	e1bfff17 	ldw	r6,-4(fp)
 280d5a0:	280d7b80 	call	280d7b8 <open>
 280d5a4:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 280d5a8:	e0bffb17 	ldw	r2,-20(fp)
 280d5ac:	1004803a 	cmplt	r2,r2,zero
 280d5b0:	10001f1e 	bne	r2,zero,280d630 <alt_open_fd+0xc0>
  {
    fd->dev      = alt_fd_list[old].dev;
 280d5b4:	e13ffb17 	ldw	r4,-20(fp)
 280d5b8:	0400a074 	movhi	r16,641
 280d5bc:	843b7804 	addi	r16,r16,-4640
 280d5c0:	01400304 	movi	r5,12
 280d5c4:	280977c0 	call	280977c <__mulsi3>
 280d5c8:	1405883a 	add	r2,r2,r16
 280d5cc:	10c00017 	ldw	r3,0(r2)
 280d5d0:	e0bffc17 	ldw	r2,-16(fp)
 280d5d4:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 280d5d8:	e13ffb17 	ldw	r4,-20(fp)
 280d5dc:	0400a074 	movhi	r16,641
 280d5e0:	843b7804 	addi	r16,r16,-4640
 280d5e4:	01400304 	movi	r5,12
 280d5e8:	280977c0 	call	280977c <__mulsi3>
 280d5ec:	1405883a 	add	r2,r2,r16
 280d5f0:	10800104 	addi	r2,r2,4
 280d5f4:	10c00017 	ldw	r3,0(r2)
 280d5f8:	e0bffc17 	ldw	r2,-16(fp)
 280d5fc:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 280d600:	e13ffb17 	ldw	r4,-20(fp)
 280d604:	0400a074 	movhi	r16,641
 280d608:	843b7804 	addi	r16,r16,-4640
 280d60c:	01400304 	movi	r5,12
 280d610:	280977c0 	call	280977c <__mulsi3>
 280d614:	1405883a 	add	r2,r2,r16
 280d618:	10800204 	addi	r2,r2,8
 280d61c:	10c00017 	ldw	r3,0(r2)
 280d620:	e0bffc17 	ldw	r2,-16(fp)
 280d624:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 280d628:	e13ffb17 	ldw	r4,-20(fp)
 280d62c:	280a8840 	call	280a884 <alt_release_fd>
  }
} 
 280d630:	e037883a 	mov	sp,fp
 280d634:	dfc00217 	ldw	ra,8(sp)
 280d638:	df000117 	ldw	fp,4(sp)
 280d63c:	dc000017 	ldw	r16,0(sp)
 280d640:	dec00304 	addi	sp,sp,12
 280d644:	f800283a 	ret

0280d648 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 280d648:	defffb04 	addi	sp,sp,-20
 280d64c:	dfc00415 	stw	ra,16(sp)
 280d650:	df000315 	stw	fp,12(sp)
 280d654:	df000304 	addi	fp,sp,12
 280d658:	e13ffd15 	stw	r4,-12(fp)
 280d65c:	e17ffe15 	stw	r5,-8(fp)
 280d660:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 280d664:	0100a074 	movhi	r4,641
 280d668:	213b7b04 	addi	r4,r4,-4628
 280d66c:	e17ffd17 	ldw	r5,-12(fp)
 280d670:	01800044 	movi	r6,1
 280d674:	01c07fc4 	movi	r7,511
 280d678:	280d5700 	call	280d570 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 280d67c:	0100a074 	movhi	r4,641
 280d680:	213b7804 	addi	r4,r4,-4640
 280d684:	e17ffe17 	ldw	r5,-8(fp)
 280d688:	000d883a 	mov	r6,zero
 280d68c:	01c07fc4 	movi	r7,511
 280d690:	280d5700 	call	280d570 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 280d694:	0100a074 	movhi	r4,641
 280d698:	213b7e04 	addi	r4,r4,-4616
 280d69c:	e17fff17 	ldw	r5,-4(fp)
 280d6a0:	01800044 	movi	r6,1
 280d6a4:	01c07fc4 	movi	r7,511
 280d6a8:	280d5700 	call	280d570 <alt_open_fd>
}  
 280d6ac:	e037883a 	mov	sp,fp
 280d6b0:	dfc00117 	ldw	ra,4(sp)
 280d6b4:	df000017 	ldw	fp,0(sp)
 280d6b8:	dec00204 	addi	sp,sp,8
 280d6bc:	f800283a 	ret

0280d6c0 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 280d6c0:	defffa04 	addi	sp,sp,-24
 280d6c4:	dfc00515 	stw	ra,20(sp)
 280d6c8:	df000415 	stw	fp,16(sp)
 280d6cc:	dc000315 	stw	r16,12(sp)
 280d6d0:	df000304 	addi	fp,sp,12
 280d6d4:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 280d6d8:	e0bffe17 	ldw	r2,-8(fp)
 280d6dc:	10800217 	ldw	r2,8(r2)
 280d6e0:	10d00034 	orhi	r3,r2,16384
 280d6e4:	e0bffe17 	ldw	r2,-8(fp)
 280d6e8:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 280d6ec:	e03ffd15 	stw	zero,-12(fp)
 280d6f0:	00002306 	br	280d780 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 280d6f4:	e13ffd17 	ldw	r4,-12(fp)
 280d6f8:	0400a074 	movhi	r16,641
 280d6fc:	843b7804 	addi	r16,r16,-4640
 280d700:	01400304 	movi	r5,12
 280d704:	280977c0 	call	280977c <__mulsi3>
 280d708:	1405883a 	add	r2,r2,r16
 280d70c:	10c00017 	ldw	r3,0(r2)
 280d710:	e0bffe17 	ldw	r2,-8(fp)
 280d714:	10800017 	ldw	r2,0(r2)
 280d718:	1880161e 	bne	r3,r2,280d774 <alt_file_locked+0xb4>
 280d71c:	e13ffd17 	ldw	r4,-12(fp)
 280d720:	0400a074 	movhi	r16,641
 280d724:	843b7804 	addi	r16,r16,-4640
 280d728:	01400304 	movi	r5,12
 280d72c:	280977c0 	call	280977c <__mulsi3>
 280d730:	1405883a 	add	r2,r2,r16
 280d734:	10800204 	addi	r2,r2,8
 280d738:	10800017 	ldw	r2,0(r2)
 280d73c:	1004403a 	cmpge	r2,r2,zero
 280d740:	10000c1e 	bne	r2,zero,280d774 <alt_file_locked+0xb4>
 280d744:	e13ffd17 	ldw	r4,-12(fp)
 280d748:	01400304 	movi	r5,12
 280d74c:	280977c0 	call	280977c <__mulsi3>
 280d750:	1007883a 	mov	r3,r2
 280d754:	0080a074 	movhi	r2,641
 280d758:	10bb7804 	addi	r2,r2,-4640
 280d75c:	1887883a 	add	r3,r3,r2
 280d760:	e0bffe17 	ldw	r2,-8(fp)
 280d764:	18800326 	beq	r3,r2,280d774 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 280d768:	00bffcc4 	movi	r2,-13
 280d76c:	e0bfff15 	stw	r2,-4(fp)
 280d770:	00000a06 	br	280d79c <alt_file_locked+0xdc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 280d774:	e0bffd17 	ldw	r2,-12(fp)
 280d778:	10800044 	addi	r2,r2,1
 280d77c:	e0bffd15 	stw	r2,-12(fp)
 280d780:	0080a074 	movhi	r2,641
 280d784:	10806204 	addi	r2,r2,392
 280d788:	10800017 	ldw	r2,0(r2)
 280d78c:	1007883a 	mov	r3,r2
 280d790:	e0bffd17 	ldw	r2,-12(fp)
 280d794:	18bfd72e 	bgeu	r3,r2,280d6f4 <alt_file_locked+0x34>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 280d798:	e03fff15 	stw	zero,-4(fp)
 280d79c:	e0bfff17 	ldw	r2,-4(fp)
}
 280d7a0:	e037883a 	mov	sp,fp
 280d7a4:	dfc00217 	ldw	ra,8(sp)
 280d7a8:	df000117 	ldw	fp,4(sp)
 280d7ac:	dc000017 	ldw	r16,0(sp)
 280d7b0:	dec00304 	addi	sp,sp,12
 280d7b4:	f800283a 	ret

0280d7b8 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 280d7b8:	defff404 	addi	sp,sp,-48
 280d7bc:	dfc00b15 	stw	ra,44(sp)
 280d7c0:	df000a15 	stw	fp,40(sp)
 280d7c4:	df000a04 	addi	fp,sp,40
 280d7c8:	e13ffb15 	stw	r4,-20(fp)
 280d7cc:	e17ffc15 	stw	r5,-16(fp)
 280d7d0:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 280d7d4:	00bfffc4 	movi	r2,-1
 280d7d8:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
 280d7dc:	00bffb44 	movi	r2,-19
 280d7e0:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
 280d7e4:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 280d7e8:	e13ffb17 	ldw	r4,-20(fp)
 280d7ec:	0140a074 	movhi	r5,641
 280d7f0:	29406004 	addi	r5,r5,384
 280d7f4:	280d1f40 	call	280d1f4 <alt_find_dev>
 280d7f8:	e0bffa15 	stw	r2,-24(fp)
 280d7fc:	e0bffa17 	ldw	r2,-24(fp)
 280d800:	1004c03a 	cmpne	r2,r2,zero
 280d804:	1000051e 	bne	r2,zero,280d81c <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 280d808:	e13ffb17 	ldw	r4,-20(fp)
 280d80c:	280db680 	call	280db68 <alt_find_file>
 280d810:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
 280d814:	00800044 	movi	r2,1
 280d818:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 280d81c:	e0bffa17 	ldw	r2,-24(fp)
 280d820:	1005003a 	cmpeq	r2,r2,zero
 280d824:	1000311e 	bne	r2,zero,280d8ec <open+0x134>
  {
    if ((index = alt_get_fd (dev)) < 0)
 280d828:	e13ffa17 	ldw	r4,-24(fp)
 280d82c:	280dc880 	call	280dc88 <alt_get_fd>
 280d830:	e0bff815 	stw	r2,-32(fp)
 280d834:	e0bff817 	ldw	r2,-32(fp)
 280d838:	1004403a 	cmpge	r2,r2,zero
 280d83c:	1000031e 	bne	r2,zero,280d84c <open+0x94>
    {
      status = index;
 280d840:	e0bff817 	ldw	r2,-32(fp)
 280d844:	e0bff715 	stw	r2,-36(fp)
 280d848:	00002a06 	br	280d8f4 <open+0x13c>
    }
    else
    {
      fd = &alt_fd_list[index];
 280d84c:	e13ff817 	ldw	r4,-32(fp)
 280d850:	01400304 	movi	r5,12
 280d854:	280977c0 	call	280977c <__mulsi3>
 280d858:	1007883a 	mov	r3,r2
 280d85c:	0080a074 	movhi	r2,641
 280d860:	10bb7804 	addi	r2,r2,-4640
 280d864:	1885883a 	add	r2,r3,r2
 280d868:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 280d86c:	e0fffc17 	ldw	r3,-16(fp)
 280d870:	00900034 	movhi	r2,16384
 280d874:	10bfffc4 	addi	r2,r2,-1
 280d878:	1886703a 	and	r3,r3,r2
 280d87c:	e0bff917 	ldw	r2,-28(fp)
 280d880:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 280d884:	e0bff617 	ldw	r2,-40(fp)
 280d888:	1004c03a 	cmpne	r2,r2,zero
 280d88c:	1000061e 	bne	r2,zero,280d8a8 <open+0xf0>
 280d890:	e13ff917 	ldw	r4,-28(fp)
 280d894:	280d6c00 	call	280d6c0 <alt_file_locked>
 280d898:	e0bff715 	stw	r2,-36(fp)
 280d89c:	e0bff717 	ldw	r2,-36(fp)
 280d8a0:	1004803a 	cmplt	r2,r2,zero
 280d8a4:	1000131e 	bne	r2,zero,280d8f4 <open+0x13c>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 280d8a8:	e0bffa17 	ldw	r2,-24(fp)
 280d8ac:	10800317 	ldw	r2,12(r2)
 280d8b0:	1005003a 	cmpeq	r2,r2,zero
 280d8b4:	1000091e 	bne	r2,zero,280d8dc <open+0x124>
 280d8b8:	e0bffa17 	ldw	r2,-24(fp)
 280d8bc:	10800317 	ldw	r2,12(r2)
 280d8c0:	e13ff917 	ldw	r4,-28(fp)
 280d8c4:	e17ffb17 	ldw	r5,-20(fp)
 280d8c8:	e1bffc17 	ldw	r6,-16(fp)
 280d8cc:	e1fffd17 	ldw	r7,-12(fp)
 280d8d0:	103ee83a 	callr	r2
 280d8d4:	e0bfff15 	stw	r2,-4(fp)
 280d8d8:	00000106 	br	280d8e0 <open+0x128>
 280d8dc:	e03fff15 	stw	zero,-4(fp)
 280d8e0:	e0bfff17 	ldw	r2,-4(fp)
 280d8e4:	e0bff715 	stw	r2,-36(fp)
 280d8e8:	00000206 	br	280d8f4 <open+0x13c>
      }
    }
  }
  else
  {
    status = -ENODEV;
 280d8ec:	00bffb44 	movi	r2,-19
 280d8f0:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 280d8f4:	e0bff717 	ldw	r2,-36(fp)
 280d8f8:	1004403a 	cmpge	r2,r2,zero
 280d8fc:	1000091e 	bne	r2,zero,280d924 <open+0x16c>
  {
    alt_release_fd (index);  
 280d900:	e13ff817 	ldw	r4,-32(fp)
 280d904:	280a8840 	call	280a884 <alt_release_fd>
    ALT_ERRNO = -status;
 280d908:	280d9440 	call	280d944 <alt_get_errno>
 280d90c:	e0fff717 	ldw	r3,-36(fp)
 280d910:	00c7c83a 	sub	r3,zero,r3
 280d914:	10c00015 	stw	r3,0(r2)
    return -1;
 280d918:	00bfffc4 	movi	r2,-1
 280d91c:	e0bffe15 	stw	r2,-8(fp)
 280d920:	00000206 	br	280d92c <open+0x174>
  }
  
  /* return the reference upon success */

  return index;
 280d924:	e0bff817 	ldw	r2,-32(fp)
 280d928:	e0bffe15 	stw	r2,-8(fp)
 280d92c:	e0bffe17 	ldw	r2,-8(fp)
}
 280d930:	e037883a 	mov	sp,fp
 280d934:	dfc00117 	ldw	ra,4(sp)
 280d938:	df000017 	ldw	fp,0(sp)
 280d93c:	dec00204 	addi	sp,sp,8
 280d940:	f800283a 	ret

0280d944 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 280d944:	defffd04 	addi	sp,sp,-12
 280d948:	dfc00215 	stw	ra,8(sp)
 280d94c:	df000115 	stw	fp,4(sp)
 280d950:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 280d954:	0080a074 	movhi	r2,641
 280d958:	10806304 	addi	r2,r2,396
 280d95c:	10800017 	ldw	r2,0(r2)
 280d960:	1005003a 	cmpeq	r2,r2,zero
 280d964:	1000061e 	bne	r2,zero,280d980 <alt_get_errno+0x3c>
 280d968:	0080a074 	movhi	r2,641
 280d96c:	10806304 	addi	r2,r2,396
 280d970:	10800017 	ldw	r2,0(r2)
 280d974:	103ee83a 	callr	r2
 280d978:	e0bfff15 	stw	r2,-4(fp)
 280d97c:	00000306 	br	280d98c <alt_get_errno+0x48>
 280d980:	0080a074 	movhi	r2,641
 280d984:	10877504 	addi	r2,r2,7636
 280d988:	e0bfff15 	stw	r2,-4(fp)
 280d98c:	e0bfff17 	ldw	r2,-4(fp)
}
 280d990:	e037883a 	mov	sp,fp
 280d994:	dfc00117 	ldw	ra,4(sp)
 280d998:	df000017 	ldw	fp,0(sp)
 280d99c:	dec00204 	addi	sp,sp,8
 280d9a0:	f800283a 	ret

0280d9a4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 280d9a4:	defffa04 	addi	sp,sp,-24
 280d9a8:	df000515 	stw	fp,20(sp)
 280d9ac:	df000504 	addi	fp,sp,20
 280d9b0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 280d9b4:	0005303a 	rdctl	r2,status
 280d9b8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 280d9bc:	e0fffd17 	ldw	r3,-12(fp)
 280d9c0:	00bfff84 	movi	r2,-2
 280d9c4:	1884703a 	and	r2,r3,r2
 280d9c8:	1001703a 	wrctl	status,r2
  
  return context;
 280d9cc:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 280d9d0:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
 280d9d4:	e0bfff17 	ldw	r2,-4(fp)
 280d9d8:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 280d9dc:	e0bffc17 	ldw	r2,-16(fp)
 280d9e0:	10c00017 	ldw	r3,0(r2)
 280d9e4:	e0bffc17 	ldw	r2,-16(fp)
 280d9e8:	10800117 	ldw	r2,4(r2)
 280d9ec:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
 280d9f0:	e0bffc17 	ldw	r2,-16(fp)
 280d9f4:	10c00117 	ldw	r3,4(r2)
 280d9f8:	e0bffc17 	ldw	r2,-16(fp)
 280d9fc:	10800017 	ldw	r2,0(r2)
 280da00:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 280da04:	e0fffc17 	ldw	r3,-16(fp)
 280da08:	e0bffc17 	ldw	r2,-16(fp)
 280da0c:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
 280da10:	e0fffc17 	ldw	r3,-16(fp)
 280da14:	e0bffc17 	ldw	r2,-16(fp)
 280da18:	18800015 	stw	r2,0(r3)
 280da1c:	e0bffe17 	ldw	r2,-8(fp)
 280da20:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 280da24:	e0bffb17 	ldw	r2,-20(fp)
 280da28:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 280da2c:	e037883a 	mov	sp,fp
 280da30:	df000017 	ldw	fp,0(sp)
 280da34:	dec00104 	addi	sp,sp,4
 280da38:	f800283a 	ret

0280da3c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 280da3c:	defffb04 	addi	sp,sp,-20
 280da40:	dfc00415 	stw	ra,16(sp)
 280da44:	df000315 	stw	fp,12(sp)
 280da48:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 280da4c:	d0a01217 	ldw	r2,-32696(gp)
 280da50:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 280da54:	d0a72317 	ldw	r2,-25460(gp)
 280da58:	10800044 	addi	r2,r2,1
 280da5c:	d0a72315 	stw	r2,-25460(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 280da60:	00003106 	br	280db28 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
 280da64:	e0bffe17 	ldw	r2,-8(fp)
 280da68:	10800017 	ldw	r2,0(r2)
 280da6c:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 280da70:	e0bffe17 	ldw	r2,-8(fp)
 280da74:	10800403 	ldbu	r2,16(r2)
 280da78:	10803fcc 	andi	r2,r2,255
 280da7c:	1005003a 	cmpeq	r2,r2,zero
 280da80:	1000051e 	bne	r2,zero,280da98 <alt_tick+0x5c>
 280da84:	d0a72317 	ldw	r2,-25460(gp)
 280da88:	1004c03a 	cmpne	r2,r2,zero
 280da8c:	1000021e 	bne	r2,zero,280da98 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
 280da90:	e0bffe17 	ldw	r2,-8(fp)
 280da94:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 280da98:	e0bffe17 	ldw	r2,-8(fp)
 280da9c:	10c00217 	ldw	r3,8(r2)
 280daa0:	d0a72317 	ldw	r2,-25460(gp)
 280daa4:	10c01e36 	bltu	r2,r3,280db20 <alt_tick+0xe4>
 280daa8:	e0bffe17 	ldw	r2,-8(fp)
 280daac:	10800403 	ldbu	r2,16(r2)
 280dab0:	10803fcc 	andi	r2,r2,255
 280dab4:	1004c03a 	cmpne	r2,r2,zero
 280dab8:	1000191e 	bne	r2,zero,280db20 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
 280dabc:	e0bffe17 	ldw	r2,-8(fp)
 280dac0:	10c00317 	ldw	r3,12(r2)
 280dac4:	e0bffe17 	ldw	r2,-8(fp)
 280dac8:	11000517 	ldw	r4,20(r2)
 280dacc:	183ee83a 	callr	r3
 280dad0:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 280dad4:	e0bffd17 	ldw	r2,-12(fp)
 280dad8:	1004c03a 	cmpne	r2,r2,zero
 280dadc:	1000031e 	bne	r2,zero,280daec <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
 280dae0:	e13ffe17 	ldw	r4,-8(fp)
 280dae4:	280d9a40 	call	280d9a4 <alt_alarm_stop>
 280dae8:	00000d06 	br	280db20 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
 280daec:	e0bffe17 	ldw	r2,-8(fp)
 280daf0:	10c00217 	ldw	r3,8(r2)
 280daf4:	e0bffd17 	ldw	r2,-12(fp)
 280daf8:	1887883a 	add	r3,r3,r2
 280dafc:	e0bffe17 	ldw	r2,-8(fp)
 280db00:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 280db04:	e0bffe17 	ldw	r2,-8(fp)
 280db08:	10c00217 	ldw	r3,8(r2)
 280db0c:	d0a72317 	ldw	r2,-25460(gp)
 280db10:	1880032e 	bgeu	r3,r2,280db20 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
 280db14:	e0fffe17 	ldw	r3,-8(fp)
 280db18:	00800044 	movi	r2,1
 280db1c:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
 280db20:	e0bfff17 	ldw	r2,-4(fp)
 280db24:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 280db28:	d0e01204 	addi	r3,gp,-32696
 280db2c:	e0bffe17 	ldw	r2,-8(fp)
 280db30:	10ffcc1e 	bne	r2,r3,280da64 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 280db34:	e037883a 	mov	sp,fp
 280db38:	dfc00117 	ldw	ra,4(sp)
 280db3c:	df000017 	ldw	fp,0(sp)
 280db40:	dec00204 	addi	sp,sp,8
 280db44:	f800283a 	ret

0280db48 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
 280db48:	deffff04 	addi	sp,sp,-4
 280db4c:	df000015 	stw	fp,0(sp)
 280db50:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 280db54:	000170fa 	wrctl	ienable,zero
}
 280db58:	e037883a 	mov	sp,fp
 280db5c:	df000017 	ldw	fp,0(sp)
 280db60:	dec00104 	addi	sp,sp,4
 280db64:	f800283a 	ret

0280db68 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 280db68:	defffa04 	addi	sp,sp,-24
 280db6c:	dfc00515 	stw	ra,20(sp)
 280db70:	df000415 	stw	fp,16(sp)
 280db74:	df000404 	addi	fp,sp,16
 280db78:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 280db7c:	0080a074 	movhi	r2,641
 280db80:	10805e04 	addi	r2,r2,376
 280db84:	10800017 	ldw	r2,0(r2)
 280db88:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 280db8c:	00003306 	br	280dc5c <alt_find_file+0xf4>
  {
    len = strlen(next->name);
 280db90:	e0bffd17 	ldw	r2,-12(fp)
 280db94:	11000217 	ldw	r4,8(r2)
 280db98:	280052c0 	call	280052c <strlen>
 280db9c:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
 280dba0:	e0bffd17 	ldw	r2,-12(fp)
 280dba4:	10c00217 	ldw	r3,8(r2)
 280dba8:	e0bffc17 	ldw	r2,-16(fp)
 280dbac:	1885883a 	add	r2,r3,r2
 280dbb0:	10bfffc4 	addi	r2,r2,-1
 280dbb4:	10800003 	ldbu	r2,0(r2)
 280dbb8:	10803fcc 	andi	r2,r2,255
 280dbbc:	1080201c 	xori	r2,r2,128
 280dbc0:	10bfe004 	addi	r2,r2,-128
 280dbc4:	10800bd8 	cmpnei	r2,r2,47
 280dbc8:	1000031e 	bne	r2,zero,280dbd8 <alt_find_file+0x70>
    {
      len -= 1;
 280dbcc:	e0bffc17 	ldw	r2,-16(fp)
 280dbd0:	10bfffc4 	addi	r2,r2,-1
 280dbd4:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 280dbd8:	e0bffc17 	ldw	r2,-16(fp)
 280dbdc:	1007883a 	mov	r3,r2
 280dbe0:	e0bffe17 	ldw	r2,-8(fp)
 280dbe4:	1885883a 	add	r2,r3,r2
 280dbe8:	10800003 	ldbu	r2,0(r2)
 280dbec:	10803fcc 	andi	r2,r2,255
 280dbf0:	1080201c 	xori	r2,r2,128
 280dbf4:	10bfe004 	addi	r2,r2,-128
 280dbf8:	10800be0 	cmpeqi	r2,r2,47
 280dbfc:	10000a1e 	bne	r2,zero,280dc28 <alt_find_file+0xc0>
 280dc00:	e0bffc17 	ldw	r2,-16(fp)
 280dc04:	1007883a 	mov	r3,r2
 280dc08:	e0bffe17 	ldw	r2,-8(fp)
 280dc0c:	1885883a 	add	r2,r3,r2
 280dc10:	10800003 	ldbu	r2,0(r2)
 280dc14:	10803fcc 	andi	r2,r2,255
 280dc18:	1080201c 	xori	r2,r2,128
 280dc1c:	10bfe004 	addi	r2,r2,-128
 280dc20:	1004c03a 	cmpne	r2,r2,zero
 280dc24:	10000a1e 	bne	r2,zero,280dc50 <alt_find_file+0xe8>
 280dc28:	e0bffd17 	ldw	r2,-12(fp)
 280dc2c:	11000217 	ldw	r4,8(r2)
 280dc30:	e1bffc17 	ldw	r6,-16(fp)
 280dc34:	e17ffe17 	ldw	r5,-8(fp)
 280dc38:	280dda40 	call	280dda4 <memcmp>
 280dc3c:	1004c03a 	cmpne	r2,r2,zero
 280dc40:	1000031e 	bne	r2,zero,280dc50 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 280dc44:	e0bffd17 	ldw	r2,-12(fp)
 280dc48:	e0bfff15 	stw	r2,-4(fp)
 280dc4c:	00000806 	br	280dc70 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
 280dc50:	e0bffd17 	ldw	r2,-12(fp)
 280dc54:	10800017 	ldw	r2,0(r2)
 280dc58:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 280dc5c:	00c0a074 	movhi	r3,641
 280dc60:	18c05e04 	addi	r3,r3,376
 280dc64:	e0bffd17 	ldw	r2,-12(fp)
 280dc68:	10ffc91e 	bne	r2,r3,280db90 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 280dc6c:	e03fff15 	stw	zero,-4(fp)
 280dc70:	e0bfff17 	ldw	r2,-4(fp)
}
 280dc74:	e037883a 	mov	sp,fp
 280dc78:	dfc00117 	ldw	ra,4(sp)
 280dc7c:	df000017 	ldw	fp,0(sp)
 280dc80:	dec00204 	addi	sp,sp,8
 280dc84:	f800283a 	ret

0280dc88 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 280dc88:	defffa04 	addi	sp,sp,-24
 280dc8c:	dfc00515 	stw	ra,20(sp)
 280dc90:	df000415 	stw	fp,16(sp)
 280dc94:	dc000315 	stw	r16,12(sp)
 280dc98:	df000304 	addi	fp,sp,12
 280dc9c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 280dca0:	00bffa04 	movi	r2,-24
 280dca4:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 280dca8:	e03ffe15 	stw	zero,-8(fp)
 280dcac:	00002006 	br	280dd30 <alt_get_fd+0xa8>
  {
    if (!alt_fd_list[i].dev)
 280dcb0:	e13ffe17 	ldw	r4,-8(fp)
 280dcb4:	0400a074 	movhi	r16,641
 280dcb8:	843b7804 	addi	r16,r16,-4640
 280dcbc:	01400304 	movi	r5,12
 280dcc0:	280977c0 	call	280977c <__mulsi3>
 280dcc4:	1405883a 	add	r2,r2,r16
 280dcc8:	10800017 	ldw	r2,0(r2)
 280dccc:	1004c03a 	cmpne	r2,r2,zero
 280dcd0:	1000141e 	bne	r2,zero,280dd24 <alt_get_fd+0x9c>
    {
      alt_fd_list[i].dev = dev;
 280dcd4:	e13ffe17 	ldw	r4,-8(fp)
 280dcd8:	0400a074 	movhi	r16,641
 280dcdc:	843b7804 	addi	r16,r16,-4640
 280dce0:	01400304 	movi	r5,12
 280dce4:	280977c0 	call	280977c <__mulsi3>
 280dce8:	1407883a 	add	r3,r2,r16
 280dcec:	e0bfff17 	ldw	r2,-4(fp)
 280dcf0:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
 280dcf4:	0080a074 	movhi	r2,641
 280dcf8:	10806204 	addi	r2,r2,392
 280dcfc:	10c00017 	ldw	r3,0(r2)
 280dd00:	e0bffe17 	ldw	r2,-8(fp)
 280dd04:	1880040e 	bge	r3,r2,280dd18 <alt_get_fd+0x90>
      {
        alt_max_fd = i;
 280dd08:	00c0a074 	movhi	r3,641
 280dd0c:	18c06204 	addi	r3,r3,392
 280dd10:	e0bffe17 	ldw	r2,-8(fp)
 280dd14:	18800015 	stw	r2,0(r3)
      }
      rc = i;
 280dd18:	e0bffe17 	ldw	r2,-8(fp)
 280dd1c:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 280dd20:	00000606 	br	280dd3c <alt_get_fd+0xb4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 280dd24:	e0bffe17 	ldw	r2,-8(fp)
 280dd28:	10800044 	addi	r2,r2,1
 280dd2c:	e0bffe15 	stw	r2,-8(fp)
 280dd30:	e0bffe17 	ldw	r2,-8(fp)
 280dd34:	10800810 	cmplti	r2,r2,32
 280dd38:	103fdd1e 	bne	r2,zero,280dcb0 <alt_get_fd+0x28>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 280dd3c:	e0bffd17 	ldw	r2,-12(fp)
}
 280dd40:	e037883a 	mov	sp,fp
 280dd44:	dfc00217 	ldw	ra,8(sp)
 280dd48:	df000117 	ldw	fp,4(sp)
 280dd4c:	dc000017 	ldw	r16,0(sp)
 280dd50:	dec00304 	addi	sp,sp,12
 280dd54:	f800283a 	ret

0280dd58 <atexit>:
 280dd58:	200b883a 	mov	r5,r4
 280dd5c:	000d883a 	mov	r6,zero
 280dd60:	0009883a 	mov	r4,zero
 280dd64:	000f883a 	mov	r7,zero
 280dd68:	280de181 	jmpi	280de18 <__register_exitproc>

0280dd6c <exit>:
 280dd6c:	defffe04 	addi	sp,sp,-8
 280dd70:	000b883a 	mov	r5,zero
 280dd74:	dc000015 	stw	r16,0(sp)
 280dd78:	dfc00115 	stw	ra,4(sp)
 280dd7c:	2021883a 	mov	r16,r4
 280dd80:	280df500 	call	280df50 <__call_exitprocs>
 280dd84:	0080a074 	movhi	r2,641
 280dd88:	10805904 	addi	r2,r2,356
 280dd8c:	11000017 	ldw	r4,0(r2)
 280dd90:	20800f17 	ldw	r2,60(r4)
 280dd94:	10000126 	beq	r2,zero,280dd9c <exit+0x30>
 280dd98:	103ee83a 	callr	r2
 280dd9c:	8009883a 	mov	r4,r16
 280dda0:	280e1400 	call	280e140 <_exit>

0280dda4 <memcmp>:
 280dda4:	00c000c4 	movi	r3,3
 280dda8:	1980032e 	bgeu	r3,r6,280ddb8 <memcmp+0x14>
 280ddac:	2144b03a 	or	r2,r4,r5
 280ddb0:	10c4703a 	and	r2,r2,r3
 280ddb4:	10000f26 	beq	r2,zero,280ddf4 <memcmp+0x50>
 280ddb8:	31ffffc4 	addi	r7,r6,-1
 280ddbc:	3000061e 	bne	r6,zero,280ddd8 <memcmp+0x34>
 280ddc0:	00000a06 	br	280ddec <memcmp+0x48>
 280ddc4:	39ffffc4 	addi	r7,r7,-1
 280ddc8:	00bfffc4 	movi	r2,-1
 280ddcc:	21000044 	addi	r4,r4,1
 280ddd0:	29400044 	addi	r5,r5,1
 280ddd4:	38800526 	beq	r7,r2,280ddec <memcmp+0x48>
 280ddd8:	20c00003 	ldbu	r3,0(r4)
 280dddc:	28800003 	ldbu	r2,0(r5)
 280dde0:	18bff826 	beq	r3,r2,280ddc4 <memcmp+0x20>
 280dde4:	1885c83a 	sub	r2,r3,r2
 280dde8:	f800283a 	ret
 280ddec:	0005883a 	mov	r2,zero
 280ddf0:	f800283a 	ret
 280ddf4:	180f883a 	mov	r7,r3
 280ddf8:	20c00017 	ldw	r3,0(r4)
 280ddfc:	28800017 	ldw	r2,0(r5)
 280de00:	18bfed1e 	bne	r3,r2,280ddb8 <memcmp+0x14>
 280de04:	31bfff04 	addi	r6,r6,-4
 280de08:	21000104 	addi	r4,r4,4
 280de0c:	29400104 	addi	r5,r5,4
 280de10:	39bff936 	bltu	r7,r6,280ddf8 <memcmp+0x54>
 280de14:	003fe806 	br	280ddb8 <memcmp+0x14>

0280de18 <__register_exitproc>:
 280de18:	defffa04 	addi	sp,sp,-24
 280de1c:	0080a074 	movhi	r2,641
 280de20:	10805904 	addi	r2,r2,356
 280de24:	dc000015 	stw	r16,0(sp)
 280de28:	14000017 	ldw	r16,0(r2)
 280de2c:	dd000415 	stw	r20,16(sp)
 280de30:	2829883a 	mov	r20,r5
 280de34:	81405217 	ldw	r5,328(r16)
 280de38:	dcc00315 	stw	r19,12(sp)
 280de3c:	dc800215 	stw	r18,8(sp)
 280de40:	dc400115 	stw	r17,4(sp)
 280de44:	dfc00515 	stw	ra,20(sp)
 280de48:	2023883a 	mov	r17,r4
 280de4c:	3027883a 	mov	r19,r6
 280de50:	3825883a 	mov	r18,r7
 280de54:	28002526 	beq	r5,zero,280deec <__register_exitproc+0xd4>
 280de58:	29000117 	ldw	r4,4(r5)
 280de5c:	008007c4 	movi	r2,31
 280de60:	11002716 	blt	r2,r4,280df00 <__register_exitproc+0xe8>
 280de64:	8800101e 	bne	r17,zero,280dea8 <__register_exitproc+0x90>
 280de68:	2105883a 	add	r2,r4,r4
 280de6c:	1085883a 	add	r2,r2,r2
 280de70:	20c00044 	addi	r3,r4,1
 280de74:	1145883a 	add	r2,r2,r5
 280de78:	0009883a 	mov	r4,zero
 280de7c:	15000215 	stw	r20,8(r2)
 280de80:	28c00115 	stw	r3,4(r5)
 280de84:	2005883a 	mov	r2,r4
 280de88:	dfc00517 	ldw	ra,20(sp)
 280de8c:	dd000417 	ldw	r20,16(sp)
 280de90:	dcc00317 	ldw	r19,12(sp)
 280de94:	dc800217 	ldw	r18,8(sp)
 280de98:	dc400117 	ldw	r17,4(sp)
 280de9c:	dc000017 	ldw	r16,0(sp)
 280dea0:	dec00604 	addi	sp,sp,24
 280dea4:	f800283a 	ret
 280dea8:	29802204 	addi	r6,r5,136
 280deac:	00800044 	movi	r2,1
 280deb0:	110e983a 	sll	r7,r2,r4
 280deb4:	30c04017 	ldw	r3,256(r6)
 280deb8:	2105883a 	add	r2,r4,r4
 280debc:	1085883a 	add	r2,r2,r2
 280dec0:	1185883a 	add	r2,r2,r6
 280dec4:	19c6b03a 	or	r3,r3,r7
 280dec8:	14802015 	stw	r18,128(r2)
 280decc:	14c00015 	stw	r19,0(r2)
 280ded0:	00800084 	movi	r2,2
 280ded4:	30c04015 	stw	r3,256(r6)
 280ded8:	88bfe31e 	bne	r17,r2,280de68 <__register_exitproc+0x50>
 280dedc:	30804117 	ldw	r2,260(r6)
 280dee0:	11c4b03a 	or	r2,r2,r7
 280dee4:	30804115 	stw	r2,260(r6)
 280dee8:	003fdf06 	br	280de68 <__register_exitproc+0x50>
 280deec:	0080a074 	movhi	r2,641
 280def0:	1087c604 	addi	r2,r2,7960
 280def4:	100b883a 	mov	r5,r2
 280def8:	80805215 	stw	r2,328(r16)
 280defc:	003fd606 	br	280de58 <__register_exitproc+0x40>
 280df00:	00800034 	movhi	r2,0
 280df04:	10800004 	addi	r2,r2,0
 280df08:	1000021e 	bne	r2,zero,280df14 <__register_exitproc+0xfc>
 280df0c:	013fffc4 	movi	r4,-1
 280df10:	003fdc06 	br	280de84 <__register_exitproc+0x6c>
 280df14:	01006404 	movi	r4,400
 280df18:	103ee83a 	callr	r2
 280df1c:	1007883a 	mov	r3,r2
 280df20:	103ffa26 	beq	r2,zero,280df0c <__register_exitproc+0xf4>
 280df24:	80805217 	ldw	r2,328(r16)
 280df28:	180b883a 	mov	r5,r3
 280df2c:	18000115 	stw	zero,4(r3)
 280df30:	18800015 	stw	r2,0(r3)
 280df34:	80c05215 	stw	r3,328(r16)
 280df38:	18006215 	stw	zero,392(r3)
 280df3c:	18006315 	stw	zero,396(r3)
 280df40:	0009883a 	mov	r4,zero
 280df44:	883fc826 	beq	r17,zero,280de68 <__register_exitproc+0x50>
 280df48:	003fd706 	br	280dea8 <__register_exitproc+0x90>

0280df4c <register_fini>:
 280df4c:	f800283a 	ret

0280df50 <__call_exitprocs>:
 280df50:	0080a074 	movhi	r2,641
 280df54:	10805904 	addi	r2,r2,356
 280df58:	10800017 	ldw	r2,0(r2)
 280df5c:	defff304 	addi	sp,sp,-52
 280df60:	df000b15 	stw	fp,44(sp)
 280df64:	d8800115 	stw	r2,4(sp)
 280df68:	00800034 	movhi	r2,0
 280df6c:	10800004 	addi	r2,r2,0
 280df70:	1005003a 	cmpeq	r2,r2,zero
 280df74:	d8800215 	stw	r2,8(sp)
 280df78:	d8800117 	ldw	r2,4(sp)
 280df7c:	dd400815 	stw	r21,32(sp)
 280df80:	dd000715 	stw	r20,28(sp)
 280df84:	10805204 	addi	r2,r2,328
 280df88:	dfc00c15 	stw	ra,48(sp)
 280df8c:	ddc00a15 	stw	r23,40(sp)
 280df90:	dd800915 	stw	r22,36(sp)
 280df94:	dcc00615 	stw	r19,24(sp)
 280df98:	dc800515 	stw	r18,20(sp)
 280df9c:	dc400415 	stw	r17,16(sp)
 280dfa0:	dc000315 	stw	r16,12(sp)
 280dfa4:	282b883a 	mov	r21,r5
 280dfa8:	2039883a 	mov	fp,r4
 280dfac:	d8800015 	stw	r2,0(sp)
 280dfb0:	2829003a 	cmpeq	r20,r5,zero
 280dfb4:	d8800117 	ldw	r2,4(sp)
 280dfb8:	14405217 	ldw	r17,328(r2)
 280dfbc:	88001026 	beq	r17,zero,280e000 <__call_exitprocs+0xb0>
 280dfc0:	ddc00017 	ldw	r23,0(sp)
 280dfc4:	88800117 	ldw	r2,4(r17)
 280dfc8:	8c802204 	addi	r18,r17,136
 280dfcc:	143fffc4 	addi	r16,r2,-1
 280dfd0:	80000916 	blt	r16,zero,280dff8 <__call_exitprocs+0xa8>
 280dfd4:	05bfffc4 	movi	r22,-1
 280dfd8:	a000151e 	bne	r20,zero,280e030 <__call_exitprocs+0xe0>
 280dfdc:	8409883a 	add	r4,r16,r16
 280dfe0:	2105883a 	add	r2,r4,r4
 280dfe4:	1485883a 	add	r2,r2,r18
 280dfe8:	10c02017 	ldw	r3,128(r2)
 280dfec:	a8c01126 	beq	r21,r3,280e034 <__call_exitprocs+0xe4>
 280dff0:	843fffc4 	addi	r16,r16,-1
 280dff4:	85bff81e 	bne	r16,r22,280dfd8 <__call_exitprocs+0x88>
 280dff8:	d8800217 	ldw	r2,8(sp)
 280dffc:	10003126 	beq	r2,zero,280e0c4 <__call_exitprocs+0x174>
 280e000:	dfc00c17 	ldw	ra,48(sp)
 280e004:	df000b17 	ldw	fp,44(sp)
 280e008:	ddc00a17 	ldw	r23,40(sp)
 280e00c:	dd800917 	ldw	r22,36(sp)
 280e010:	dd400817 	ldw	r21,32(sp)
 280e014:	dd000717 	ldw	r20,28(sp)
 280e018:	dcc00617 	ldw	r19,24(sp)
 280e01c:	dc800517 	ldw	r18,20(sp)
 280e020:	dc400417 	ldw	r17,16(sp)
 280e024:	dc000317 	ldw	r16,12(sp)
 280e028:	dec00d04 	addi	sp,sp,52
 280e02c:	f800283a 	ret
 280e030:	8409883a 	add	r4,r16,r16
 280e034:	88c00117 	ldw	r3,4(r17)
 280e038:	2105883a 	add	r2,r4,r4
 280e03c:	1445883a 	add	r2,r2,r17
 280e040:	18ffffc4 	addi	r3,r3,-1
 280e044:	11800217 	ldw	r6,8(r2)
 280e048:	1c001526 	beq	r3,r16,280e0a0 <__call_exitprocs+0x150>
 280e04c:	10000215 	stw	zero,8(r2)
 280e050:	303fe726 	beq	r6,zero,280dff0 <__call_exitprocs+0xa0>
 280e054:	00c00044 	movi	r3,1
 280e058:	1c06983a 	sll	r3,r3,r16
 280e05c:	90804017 	ldw	r2,256(r18)
 280e060:	8cc00117 	ldw	r19,4(r17)
 280e064:	1884703a 	and	r2,r3,r2
 280e068:	10001426 	beq	r2,zero,280e0bc <__call_exitprocs+0x16c>
 280e06c:	90804117 	ldw	r2,260(r18)
 280e070:	1884703a 	and	r2,r3,r2
 280e074:	10000c1e 	bne	r2,zero,280e0a8 <__call_exitprocs+0x158>
 280e078:	2105883a 	add	r2,r4,r4
 280e07c:	1485883a 	add	r2,r2,r18
 280e080:	11400017 	ldw	r5,0(r2)
 280e084:	e009883a 	mov	r4,fp
 280e088:	303ee83a 	callr	r6
 280e08c:	88800117 	ldw	r2,4(r17)
 280e090:	98bfc81e 	bne	r19,r2,280dfb4 <__call_exitprocs+0x64>
 280e094:	b8800017 	ldw	r2,0(r23)
 280e098:	147fd526 	beq	r2,r17,280dff0 <__call_exitprocs+0xa0>
 280e09c:	003fc506 	br	280dfb4 <__call_exitprocs+0x64>
 280e0a0:	8c000115 	stw	r16,4(r17)
 280e0a4:	003fea06 	br	280e050 <__call_exitprocs+0x100>
 280e0a8:	2105883a 	add	r2,r4,r4
 280e0ac:	1485883a 	add	r2,r2,r18
 280e0b0:	11000017 	ldw	r4,0(r2)
 280e0b4:	303ee83a 	callr	r6
 280e0b8:	003ff406 	br	280e08c <__call_exitprocs+0x13c>
 280e0bc:	303ee83a 	callr	r6
 280e0c0:	003ff206 	br	280e08c <__call_exitprocs+0x13c>
 280e0c4:	88800117 	ldw	r2,4(r17)
 280e0c8:	1000081e 	bne	r2,zero,280e0ec <__call_exitprocs+0x19c>
 280e0cc:	89000017 	ldw	r4,0(r17)
 280e0d0:	20000726 	beq	r4,zero,280e0f0 <__call_exitprocs+0x1a0>
 280e0d4:	b9000015 	stw	r4,0(r23)
 280e0d8:	8809883a 	mov	r4,r17
 280e0dc:	00000000 	call	0 <__alt_mem_sdram_ctrl-0x2800000>
 280e0e0:	bc400017 	ldw	r17,0(r23)
 280e0e4:	883fb71e 	bne	r17,zero,280dfc4 <__call_exitprocs+0x74>
 280e0e8:	003fc506 	br	280e000 <__call_exitprocs+0xb0>
 280e0ec:	89000017 	ldw	r4,0(r17)
 280e0f0:	882f883a 	mov	r23,r17
 280e0f4:	2023883a 	mov	r17,r4
 280e0f8:	883fb21e 	bne	r17,zero,280dfc4 <__call_exitprocs+0x74>
 280e0fc:	003fc006 	br	280e000 <__call_exitprocs+0xb0>

0280e100 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
 280e100:	defffd04 	addi	sp,sp,-12
 280e104:	df000215 	stw	fp,8(sp)
 280e108:	df000204 	addi	fp,sp,8
 280e10c:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
 280e110:	e0bfff17 	ldw	r2,-4(fp)
 280e114:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 280e118:	e0bffe17 	ldw	r2,-8(fp)
 280e11c:	1005003a 	cmpeq	r2,r2,zero
 280e120:	1000021e 	bne	r2,zero,280e12c <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
 280e124:	002af070 	cmpltui	zero,zero,43969
 280e128:	00000106 	br	280e130 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
 280e12c:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
 280e130:	e037883a 	mov	sp,fp
 280e134:	df000017 	ldw	fp,0(sp)
 280e138:	dec00104 	addi	sp,sp,4
 280e13c:	f800283a 	ret

0280e140 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 280e140:	defffd04 	addi	sp,sp,-12
 280e144:	dfc00215 	stw	ra,8(sp)
 280e148:	df000115 	stw	fp,4(sp)
 280e14c:	df000104 	addi	fp,sp,4
 280e150:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
 280e154:	e13fff17 	ldw	r4,-4(fp)
 280e158:	280e1000 	call	280e100 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 280e15c:	003fff06 	br	280e15c <_exit+0x1c>
 280e160:	0280df4c 	andi	r10,zero,893
