;redcode
;assert 1
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-21
	MOV -11, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-21
	MOV -1, <-21
	MOV -1, <-21
	SUB @121, @106
	SUB #72, @200
	SUB #72, @201
	SUB @121, 106
	SUB @121, 106
	SUB -207, <-120
	SUB @121, @106
	MOV -1, <-20
	MOV -1, <-20
	SLT 12, @10
	SUB @-127, 100
	ADD #270, <0
	MOV -11, <-20
	MOV -11, <-20
	SUB 12, @10
	SUB #12, @0
	JMP 12, #10
	CMP -207, <-120
	SUB -207, <-120
	SUB @121, 106
	JMZ -11, @-20
	SUB #12, @0
	CMP @-127, 100
	SUB @121, @106
	SUB #270, <1
	SLT 30, 9
	CMP @-127, 100
	JMP @12, #200
	SUB @121, @106
	SUB @-127, 100
	SUB 121, 100
	JMZ -1, @-20
	SUB @-127, 100
	ADD 30, 9
	JMP @12, #200
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -11, <-20
	MOV -11, <-20
	SPL 0, <602
	CMP -207, <-120
