../library/tphn28hpcpgv18.v
../library/ts1n28hpcpsvtb32768x36m16swso_180a/VERILOG/ts1n28hpcpsvtb32768x36m16swso_180a_ffg0p99v125c.v

./common_ip/pulse_handshake.v
./common_ip/multi_handshake.v
./common_ip/synchronizer.v
./common_ip/jlsemi_util_async_reset_low_sync.v
./common_ip/jlsemi_util_sync_pos_with_rst_low.v
./common_ip/jlsemi_util_clkdiv_even_with_cfg.v
./common_ip/jlsemi_util_clkdiv_even_with_phase.v
./common_ip/jlsemi_util_clkgate.v
./common_ip/jlsemi_util_clkmux_sel1.v
./common_ip/jlsemi_util_clkbuf.v
./common_ip/jlsemi_util_and_cell.v
./common_ip/jlsemi_util_mux_cell.v
./clk_rst_gen/clk_gen.v
./clk_rst_gen/rst_gen.v
./clk_rst_gen/crg.v

./top/DIGITAL_WRAPPER.v
./top/ASIC.v
./top/analog_signal_mux.v
./top/iopad_top.v
./top/iopad_pdd_inst.v
./top/iopad_pdu_inst.v

./analog/ANALOG_WRAPPER.sv

./pktctrl/pktctrl_top.v
./pktctrl/package_ctrl.v
./pktctrl/gen_write_logic.v
./pktctrl/gen_read_logic_mdio.v
./pktctrl/gen_read_logic_fast.v
./pktctrl/package_gen.v
./pktctrl/package_data_sel.v
./pktctrl/memory_ctrl.v
./pktctrl/memory_inst.v

./ctrl_sys/ctrl_sys.v
./ctrl_sys/register_cells.v
./ctrl_sys/top_regfile.v
./ctrl_sys/cdc_500_200.v
./ctrl_sys/mdio/mdio_top.v
./ctrl_sys/mdio/mdio_slave_45_backend.v
./ctrl_sys/mdio/watchdog_mdio.v
./ctrl_sys/mdio/mdio_slave_22_45_frontend_async.v
./ctrl_sys/mdio/mdio_slave_22_45_frontend_sync.v
./ctrl_sys/mdio/mdio_slave_22_backend.v
./ctrl_sys/mdio/cdc_1clk_signal.v
./ctrl_sys/mdio/cdc_200m_100m.v
./ctrl_sys/mdio/mdio_slave_22_45_backend.v

../../design_dv/tb/tb_ASIC.sv
