read -sv run_verilog_mid/adder_32b_18_66_50d8dafeda2b161947a91fddd3eb94d7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_66_50d8dafeda2b161947a91fddd3eb94d7_yosys.v
