<root><simulation><result_generated_time />2023-05-16 18:11:26<layer><layer_spec />{'B': 1, 'K': 128, 'C': 256, 'OY': 19, 'OX': 19, 'IY': 19, 'IX': 19, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />11829248<total_data_size_element />{'W': 32768, 'I': 92416, 'O': 46208}<total_data_reuse />{'W': 361, 'I': 128.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />6/13</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />280</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [304, 1, 1], 'O': [38, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 19)], []], [[], [('C', 16), ('K', 2)]], [], []]<I />[[[], [('K', 2)]], [[('OY', 19)], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('OY', 19)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 2)], [('C', 8), ('K', 4), ('K', 4), ('OX', 19)], []]<I />[[('K', 4), ('C', 2), ('C', 8), ('K', 4), ('K', 4)], [('OX', 19)], []]<O />[[('K', 4), ('C', 2), ('C', 8)], [('K', 4), ('K', 4), ('OX', 19)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [19.0, 1, 19, 1], 'I': [2.0, 64.0, 1.0, 1.0], 'O': [16.0, 16, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 262144, 262144], 'I': [128, 739328, 739328], 'O': [32, 369664, 369664], 'O_partial': [32, 0, 0], 'O_final': [0, 369664, 369664]}<actual_mem_utilization_individual />{'W': [0.12, 0.01, 0.0], 'I': [0.25, 0.02, 0.0], 'O': [0.06, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.04, 0.0], 'I': [0.25, 0.04, 0.0], 'O': [0.06, 0.04, 0.0]}<effective_mem_size_bit />{'W': [16, 262144, 262144], 'I': [128, 739328, 739328], 'O': [32, 92416, 369664], 'O_partial': [32, 0, 0], 'O_final': [0, 92416, 369664]}<total_unit_count />{'W': [608, 32, 1, 1], 'I': [608, 304, 1, 1], 'O': [608, 38, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [304, 304, 1, 1], 'O': [38, 38, 1, 1]}<duplicate_unit_count />{'W': [19.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[622592, 622592], [622592, 32768], [32768, 0]]<I />[[1478656, 92416], [92416, 92416], [92416, 0]]<O />[[(693120, 739328), (46208, 0)], [(0, 46208), (46208, 0)], [(0, 46208), (0, 0)]]<O_partial />[[(693120, 739328), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (46208, 0)], [(0, 46208), (46208, 0)], [(0, 46208), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[77824, 77824], [9728, 512], [128, 0]]<I />[[184832, 11552], [1444, 1444], [361, 0]]<O />[[(86640, 92416), (5776, 0)], [(0, 722), (722, 0)], [(0, 180), (0, 0)]]<O_partial />[([86640, 92416], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [5776, 0]), ([0, 722], [722, 0]), ([0, 180], [0, 0])]</mem_access_count_word><mac_count><active />11829248<idle />8093696</mac_count></basic_info><energy><total_energy />26265999.2<mem_energy_breakdown><W />[54.5, 1071.7, 170.5]<I />[66.3, 286.2, 480.8]<O />[64.7, 143.1, 240.4]</mem_energy_breakdown><MAC_energy><active_MAC />25858736.1<idle_MAC />404684.8<total />26263420.900000002</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5394<utilization_without_data_loading />0.5938<utilization_spatial />0.5938<utilization_temporal_with_data_loading />0.9085<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />21416<latency_cycle_without_data_loading />19456<ideal_computing_cycle />19456<data_loading><load_cycle_total />1960<load_cycle_individual />{'W': [4, 512, 0], 'I': [76, 1444, 0]}<load_cycle_combined />{'W': 512, 'I': 1444}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-19455], [-17017, -9724], [-19456, -19456]], 'I': [[-19455], [-18396, -17064], [-19456, -19456]], 'O': [[-19456], [-19456, -18848], [-18734, -19276]]}<mem_stall_cycle_shared />{'W': [[-19455], [-17017, 0], [0, 0]], 'I': [[-19455], [-18396, 0], [0, 0]], 'O': [[-19456], [-19456, -18848], [-18734, -19276]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 262144, 262144], 'I': [128, 739328, 739328], 'O': [32, 369664, 369664], 'O_partial': [32, 0, 0], 'O_final': [0, 369664, 369664]}<data_size_each_level_total />{'W': [2048, 262144, 262144], 'I': [38912, 739328, 739328], 'O': [1216, 369664, 369664]}<loop_cycles_each_level />{'W': [8, 19456, 19456], 'I': [1024, 19456, 19456], 'O': [64, 19456, 19456]}<top_ir_loop_size />{'W': [1, 19, 1], 'I': [16, 1, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [256.0, 13.5], [13.5, 13.5]], 'I': [[8.0, 0.1], [38.0, 38.0], [38.0, 38.0]], 'O': [[8.0, 0.5], [19.0, 19.0], [19.0, 19.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 13.5]], 'I': [[8.0, 2.0], [608.0, 38.0], [38.0, 38.0]], 'O': [[8.0, 8.0], [304.0, 19.0], [19.0, 19.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 13.5], [13.5, 0]], 'I': [[8.0, 0.1], [38.0, 38.0], [38.0, 0]], 'O': [[8.0, 0.5], [19.0, 19.0], [19.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [313.0, 70.5], [51.5, 19.0]], 'I': [[8.0, 0.1], [313.0, 70.5], [51.5, 19.0]], 'O': [[8.0, 0.5], [313.0, 70.5], [51.5, 19.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 19456], [8, 8, 2432], [19456, 19456, 1]], 'I': [[1, 1, 19456], [1024, 1024, 19], [19456, 19456, 1]], 'O': [[1, 1, 19456], [64, 64, 304], [19456, 19456, 1]]}<trans_time_real />{'W': [[0, 1, 19456], [[1, 8, 2432], [4, 8, 2432]], [[512, 19456, 1], [128, 19456, 1]]], 'I': [[0, 1, 19456], [[2, 1024, 19], [76, 1024, 19]], [[1444, 19456, 1], [361, 19456, 1]]], 'O': [[0, 1, 19456], [[0, 64, 304], [2, 64, 304]], [[722, 19456, 1], [180, 19456, 1]]]}<single_stall_cycle />{'W': [[-1], [-7, -4], [-18944, -19328]], 'I': [[-1], [-1022, -948], [-18012, -19095]], 'O': [[-1], [-64, -62], [-18734, -19276]]}<single_stall_count />{'W': [19455, 2431, 0], 'I': [19455, 18, 0], 'O': [19456, 304, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [722, 0]}, 1: {'W': [9724, 0], 'I': [1368, 0], 'O': [608, 722]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-19456, -19456], [-18734, -19456]], 1: [[-8364, -19456], [-18848, -18734]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>