$date
	Mon Nov  4 16:08:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_signExt $end
$var wire 32 ! immOut_tb [31:0] $end
$var reg 32 " instIn_tb [31:0] $end
$var reg 7 # opcode_tb [6:0] $end
$scope module dut $end
$var wire 32 $ instIn [31:0] $end
$var wire 7 % opcode [6:0] $end
$var reg 32 & immOut [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
b0 !
b0 &
b1000110010000100100110011 "
b1000110010000100100110011 $
b110011 #
b110011 %
#2
b11111111111111111111111111111111 !
b11111111111111111111111111111111 &
b11111111111110111000101110010011 "
b11111111111110111000101110010011 $
b10011 #
b10011 %
#3
b100 !
b100 &
b100000101010001000100011 "
b100000101010001000100011 $
b100011 #
b100011 %
#4
b1100 !
b1100 &
b110000001010001010000011 "
b110000001010001010000011 $
b11 #
b11 %
#5
b10000000000 !
b10000000000 &
b1000000000000010101000010010011 "
b1000000000000010101000010010011 $
b10011 #
b10011 %
#6
b1000 !
b1000 &
b1010011000110010001100011 "
b1010011000110010001100011 $
b1100011 #
b1100011 %
#7
b11111111111 !
b11111111111 &
b1111111111100001000000011100111 "
b1111111111100001000000011100111 $
b1100111 #
b1100111 %
#8
b0 !
b0 &
b1101111 "
b1101111 $
b1101111 #
b1101111 %
#9
b10000111001000110111000000000000 !
b10000111001000110111000000000000 &
b10000111001000110111000010110111 "
b10000111001000110111000010110111 $
b110111 #
b110111 %
#10
b10000000000000000000000000000 !
b10000000000000000000000000000 &
b10000000000000000100100010111 "
b10000000000000000100100010111 $
b10111 #
b10111 %
#11
