$date
	Wed Feb 12 23:59:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module HDL_1_tb $end
$var wire 1 ! t_Output $end
$var reg 4 " t_input [3:0] $end
$var integer 32 # i [31:0] $end
$scope module dut $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ! F $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$var wire 1 * w3 $end
$var wire 1 + w4 $end
$var wire 1 , w5 $end
$var wire 1 - w6 $end
$var wire 1 . w7 $end
$var wire 1 / w8 $end
$var wire 1 0 w9 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
00
0/
0.
0-
0,
0+
0*
0)
1(
0'
0&
0%
0$
b0 #
b0 "
1!
$end
#10000
b1 #
#20000
0(
1)
1'
b10 #
b1 "
#30000
0!
0(
0)
1&
0'
b11 #
b10 "
#40000
1'
b100 #
b11 "
#50000
0!
0(
1%
0&
0'
b101 #
b100 "
#60000
1'
b110 #
b101 "
#70000
1&
0'
b111 #
b110 "
#80000
1'
b1000 #
b111 "
#90000
1!
1*
1$
0%
0&
0'
b1001 #
b1000 "
#100000
0*
1+
1'
b1010 #
b1001 "
#110000
0*
1,
0+
1&
0'
b1011 #
b1010 "
#120000
0,
1-
1'
b1100 #
b1011 "
#130000
1!
0*
1.
0-
1%
0&
0'
b1101 #
b1100 "
#140000
0!
0.
1'
b1110 #
b1101 "
#150000
1!
0.
1/
1&
0'
b1111 #
b1110 "
#160000
0/
10
1'
b10000 #
b1111 "
#170000
1(
1!
00
0$
0%
0&
0'
b10001 #
b0 "
