Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\Tremolo.vhd" into library work
Parsing entity <Tremolo>.
Parsing architecture <Behavioral> of entity <tremolo>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\PedalControl.vhd" into library work
Parsing entity <PedalControl>.
Parsing architecture <Behavioral> of entity <pedalcontrol>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\Detecteur_Front.vhd" into library work
Parsing entity <Detecteur_front>.
Parsing architecture <Behavioral> of entity <detecteur_front>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\Anti_Rebond.vhd" into library work
Parsing entity <Anti_Rebond>.
Parsing architecture <Behavioral> of entity <anti_rebond>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\Volume\volumeControl.vhd" into library work
Parsing entity <volumeControl>.
Parsing architecture <Behavioral> of entity <volumecontrol>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\BufferOut\Buffer_Out.vhd" into library work
Parsing entity <Buffer_Out>.
Parsing architecture <Behavioral> of entity <buffer_out>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\BufferIn\Buffer_In.vhd" into library work
Parsing entity <Buffer_In>.
Parsing architecture <Behavioral> of entity <buffer_in>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\spi_slave.vhd" into library work
Parsing entity <spi_slave>.
Parsing architecture <RTL> of entity <spi_slave>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_tx.vhd" into library work
Parsing entity <serial_tx>.
Parsing architecture <RTL> of entity <serial_tx>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_rx.vhd" into library work
Parsing entity <serial_rx>.
Parsing architecture <RTL> of entity <serial_rx>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\cclk_detector.vhd" into library work
Parsing entity <cclk_detector>.
Parsing architecture <RTL> of entity <cclk_detector>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\Button_Processing.vhd" into library work
Parsing entity <Button_Processing>.
Parsing architecture <Behavioral> of entity <button_processing>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\PARALLEL_TO_I2S.vhd" into library work
Parsing entity <PARALLEL_TO_I2S>.
Parsing architecture <Behavioral> of entity <parallel_to_i2s>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\I2S_TO_PARALLEL.vhd" into library work
Parsing entity <I2S_TO_PARALLEL>.
Parsing architecture <Behavioral> of entity <i2s_to_parallel>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\effectChain.vhd" into library work
Parsing entity <effectChain>.
Parsing architecture <Behavioral> of entity <effectchain>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\avr_interface.vhd" into library work
Parsing entity <avr_interface>.
Parsing architecture <RTL> of entity <avr_interface>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\ADC_READ\ADC_Read.vhd" into library work
Parsing entity <ADC_Read>.
Parsing architecture <Behavioral> of entity <adc_read>.
Parsing VHDL file "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" into library work
Parsing entity <TOP>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP> (architecture <Behavioral>) from library <work>.

Elaborating entity <I2S_TO_PARALLEL> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PARALLEL_TO_I2S> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <avr_interface> (architecture <RTL>) from library <work>.

Elaborating entity <cclk_detector> (architecture <RTL>) from library <work>.

Elaborating entity <spi_slave> (architecture <RTL>) from library <work>.

Elaborating entity <serial_rx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_rx.vhd" Line 80. Case statement is complete. others clause is never selected

Elaborating entity <serial_tx> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_tx.vhd" Line 96. Case statement is complete. others clause is never selected

Elaborating entity <ADC_Read> (architecture <Behavioral>) from library <work>.

Elaborating entity <effectChain> (architecture <Behavioral>) from library <work>.

Elaborating entity <Buffer_In> (architecture <Behavioral>) from library <work>.

Elaborating entity <Tremolo> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\Tremolo.vhd" Line 145: Assignment to postscaler ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\Tremolo.vhd" Line 232: Assignment to savedrate ignored, since the identifier is never used

Elaborating entity <volumeControl> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Buffer_Out> (architecture <Behavioral>) from library <work>.

Elaborating entity <Button_Processing> (architecture <Behavioral>) from library <work>.

Elaborating entity <Anti_Rebond> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PedalControl> (architecture <Behavioral>) from library <work>.

Elaborating entity <Detecteur_front> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" Line 77: Net <txData[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" Line 79: Net <newTxData> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd".
INFO:Xst:3210 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 143: Output port <rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 143: Output port <tx_busy> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 143: Output port <new_rx_data> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\TOP\TOP.vhd" line 199: Output port <LOCKED> of the instance <effectChain> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <txData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <newTxData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <TOP> synthesized.

Synthesizing Unit <I2S_TO_PARALLEL>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\I2S_TO_PARALLEL.vhd".
        DATA_WIDTH = 24
    Found 1-bit register for signal <dataReady>.
    Found 24-bit register for signal <shiftRegIn>.
    Found 5-bit register for signal <Receive.dataShift>.
    Found 2-bit register for signal <i2sRx>.
    Found 24-bit register for signal <DATA_ADC_L>.
    Found 24-bit register for signal <DATA_ADC_R>.
    Found 1-bit register for signal <lastLRCK>.
    Found 1-bit register for signal <DATA_READY>.
    Found finite state machine <FSM_0> for signal <i2sRx>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | BCLK (rising_edge)                             |
    | Power Up State     | waiting                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_1_OUT<4:0>> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <I2S_TO_PARALLEL> synthesized.

Synthesizing Unit <PARALLEL_TO_I2S>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\I2S Interface\PARALLEL_TO_I2S.vhd".
        DATA_WIDTH = 24
    Found 1-bit register for signal <SDTO>.
    Found 5-bit register for signal <Transmit.dataShift>.
    Found 1-bit register for signal <LRCK_Flag>.
    Found 1-bit register for signal <i2sTx>.
    Found 1-bit register for signal <sDone>.
    Found 1-bit register for signal <DONE>.
    Found 1-bit register for signal <lastLRCK>.
    Found 5-bit subtractor for signal <GND_8_o_GND_8_o_sub_3_OUT<4:0>> created at line 78.
    Found 1-bit 24-to-1 multiplexer for signal <GND_8_o_X_7_o_Mux_3_o> created at line 81.
    Found 1-bit 24-to-1 multiplexer for signal <GND_8_o_X_7_o_Mux_4_o> created at line 83.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <PARALLEL_TO_I2S> synthesized.

Synthesizing Unit <avr_interface>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\avr_interface.vhd".
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 125
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 125
    Found 1-bit tristate buffer for signal <tx> created at line 125
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface> synthesized.

Synthesizing Unit <cclk_detector>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\cclk_detector.vhd".
    Found 9-bit register for signal <ctr_q>.
    Found 1-bit register for signal <ready_q>.
    Found 9-bit adder for signal <ctr_q[8]_GND_12_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <cclk_detector> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\spi_slave.vhd".
    Found 1-bit register for signal <miso_q>.
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <done_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_13_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <serial_rx>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_rx.vhd".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 3-bit register for signal <bit_ctr_q>.
    Found 2-bit register for signal <state_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_15_o_add_6_OUT> created at line 1241.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_15_o_add_8_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx> synthesized.

Synthesizing Unit <serial_tx>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\AVR_Interface\serial_tx.vhd".
        CLK_PER_BIT = 100
        CTR_SIZE = 7
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <serial_tx> synthesized.

Synthesizing Unit <ADC_Read>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\ADC_READ\ADC_Read.vhd".
    Found 10-bit register for signal <sADC1>.
    Found 10-bit register for signal <sADC4>.
    Found 10-bit register for signal <tempSample>.
    Found 10-bit register for signal <sADC0>.
    Found 4-bit register for signal <REQUESTED_CHANNEL>.
    Found 4-bit register for signal <tempChannel>.
    Found 1-bit register for signal <LED>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ADC_Read> synthesized.

Synthesizing Unit <effectChain>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\effectChain.vhd".
WARNING:Xst:653 - Signal <LOCKED<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <effectSelector>.
    Found 3-bit adder for signal <effectSelector[2]_GND_25_o_add_0_OUT> created at line 1241.
    Found 3-bit subtractor for signal <GND_25_o_GND_25_o_sub_2_OUT<2:0>> created at line 1308.
    Found 8x8-bit Read Only RAM for signal <selectModule>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <effectChain> synthesized.

Synthesizing Unit <Buffer_In>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\BufferIn\Buffer_In.vhd".
    Found 24-bit register for signal <audioBuffer>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <Buffer_In> synthesized.

Synthesizing Unit <Tremolo>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\Tremolo.vhd".
WARNING:Xst:647 - Input <Depth> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction>.
    Found 1-bit register for signal <tremState>.
    Found 1-bit register for signal <locked>.
    Found 32-bit register for signal <genWave>.
    Found 48-bit register for signal <calAudioOut>.
    Found 24-bit register for signal <audioOut>.
    Found 11-bit register for signal <prescaler>.
    Found 32-bit adder for signal <genWave[31]_GND_27_o_add_74_OUT> created at line 212.
    Found 32-bit subtractor for signal <genWave[31]_GND_27_o_sub_78_OUT<31:0>> created at line 220.
    Found 24x24-bit multiplier for signal <calAudioIn[23]_genWave[23]_MuLt_83_OUT> created at line 1411.
    Found 10-bit comparator greater for signal <sWave[9]_GND_27_o_LessThan_7_o> created at line 106
    Found 10-bit comparator greater for signal <sWave[9]_GND_27_o_LessThan_9_o> created at line 109
    Found 10-bit comparator greater for signal <sWave[9]_GND_27_o_LessThan_11_o> created at line 112
    Found 10-bit comparator greater for signal <sWave[9]_GND_27_o_LessThan_13_o> created at line 115
    Found 10-bit comparator greater for signal <sWave[9]_GND_27_o_LessThan_15_o> created at line 118
    Found 10-bit comparator greater for signal <sWave[9]_PWR_26_o_LessThan_17_o> created at line 121
    Found 10-bit comparator greater for signal <sWave[9]_PWR_26_o_LessThan_19_o> created at line 124
    Found 10-bit comparator greater for signal <sWave[9]_PWR_26_o_LessThan_21_o> created at line 127
    Found 10-bit comparator greater for signal <sWave[9]_PWR_26_o_LessThan_23_o> created at line 130
    Found 10-bit comparator greater for signal <sWave[9]_PWR_26_o_LessThan_25_o> created at line 133
    Found 32-bit comparator greater for signal <n0065> created at line 214
    Found 32-bit comparator greater for signal <n0070> created at line 222
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred 118 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <Tremolo> synthesized.

Synthesizing Unit <volumeControl>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\Volume\volumeControl.vhd".
        adcRes = 10
WARNING:Xst:647 - Input <TBD1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TBD2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <locked>.
    Found 1-bit register for signal <volumeState>.
    Found 40-bit register for signal <calAudioOut>.
    Found 24-bit register for signal <audioOut>.
    Found 10-bit register for signal <savedVolumeGain>.
    Found 29x11-bit multiplier for signal <calAudioIn[23]_GND_31_o_MuLt_2_OUT> created at line 92.
    Found 24x5-bit multiplier for signal <calAudioIn[23]_GND_31_o_MuLt_10_OUT> created at line 123.
    Found 29x11-bit multiplier for signal <calAudioIn[23]_GND_31_o_MuLt_11_OUT> created at line 123.
    Found 30-bit comparator lessequal for signal <n0004> created at line 95
    Found 30-bit comparator lessequal for signal <n0006> created at line 99
    Found 40-bit comparator lessequal for signal <n0017> created at line 126
    Found 40-bit comparator lessequal for signal <n0019> created at line 130
    Summary:
	inferred   3 Multiplier(s).
	inferred  76 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <volumeControl> synthesized.

Synthesizing Unit <Buffer_Out>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Effect Chain\BufferOut\Buffer_Out.vhd".
    Found 24-bit register for signal <audioOut>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <Buffer_Out> synthesized.

Synthesizing Unit <Button_Processing>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\Button_Processing.vhd".
    Summary:
	no macro.
Unit <Button_Processing> synthesized.

Synthesizing Unit <Anti_Rebond>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\Anti_Rebond.vhd".
        REBOND_MS = 10.0
        PERIODE_HORLOGE_NS = 20.0
    Found 19-bit register for signal <Compteur>.
    Found 2-bit register for signal <Etat>.
    Found finite state machine <FSM_3> for signal <Etat>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | Horloge (rising_edge)                          |
    | Power Up State     | bas                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 19-bit subtractor for signal <GND_37_o_GND_37_o_sub_11_OUT<18:0>> created at line 1308.
    Found 19-bit 3-to-1 multiplexer for signal <Compteur_Suivant> created at line 73.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Anti_Rebond> synthesized.

Synthesizing Unit <PedalControl>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\PedalControl.vhd".
    Found 1-bit register for signal <machinePedal>.
    Found 1-bit register for signal <LOCK>.
    Found 26-bit register for signal <compteur>.
    Found 1-bit register for signal <PedalStateOut>.
    Found 1-bit register for signal <lastPedal>.
    Found 26-bit adder for signal <compteur[25]_GND_38_o_add_2_OUT> created at line 1241.
    Found 26-bit comparator greater for signal <n0010> created at line 86
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <PedalControl> synthesized.

Synthesizing Unit <Detecteur_front>.
    Related source file is "C:\Users\e1538867\Desktop\VHDL_GUITAR_PEDAL\VHDL\modules\Input buttons\Detecteur_Front.vhd".
    Found 1-bit register for signal <lastInput>.
    Found 1-bit register for signal <Output>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Detecteur_front> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 4
 24x24-bit multiplier                                  : 1
 24x5-bit multiplier                                   : 1
 29x11-bit multiplier                                  : 2
# Adders/Subtractors                                   : 12
 19-bit subtractor                                     : 3
 26-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit addsub                                          : 1
 32-bit addsub                                         : 1
 5-bit subtractor                                      : 2
 7-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 69
 1-bit register                                        : 35
 10-bit register                                       : 6
 11-bit register                                       : 1
 19-bit register                                       : 3
 24-bit register                                       : 7
 26-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 1
 4-bit register                                        : 3
 40-bit register                                       : 1
 48-bit register                                       : 1
 5-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 17
 10-bit comparator greater                             : 10
 26-bit comparator greater                             : 1
 30-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 2
 40-bit comparator lessequal                           : 2
# Multiplexers                                         : 86
 1-bit 2-to-1 multiplexer                              : 35
 1-bit 24-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 10
 19-bit 2-to-1 multiplexer                             : 6
 19-bit 3-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 10
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 1
 40-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 5
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <serial_rx> is unconnected in block <avr_interface>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <calAudioOut_0> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_1> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_2> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_3> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_4> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_5> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_6> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_7> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_8> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_9> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_34> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_35> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_36> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_37> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_38> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_39> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_40> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_41> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_42> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_43> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_44> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_45> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_46> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <calAudioOut_47> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2404 -  FFs/Latches <REQUESTED_CHANNEL<3:3>> (without init value) have a constant value of 0 in block <ADC_Read>.

Synthesizing (advanced) Unit <PedalControl>.
The following registers are absorbed into counter <compteur>: 1 register on signal <compteur>.
Unit <PedalControl> synthesized (advanced).

Synthesizing (advanced) Unit <Tremolo>.
	Found pipelined multiplier on signal <calAudioIn[23]_genWave[23]_MuLt_83_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_calAudioIn[23]_genWave[23]_MuLt_83_OUT by adding 6 register level(s).
Unit <Tremolo> synthesized (advanced).

Synthesizing (advanced) Unit <cclk_detector>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector> synthesized (advanced).

Synthesizing (advanced) Unit <effectChain>.
The following registers are absorbed into counter <effectSelector>: 1 register on signal <effectSelector>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_selectModule> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <effectSelector> |          |
    |     diA            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
Unit <effectChain> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 4
 24x24-bit registered multiplier                       : 1
 24x5-bit multiplier                                   : 1
 29x11-bit multiplier                                  : 2
# Adders/Subtractors                                   : 7
 19-bit subtractor                                     : 3
 32-bit addsub                                         : 1
 5-bit subtractor                                      : 2
 7-bit adder                                           : 1
# Counters                                             : 5
 26-bit up counter                                     : 1
 3-bit up counter                                      : 2
 3-bit updown counter                                  : 1
 9-bit up counter                                      : 1
# Registers                                            : 455
 Flip-Flops                                            : 455
# Comparators                                          : 17
 10-bit comparator greater                             : 10
 26-bit comparator greater                             : 1
 30-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 2
 40-bit comparator lessequal                           : 2
# Multiplexers                                         : 80
 1-bit 2-to-1 multiplexer                              : 34
 1-bit 24-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 10
 19-bit 2-to-1 multiplexer                             : 6
 19-bit 3-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 6
 40-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 5
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <REQUESTED_CHANNEL_1> (without init value) has a constant value of 0 in block <ADC_Read>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <tremState> in Unit <Tremolo> is equivalent to the following FF/Latch, which will be removed : <locked> 
INFO:Xst:2261 - The FF/Latch <volumeState> in Unit <volumeControl> is equivalent to the following FF/Latch, which will be removed : <locked> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I2SToParallel/FSM_0> on signal <i2sRx[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 rx      | 00
 rdy     | 01
 waiting | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_1> on signal <state_q[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 wait_half | 01
 wait_full | 11
 wait_high | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Buttton_Process/AR_Pedal/FSM_3> on signal <Etat[1:2]> with sequential encoding.
Optimizing FSM <Buttton_Process/AR_Back/FSM_3> on signal <Etat[1:2]> with sequential encoding.
Optimizing FSM <Buttton_Process/AR_Next/FSM_3> on signal <Etat[1:2]> with sequential encoding.
--------------------------
 State        | Encoding
--------------------------
 bas          | 00
 haut         | 11
 attente_bas  | 10
 attente_haut | 01
--------------------------
WARNING:Xst:2677 - Node <Mmult_calAudioIn[23]_genWave[23]_MuLt_83_OUT3> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:1293 - FF/Latch <prescaler_5> has a constant value of 0 in block <Tremolo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_calAudioIn[23]_genWave[23]_MuLt_83_OUT4_16> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_calAudioIn[23]_genWave[23]_MuLt_83_OUT4_15> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_calAudioIn[23]_genWave[23]_MuLt_83_OUT4_14> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_calAudioIn[23]_genWave[23]_MuLt_83_OUT4_13> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_calAudioIn[23]_genWave[23]_MuLt_83_OUT4_12> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_calAudioIn[23]_genWave[23]_MuLt_83_OUT4_11> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_calAudioIn[23]_genWave[23]_MuLt_83_OUT4_10> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_calAudioIn[23]_genWave[23]_MuLt_83_OUT4_9> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_calAudioIn[23]_genWave[23]_MuLt_83_OUT4_8> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <Mmult_calAudioIn[23]_genWave[23]_MuLt_83_OUT4_7> of sequential type is unconnected in block <Tremolo>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/block_q> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2973 - All outputs of instance <avr_interface/serial_rx> of block <serial_rx> are unconnected in block <TOP>. Underlying logic will be removed.

Optimizing unit <Buffer_In> ...

Optimizing unit <Buffer_Out> ...

Optimizing unit <TOP> ...

Optimizing unit <I2S_TO_PARALLEL> ...

Optimizing unit <PARALLEL_TO_I2S> ...

Optimizing unit <spi_slave> ...

Optimizing unit <serial_rx> ...

Optimizing unit <ADC_Read> ...

Optimizing unit <effectChain> ...

Optimizing unit <Tremolo> ...

Optimizing unit <volumeControl> ...

Optimizing unit <Anti_Rebond> ...

Optimizing unit <PedalControl> ...
WARNING:Xst:2677 - Node <ADC_READ/sADC4_9> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <ADC_READ/sADC4_8> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <ADC_READ/sADC4_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <ADC_READ/sADC4_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <ADC_READ/sADC4_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <ADC_READ/sADC4_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <ADC_READ/sADC4_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <ADC_READ/sADC4_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <ADC_READ/sADC4_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <ADC_READ/sADC4_0> of sequential type is unconnected in block <TOP>.
INFO:Xst:2261 - The FF/Latch <effectChain/Tremolo/genWave_31> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <effectChain/Tremolo/genWave_30> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 14.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 468
 Flip-Flops                                            : 468

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 838
#      GND                         : 1
#      INV                         : 59
#      LUT1                        : 3
#      LUT2                        : 54
#      LUT3                        : 100
#      LUT4                        : 91
#      LUT5                        : 135
#      LUT6                        : 113
#      MUXCY                       : 154
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 123
# FlipFlops/Latches                : 468
#      FD                          : 84
#      FD_1                        : 2
#      FDC                         : 40
#      FDC_1                       : 4
#      FDCE                        : 118
#      FDE                         : 206
#      FDP                         : 2
#      FDP_1                       : 2
#      FDPE                        : 2
#      FDSE                        : 8
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 20
#      IBUF                        : 10
#      OBUF                        : 4
#      OBUFT                       : 6
# DSPs                             : 9
#      DSP48A1                     : 9

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             468  out of  11440     4%  
 Number of Slice LUTs:                  555  out of   5720     9%  
    Number used as Logic:               555  out of   5720     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    717
   Number with an unused Flip Flop:     249  out of    717    34%  
   Number with an unused LUT:           162  out of    717    22%  
   Number of fully used LUT-FF pairs:   306  out of    717    42%  
   Number of unique control sets:        28

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  22  out of    102    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      9  out of     16    56%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 383   |
BCLK                               | BUFGP                  | 91    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 15.255ns (Maximum Frequency: 65.553MHz)
   Minimum input arrival time before clock: 5.281ns
   Maximum output required time after clock: 5.316ns
   Maximum combinational path delay: 5.330ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 15.255ns (frequency: 65.553MHz)
  Total number of paths / destination ports: 212573 / 729
-------------------------------------------------------------------------
Delay:               15.255ns (Levels of Logic = 3)
  Source:            effectChain/Volume/Mmult_calAudioIn[23]_GND_31_o_MuLt_10_OUT (DSP)
  Destination:       effectChain/Volume/calAudioOut_39 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: effectChain/Volume/Mmult_calAudioIn[23]_GND_31_o_MuLt_10_OUT to effectChain/Volume/calAudioOut_39
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P47     18   5.013   1.049  effectChain/Volume/Mmult_calAudioIn[23]_GND_31_o_MuLt_10_OUT (effectChain/Volume/Mmult_calAudioIn[23]_GND_31_o_MuLt_10_OUT_P47_to_Mmult_calAudioIn[23]_GND_31_o_MuLt_10_OUT1)
     DSP48A1:C30->P11     14   2.687   0.957  effectChain/Volume/Mmult_calAudioIn[23]_GND_31_o_MuLt_10_OUT1 (effectChain/Volume/calAudioIn[23]_GND_31_o_MuLt_10_OUT<28>)
     DSP48A1:A11->P22      1   4.560   0.684  effectChain/Volume/Mmult_calAudioIn[23]_GND_31_o_MuLt_2_OUT1 (effectChain/Volume/calAudioIn[23]_GND_31_o_MuLt_2_OUT<39>)
     LUT3:I1->O            1   0.203   0.000  effectChain/Volume/Mmux_calAudioOut[39]_calAudioOut[39]_mux_20_OUT331 (effectChain/Volume/calAudioOut[39]_calAudioOut[39]_mux_20_OUT<39>)
     FDE:D                     0.102          effectChain/Volume/calAudioOut_39
    ----------------------------------------
    Total                     15.255ns (12.565ns logic, 2.690ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BCLK'
  Clock period: 9.109ns (frequency: 109.784MHz)
  Total number of paths / destination ports: 579 / 167
-------------------------------------------------------------------------
Delay:               4.554ns (Levels of Logic = 5)
  Source:            I2SToParallel/DATA_ADC_L_15 (FF)
  Destination:       parallelToI2S/SDTO (FF)
  Source Clock:      BCLK rising
  Destination Clock: BCLK falling

  Data Path: I2SToParallel/DATA_ADC_L_15 to parallelToI2S/SDTO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.827  I2SToParallel/DATA_ADC_L_15 (I2SToParallel/DATA_ADC_L_15)
     LUT6:I2->O            1   0.203   0.827  parallelToI2S/Mmux_GND_8_o_X_7_o_Mux_4_o_11 (parallelToI2S/Mmux_GND_8_o_X_7_o_Mux_4_o_11)
     LUT6:I2->O            1   0.203   0.827  parallelToI2S/Mmux_GND_8_o_SDTO_MUX_104_o11 (parallelToI2S/Mmux_GND_8_o_SDTO_MUX_104_o1)
     LUT5:I1->O            1   0.203   0.000  parallelToI2S/Mmux_GND_8_o_SDTO_MUX_104_o14_F (N58)
     MUXF7:I0->O           1   0.131   0.580  parallelToI2S/Mmux_GND_8_o_SDTO_MUX_104_o14 (parallelToI2S/Mmux_GND_8_o_SDTO_MUX_104_o13)
     LUT6:I5->O            1   0.205   0.000  parallelToI2S/Mmux_GND_8_o_SDTO_MUX_104_o15 (parallelToI2S/GND_8_o_SDTO_MUX_104_o)
     FDC_1:D                   0.102          parallelToI2S/SDTO
    ----------------------------------------
    Total                      4.554ns (1.494ns logic, 3.060ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 343 / 298
-------------------------------------------------------------------------
Offset:              5.281ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       avr_interface/cclk_detector/ctr_q_8 (FF)
  Destination Clock: CLK rising

  Data Path: RESET to avr_interface/cclk_detector/ctr_q_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.433  RESET_IBUF (RESET_IBUF)
     INV:I->O            143   0.206   1.989  NOT_RESET1_INV_0 (ADC_READ/RESET_inv)
     FDCE:CLR                  0.430          ADC_READ/tempSample_0
    ----------------------------------------
    Total                      5.281ns (1.858ns logic, 3.423ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BCLK'
  Total number of paths / destination ports: 199 / 146
-------------------------------------------------------------------------
Offset:              5.281ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       I2SToParallel/Receive.dataShift_4 (FF)
  Destination Clock: BCLK rising

  Data Path: RESET to I2SToParallel/Receive.dataShift_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.433  RESET_IBUF (RESET_IBUF)
     INV:I->O            143   0.206   1.989  NOT_RESET1_INV_0 (ADC_READ/RESET_inv)
     FDCE:CLR                  0.430          I2SToParallel/Receive.dataShift_0
    ----------------------------------------
    Total                      5.281ns (1.858ns logic, 3.423ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 14 / 9
-------------------------------------------------------------------------
Offset:              5.316ns (Levels of Logic = 2)
  Source:            avr_interface/cclk_detector/ready_q (FF)
  Destination:       SPI_CHANNEL<3> (PAD)
  Source Clock:      CLK rising

  Data Path: avr_interface/cclk_detector/ready_q to SPI_CHANNEL<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.829  avr_interface/cclk_detector/ready_q (avr_interface/cclk_detector/ready_q)
     INV:I->O             30   0.206   1.263  avr_interface/n_rdy1_INV_0 (avr_interface/n_rdy)
     OBUFT:T->O                2.571          SPI_CHANNEL_3_OBUFT (SPI_CHANNEL<3>)
    ----------------------------------------
    Total                      5.316ns (3.224ns logic, 2.092ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BCLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            parallelToI2S/SDTO (FF)
  Destination:       SDTO (PAD)
  Source Clock:      BCLK falling

  Data Path: parallelToI2S/SDTO to SDTO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.447   0.579  parallelToI2S/SDTO (parallelToI2S/SDTO)
     OBUF:I->O                 2.571          SDTO_OBUF (SDTO)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.330ns (Levels of Logic = 3)
  Source:            SPI_SS (PAD)
  Destination:       SPI_MISO (PAD)

  Data Path: SPI_SS to SPI_MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  SPI_SS_IBUF (SPI_SS_IBUF)
     LUT2:I0->O            1   0.203   0.579  avr_interface/ready_spi_miso_en_m_AND_76_o_inv1 (avr_interface/ready_spi_miso_en_m_AND_76_o_inv)
     OBUFT:T->O                2.571          SPI_MISO_OBUFT (SPI_MISO)
    ----------------------------------------
    Total                      5.330ns (3.996ns logic, 1.334ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BCLK           |    3.845|         |    6.298|         |
CLK            |         |         |    4.537|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BCLK           |    1.528|    1.165|         |         |
CLK            |   15.255|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.09 secs
 
--> 

Total memory usage is 276152 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   61 (   0 filtered)
Number of infos    :   10 (   0 filtered)

