#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 14 23:07:14 2023
# Process ID: 13196
# Current directory: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18788 D:\AGH_magisterskie\SDUP\Projekt\SDUP_BWT_transformata\BWT\BWT.xpr
# Log file: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/vivado.log
# Journal file: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xsim.dir/BWT_transform_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 14 23:09:55 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 840.281 ; gain = 77.527
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" Line 4. Module BWT_transform_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
data_in = fcb01a2a, data_out = fc21a0bf
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:51]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:83]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
data_in = 0ab2c1af, data_out = 0ab2c1af
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
ERROR: [VRFC 10-1412] syntax error near non-printable character with the hex value '0xbf' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:101]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = aaaaaaaa
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = afcb01a2
data_in = fcb01a2a, data_out = 2afcb01a
data_in = fcb01a2a, data_out = 2afcb01a
data_in = fcb01a2a, data_out = 1a2afcb0
data_in = fcb01a2a, data_out = 01a2afcb
data_in = fcb01a2a, data_out = 01a2afcb
data_in = fcb01a2a, data_out = 01a2afcb
data_in = fcb01a2a, data_out = 01a2afcb
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = afcb01a2
data_in = fcb01a2a, data_out = a2afcb01
data_in = fcb01a2a, data_out = 2afcb01a
data_in = fcb01a2a, data_out = 1a2afcb0
data_in = fcb01a2a, data_out = 1a2afcb0
data_in = fcb01a2a, data_out = 1a2afcb0
data_in = fcb01a2a, data_out = 1a2afcb0
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = afcb01a2
data_in = fcb01a2a, data_out = a2afcb01
data_in = fcb01a2a, data_out = 2afcb01a
data_in = fcb01a2a, data_out = 2afcb01a
data_in = fcb01a2a, data_out = 2afcb01a
data_in = fcb01a2a, data_out = 2afcb01a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = afcb01a2
data_in = fcb01a2a, data_out = a2afcb01
data_in = fcb01a2a, data_out = a2afcb01
data_in = fcb01a2a, data_out = a2afcb01
data_in = fcb01a2a, data_out = a2afcb01
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = afcb01a2
data_in = fcb01a2a, data_out = afcb01a2
data_in = fcb01a2a, data_out = afcb01a2
data_in = fcb01a2a, data_out = afcb01a2
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = b01a2afc
data_in = fcb01a2a, data_out = b01a2afc
data_in = fcb01a2a, data_out = b01a2afc
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = cb01a2af
data_in = fcb01a2a, data_out = cb01a2af
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
data_in = fcb01a2a, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
data_in = fcb01a2a, data_out = b0a12cfa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close [ open D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v w ]
add_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:56]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:57]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:58]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:59]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:60]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:61]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:62]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:63]
ERROR: [VRFC 10-2865] module 'BWT_transform' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:56]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:57]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:58]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:59]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:60]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:61]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:62]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:63]
ERROR: [VRFC 10-2865] module 'BWT_transform' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:56]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:57]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:58]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:59]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:60]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:61]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:62]
ERROR: [VRFC 10-1412] syntax error near ( [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:63]
ERROR: [VRFC 10-2865] module 'BWT_transform' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = 00000000
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
data_in = fcb01a2a, data_out = bcfa2a10
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:131]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:131]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
data_in = 0ab2c1af, data_out = faxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:132]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
data_in = 0ab2c1af, data_out = f1axxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:141]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:141]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v:14]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:141]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v:14]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:141]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
data_in = 0ab2c1af, data_out = fa1c2ba0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:140]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:141]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:132]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:37]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:37]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close [ open D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v w ]
add_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:46]
ERROR: [VRFC 10-3823] variable 'dana_wyj' might have multiple concurrent drivers [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:46]
ERROR: [VRFC 10-3823] variable 'dana_wyj' might have multiple concurrent drivers [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:50]
WARNING: [VRFC 10-3283] element index 32 into 'wyjscie' is out of bounds [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:46]
ERROR: [VRFC 10-3823] variable 'dana_wyj' might have multiple concurrent drivers [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:46]
ERROR: [VRFC 10-3823] variable 'dana_wyj' might have multiple concurrent drivers [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v w ]
add_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
WARNING: [VRFC 10-3248] data object 'done' is already declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:12]
ERROR: [VRFC 10-3703] second declaration of 'done' ignored [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:12]
ERROR: [VRFC 10-2865] module 'BWT_transform_tb' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
WARNING: [VRFC 10-3248] data object 'done' is already declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:12]
ERROR: [VRFC 10-3703] second declaration of 'done' ignored [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:12]
ERROR: [VRFC 10-2865] module 'BWT_transform_tb' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
WARNING: [VRFC 10-3248] data object 'done' is already declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:12]
ERROR: [VRFC 10-3703] second declaration of 'done' ignored [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:12]
ERROR: [VRFC 10-2865] module 'BWT_transform_tb' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_in' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:16]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_out' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:18]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_in' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:25]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_out' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [VRFC 10-3823] variable 'done' might have multiple concurrent drivers [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:26]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_in' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:16]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_out' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_in' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:16]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_out' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:18]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_in' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:25]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_out' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [VRFC 10-3823] variable 'done' might have multiple concurrent drivers [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:26]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_in' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:18]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_out' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:20]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_in' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:27]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_out' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'buffor' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dana_wyj' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'data_out_Pipelinet' on this module [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:29]
ERROR: [VRFC 10-3180] cannot find port 'done_Pipeline' on this module [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_in' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:18]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data_out' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v:20]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
data_in = 0ab2c1af, data_out = 7a1c2baZ
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'buffor' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dana_wyj' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'buffor' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dana_wyj' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'buffor' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dana_wyj' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'buffor' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dana_wyj' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'buffor' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:41]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dana_wyj' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:38]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:39]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'buffor' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dana_wyj' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top BWT_transform [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:39]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'buffor' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dana_wyj' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top BWT_transform_with_Pipeline [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:39]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'buffor' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:39]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dana_wyj' is not permitted [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v] -no_script -reset -force -quiet
remove_files  D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v
file delete -force D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform_with_Pipeline.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:167]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:167]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_runs synth_1 -jobs 20
[Thu Jun 15 02:21:43 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu Jun 15 02:22:08 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 20
[Thu Jun 15 02:25:09 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
[Thu Jun 15 02:25:09 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:153]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:160]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs synth_1 -jobs 20
[Thu Jun 15 02:29:03 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu Jun 15 02:29:27 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:160]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:168]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:160]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:168]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs impl_1 -jobs 20
[Thu Jun 15 02:39:09 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
[Thu Jun 15 02:39:09 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:160]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:168]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:161]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:169]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:161]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:169]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:160]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:168]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs synth_1 -jobs 20
[Thu Jun 15 02:47:24 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu Jun 15 02:48:47 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:175]
ERROR: [VRFC 10-1280] procedural assignment to a non-register done is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:176]
ERROR: [VRFC 10-1280] procedural assignment to a non-register buffor is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:186]
ERROR: [VRFC 10-1280] procedural assignment to a non-register done is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:190]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_var is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:198]
ERROR: [VRFC 10-1280] procedural assignment to a non-register buffor is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:211]
ERROR: [VRFC 10-1280] procedural assignment to a non-register buffor is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:212]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_var is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:213]
ERROR: [VRFC 10-1280] procedural assignment to a non-register done is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:224]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:225]
ERROR: [VRFC 10-2865] module 'BWT_transform_with_Pipeline' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:122]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:160]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:168]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:160]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:168]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs synth_1 -jobs 20
[Thu Jun 15 02:57:49 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu Jun 15 02:58:19 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:160]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:168]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:160]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:168]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:160]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:168]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs synth_1 -jobs 20
[Thu Jun 15 03:01:31 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu Jun 15 03:02:04 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:155]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:160]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:168]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1606.648 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs impl_1 -jobs 20
[Thu Jun 15 03:15:25 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
[Thu Jun 15 03:15:25 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:155]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:160]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:168]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:155]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:160]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:168]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
data_in = 0ab2c1af, data_out = fab2c1af
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
ERROR: [VRFC 10-1412] syntax error near endmodule [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:225]
ERROR: [VRFC 10-2790] SystemVerilog keyword endmodule used in incorrect context [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:225]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:155]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:153]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:158]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.648 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs impl_1 -jobs 20
[Thu Jun 15 03:20:54 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
[Thu Jun 15 03:20:54 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:155]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:153]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:158]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v:8]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
ERROR: [VRFC 10-2989] 'S1' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
ERROR: [VRFC 10-2989] 'S1' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:165]
ERROR: [VRFC 10-2989] 'S2' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:167]
ERROR: [VRFC 10-2989] 'S2' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:170]
ERROR: [VRFC 10-2989] 'S3' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:176]
ERROR: [VRFC 10-2989] 'S3' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:179]
ERROR: [VRFC 10-2989] 'S4' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:183]
ERROR: [VRFC 10-2989] 'S5' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:186]
ERROR: [VRFC 10-2989] 'S4' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:189]
ERROR: [VRFC 10-2989] 'S3' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:203]
ERROR: [VRFC 10-2989] 'S5' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:206]
ERROR: [VRFC 10-2989] 'S6' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:209]
ERROR: [VRFC 10-2989] 'S6' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:211]
ERROR: [VRFC 10-2989] 'S1' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:213]
ERROR: [VRFC 10-2865] module 'BWT_transform_with_Pipeline' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:122]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:155]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:146]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:153]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:155]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:153]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:158]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:153]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'wyjscie' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:158]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
ERROR: [VRFC 10-1412] syntax error near end [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:185]
ERROR: [VRFC 10-2790] SystemVerilog keyword end used in incorrect context [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:185]
ERROR: [VRFC 10-2865] module 'BWT_transform_with_Pipeline' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:122]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:158]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.648 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs impl_1 -jobs 20
[Thu Jun 15 03:28:44 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
[Thu Jun 15 03:28:44 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs synth_1 -jobs 20
[Thu Jun 15 03:29:09 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu Jun 15 03:29:34 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs impl_1 -jobs 20
[Thu Jun 15 03:31:45 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
[Thu Jun 15 03:31:45 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs synth_1 -jobs 20
[Thu Jun 15 03:33:46 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu Jun 15 03:34:14 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs impl_1 -jobs 20
[Thu Jun 15 03:35:49 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
[Thu Jun 15 03:35:49 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
ERROR: [VRFC 10-1412] syntax error near else [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:203]
ERROR: [VRFC 10-2790] SystemVerilog keyword else used in incorrect context [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:203]
ERROR: [VRFC 10-2865] module 'BWT_transform_with_Pipeline' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:122]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs impl_1 -jobs 20
[Thu Jun 15 03:48:36 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
[Thu Jun 15 03:48:36 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1772.375 ; gain = 1.961
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1772.375 ; gain = 1.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1772.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1934.547 ; gain = 327.898
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-311] analyzing module BWT_loop
ERROR: [VRFC 10-2989] 'wejscie' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:236]
ERROR: [VRFC 10-2989] 'wyjscie' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:247]
ERROR: [VRFC 10-2865] module 'BWT_loop' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:236]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-311] analyzing module BWT_loop
ERROR: [VRFC 10-2989] 'ilosc_liter' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:236]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:236]
ERROR: [VRFC 10-2989] 'ilosc_liter' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:241]
ERROR: [VRFC 10-2865] module 'BWT_loop' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:236]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-311] analyzing module BWT_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'BWT_loop' is not declared [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:202]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
ERROR: [VRFC 10-1412] syntax error near BWT_loop_inst [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:202]
ERROR: [VRFC 10-2865] module 'BWT_transform_with_Pipeline' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:122]
INFO: [VRFC 10-311] analyzing module BWT_loop
ERROR: [VRFC 10-2865] module 'BWT_loop' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:239]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
ERROR: [VRFC 10-1412] syntax error near always [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:202]
ERROR: [VRFC 10-2790] SystemVerilog keyword always used in incorrect context [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:202]
ERROR: [VRFC 10-2865] module 'BWT_transform_with_Pipeline' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:122]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 2. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 4. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_runs synth_1 -jobs 20
[Thu Jun 15 04:30:27 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu Jun 15 04:30:55 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Thu Jun 15 04:31:52 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2437.887 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2437.887 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:159]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3551.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
ERROR: [VRFC 10-1280] procedural assignment to a non-register buffor is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:181]
ERROR: [VRFC 10-1280] procedural assignment to a non-register buffor_rotacji is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:182]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_var is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:194]
ERROR: [VRFC 10-1280] procedural assignment to a non-register buffor is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:205]
ERROR: [VRFC 10-1280] procedural assignment to a non-register buffor is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:211]
ERROR: [VRFC 10-1280] procedural assignment to a non-register buffor is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:212]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_var is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:213]
ERROR: [VRFC 10-2865] module 'BWT_transform_with_Pipeline' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:122]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248531164
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs synth_1 -jobs 20
[Thu Jun 15 05:13:45 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4601.031 ; gain = 0.000
launch_runs impl_1 -jobs 20
[Thu Jun 15 05:14:18 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Thu Jun 15 05:15:16 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4601.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4601.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4601.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:161]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:162]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:171]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:227]
ERROR: [VRFC 10-2865] module 'BWT_transform_with_Pipeline' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:122]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register done is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:50]
ERROR: [VRFC 10-1280] procedural assignment to a non-register buffor is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:60]
ERROR: [VRFC 10-1280] procedural assignment to a non-register done is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_var is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:72]
ERROR: [VRFC 10-1280] procedural assignment to a non-register buffor is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:89]
ERROR: [VRFC 10-1280] procedural assignment to a non-register buffor is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:90]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_var is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:91]
ERROR: [VRFC 10-1280] procedural assignment to a non-register done is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:104]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data_out is not permitted, left-hand side should be reg/integer/time/genvar [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:105]
ERROR: [VRFC 10-2865] module 'BWT_transform_with_Pipeline' ignored due to previous errors [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4601.031 ; gain = 0.000
launch_runs synth_1 -jobs 20
[Thu Jun 15 06:55:04 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu Jun 15 06:56:17 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step(moved=1)
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4601.031 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1

launch_runs synth_1 -jobs 20
[Thu Jun 15 07:01:46 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu Jun 15 07:02:07 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 4601.031 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 4601.031 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 15 07:07:58 2023...
