#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019f5a949050 .scope module, "StateMachine_tb" "StateMachine_tb" 2 4;
 .timescale -9 -12;
P_0000019f5a922f90 .param/l "OSC_frequency" 0 2 5, +C4<00000010111110101111000010000000>;
P_0000019f5a922fc8 .param/real "OSC_period" 0 2 6, Cr<m5000000000000000gfc5>; value=10.0000
v0000019f5a9b1840_0 .var "accelpin", 0 0;
v0000019f5a9b1340_0 .var "clk", 0 0;
v0000019f5a9b0da0_0 .var "datapin", 0 0;
v0000019f5a9b13e0_0 .var "flightpin", 0 0;
v0000019f5a9b10c0_0 .net "terminatepin", 0 0, L_0000019f5a95ec70;  1 drivers
S_0000019f5a95adb0 .scope module, "u1" "StateMachine" 2 15, 3 3 0, S_0000019f5a949050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "datapin";
    .port_info 2 /INPUT 1 "accelpin";
    .port_info 3 /INPUT 1 "flightpin";
    .port_info 4 /OUTPUT 1 "terminatepin";
    .port_info 5 /OUTPUT 1 "osc_en";
    .port_info 6 /OUTPUT 1 "osc_mode";
P_0000019f5a922e60 .param/l "OSC_frequency" 0 3 5, +C4<00000010111110101111000010000000>;
P_0000019f5a922e98 .param/real "distance_between_sensors" 0 3 6, Cr<m4ccccccccccccc00gfc0>; value=0.300000
L_0000019f5a95ec70 .functor BUFZ 1, v0000019f5a9b1020_0, C4<0>, C4<0>, C4<0>;
v0000019f5a90bee0_0 .net "accelpin", 0 0, v0000019f5a9b1840_0;  1 drivers
v0000019f5a922bf0_0 .var "acceltime", 31 0;
v0000019f5a95af40_0 .net "clk", 0 0, v0000019f5a9b1340_0;  1 drivers
v0000019f5a95afe0_0 .net "datapin", 0 0, v0000019f5a9b0da0_0;  1 drivers
v0000019f5a95b080_0 .net "flightpin", 0 0, v0000019f5a9b13e0_0;  1 drivers
v0000019f5a95b120_0 .var "flighttime", 31 0;
L_0000019f5a9b1c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019f5a9b0850_0 .net "osc_en", 0 0, L_0000019f5a9b1c28;  1 drivers
L_0000019f5a9b1c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019f5a9b08f0_0 .net "osc_mode", 0 0, L_0000019f5a9b1c70;  1 drivers
v0000019f5a9b0990_0 .var "powertime", 31 0;
v0000019f5a9b0a30_0 .var "programtime", 31 0;
v0000019f5a9b0ad0_0 .var "state", 2 0;
v0000019f5a9b0b70_0 .net "terminatepin", 0 0, L_0000019f5a95ec70;  alias, 1 drivers
v0000019f5a9b1020_0 .var "terminatereg", 0 0;
E_0000019f5a90b7f0 .event posedge, v0000019f5a95af40_0;
E_0000019f5a90b1f0 .event negedge, v0000019f5a95afe0_0;
E_0000019f5a90b8b0 .event posedge, v0000019f5a95afe0_0;
    .scope S_0000019f5a95adb0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019f5a9b0990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019f5a922bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019f5a95b120_0, 0, 32;
    %pushi/vec4 25000, 0, 32;
    %store/vec4 v0000019f5a9b0a30_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019f5a9b0ad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a9b1020_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000019f5a95adb0;
T_1 ;
    %wait E_0000019f5a90b8b0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019f5a9b0990_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019f5a95adb0;
T_2 ;
    %wait E_0000019f5a90b1f0;
    %load/vec4 v0000019f5a9b0990_0;
    %assign/vec4 v0000019f5a9b0a30_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019f5a95adb0;
T_3 ;
    %wait E_0000019f5a90b7f0;
    %load/vec4 v0000019f5a9b0ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000019f5a9b0ad0_0, 0;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0000019f5a95afe0_0;
    %load/vec4 v0000019f5a90bee0_0;
    %and;
    %load/vec4 v0000019f5a95b080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000019f5a9b0ad0_0, 0;
T_3.7 ;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0000019f5a9b0990_0;
    %addi 6, 0, 32;
    %assign/vec4 v0000019f5a9b0990_0, 0;
    %load/vec4 v0000019f5a90bee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000019f5a9b0ad0_0, 0;
T_3.9 ;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0000019f5a922bf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000019f5a922bf0_0, 0;
    %load/vec4 v0000019f5a922bf0_0;
    %cmpi/u 1000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_3.13, 5;
    %flag_mov 8, 5;
    %load/vec4 v0000019f5a95b080_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 5, 9;
T_3.13;
    %jmp/0xz  T_3.11, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000019f5a9b0ad0_0, 0;
T_3.11 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0000019f5a95b120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000019f5a95b120_0, 0;
    %load/vec4 v0000019f5a9b0a30_0;
    %load/vec4 v0000019f5a95b120_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.14, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000019f5a9b0ad0_0, 0;
T_3.14 ;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a9b1020_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019f5a949050;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a9b1340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a9b0da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a9b1840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a9b13e0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000019f5a949050;
T_5 ;
    %delay 10000, 0;
    %load/vec4 v0000019f5a9b1340_0;
    %nor/r;
    %store/vec4 v0000019f5a9b1340_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000019f5a949050;
T_6 ;
    %vpi_call 2 27 "$dumpfile", "MAIN_testbench.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019f5a949050 {0 0 0};
    %delay 25000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a9b1840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a9b13e0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a9b0da0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a9b0da0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f5a9b0da0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a9b0da0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a9b1840_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f5a9b13e0_0, 0, 1;
    %delay 2500000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:/Users/Benja/OneDrive/Documents/BallisticFPGA/build_test/test-sim-dump.v";
    "C:/Users/Benja/OneDrive/Documents/BallisticFPGA/build_test/sim-sources-dump.v";
