

================================================================
== Vitis HLS Report for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1'
================================================================
* Date:           Wed Jul 16 18:22:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.870 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      131|      131|  0.524 us|  0.524 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_757_1  |      129|      129|         4|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     59|    -|
|Register         |        -|    -|     283|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     283|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln757_fu_208_p2             |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_372                |       and|   0|  0|   2|           1|           1|
    |icmp_ln757_fu_202_p2            |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  35|          17|          13|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_80                  |   9|          2|    7|         14|
    |mid_blk_n                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  59|         13|   12|         25|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln757_reg_350                          |   7|   0|    7|          0|
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |i_2_reg_342                                |   7|   0|    7|          0|
    |i_fu_80                                    |   7|   0|    7|          0|
    |trunc_ln758_2_reg_360                      |  32|   0|   32|          0|
    |trunc_ln758_3_reg_365                      |  32|   0|   32|          0|
    |trunc_ln758_4_reg_370                      |  32|   0|   32|          0|
    |trunc_ln758_5_reg_375                      |  32|   0|   32|          0|
    |trunc_ln758_6_reg_380                      |  32|   0|   32|          0|
    |trunc_ln758_7_reg_385                      |  32|   0|   32|          0|
    |trunc_ln758_8_reg_390                      |  32|   0|   32|          0|
    |trunc_ln758_reg_355                        |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 283|   0|  283|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|                                RTL Ports                                | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                                                                   |   in|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1|  return value|
|ap_rst                                                                   |   in|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1|  return value|
|ap_start                                                                 |   in|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1|  return value|
|ap_done                                                                  |  out|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1|  return value|
|ap_idle                                                                  |  out|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1|  return value|
|ap_ready                                                                 |  out|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1|  return value|
|mid_dout                                                                 |   in|  256|     ap_fifo|                                                             mid|       pointer|
|mid_empty_n                                                              |   in|    1|     ap_fifo|                                                             mid|       pointer|
|mid_read                                                                 |  out|    1|     ap_fifo|                                                             mid|       pointer|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_we0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_d0        |  out|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3|         array|
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

