$date
	Tue Sep  8 23:35:23 2009
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SumaProductos_Lab $end
$var wire 1 ! RtaComportamental $end
$var wire 1 " RtaEstructural $end
$var wire 1 # RtaFuncional $end
$var wire 1 $ RtaPrimitiva $end
$var reg 4 % Estimulo[3:0] $end
$scope module U12 $end
$var wire 4 & Entrada[3:0] $end
$var wire 2 ' Productos[1:0] $end
$var wire 1 " SumaProductos $end
$upscope $end
$scope module U13 $end
$var wire 4 ( Entrada[3:0] $end
$var wire 1 # SumaProductos $end
$upscope $end
$scope module U14 $end
$var wire 4 ) Entrada[3:0] $end
$var reg 1 ! SumaProductos $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b0 %
0$
0#
0"
0!
$end
#1
b1 %
b1 &
b1 (
b1 )
#2
b10 %
b10 &
b10 (
b10 )
#3
1!
1"
1#
b1 '
1$
b11 %
b11 &
b11 (
b11 )
#4
0"
0#
b0 '
0!
0$
b100 %
b100 &
b100 (
b100 )
#5
b101 %
b101 &
b101 (
b101 )
#6
b110 %
b110 &
b110 (
b110 )
#7
1!
1"
1#
b1 '
1$
b111 %
b111 &
b111 (
b111 )
#8
0"
0#
b0 '
0!
0$
b1000 %
b1000 &
b1000 (
b1000 )
#9
b1001 %
b1001 &
b1001 (
b1001 )
#10
b1010 %
b1010 &
b1010 (
b1010 )
#11
1!
1"
1#
b1 '
1$
b1011 %
b1011 &
b1011 (
b1011 )
#12
1"
1#
b10 '
1!
1$
b1100 %
b1100 &
b1100 (
b1100 )
#13
1!
b1101 %
b1101 &
b1101 (
b1101 )
#14
1!
b1110 %
b1110 &
b1110 (
b1110 )
#15
b11 '
1!
b1111 %
b1111 &
b1111 (
b1111 )
#16
0"
0#
0$
b0 '
0!
b0 %
b0 &
b0 (
b0 )
