
---------- Begin Simulation Statistics ----------
final_tick                                51620226000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83712                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738308                       # Number of bytes of host memory used
host_op_rate                                    84060                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   756.19                       # Real time elapsed on the host
host_tick_rate                               68263391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63302139                       # Number of instructions simulated
sim_ops                                      63565118                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051620                       # Number of seconds simulated
sim_ticks                                 51620226000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.709412                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12540223                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14803813                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2838428                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13863369                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1018141                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1024405                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6264                       # Number of indirect misses.
system.cpu0.branchPred.lookups               17068423                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3942                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65826                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1537081                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8108162                       # Number of branches committed
system.cpu0.commit.bw_lim_events               255489                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197949                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       29641412                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52858307                       # Number of instructions committed
system.cpu0.commit.committedOps              52924102                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     96771387                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.546898                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.031544                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     66857551     69.09%     69.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15714772     16.24%     85.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8983531      9.28%     94.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3681577      3.80%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       591377      0.61%     99.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       466397      0.48%     99.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        88719      0.09%     99.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       131974      0.14%     99.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       255489      0.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     96771387                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603956                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50311671                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5140236                       # Number of loads committed
system.cpu0.commit.membars                     131664                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131673      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39933951     75.46%     75.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5140504      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2067421      3.91%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52924102                       # Class of committed instruction
system.cpu0.commit.refs                       7273512                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52858307                       # Number of Instructions Simulated
system.cpu0.committedOps                     52924102                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.930242                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.930242                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33931795                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1301601                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            10931502                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              89426759                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                16531862                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 47842955                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1537417                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2646110                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1264648                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   17068423                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12300113                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     83973698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                97916                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          187                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     101428872                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5677530                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.167289                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          14296007                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13558364                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.994115                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         101108677                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.003820                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.290437                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                44530954     44.04%     44.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                33086737     32.72%     76.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12927500     12.79%     89.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5006908      4.95%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2107572      2.08%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1598211      1.58%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1847214      1.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     837      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2744      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           101108677                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 12702655                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3968473                       # number of floating regfile writes
system.cpu0.idleCycles                         920654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1715561                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11915575                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.742010                       # Inst execution rate
system.cpu0.iew.exec_refs                    11397115                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2852016                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               30804238                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8846490                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66471                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           420764                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3535499                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           82565048                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8545099                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1472138                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             75706769                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                189537                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                91421                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1537417                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               536352                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         6186                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          314641                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2165                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          387                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          117                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3706254                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1402223                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           387                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        73124                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1642437                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 58100744                       # num instructions consuming a value
system.cpu0.iew.wb_count                     75164589                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819746                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 47627827                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.736696                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      75272422                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                86654092                       # number of integer regfile reads
system.cpu0.int_regfile_writes               57625274                       # number of integer regfile writes
system.cpu0.ipc                              0.518070                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.518070                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131810      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             58097798     75.28%     75.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6171      0.01%     75.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8251      0.01%     75.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1918314      2.49%     77.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3474547      4.50%     82.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1033021      1.34%     83.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            958964      1.24%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.03% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8641911     11.20%     96.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2841798      3.68%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          66285      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              77178908                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                7451715                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           14902884                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      7442891                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           9563699                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     493213                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006391                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 453193     91.89%     91.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5117      1.04%     92.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  10402      2.11%     95.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  158      0.03%     95.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  240      0.05%     95.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  142      0.03%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     95.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 21910      4.44%     99.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2045      0.41%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              70088596                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         241425176                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     67721698                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        102642550                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  82366792                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 77178908                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198256                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       29640942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           368355                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           307                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8941198                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    101108677                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.763326                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.160143                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           56676204     56.05%     56.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25805867     25.52%     81.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11647503     11.52%     93.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3027813      2.99%     96.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1987491      1.97%     98.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1141155      1.13%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             504145      0.50%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             234005      0.23%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              84494      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      101108677                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.756438                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           503662                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          157307                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8846490                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3535499                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11213195                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                       102029331                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1211122                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               32470546                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43419063                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1123306                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19389633                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                109326                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5987                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            113829907                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              86501643                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70115456                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 46019032                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                123012                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1537417                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1670876                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                26696388                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         13005119                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       100824788                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         21173                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               553                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2516888                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           551                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   179079709                       # The number of ROB reads
system.cpu0.rob.rob_writes                  169468557                       # The number of ROB writes
system.cpu0.timesIdled                          11069                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  136                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.077194                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1028257                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1081497                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           180983                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1338482                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11007                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14079                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3072                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1639198                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1786                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65657                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           173708                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    932511                       # Number of branches committed
system.cpu1.commit.bw_lim_events                23018                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197229                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1539404                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3817319                       # Number of instructions committed
system.cpu1.commit.committedOps               3883046                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     24077729                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.161271                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.644179                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     22047657     91.57%     91.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1068402      4.44%     96.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       396418      1.65%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       382191      1.59%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       121856      0.51%     99.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        28608      0.12%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6426      0.03%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3153      0.01%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        23018      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     24077729                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17086                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3601201                       # Number of committed integer instructions.
system.cpu1.commit.loads                       989834                       # Number of loads committed
system.cpu1.commit.membars                     131337                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131337      3.38%      3.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2342282     60.32%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.72% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1055485     27.18%     90.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        353250      9.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3883046                       # Class of committed instruction
system.cpu1.commit.refs                       1408759                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3817319                       # Number of Instructions Simulated
system.cpu1.committedOps                      3883046                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.427459                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.427459                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             19694664                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7447                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              948354                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6100861                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1024554                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3272153                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                173911                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13614                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               196759                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1639198                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   780533                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     23285979                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                53633                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6398957                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 362372                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.066809                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            894857                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1039264                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.260802                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          24362041                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.265374                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.669020                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                19894008     81.66%     81.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3169355     13.01%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  862637      3.54%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  269042      1.10%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   90824      0.37%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   60745      0.25%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13412      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     351      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1667      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            24362041                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu1.idleCycles                         173620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              180461                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1117269                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.197983                       # Inst execution rate
system.cpu1.iew.exec_refs                     1703772                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    525503                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               18073249                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1318145                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66043                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           164140                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              616333                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5421837                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1178269                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           216450                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4857648                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 45332                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                62329                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                173911                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               222294                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3176                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           39132                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1886                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          117                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       328311                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       197408                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           337                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        85131                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         95330                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2207676                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4748018                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785613                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1734378                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193515                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4754223                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6107126                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3056506                       # number of integer regfile writes
system.cpu1.ipc                              0.155582                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.155582                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131420      2.59%      2.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3160157     62.28%     64.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 654      0.01%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1299492     25.61%     90.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             482304      9.51%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             23      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5074098                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 89                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      34103                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006721                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  12067     35.38%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 20949     61.43%     96.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1080      3.17%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                3      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4976733                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          34556807                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4747988                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6960759                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5224414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5074098                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197423                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1538790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            12556                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           194                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       785303                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     24362041                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.208279                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.609192                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           20925619     85.89%     85.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2378253      9.76%     95.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             673454      2.76%     98.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             252951      1.04%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              96680      0.40%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              14151      0.06%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              15886      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3083      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1964      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       24362041                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.206805                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           560997                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          178072                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1318145                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             616333                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     83                       # number of misc regfile reads
system.cpu1.numCycles                        24535661                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    78700651                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19077146                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2474497                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                509730                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1194092                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 44896                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  340                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7492297                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5850650                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3657669                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3229781                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 58731                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                173911                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               679969                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1183172                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7492279                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          7142                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               313                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   983491                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           311                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    29476654                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11129466                       # The number of ROB writes
system.cpu1.timesIdled                           2768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.996922                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 854531                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              890165                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           157057                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1130908                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10533                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14258                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3725                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1371321                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1820                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65667                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           148566                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    798898                       # Number of branches committed
system.cpu2.commit.bw_lim_events                19803                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197241                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1258872                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3407931                       # Number of instructions committed
system.cpu2.commit.committedOps               3473668                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     23281781                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.149201                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.620996                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     21468420     92.21%     92.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       954117      4.10%     96.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       352792      1.52%     97.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       336059      1.44%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       115434      0.50%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27884      0.12%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4694      0.02%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2578      0.01%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        19803      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     23281781                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16243                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3225253                       # Number of committed integer instructions.
system.cpu2.commit.loads                       891473                       # Number of loads committed
system.cpu2.commit.membars                     131351                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131351      3.78%      3.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2071102     59.62%     63.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         957134     27.55%     90.98% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        313389      9.02%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3473668                       # Class of committed instruction
system.cpu2.commit.refs                       1270547                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3407931                       # Number of Instructions Simulated
system.cpu2.committedOps                      3473668                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.951954                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.951954                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             19596386                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8672                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              793389                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5317762                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  862835                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2721643                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                148758                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                15209                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               189043                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1371321                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   652660                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     22596757                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                42911                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5554235                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 314498                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.057882                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            764611                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            865064                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.234437                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          23518665                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.238971                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.641379                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                19674794     83.66%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2675503     11.38%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  774587      3.29%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  254452      1.08%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   84016      0.36%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   39502      0.17%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13720      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     372      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1719      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            23518665                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu2.idleCycles                         173114                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              154249                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  947335                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.180496                       # Inst execution rate
system.cpu2.iew.exec_refs                     1517455                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    468006                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               17994641                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1155299                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66045                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           139719                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              541331                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4731995                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1049449                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           181528                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4276271                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 45196                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                55486                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                148758                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               214491                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         2886                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           33719                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1580                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           98                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       263826                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       162257                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           305                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        71807                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         82442                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2042077                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4183442                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.783809                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1600598                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.176578                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4187560                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5388985                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2716668                       # number of integer regfile writes
system.cpu2.ipc                              0.143844                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.143844                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131430      2.95%      2.95% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2744292     61.56%     64.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 653      0.01%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1160736     26.04%     90.56% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             420624      9.44%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4457799                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     40                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 74                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      31998                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007178                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  10600     33.13%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 20111     62.85%     95.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1281      4.00%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4358327                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          32476917                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4183412                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5990441                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4534554                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4457799                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197441                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1258326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            10730                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           200                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       629338                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     23518665                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.189543                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.588343                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           20529210     87.29%     87.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2047802      8.71%     96.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             594297      2.53%     98.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             223613      0.95%     99.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              93378      0.40%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              11985      0.05%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              13534      0.06%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2845      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               2001      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       23518665                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.188158                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           513703                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          155862                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1155299                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             541331                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     79                       # number of misc regfile reads
system.cpu2.numCycles                        23691779                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    79543396                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19014943                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2238154                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                492278                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1011268                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 40609                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  933                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6534858                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5100390                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3227073                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2684081                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 45807                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                148758                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               651504                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  988919                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6534840                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          8111                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               292                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   997075                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           290                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    27994128                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9702216                       # The number of ROB writes
system.cpu2.timesIdled                           2861                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.837721                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 778763                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              829904                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           140563                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1041022                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9867                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12963                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3096                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1250553                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1789                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65654                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           133598                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    741617                       # Number of branches committed
system.cpu3.commit.bw_lim_events                17952                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197207                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1117662                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3218582                       # Number of instructions committed
system.cpu3.commit.committedOps               3284302                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     22859103                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.143676                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.609071                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     21143545     92.50%     92.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       902404      3.95%     96.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       333663      1.46%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       317838      1.39%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       109887      0.48%     99.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27353      0.12%     99.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         4098      0.02%     99.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2363      0.01%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        17952      0.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     22859103                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15556                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3049204                       # Number of committed integer instructions.
system.cpu3.commit.loads                       849911                       # Number of loads committed
system.cpu3.commit.membars                     131333                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131333      4.00%      4.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1944027     59.19%     63.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         915559     27.88%     91.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        292691      8.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3284302                       # Class of committed instruction
system.cpu3.commit.refs                       1208274                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3218582                       # Number of Instructions Simulated
system.cpu3.committedOps                      3284302                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.226265                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.226265                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             19514340                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 7113                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              724053                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4933433                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  783838                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2452825                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                133770                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                12952                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               185064                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1250553                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   582764                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     22242219                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                37591                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5139401                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 281470                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.053768                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            686862                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            788630                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.220970                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          23069837                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.225639                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.635354                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                19556719     84.77%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2424447     10.51%     95.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  719768      3.12%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  221124      0.96%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   79206      0.34%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   53486      0.23%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13239      0.06%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     379      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1469      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            23069837                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu3.idleCycles                         188490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              138928                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  871049                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.171979                       # Inst execution rate
system.cpu3.iew.exec_refs                     1432457                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    437566                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               17926038                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1082303                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             66019                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           124011                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              500439                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4401431                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               994891                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           163575                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              3999948                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 45056                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                57121                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                133770                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               215526                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2864                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31629                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1463                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          108                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       232392                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       142076                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           239                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        64993                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         73935                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1935067                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3915329                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.791997                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1532568                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.168341                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3918237                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5041921                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2553666                       # number of integer regfile writes
system.cpu3.ipc                              0.138384                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.138384                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131409      3.16%      3.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2541054     61.03%     64.19% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 653      0.02%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1102147     26.47%     90.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             388184      9.32%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             28      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4163523                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                100                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31346                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007529                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10397     33.17%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     33.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 19940     63.61%     96.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1001      3.19%     99.97% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                4      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4063406                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          31439250                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3915302                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5518645                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4204033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4163523                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197398                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1117128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            11121                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           191                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       554594                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     23069837                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.180475                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.577478                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           20293908     87.97%     87.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1888994      8.19%     96.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             557023      2.41%     98.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             210339      0.91%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91402      0.40%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              10907      0.05%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13229      0.06%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2331      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1704      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       23069837                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.179012                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           492843                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          149581                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1082303                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             500439                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     76                       # number of misc regfile reads
system.cpu3.numCycles                        23258327                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    79976856                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18930390                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2126440                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                502787                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  918141                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 30531                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  370                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6064677                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4736161                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3014700                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2437668                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 48441                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                133770                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               641614                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  888260                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6064659                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8254                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               288                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   958371                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           285                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    27242673                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9014853                       # The number of ROB writes
system.cpu3.timesIdled                           2701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       604674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1175893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       106009                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        32239                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       856319                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       354165                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1700530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         386404                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             327121                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       396453                       # Transaction distribution
system.membus.trans_dist::CleanEvict           174583                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              405                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            202                       # Transaction distribution
system.membus.trans_dist::ReadExReq            277109                       # Transaction distribution
system.membus.trans_dist::ReadExResp           277083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        327121                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            20                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1780097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1780097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     64042048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64042048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              575                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            604857                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  604857    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              604857                       # Request fanout histogram
system.membus.respLayer1.occupancy         3186784250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2926866000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 97                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           49                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    803926357.142857                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   5500069484.251402                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           49    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        92500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  38515989000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             49                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12227834500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  39392391500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       648318                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          648318                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       648318                       # number of overall hits
system.cpu2.icache.overall_hits::total         648318                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4342                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4342                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4342                       # number of overall misses
system.cpu2.icache.overall_misses::total         4342                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    205598000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    205598000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    205598000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    205598000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       652660                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       652660                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       652660                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       652660                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006653                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006653                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006653                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006653                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 47350.990327                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47350.990327                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 47350.990327                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47350.990327                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          307                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   153.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3394                       # number of writebacks
system.cpu2.icache.writebacks::total             3394                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          916                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          916                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          916                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          916                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3426                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3426                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3426                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3426                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    156272000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    156272000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    156272000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    156272000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005249                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005249                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005249                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005249                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 45613.543491                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45613.543491                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 45613.543491                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45613.543491                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3394                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       648318                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         648318                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4342                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4342                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    205598000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    205598000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       652660                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       652660                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006653                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006653                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 47350.990327                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47350.990327                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          916                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          916                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3426                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3426                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    156272000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    156272000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005249                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005249                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 45613.543491                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45613.543491                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.015330                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             637007                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3394                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           187.686211                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        381984000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.015330                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.969229                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.969229                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1308746                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1308746                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1154467                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1154467                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1154467                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1154467                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       159430                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        159430                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       159430                       # number of overall misses
system.cpu2.dcache.overall_misses::total       159430                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  14556258102                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14556258102                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  14556258102                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14556258102                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1313897                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1313897                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1313897                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1313897                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.121341                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.121341                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.121341                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.121341                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 91301.876071                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91301.876071                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 91301.876071                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91301.876071                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       177139                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        98022                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2514                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            524                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.461018                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   187.064885                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       117396                       # number of writebacks
system.cpu2.dcache.writebacks::total           117396                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        81814                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81814                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        81814                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81814                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77616                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77616                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77616                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77616                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   6691072827                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6691072827                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   6691072827                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6691072827                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059073                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059073                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059073                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059073                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 86207.390577                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86207.390577                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 86207.390577                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86207.390577                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117396                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       892601                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         892601                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       108033                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       108033                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   9756913500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9756913500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1000634                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1000634                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.107965                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.107965                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90314.195662                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90314.195662                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        65196                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        65196                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42837                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42837                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3349087000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3349087000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.042810                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042810                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 78182.108925                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 78182.108925                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       261866                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        261866                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51397                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51397                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4799344602                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4799344602                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       313263                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       313263                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.164070                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.164070                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 93377.913147                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93377.913147                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        16618                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16618                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34779                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34779                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3341985827                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3341985827                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 96092.062078                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 96092.062078                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          140                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          140                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           60                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           60                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1336000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1336000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22266.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22266.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           30                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           30                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       127000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       127000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4233.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4233.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           67                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           67                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           58                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       363000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       363000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          125                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          125                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.464000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.464000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6258.620690                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6258.620690                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           56                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           56                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       315000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       315000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.448000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.448000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         5625                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         5625                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        94000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        94000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        86000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        86000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5348                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5348                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60319                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60319                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3884455000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3884455000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65667                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65667                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.918559                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.918559                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 64398.531143                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 64398.531143                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60319                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60319                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   3824136000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   3824136000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.918559                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.918559                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 63398.531143                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 63398.531143                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.712534                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1297634                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           137852                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.413240                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        381995500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.712534                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.928517                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.928517                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2897657                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2897657                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 83                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    942904547.619048                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   5939813968.814129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           42    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  38515195000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    12018235000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  39601991000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       578852                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          578852                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       578852                       # number of overall hits
system.cpu3.icache.overall_hits::total         578852                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3912                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3912                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3912                       # number of overall misses
system.cpu3.icache.overall_misses::total         3912                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    202175499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    202175499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    202175499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    202175499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       582764                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       582764                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       582764                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       582764                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006713                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006713                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006713                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006713                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 51680.853528                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51680.853528                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 51680.853528                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51680.853528                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          241                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   120.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3144                       # number of writebacks
system.cpu3.icache.writebacks::total             3144                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          736                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          736                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          736                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          736                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3176                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3176                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3176                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3176                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    162661000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    162661000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    162661000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    162661000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005450                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005450                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005450                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005450                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 51215.680101                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 51215.680101                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 51215.680101                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 51215.680101                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3144                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       578852                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         578852                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3912                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3912                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    202175499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    202175499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       582764                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       582764                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006713                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006713                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 51680.853528                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51680.853528                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          736                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          736                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3176                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3176                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    162661000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    162661000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005450                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005450                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 51215.680101                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 51215.680101                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.757845                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             561713                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3144                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           178.661896                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        389107000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.757845                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.992433                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992433                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1168704                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1168704                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1087032                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1087032                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1087032                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1087032                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       153458                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        153458                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       153458                       # number of overall misses
system.cpu3.dcache.overall_misses::total       153458                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  14202551591                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14202551591                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  14202551591                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14202551591                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1240490                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1240490                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1240490                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1240490                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.123708                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.123708                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.123708                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.123708                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 92550.089217                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 92550.089217                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 92550.089217                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 92550.089217                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       167467                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       108923                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2382                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            625                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    70.305206                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   174.276800                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       116791                       # number of writebacks
system.cpu3.dcache.writebacks::total           116791                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        76566                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        76566                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        76566                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        76566                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        76892                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        76892                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        76892                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        76892                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6611951887                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6611951887                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6611951887                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6611951887                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061985                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061985                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061985                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061985                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85990.114537                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85990.114537                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85990.114537                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85990.114537                       # average overall mshr miss latency
system.cpu3.dcache.replacements                116791                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       845218                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         845218                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       102707                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       102707                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   9530462500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9530462500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       947925                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       947925                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.108349                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.108349                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92792.725910                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92792.725910                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        60533                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        60533                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42174                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42174                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3302247000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3302247000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044491                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044491                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 78300.540617                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 78300.540617                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       241814                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        241814                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        50751                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        50751                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4672089091                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4672089091                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       292565                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       292565                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.173469                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.173469                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 92059.054817                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92059.054817                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        16033                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        16033                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34718                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34718                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3309704887                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3309704887                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118668                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118668                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 95331.093007                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95331.093007                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          129                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          129                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           53                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1157500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1157500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.291209                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.291209                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21839.622642                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21839.622642                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           38                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           15                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        66000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        66000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.082418                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.082418                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         4400                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4400                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           70                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           68                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       538000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       538000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.492754                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.492754                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7911.764706                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7911.764706                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           67                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       480000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       480000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.485507                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.485507                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7164.179104                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7164.179104                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       113500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       113500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       104500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       104500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5221                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5221                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60433                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60433                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3878358000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3878358000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65654                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65654                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.920477                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.920477                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 64176.162031                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 64176.162031                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60433                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60433                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   3817925000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   3817925000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.920477                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.920477                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 63176.162031                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 63176.162031                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.184550                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1229686                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137221                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.961354                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        389118500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.184550                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974517                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974517                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2750176                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2750176                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    100927333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   242572843.671064                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       107000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    596053000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    51014662000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    605564000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12286545                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12286545                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12286545                       # number of overall hits
system.cpu0.icache.overall_hits::total       12286545                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13568                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13568                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13568                       # number of overall misses
system.cpu0.icache.overall_misses::total        13568                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    823426495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    823426495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    823426495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    823426495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12300113                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12300113                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12300113                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12300113                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001103                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001103                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001103                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001103                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 60688.863134                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60688.863134                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 60688.863134                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60688.863134                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2948                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.416667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11844                       # number of writebacks
system.cpu0.icache.writebacks::total            11844                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1690                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1690                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1690                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1690                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11878                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11878                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11878                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11878                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    729995497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    729995497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    729995497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    729995497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000966                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000966                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000966                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000966                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61457.778835                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61457.778835                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61457.778835                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61457.778835                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11844                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12286545                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12286545                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13568                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13568                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    823426495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    823426495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12300113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12300113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001103                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001103                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 60688.863134                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60688.863134                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1690                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1690                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11878                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11878                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    729995497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    729995497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000966                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000966                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61457.778835                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61457.778835                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998808                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12298321                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11844                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1038.358747                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998808                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         24612102                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24612102                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8716161                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8716161                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8716161                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8716161                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1554167                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1554167                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1554167                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1554167                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  76030510665                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  76030510665                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  76030510665                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  76030510665                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     10270328                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10270328                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     10270328                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10270328                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.151326                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.151326                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.151326                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.151326                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 48920.425324                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48920.425324                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 48920.425324                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48920.425324                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       288334                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       132013                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5799                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            690                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.721331                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   191.323188                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432732                       # number of writebacks
system.cpu0.dcache.writebacks::total           432732                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1161408                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1161408                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1161408                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1161408                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392759                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392759                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392759                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392759                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  21265455774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  21265455774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  21265455774                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  21265455774                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038242                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038242                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038242                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038242                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 54143.777161                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54143.777161                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 54143.777161                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54143.777161                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432732                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6738694                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6738694                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1464498                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1464498                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  68498066000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  68498066000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8203192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8203192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.178528                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.178528                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 46772.386169                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46772.386169                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1120815                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1120815                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343683                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343683                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  16908929500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16908929500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.041896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041896                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 49199.202463                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 49199.202463                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1977467                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1977467                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89669                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89669                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7532444665                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7532444665                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2067136                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2067136                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043378                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043378                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84002.773143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84002.773143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40593                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40593                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49076                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49076                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4356526274                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4356526274                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88771.013815                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88771.013815                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          293                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          293                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           59                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1462000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1462000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.167614                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.167614                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24779.661017                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24779.661017                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           41                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       815500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       815500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.051136                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.051136                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 45305.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45305.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          248                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          248                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           66                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       303000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       303000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          314                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          314                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.210191                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.210191                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4590.909091                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4590.909091                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           65                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       240000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       240000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.207006                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.207006                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3692.307692                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3692.307692                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5628                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5628                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60198                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60198                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3877130000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3877130000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65826                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65826                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.914502                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.914502                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 64406.292568                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 64406.292568                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60198                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60198                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3816932000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3816932000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.914502                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.914502                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 63406.292568                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 63406.292568                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.495710                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9174911                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452789                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.263105                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.495710                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984241                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984241                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         21126460                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        21126460                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                3959                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              130126                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2009                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               21020                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2090                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               20290                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1750                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               20157                       # number of demand (read+write) hits
system.l2.demand_hits::total                   201401                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               3959                       # number of overall hits
system.l2.overall_hits::.cpu0.data             130126                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2009                       # number of overall hits
system.l2.overall_hits::.cpu1.data              21020                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2090                       # number of overall hits
system.l2.overall_hits::.cpu2.data              20290                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1750                       # number of overall hits
system.l2.overall_hits::.cpu3.data              20157                       # number of overall hits
system.l2.overall_hits::total                  201401                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7918                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            302420                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1273                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             99610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             97414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1426                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             96576                       # number of demand (read+write) misses
system.l2.demand_misses::total                 607973                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7918                       # number of overall misses
system.l2.overall_misses::.cpu0.data           302420                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1273                       # number of overall misses
system.l2.overall_misses::.cpu1.data            99610                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1336                       # number of overall misses
system.l2.overall_misses::.cpu2.data            97414                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1426                       # number of overall misses
system.l2.overall_misses::.cpu3.data            96576                       # number of overall misses
system.l2.overall_misses::total                607973                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    667298999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  22909533499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    125280000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  10162820000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    126690000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   9991468000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    137238000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   9911119500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54031447998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    667298999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  22909533499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    125280000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  10162820000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    126690000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   9991468000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    137238000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   9911119500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54031447998                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11877                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          432546                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3282                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120630                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3426                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117704                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3176                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          116733                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               809374                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11877                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         432546                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3282                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120630                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3426                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117704                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3176                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         116733                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              809374                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.699163                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.387873                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.825748                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.389959                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.827618                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.448992                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.827324                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.751164                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.699163                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.387873                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.825748                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.389959                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.827618                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.448992                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.827324                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.751164                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84276.205986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75754.029161                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98413.197172                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102026.101797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94827.844311                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 102567.064282                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96239.831697                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102625.077659                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88871.459749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84276.205986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75754.029161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98413.197172                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102026.101797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94827.844311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 102567.064282                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96239.831697                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102625.077659                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88871.459749                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              396453                       # number of writebacks
system.l2.writebacks::total                    396453                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            153                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            740                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            235                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            680                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            681                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            241                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            729                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3766                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           153                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           740                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           235                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           680                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           681                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           241                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           729                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3766                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         7765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       301680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        98930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        96733                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        95847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            604207                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       301680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        98930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        96733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        95847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           604207                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    577833000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  19853741499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     96646500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9137692000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     93103500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   8986369001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    107353000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   8915412000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47768150500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    577833000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  19853741499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     96646500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9137692000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     93103500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   8986369001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    107353000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   8915412000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47768150500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.653785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.697452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.316271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.820111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.300350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.821833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.373111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.821079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.746512                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.653785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.697452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.316271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.820111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.300350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.821833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.373111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.821079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.746512                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74415.067611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 65810.598976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93108.381503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92365.227939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90479.591837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92898.690219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90593.248945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 93017.121037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79059.247079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74415.067611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 65810.598976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93108.381503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92365.227939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90479.591837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92898.690219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90593.248945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 93017.121037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79059.247079                       # average overall mshr miss latency
system.l2.replacements                         954797                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       514660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           514660                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       514660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       514660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       224754                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           224754                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       224754                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       224754                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   32                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 39                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       240000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       240000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.880000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.315789                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.549296                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10909.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6153.846154                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       442500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       122000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       101000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       120000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       785500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.880000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.315789                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.549296                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20113.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20141.025641                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.386364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       121000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        83000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       124500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       349000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.444444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.386364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20529.411765                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            11011                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             8808                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             8740                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             8643                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37202                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          78177                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          66432                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          66336                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          66140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              277085                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7803167999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6864033000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6854499000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6820229000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28341928999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        75076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74783                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.876542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.882935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.883585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.884426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.881630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99814.114113                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103324.196171                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103330.001809                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 103118.067735                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102286.045795                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        78177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        66432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        66336                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        66140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         277085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7021397999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6199713000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6191139000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6158829000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25571078999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.876542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.882935                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.883585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.884426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.881630                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89814.114113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93324.196171                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93330.001809                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93118.067735                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92286.045795                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          3959                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2009                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               9808                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7918                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1273                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11953                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    667298999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    125280000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    126690000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    137238000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1056506999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11877                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.387873                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.389959                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.448992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.549285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84276.205986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98413.197172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94827.844311                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96239.831697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88388.437965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          153                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          235                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          307                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          241                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           936                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7765                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1038                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1029                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1185                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11017                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    577833000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     96646500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     93103500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    107353000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    874936000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.653785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.316271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.300350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.373111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.506273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74415.067611                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93108.381503                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90479.591837                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90593.248945                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79416.901153                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       119115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        12212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        11550                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        11514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            154391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       224243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        33178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        31078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        30436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          318935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  15106365500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3298787000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3136969000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   3090890500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24633012000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       343358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        45390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        41950                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.653088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.730954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.729051                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.725530                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.673817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 67366.051560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99426.939538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100938.573911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101553.768564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77235.210936                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          740                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          680                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          681                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          729                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2830                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       223503                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        32498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        30397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        29707                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       316105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  12832343500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2937979000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   2795230001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   2756583000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21322135501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.650933                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.715973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.713076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.708153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.667838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 57414.636493                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90404.917226                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 91957.430042                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92792.372168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67452.699264                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              20                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.714286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       191500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        79000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        77000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       386000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19150                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19300                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998126                       # Cycle average of tags in use
system.l2.tags.total_refs                     1544987                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    954801                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.618125                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.257836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.303207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       46.260148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.043281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.344135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.042740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.892060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.038000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.816719                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.175904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.722815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.036627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.029563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.028386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999971                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13346281                       # Number of tag accesses
system.l2.tags.data_accesses                 13346281                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        496896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      19307392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         66432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6331520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         65856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       6190912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         75840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       6134208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38669056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       496896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        66432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        65856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        75840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        705024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25372992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25372992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         301678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          98930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          96733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          95847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              604204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       396453                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             396453                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9625994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        374027653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1286937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        122655798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1275779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        119931904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1469192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        118833420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             749106678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9625994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1286937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1275779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1469192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13657902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      491531982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            491531982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      491531982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9625994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       374027653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1286937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       122655798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1275779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       119931904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1469192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       118833420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1240638660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    394688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    214531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     93070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     91183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     90366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000597941750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23828                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23828                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1193339                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             372038                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      604204                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     396453                       # Number of write requests accepted
system.mem_ctrls.readBursts                    604204                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   396453                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 104038                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1765                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             53533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             34214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             85932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             94992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             78982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             83008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9270                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14355233500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2500830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23733346000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28700.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47450.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   288843                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  315735                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                604204                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               396453                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  224264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  122509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   87325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   43540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   10563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       290235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.309904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.470607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.910562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       162103     55.85%     55.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        70103     24.15%     80.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17261      5.95%     85.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9037      3.11%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5410      1.86%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3247      1.12%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2102      0.72%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1582      0.55%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19390      6.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       290235                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.987074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.378699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.583986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         23826     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23828                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.562951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.535246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.985874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17449     73.23%     73.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              441      1.85%     75.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5196     21.81%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              498      2.09%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              166      0.70%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               56      0.24%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23828                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32010624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6658432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25258368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38669056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25372992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       620.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       489.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    749.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    491.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   51620136500                       # Total gap between requests
system.mem_ctrls.avgGap                      51586.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       496896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     13729984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        66432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5956480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        65856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      5835712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        75840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      5783424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25258368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9625994.275964619592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 265980702.990335613489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1286937.410928809317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 115390428.550235331059                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1275778.994071044959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 113050880.482390761375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1469191.552938958397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 112037944.196524828672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 489311457.102105677128                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       301678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        98930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        96733                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1185                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        95847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       396453                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    256165250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   8290832750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     52791750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5063378750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     49682000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   4999406500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     57233750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   4963855250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1244123986750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32993.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27482.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50859.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51181.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48281.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     51682.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48298.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51789.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3138137.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1093255380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            581052450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1838864160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1165495500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       4074448560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21448508910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1760264640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31961889600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.173763                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4270245500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1723540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  45626440500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            979129620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            520389375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1732321080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          894640140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       4074448560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14751607980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7399760160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30352296915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.992329                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19070475250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1723540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30826210750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 87                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    885859909.090909                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   5805079071.332580                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  38516622000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             44                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    12642390000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  38977836000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       776564                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          776564                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       776564                       # number of overall hits
system.cpu1.icache.overall_hits::total         776564                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3969                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3969                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3969                       # number of overall misses
system.cpu1.icache.overall_misses::total         3969                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    183842499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    183842499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    183842499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    183842499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       780533                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       780533                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       780533                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       780533                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005085                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005085                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005085                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005085                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 46319.601663                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46319.601663                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 46319.601663                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46319.601663                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          309                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   154.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3250                       # number of writebacks
system.cpu1.icache.writebacks::total             3250                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          687                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          687                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          687                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          687                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3282                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3282                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3282                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3282                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    153420000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    153420000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    153420000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    153420000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004205                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004205                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004205                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004205                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 46745.886654                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46745.886654                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 46745.886654                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46745.886654                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3250                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       776564                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         776564                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3969                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3969                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    183842499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    183842499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       780533                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       780533                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005085                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005085                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 46319.601663                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46319.601663                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          687                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          687                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3282                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3282                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    153420000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    153420000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 46745.886654                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46745.886654                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.273027                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             765613                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3250                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           235.573231                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        374596000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.273027                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.946032                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.946032                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1564348                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1564348                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1299254                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1299254                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1299254                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1299254                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       176742                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176742                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       176742                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176742                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  15618816517                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15618816517                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  15618816517                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15618816517                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1475996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1475996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1475996                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1475996                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.119744                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.119744                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.119744                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.119744                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88370.712773                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88370.712773                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88370.712773                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88370.712773                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       181807                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       134134                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2568                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            772                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.797118                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   173.748705                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       120675                       # number of writebacks
system.cpu1.dcache.writebacks::total           120675                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        96052                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        96052                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        96052                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        96052                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80690                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80690                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80690                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80690                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6880132398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6880132398                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6880132398                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6880132398                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054668                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054668                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054668                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054668                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85266.233709                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85266.233709                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85266.233709                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85266.233709                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120675                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       998395                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         998395                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       124485                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       124485                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  10790187500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10790187500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1122880                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1122880                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.110862                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.110862                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86678.615897                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86678.615897                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        78893                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78893                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45592                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45592                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3522847500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3522847500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 77268.983594                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77268.983594                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       300859                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        300859                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52257                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52257                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4828629017                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4828629017                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353116                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353116                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.147988                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.147988                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 92401.573320                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92401.573320                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17159                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17159                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35098                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35098                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3357284898                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3357284898                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099395                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099395                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95654.592797                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95654.592797                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          142                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          142                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           55                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       931000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       931000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.279188                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.279188                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16927.272727                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16927.272727                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           27                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       191500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.142132                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.142132                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6839.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6839.285714                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           72                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           69                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       496500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       496500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          141                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          141                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.489362                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.489362                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7195.652174                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7195.652174                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           66                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           66                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       436500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       436500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.468085                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.468085                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6613.636364                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6613.636364                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        65000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        65000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        59000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        59000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5326                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5326                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60331                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60331                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3877637500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3877637500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65657                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65657                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.918881                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.918881                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 64272.720492                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 64272.720492                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60331                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60331                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3817306500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3817306500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.918881                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.918881                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 63272.720492                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 63272.720492                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.694198                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1445535                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140949                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.255731                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        374607500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.694198                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927944                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927944                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3224962                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3224962                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  51620226000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            496053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       911113                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       294515                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          558344                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             435                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           229                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            664                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           25                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394585                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21761                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       474293                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           24                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           24                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       382438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       373137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         9496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       370957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2510039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1518080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55376960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       418048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     15442816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       436480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15045632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       404480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     14944576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103587072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1036636                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30575552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1846151                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.349332                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.626402                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1306657     70.78%     70.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 472990     25.62%     96.40% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35618      1.93%     98.33% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  22852      1.24%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   8033      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1846151                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1659451976                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207379969                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5299101                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206470928                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4886200                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679869393                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17898302                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         212037464                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5046674                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               127254373500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80125                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                    80254                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2247.94                       # Real time elapsed on the host
host_tick_rate                               33646024                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180116618                       # Number of instructions simulated
sim_ops                                     180406143                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075634                       # Number of seconds simulated
sim_ticks                                 75634147500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.675737                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5042490                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5110162                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           187214                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5270625                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             29354                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37478                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8124                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5401480                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5991                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5680                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           180804                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4228961                       # Number of branches committed
system.cpu0.commit.bw_lim_events               381809                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22404                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3025747                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            30032995                       # Number of instructions committed
system.cpu0.commit.committedOps              30038622                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    141273670                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.212627                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.097707                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    133878849     94.77%     94.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2771684      1.96%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       470723      0.33%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       188036      0.13%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       140664      0.10%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       133840      0.09%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1681399      1.19%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1626666      1.15%     99.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       381809      0.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    141273670                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8938624                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               59648                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25471897                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8275463                       # Number of loads committed
system.cpu0.commit.membars                       9602                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10085      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16426161     54.68%     54.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6568      0.02%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3957091     13.17%     67.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        442615      1.47%     69.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       120371      0.40%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       147155      0.49%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4469324     14.88%     85.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        187068      0.62%     86.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3811819     12.69%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       311602      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         30038622                       # Class of committed instruction
system.cpu0.commit.refs                       8779813                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   30032995                       # Number of Instructions Simulated
system.cpu0.committedOps                     30038622                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.981992                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.981992                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            130856036                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 6456                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4488814                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              34500413                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3315950                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  4750213                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                186618                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                11936                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2653034                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5401480                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   643655                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    139121034                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                13553                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38440199                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 386056                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036100                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2447621                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5071844                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.256912                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         141761851                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.271217                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.706484                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               115555307     81.51%     81.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20370042     14.37%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  824513      0.58%     96.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4459319      3.15%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  145544      0.10%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19762      0.01%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  349237      0.25%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   30228      0.02%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7899      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           141761851                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9244969                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8699212                       # number of floating regfile writes
system.cpu0.idleCycles                        7862275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              184952                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4443596                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.361392                       # Inst execution rate
system.cpu0.iew.exec_refs                    32129488                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    510317                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               50034108                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9133492                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13612                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            93878                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              532000                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           33007805                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             31619171                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           152687                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             54073026                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                538445                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             45383757                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                186618                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             46421859                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2498028                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10154                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          146                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3684                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       858029                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        27650                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3684                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        48746                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        136206                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 25879640                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30827145                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.858479                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22217122                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.206031                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30855711                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57656743                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17239023                       # number of integer regfile writes
system.cpu0.ipc                              0.200723                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.200723                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12482      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17125120     31.58%     31.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6783      0.01%     31.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  858      0.00%     31.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3972278      7.33%     38.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                481      0.00%     38.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             490634      0.90%     39.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            120548      0.22%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     40.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.27%     40.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            149627      0.28%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            18571054     34.25%     74.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             191628      0.35%     75.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13121921     24.20%     99.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        314793      0.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              54225712                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               20561368                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           38896018                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      9014603                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10656614                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    6738508                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.124268                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 347858      5.16%      5.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    3      0.00%      5.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1339      0.02%      5.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               680813     10.10%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 186      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4139693     61.43%     76.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7376      0.11%     76.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1561234     23.17%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              40390370                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         218173463                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21812542                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25324059                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  32983703                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 54225712                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24102                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2969186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           117697                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1698                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2972149                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    141761851                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.382513                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.167116                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          122698540     86.55%     86.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6360531      4.49%     91.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3064326      2.16%     93.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2353363      1.66%     94.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4095773      2.89%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1925789      1.36%     99.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             580310      0.41%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             283209      0.20%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             400010      0.28%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      141761851                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.362413                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           150000                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           91869                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9133492                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             532000                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9268819                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4815203                       # number of misc regfile writes
system.cpu0.numCycles                       149624126                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1644307                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              100708395                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25337341                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6843509                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4366924                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26477003                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               161806                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47595776                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33633253                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28436634                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  5903956                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                240718                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                186618                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             30303059                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3099298                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10273467                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        37322309                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        292899                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7302                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16757978                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7160                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   173929008                       # The number of ROB reads
system.cpu0.rob.rob_writes                   66617191                       # The number of ROB writes
system.cpu0.timesIdled                          79056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2397                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.367963                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4985405                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5017115                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           177391                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5144291                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13044                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14688                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1644                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5223557                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1477                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5371                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           171944                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4039948                       # Number of branches committed
system.cpu1.commit.bw_lim_events               365081                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21725                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3103711                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            28976319                       # Number of instructions committed
system.cpu1.commit.committedOps              28983320                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    139102974                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.208359                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.092032                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    132130918     94.99%     94.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2547508      1.83%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       402520      0.29%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       150551      0.11%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       117098      0.08%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       126001      0.09%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1683005      1.21%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1580292      1.14%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       365081      0.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    139102974                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8869361                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               24917                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24454250                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8038510                       # Number of loads committed
system.cpu1.commit.membars                      11371                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11371      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15798701     54.51%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            252      0.00%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3922877     13.53%     68.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        442544      1.53%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       121287      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       147328      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4267612     14.72%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         35703      0.12%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3776269     13.03%     98.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       311600      1.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28983320                       # Class of committed instruction
system.cpu1.commit.refs                       8391184                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   28976319                       # Number of Instructions Simulated
system.cpu1.committedOps                     28983320                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.857621                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.857621                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            130523245                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5461                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4405318                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33518000                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1930282                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  4334094                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                177839                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14121                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2629218                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5223557                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   522997                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    138433270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 6818                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37500312                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 366572                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037111                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            978103                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4998449                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.266421                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         139594678                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.268780                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.700416                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               113938902     81.62%     81.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19989272     14.32%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  740894      0.53%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4423922      3.17%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  123663      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9470      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  345362      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   22231      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     962      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           139594678                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9180073                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8635882                       # number of floating regfile writes
system.cpu1.idleCycles                        1161287                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              175948                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4258640                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.377804                       # Inst execution rate
system.cpu1.iew.exec_refs                    31898668                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    357839                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               50332597                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8922374                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             11923                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            82717                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              378448                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           32028020                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             31540829                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           144848                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             53178159                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                540715                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             45134751                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                177839                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             46177614                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2502996                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4412                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4463                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       883864                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        25774                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4463                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        38431                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        137517                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25355397                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29770369                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.857870                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21751634                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.211503                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29798014                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                56483024                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16560327                       # number of integer regfile writes
system.cpu1.ipc                              0.205862                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.205862                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            13121      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16489467     30.92%     30.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 254      0.00%     30.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     30.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3938631      7.39%     38.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     38.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             494223      0.93%     39.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            121551      0.23%     39.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.28%     39.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            150065      0.28%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18443388     34.59%     74.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              37988      0.07%     74.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13171458     24.70%     99.41% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        315085      0.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53323007                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               20597021                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           38949933                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8950596                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10666553                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6768295                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.126930                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 344160      5.08%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    6      0.00%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1759      0.03%      5.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               681893     10.07%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 120      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4165560     61.55%     76.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   23      0.00%     76.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1574771     23.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39481160                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         214181303                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20819773                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24410630                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  32003833                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53323007                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              24187                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3044700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           122249                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2462                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3089220                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    139594678                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.381985                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.170373                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          121082586     86.74%     86.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6005597      4.30%     91.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2949337      2.11%     93.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2300620      1.65%     94.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4080307      2.92%     97.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1929757      1.38%     99.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             571949      0.41%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             281031      0.20%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             393494      0.28%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      139594678                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.378833                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           145779                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           91749                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8922374                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             378448                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9205189                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4781492                       # number of misc regfile writes
system.cpu1.numCycles                       140755965                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10374883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              100864836                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24601801                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6783581                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2965978                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26240389                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               158416                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46311593                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32650468                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27776359                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  5473982                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 73812                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                177839                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29901309                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3174558                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10241372                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        36070221                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        210734                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6379                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 16631002                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6348                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   170814667                       # The number of ROB reads
system.cpu1.rob.rob_writes                   64666036                       # The number of ROB writes
system.cpu1.timesIdled                          15339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.490170                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4962512                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4987942                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           176132                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5120801                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12812                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14617                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1805                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5200088                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1243                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5326                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170818                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4023405                       # Number of branches committed
system.cpu2.commit.bw_lim_events               364100                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21541                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3086801                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28859679                       # Number of instructions committed
system.cpu2.commit.committedOps              28866619                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    138897495                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.207827                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.090321                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    131946017     95.00%     95.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2544138      1.83%     96.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       399867      0.29%     97.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       150018      0.11%     97.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       119329      0.09%     97.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       125368      0.09%     97.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1684869      1.21%     98.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1563789      1.13%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       364100      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    138897495                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8836128                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24860                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24354218                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8005179                       # Number of loads committed
system.cpu2.commit.membars                      11303                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11303      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15732139     54.50%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            254      0.00%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3906420     13.53%     68.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        442544      1.53%     69.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       120968      0.42%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       147328      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4250693     14.73%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         35782      0.12%     85.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3759812     13.02%     98.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       311600      1.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         28866619                       # Class of committed instruction
system.cpu2.commit.refs                       8357887                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28859679                       # Number of Instructions Simulated
system.cpu2.committedOps                     28866619                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.872974                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.872974                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            130357321                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5333                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4385748                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33375341                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1924881                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  4306119                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                176529                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14152                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2620772                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5200088                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   522271                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    138219263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 6383                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      37347196                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                 363686                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.036976                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            984516                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4975324                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.265566                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         139385622                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.268078                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.699666                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               113834888     81.67%     81.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19907246     14.28%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  740192      0.53%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4403410      3.16%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  123207      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    8845      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  344388      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   22580      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     866      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           139385622                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9144571                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8600626                       # number of floating regfile writes
system.cpu2.idleCycles                        1246847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              174966                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4240165                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.377784                       # Inst execution rate
system.cpu2.iew.exec_refs                    31940130                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    357926                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               50158709                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8884606                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11873                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            82925                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              378452                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           31895464                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             31582204                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           143980                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             53128688                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                537116                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             45237037                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                176529                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             46276666                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2505369                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4337                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4365                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       879427                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        25744                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4365                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        38191                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136775                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25227690                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29645142                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858356                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21654339                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.210799                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29672760                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                56415440                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16488772                       # number of integer regfile writes
system.cpu2.ipc                              0.205213                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.205213                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            12984      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16416831     30.82%     30.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 257      0.00%     30.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     30.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3921450      7.36%     38.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     38.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             493320      0.93%     39.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            121212      0.23%     39.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     39.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.28%     39.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            149921      0.28%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            18468431     34.67%     74.58% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              38252      0.07%     74.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       13187263     24.75%     99.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        314971      0.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              53272668                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               20589411                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           38939213                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8915298                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10622204                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    6779699                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.127264                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 341769      5.04%      5.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      5.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      5.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    3      0.00%      5.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      5.04% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1253      0.02%      5.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      5.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      5.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               673313      9.93%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                  80      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               4184077     61.71%     76.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   35      0.00%     76.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1579165     23.29%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              39449972                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         213892261                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20729844                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24306470                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31871425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 53272668                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              24039                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3028845                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           120817                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2498                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3079412                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    139385622                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.382196                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.170605                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          120897368     86.74%     86.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            5991050      4.30%     91.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2948801      2.12%     93.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2288851      1.64%     94.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            4082103      2.93%     97.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1938070      1.39%     99.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             568108      0.41%     99.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             280115      0.20%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             391156      0.28%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      139385622                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.378808                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           146280                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           91745                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8884606                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             378452                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9169115                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4764716                       # number of misc regfile writes
system.cpu2.numCycles                       140632469                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10499022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              100757964                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24501601                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6798084                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2954711                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              26186308                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               165203                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             46114781                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32512300                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27658212                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  5444703                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 73508                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                176529                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             29841812                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3156611                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10199486                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        35915295                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        209903                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6239                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 16604769                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6222                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   170476792                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64395202                       # The number of ROB writes
system.cpu2.timesIdled                          15419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.512953                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4985589                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5009990                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           177020                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5142616                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13174                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14654                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1480                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5222532                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1123                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5401                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           171616                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4035611                       # Number of branches committed
system.cpu3.commit.bw_lim_events               366892                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          21701                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3123273                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28945486                       # Number of instructions committed
system.cpu3.commit.committedOps              28952464                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    139081541                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.208169                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.091340                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    132112061     94.99%     94.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2548367      1.83%     96.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       402538      0.29%     97.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       151105      0.11%     97.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       118656      0.09%     97.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       125810      0.09%     97.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1685888      1.21%     98.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1570224      1.13%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       366892      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    139081541                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8863590                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               25026                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24424798                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8028531                       # Number of loads committed
system.cpu3.commit.membars                      11357                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11357      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15777509     54.49%     54.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            262      0.00%     54.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3918844     13.54%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.07% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        444336      1.53%     69.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       121790      0.42%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       148224      0.51%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4263488     14.73%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         35938      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3770444     13.02%     98.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       312496      1.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28952464                       # Class of committed instruction
system.cpu3.commit.refs                       8382366                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28945486                       # Number of Instructions Simulated
system.cpu3.committedOps                     28952464                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.862817                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.862817                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            130497574                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5438                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4403836                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33504935                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1931848                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  4340602                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                177535                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14088                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2627231                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5222532                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   525482                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    138391142                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6326                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      37502229                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 365878                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.037103                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           1000709                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4998763                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.266433                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         139574790                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.268825                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.700427                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               113918175     81.62%     81.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19988787     14.32%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  742583      0.53%     96.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4423862      3.17%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  124005      0.09%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    8440      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  346083      0.25%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   21924      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     931      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           139574790                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9175655                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8628805                       # number of floating regfile writes
system.cpu3.idleCycles                        1181817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              175677                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4256813                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.378213                       # Inst execution rate
system.cpu3.iew.exec_refs                    31972755                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    358887                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               50296938                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8918746                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             12084                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            82489                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              379686                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           32017932                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             31613868                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           145734                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53236007                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                540129                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             45172699                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                177535                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             46216842                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2507483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4308                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         4526                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       890215                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        25851                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          4526                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        37614                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        138063                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25321266                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29746513                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.857922                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21723663                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.211333                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29774274                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                56534061                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16544531                       # number of integer regfile writes
system.cpu3.ipc                              0.205642                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.205642                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            13085      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16475264     30.86%     30.89% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 264      0.00%     30.89% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     30.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3934346      7.37%     38.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     38.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             495942      0.93%     39.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            122071      0.23%     39.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     39.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.28%     39.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            150838      0.28%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     39.98% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18499490     34.66%     74.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              38160      0.07%     74.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       13188601     24.71%     99.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        315904      0.59%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53381741                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               20614026                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           38983809                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8944300                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10671460                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6785406                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.127111                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 342548      5.05%      5.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    2      0.00%      5.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1435      0.02%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               678280     10.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                  93      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               4183950     61.66%     76.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   40      0.00%     76.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1579054     23.27%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              39540036                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         214263203                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20802213                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24416466                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  31993652                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53381741                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              24280                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3065468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           123334                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2579                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3107358                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    139574790                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.382460                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.170862                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          121043740     86.72%     86.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6008246      4.30%     91.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2955005      2.12%     93.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2295860      1.64%     94.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            4090131      2.93%     97.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1940339      1.39%     99.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             568677      0.41%     99.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             280712      0.20%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             392080      0.28%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      139574790                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.379249                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           148243                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           92944                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8918746                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             379686                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9200031                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4780650                       # number of misc regfile writes
system.cpu3.numCycles                       140756607                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    10374969                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              100867494                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24574217                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               6793998                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2967130                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              26200091                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               166021                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             46290318                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32636427                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27763588                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  5477297                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 68008                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                177535                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29855976                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3189371                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10239897                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        36050421                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        229358                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6378                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 16635115                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6361                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   170780259                       # The number of ROB reads
system.cpu3.rob.rob_writes                   64644975                       # The number of ROB writes
system.cpu3.timesIdled                          15073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8982321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15661061                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5017799                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2391378                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11012577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7069601                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23890037                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9460979                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8890238                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199894                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6479273                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7891                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4036                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79724                       # Transaction distribution
system.membus.trans_dist::ReadExResp            78892                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8890239                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24630191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24630191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    586817792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               586817792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11200                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8981890                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8981890    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8981890                       # Request fanout histogram
system.membus.respLayer1.occupancy        46127165493                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             61.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         19284992564                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              25.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1822                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          912                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5831545.504386                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   8998417.881909                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          912    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     71042000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            912                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    70315778000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5318369500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       505022                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          505022                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       505022                       # number of overall hits
system.cpu2.icache.overall_hits::total         505022                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17249                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17249                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17249                       # number of overall misses
system.cpu2.icache.overall_misses::total        17249                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1055038500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1055038500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1055038500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1055038500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       522271                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       522271                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       522271                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       522271                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.033027                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.033027                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.033027                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.033027                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 61165.197982                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61165.197982                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 61165.197982                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61165.197982                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16278                       # number of writebacks
system.cpu2.icache.writebacks::total            16278                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          971                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          971                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          971                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          971                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16278                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16278                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16278                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16278                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    988576000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    988576000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    988576000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    988576000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.031168                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.031168                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.031168                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.031168                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 60730.802310                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60730.802310                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 60730.802310                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60730.802310                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16278                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       505022                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         505022                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17249                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17249                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1055038500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1055038500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       522271                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       522271                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.033027                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.033027                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 61165.197982                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61165.197982                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          971                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          971                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16278                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16278                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    988576000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    988576000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.031168                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.031168                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 60730.802310                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60730.802310                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             536037                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16310                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            32.865543                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1060820                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1060820                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2859140                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2859140                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2859140                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2859140                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5719194                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5719194                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5719194                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5719194                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 429029612065                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 429029612065                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 429029612065                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 429029612065                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8578334                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8578334                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8578334                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8578334                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666702                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.666702                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666702                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.666702                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 75015.747335                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 75015.747335                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 75015.747335                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 75015.747335                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    108847897                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        17281                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2536774                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            257                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    42.907999                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    67.241245                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2941193                       # number of writebacks
system.cpu2.dcache.writebacks::total          2941193                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2773253                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2773253                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2773253                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2773253                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2945941                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2945941                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2945941                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2945941                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 252521548363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 252521548363                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 252521548363                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 252521548363                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.343416                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.343416                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.343416                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.343416                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85718.467669                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85718.467669                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85718.467669                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85718.467669                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2941193                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2653098                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2653098                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5581085                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5581085                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 418452872000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 418452872000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8234183                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8234183                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.677795                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.677795                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74976.975266                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74976.975266                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2657430                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2657430                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2923655                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2923655                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 250936902500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 250936902500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.355063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.355063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85829.861081                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85829.861081                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       206042                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        206042                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       138109                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       138109                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10576740065                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10576740065                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       344151                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       344151                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.401303                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.401303                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 76582.554830                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76582.554830                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       115823                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115823                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22286                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22286                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1584645863                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1584645863                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.064756                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.064756                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 71104.992507                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71104.992507                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3111                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3111                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          965                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          965                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     33448000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     33448000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         4076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.236752                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.236752                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 34661.139896                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 34661.139896                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          454                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          454                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          511                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          511                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2859500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2859500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.125368                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.125368                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5595.890411                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5595.890411                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1496                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1496                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1448                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1448                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     10631000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     10631000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2944                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2944                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.491848                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.491848                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7341.850829                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7341.850829                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1389                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1389                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      9475000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      9475000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.471807                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.471807                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6821.454284                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6821.454284                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2625000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2625000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2392000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2392000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1077                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1077                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4249                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4249                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    129153000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    129153000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5326                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5326                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.797784                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.797784                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 30396.093198                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 30396.093198                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4248                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4248                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    124904000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    124904000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.797597                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.797597                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 29403.013183                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 29403.013183                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.531157                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5818918                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2948996                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.973186                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.531157                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985349                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985349                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20130329                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20130329                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1902                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          952                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5521344.537815                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   8858867.059970                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          952    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     70995000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            952                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    70377827500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5256320000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       508401                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          508401                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       508401                       # number of overall hits
system.cpu3.icache.overall_hits::total         508401                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17081                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17081                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17081                       # number of overall misses
system.cpu3.icache.overall_misses::total        17081                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1026071500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1026071500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1026071500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1026071500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       525482                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       525482                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       525482                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       525482                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.032505                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.032505                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.032505                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.032505                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 60070.926761                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60070.926761                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 60070.926761                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60070.926761                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          661                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    82.625000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16156                       # number of writebacks
system.cpu3.icache.writebacks::total            16156                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          925                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          925                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          925                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          925                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16156                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16156                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16156                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16156                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    963471000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    963471000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    963471000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    963471000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.030745                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.030745                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.030745                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.030745                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 59635.491458                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59635.491458                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 59635.491458                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59635.491458                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16156                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       508401                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         508401                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17081                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17081                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1026071500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1026071500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       525482                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       525482                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.032505                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.032505                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 60070.926761                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60070.926761                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          925                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          925                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16156                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16156                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    963471000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    963471000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.030745                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.030745                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 59635.491458                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59635.491458                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             544872                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16188                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            33.659007                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1067120                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1067120                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2876157                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2876157                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2876157                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2876157                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5730512                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5730512                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5730512                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5730512                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 430126650298                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 430126650298                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 430126650298                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 430126650298                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8606669                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8606669                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8606669                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8606669                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.665822                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.665822                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.665822                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.665822                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75059.026191                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75059.026191                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75059.026191                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75059.026191                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    109003497                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        17749                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2538737                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            314                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    42.936112                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    56.525478                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2944426                       # number of writebacks
system.cpu3.dcache.writebacks::total          2944426                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2781061                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2781061                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2781061                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2781061                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2949451                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2949451                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2949451                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2949451                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 252817161180                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 252817161180                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 252817161180                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 252817161180                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.342694                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.342694                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.342694                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.342694                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85716.684624                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85716.684624                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85716.684624                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85716.684624                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2944426                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2668858                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2668858                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5592592                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5592592                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 419648736000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 419648736000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8261450                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8261450                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.676950                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.676950                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75036.536905                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75036.536905                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2666059                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2666059                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2926533                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2926533                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 251230567000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 251230567000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.354240                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.354240                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85845.800133                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85845.800133                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       207299                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        207299                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       137920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       137920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10477914298                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10477914298                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       345219                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       345219                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.399515                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.399515                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 75970.956337                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75970.956337                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       115002                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       115002                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        22918                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22918                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1586594180                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1586594180                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.066387                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.066387                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 69229.172703                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69229.172703                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3095                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3095                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1019                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1019                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     31891000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     31891000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.247691                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.247691                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31296.368989                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31296.368989                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          460                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          460                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          559                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          559                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3569000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3569000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.135877                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.135877                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6384.615385                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6384.615385                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1479                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1479                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1423                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1423                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      9766000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      9766000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2902                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2902                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.490351                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.490351                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6862.965566                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6862.965566                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1356                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1356                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      8610000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      8610000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.467264                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.467264                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6349.557522                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6349.557522                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2284500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2284500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2084500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2084500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1092                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1092                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4309                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4309                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    127098000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    127098000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5401                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5401                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.797815                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.797815                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 29495.938733                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 29495.938733                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4306                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4306                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    122785500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    122785500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.797260                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.797260                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 28514.979099                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 28514.979099                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.577050                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5838852                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2952301                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.977729                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.577050                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.986783                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.986783                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20190446                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20190446                       # Number of data accesses
system.cpu0.numPwrStateTransitions                614                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          307                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2678524.429967                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4118345.776902                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          307    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     14856500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            307                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    74811840500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    822307000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       566380                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          566380                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       566380                       # number of overall hits
system.cpu0.icache.overall_hits::total         566380                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77275                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77275                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77275                       # number of overall misses
system.cpu0.icache.overall_misses::total        77275                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5636839999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5636839999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5636839999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5636839999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       643655                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       643655                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       643655                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       643655                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120057                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120057                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120057                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120057                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72945.195717                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72945.195717                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72945.195717                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72945.195717                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4296                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              131                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.793893                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73132                       # number of writebacks
system.cpu0.icache.writebacks::total            73132                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4143                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4143                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4143                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4143                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73132                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73132                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73132                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73132                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5307295499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5307295499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5307295499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5307295499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113620                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113620                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113620                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113620                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72571.452975                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72571.452975                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72571.452975                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72571.452975                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73132                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       566380                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         566380                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77275                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77275                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5636839999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5636839999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       643655                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       643655                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120057                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120057                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72945.195717                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72945.195717                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4143                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4143                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73132                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73132                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5307295499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5307295499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113620                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113620                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72571.452975                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72571.452975                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             639612                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73164                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.742168                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1360442                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1360442                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3124223                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3124223                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3124223                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3124223                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5870177                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5870177                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5870177                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5870177                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 439318896312                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 439318896312                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 439318896312                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 439318896312                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8994400                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8994400                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8994400                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8994400                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.652648                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.652648                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.652648                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.652648                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74839.122621                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74839.122621                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74839.122621                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74839.122621                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    108867655                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        11527                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2530495                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            200                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.022276                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.635000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2973358                       # number of writebacks
system.cpu0.dcache.writebacks::total          2973358                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2894394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2894394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2894394                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2894394                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2975783                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2975783                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2975783                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2975783                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 254543344465                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 254543344465                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 254543344465                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 254543344465                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.330848                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.330848                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.330848                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.330848                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85538.274957                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85538.274957                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85538.274957                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85538.274957                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2973358                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2810615                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2810615                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5689357                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5689357                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 425446195500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 425446195500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8499972                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8499972                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.669338                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.669338                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74779.310825                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74779.310825                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2752393                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2752393                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2936964                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2936964                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 251719201000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 251719201000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.345526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.345526                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 85707.281737                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85707.281737                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       313608                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        313608                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       180820                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       180820                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13872700812                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13872700812                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       494428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       494428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.365716                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.365716                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76721.053047                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76721.053047                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       142001                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       142001                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        38819                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        38819                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2824143465                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2824143465                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.078513                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.078513                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 72751.576934                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72751.576934                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3922                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3922                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          900                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     32073500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     32073500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.186645                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.186645                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35637.222222                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35637.222222                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          806                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          806                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           94                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       745000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       745000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019494                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019494                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7925.531915                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7925.531915                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3050                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3050                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1168                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6757000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6757000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4218                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4218                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.276908                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.276908                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5785.102740                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5785.102740                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1156                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1156                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5619000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5619000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.274064                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.274064                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4860.726644                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4860.726644                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       101000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       101000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        83000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        83000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2133                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2133                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3547                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3547                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    130489000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    130489000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5680                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5680                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.624472                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.624472                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 36788.553707                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 36788.553707                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3547                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3547                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    126942000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    126942000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.624472                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.624472                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 35788.553707                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 35788.553707                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.943132                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6115806                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2977184                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.054225                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.943132                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998223                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998223                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20995393                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20995393                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10642                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              606371                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6409                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              601185                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6120                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              598969                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6297                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              598829                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2434822                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10642                       # number of overall hits
system.l2.overall_hits::.cpu0.data             606371                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6409                       # number of overall hits
system.l2.overall_hits::.cpu1.data             601185                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6120                       # number of overall hits
system.l2.overall_hits::.cpu2.data             598969                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6297                       # number of overall hits
system.l2.overall_hits::.cpu3.data             598829                       # number of overall hits
system.l2.overall_hits::total                 2434822                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2364246                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2343578                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10158                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2343343                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9859                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2345941                       # number of demand (read+write) misses
system.l2.demand_misses::total                9489523                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62491                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2364246                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9907                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2343578                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10158                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2343343                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9859                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2345941                       # number of overall misses
system.l2.overall_misses::total               9489523                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5069373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 241544949490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    851715500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 239866839484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    889002500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 239670809980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    862052500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 239962274491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     968717017445                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5069373500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 241544949490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    851715500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 239866839484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    889002500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 239670809980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    862052500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 239962274491                       # number of overall miss cycles
system.l2.overall_miss_latency::total    968717017445                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73133                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2970617                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16316                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2944763                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16278                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2942312                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16156                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2944770                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11924345                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73133                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2970617                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16316                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2944763                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16278                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2942312                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16156                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2944770                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11924345                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.854484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.795877                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.607195                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.795846                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.624032                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.796429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.610238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.796647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.795811                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.854484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.795877                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.607195                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.795846                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.624032                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.796429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.610238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.796647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.795811                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81121.657519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102165.743112                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85971.081054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102350.696023                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87517.473912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 102277.306387                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87438.127599                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102288.281969                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102082.793566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81121.657519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102165.743112                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85971.081054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102350.696023                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87517.473912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 102277.306387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87438.127599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102288.281969                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102082.793566                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199894                       # number of writebacks
system.l2.writebacks::total                    199894                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            235                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         123746                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2811                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         129100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2517                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         130086                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2476                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         129375                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              520346                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           235                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        123746                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2811                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        129100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2517                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        130086                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2476                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        129375                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             520346                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2240500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2214478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      2213257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      2216566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8969177                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2240500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2214478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      2213257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      2216566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8969177                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4434997018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 211794682004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    578798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 210034551993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    636381001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 209770407486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    610563500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 210086670502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 847947051504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4434997018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 211794682004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    578798000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 210034551993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    636381001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 209770407486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    610563500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 210086670502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 847947051504                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.851271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.754220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.434911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.752006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.469407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.752217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.456982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.752713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.752174                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.851271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.754220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.434911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.752006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.469407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.752217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.456982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.752713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.752174                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71238.065696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94530.096855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81566.798196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94846.077492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83285.041356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 94779.055250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82698.564269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 94780.245886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94540.117951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71238.065696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94530.096855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81566.798196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94846.077492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83285.041356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 94779.055250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82698.564269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 94780.245886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94540.117951                       # average overall mshr miss latency
system.l2.replacements                       16136127                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       259566                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           259566                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       259566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       259566                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7604702                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7604702                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7604706                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7604706                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             215                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             252                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             217                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  716                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           511                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           173                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           245                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           182                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1111                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5499500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1048000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       699000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       612000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7858500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          543                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          388                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          497                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          399                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1827                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.941068                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.445876                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.492958                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.456140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.608101                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10762.230920                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6057.803468                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2853.061224                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3362.637363                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7073.357336                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          511                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          173                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          245                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          182                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1111                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10256000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3452500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      4923500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3641500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     22273500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.941068                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.445876                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.492958                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.456140                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.608101                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20070.450098                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19956.647399                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20095.918367                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20008.241758                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20048.154815                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data           173                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           212                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           188                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                573                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          120                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           99                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              404                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       694500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       513000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       709500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       750500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2667500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          290                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          332                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          287                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            977                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.403448                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.361446                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.344948                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.413511                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 10213.235294                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4384.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5912.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  7580.808081                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6602.722772                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           65                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          113                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          112                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           93                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          383                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1453500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2472500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2667000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2137000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      8730000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.955882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.389655                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.337349                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.324042                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.392016                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 22361.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21880.530973                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 23812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 22978.494624                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22793.733681                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             8064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             6806                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             6895                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28772                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30057                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16309                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          16200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          16370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               78936                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2723385500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1584247500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1539443000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1540262500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7387338500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        23316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            107708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.788463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.699477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.704164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.703632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.732870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90607.362678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97139.462873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 95027.345679                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 94090.562004                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93586.430779                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        30056                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        16200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        16370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          78935                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2422815500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1421157500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1377443000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1376562500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6597978500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.788437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.699477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.704164                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.703632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.732861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80610.044583                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87139.462873                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 85027.345679                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 84090.562004                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83587.489707                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6409                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6297                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9859                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            92415                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5069373500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    851715500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    889002500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    862052500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7672144000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16316                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16156                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         121883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.854484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.607195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.624032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.610238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.758227                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81121.657519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85971.081054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87517.473912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87438.127599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83018.384461                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          235                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2811                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2517                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2476                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8039                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7641                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7383                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        84376                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4434997018                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    578798000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    636381001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    610563500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6260739519                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.851271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.434911                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.469407                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.456982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.692270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71238.065696                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81566.798196                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83285.041356                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82698.564269                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74200.477849                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       598307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       594178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       592163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       591934                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2376582                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2334189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2327269                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2327143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2329571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9318172                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 238821563990                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 238282591984                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 238131366980                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 238422011991                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 953657534945                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2932496                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2921447                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2919306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2921505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11694754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.795973                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.796615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.797156                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.797387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.796782                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102314.578635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102387.215223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 102327.775723                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 102345.887715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102343.843293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       123745                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       129100                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       130086                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       129375                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       512306                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2210444                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2198169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2197057                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2200196                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8805866                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 209371866504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 208613394493                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 208392964486                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 208710108002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 835088333485                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.753776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.752425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.752596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.753104                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.752976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94719.371540                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94903.255615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 94850.959482                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 94859.779766                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94833.186592                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    19269961                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16136191                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.194208                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.376710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.717307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.684276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.086585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.007515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.091481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.963382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.086534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.986209                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.459011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.026833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.124428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.124785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 174467511                       # Number of tag accesses
system.l2.tags.data_accesses                174467511                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3984384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     143390976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        454144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     141726016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        489024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     141647296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        472512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     141859968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          574024320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3984384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       454144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       489024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       472512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5400064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12793216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12793216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2240484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2214469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        2213239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        2216562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8969130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199894                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         52679697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1895849702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6004484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1873836365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6465651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1872795565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          6247337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1875607417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7589486217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     52679697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6004484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6465651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      6247337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         71397169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169146033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169146033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169146033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        52679697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1895849702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6004484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1873836365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6465651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1872795565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         6247337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1875607417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7758632250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    117165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2216024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2192225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   2190436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   2194307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000600361250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7296                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7296                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13656991                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110630                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8969131                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199898                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8969131                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199898                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  91762                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 82733                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             78940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            111107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2790804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3826063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1107599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             57591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           108288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           124592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           123588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            57860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 307062233508                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44386845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            473512902258                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34589.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53339.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7868528                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  105529                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8969131                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199898                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  110259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  205567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  486061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  911925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1285602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1410855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1204054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  978493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  838533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  671128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 447331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 213515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  70002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1020489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    564.093300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   335.487702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   427.109270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       271229     26.58%     26.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116257     11.39%     37.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59544      5.83%     43.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45926      4.50%     48.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36200      3.55%     51.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29669      2.91%     54.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24437      2.39%     57.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20924      2.05%     59.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       416303     40.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1020489                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1216.753427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    278.531581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1429.911183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4248     58.22%     58.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           35      0.48%     58.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           21      0.29%     58.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            5      0.07%     59.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           20      0.27%     59.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           31      0.42%     59.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           42      0.58%     60.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          154      2.11%     62.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          273      3.74%     66.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          398      5.46%     71.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          469      6.43%     78.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          481      6.59%     84.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          408      5.59%     90.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583          358      4.91%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839          208      2.85%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095          105      1.44%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           34      0.47%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            4      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7296                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.059896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.055950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.373712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7093     97.22%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.41%     97.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              120      1.64%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      0.63%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7296                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              568151616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5872768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7499072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               574024384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12793472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7511.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7589.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    58.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   75634213500                       # Total gap between requests
system.mem_ctrls.avgGap                       8248.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3984448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    141825536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       454144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    140302400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       489024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    140187904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       472512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    140435648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7499072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 52680543.533593736589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1875152172.502506256104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6004483.622956152074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1855013967.070892095566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6465650.981258167885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1853500153.485566854477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6247336.892373911105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1856775710.997469902039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99149289.677655190229                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2240484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2214469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7641                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      2213239                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      2216562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199898                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1860166000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 118271153251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    281227000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 117573557504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    316248000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 117366590752                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    301185000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 117542774751                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1890399186000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29878.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52788.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39631.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53093.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41388.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53029.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40794.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53029.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9456818.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2645562780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1406165145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12612524400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          113681160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5970612960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34031525100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        385386240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57165457785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        755.815457                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    662521250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2525640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72445986250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4640692980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2466590610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50771883120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          497961900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5970612960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34327389870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        136236960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        98811368400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1306.438582                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     48192000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2525640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73060315500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1926                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          964                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5452952.800830                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8799586.724731                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          964    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70794000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            964                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    70377501000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5256646500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       505634                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          505634                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       505634                       # number of overall hits
system.cpu1.icache.overall_hits::total         505634                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17363                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17363                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17363                       # number of overall misses
system.cpu1.icache.overall_misses::total        17363                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1022747000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1022747000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1022747000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1022747000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       522997                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       522997                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       522997                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       522997                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.033199                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.033199                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.033199                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.033199                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58903.818465                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58903.818465                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58903.818465                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58903.818465                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          819                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    37.227273                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16316                       # number of writebacks
system.cpu1.icache.writebacks::total            16316                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1047                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1047                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1047                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1047                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16316                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16316                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16316                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16316                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    955098500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    955098500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    955098500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    955098500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.031197                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.031197                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.031197                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.031197                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58537.539838                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58537.539838                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58537.539838                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58537.539838                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16316                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       505634                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         505634                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17363                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17363                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1022747000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1022747000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       522997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       522997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.033199                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.033199                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58903.818465                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58903.818465                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1047                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1047                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16316                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16316                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    955098500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    955098500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.031197                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.031197                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58537.539838                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58537.539838                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             536183                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16348                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            32.798079                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1062310                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1062310                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2865876                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2865876                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2865876                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2865876                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5747731                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5747731                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5747731                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5747731                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 431857289973                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 431857289973                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 431857289973                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 431857289973                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8613607                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8613607                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8613607                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8613607                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.667285                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.667285                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.667285                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.667285                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75135.264676                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75135.264676                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75135.264676                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75135.264676                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    108887995                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        19126                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2534969                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            298                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.954369                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.181208                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2943832                       # number of writebacks
system.cpu1.dcache.writebacks::total          2943832                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2799085                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2799085                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2799085                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2799085                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2948646                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2948646                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2948646                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2948646                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 252752866677                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 252752866677                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 252752866677                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 252752866677                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.342324                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.342324                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.342324                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.342324                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85718.281095                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85718.281095                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85718.281095                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85718.281095                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2943832                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2660483                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2660483                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5609054                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5609054                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 420738774500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 420738774500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8269537                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8269537                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.678279                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.678279                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75010.647874                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75010.647874                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2683045                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2683045                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2926009                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2926009                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 251119754500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 251119754500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.353830                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.353830                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85823.302150                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85823.302150                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       205393                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        205393                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       138677                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       138677                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11118515473                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11118515473                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       344070                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       344070                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.403049                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.403049                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80175.627343                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80175.627343                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       116040                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       116040                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22637                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22637                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1633112177                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1633112177                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.065792                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.065792                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 72143.489729                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72143.489729                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3173                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3173                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          988                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          988                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     30885000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     30885000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.237443                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.237443                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31260.121457                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31260.121457                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          450                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          450                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          538                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          538                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3019500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3019500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.129296                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.129296                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5612.453532                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5612.453532                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1425                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1425                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1496                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1496                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9951500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9951500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2921                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2921                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.512153                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.512153                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6652.072193                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6652.072193                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1438                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1438                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8788500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8788500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.492297                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.492297                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6111.613352                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6111.613352                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3083000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3083000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2808000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2808000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1084                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1084                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4287                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4287                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    128529500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    128529500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5371                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5371                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.798175                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.798175                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 29981.222300                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 29981.222300                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4285                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4285                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    124242500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    124242500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.797803                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.797803                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 28994.749125                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 28994.749125                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.591159                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5827925                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2951830                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.974343                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.591159                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.987224                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987224                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20203919                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20203919                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75634147500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11836599                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       459460                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11665124                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15936235                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8559                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4613                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13172                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          726                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           114737                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          114737                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        121883                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11714732                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       219397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8925180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8844216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        48834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8836461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8845584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35817088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9360896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    380414400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2088448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    376870080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2083584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    376544320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2067968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    376908480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1526338176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16174230                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14568128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28101454                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.624129                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.752965                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14536496     51.73%     51.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10231897     36.41%     88.14% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2747207      9.78%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 530791      1.89%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  55063      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28101454                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23869838240                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             31.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4500912184                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25711596                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4505577688                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25513664                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4540089855                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109867599                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4504606313                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25923660                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
