Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Dec 06 21:15:43 2020
| Host         : DESKTOP-KD58MBP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.480        0.000                      0                  245        0.191        0.000                      0                  245        4.500        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.480        0.000                      0                  245        0.191        0.000                      0                  245        4.500        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 clock/nolabel_line232/counter_note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_reg[5]_i_2/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.364ns (27.056%)  route 3.677ns (72.944%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.627     5.229    clock/nolabel_line232/CLK
    SLICE_X10Y137        FDRE                                         r  clock/nolabel_line232/counter_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y137        FDRE (Prop_fdre_C_Q)         0.518     5.747 f  clock/nolabel_line232/counter_note_reg[1]/Q
                         net (fo=6, routed)           0.831     6.578    clock/nolabel_line232/counter_note_reg_n_0_[1]
    SLICE_X10Y136        LUT4 (Prop_lut4_I2_O)        0.146     6.724 f  clock/nolabel_line232/counter_note[6]_i_2/O
                         net (fo=4, routed)           0.466     7.191    clock/nolabel_line232/counter_note[6]_i_2_n_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I4_O)        0.328     7.519 r  clock/nolabel_line232/counter_note[10]_i_2/O
                         net (fo=3, routed)           0.705     8.224    clock/nolabel_line232/counter_note[10]_i_2_n_0
    SLICE_X6Y136         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  clock/nolabel_line232/counter_octave[7]_i_1/O
                         net (fo=16, routed)          0.592     8.940    clock/nolabel_line232/get_fullnote/counter_octave
    SLICE_X10Y136        LUT6 (Prop_lut6_I0_O)        0.124     9.064 f  clock/nolabel_line232/get_fullnote/counter_note[3]_i_1/O
                         net (fo=2, routed)           0.602     9.666    pwropt_3
    SLICE_X10Y137        LUT4 (Prop_lut4_I0_O)        0.124     9.790 r  note_reg[5]_i_2_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.481    10.271    note_reg[5]_i_2_ENARDEN_cooolgate_en_sig_1
    RAMB18_X0Y54         RAMB18E1                                     r  note_reg[5]_i_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.547    14.969    clk_IBUF_BUFG
    RAMB18_X0Y54         RAMB18E1                                     r  note_reg[5]_i_2/CLKARDCLK
                         clock pessimism              0.259    15.229    
                         clock uncertainty           -0.035    15.193    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.750    note_reg[5]_i_2
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 clock/nolabel_line232/tone_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_reg[5]_i_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 2.199ns (48.663%)  route 2.320ns (51.337%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.617     5.219    clock/nolabel_line232/CLK
    SLICE_X8Y129         FDRE                                         r  clock/nolabel_line232/tone_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  clock/nolabel_line232/tone_reg[0]/Q
                         net (fo=2, routed)           0.803     6.541    clock/nolabel_line232/tone_reg__0[0]
    SLICE_X9Y129         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.121 r  clock/nolabel_line232/note_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.121    clock/nolabel_line232/note_reg[5]_i_37_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clock/nolabel_line232/note_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.235    clock/nolabel_line232/note_reg[5]_i_32_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clock/nolabel_line232/note_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.349    clock/nolabel_line232/note_reg[5]_i_27_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  clock/nolabel_line232/note_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.463    clock/nolabel_line232/note_reg[5]_i_22_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  clock/nolabel_line232/note_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.577    clock/nolabel_line232/note_reg[5]_i_17_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.890 r  clock/nolabel_line232/note_reg[5]_i_11/O[3]
                         net (fo=1, routed)           0.878     8.768    clock/nolabel_line232_n_1
    SLICE_X10Y135        LUT2 (Prop_lut2_I0_O)        0.332     9.100 r  clock/note[5]_i_8/O
                         net (fo=1, routed)           0.638     9.738    clock_n_14
    RAMB18_X0Y54         RAMB18E1                                     r  note_reg[5]_i_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.547    14.969    clk_IBUF_BUFG
    RAMB18_X0Y54         RAMB18E1                                     r  note_reg[5]_i_2/CLKARDCLK
                         clock pessimism              0.277    15.247    
                         clock uncertainty           -0.035    15.211    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.797    14.414    note_reg[5]_i_2
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 clock/nolabel_line232/tone_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_reg[5]_i_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 2.303ns (49.553%)  route 2.345ns (50.447%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.617     5.219    clock/nolabel_line232/CLK
    SLICE_X8Y129         FDRE                                         r  clock/nolabel_line232/tone_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  clock/nolabel_line232/tone_reg[0]/Q
                         net (fo=2, routed)           0.803     6.541    clock/nolabel_line232/tone_reg__0[0]
    SLICE_X9Y129         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.121 r  clock/nolabel_line232/note_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.121    clock/nolabel_line232/note_reg[5]_i_37_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clock/nolabel_line232/note_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.235    clock/nolabel_line232/note_reg[5]_i_32_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clock/nolabel_line232/note_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.349    clock/nolabel_line232/note_reg[5]_i_27_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  clock/nolabel_line232/note_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.463    clock/nolabel_line232/note_reg[5]_i_22_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  clock/nolabel_line232/note_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.577    clock/nolabel_line232/note_reg[5]_i_17_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  clock/nolabel_line232/note_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.691    clock/nolabel_line232/note_reg[5]_i_11_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  clock/nolabel_line232/note_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.805    clock/nolabel_line232/note_reg[5]_i_10_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.027 r  clock/nolabel_line232/note_reg[5]_i_9/O[0]
                         net (fo=1, routed)           0.944     8.970    clock/nolabel_line232_n_6
    SLICE_X10Y135        LUT2 (Prop_lut2_I0_O)        0.299     9.269 r  clock/note[5]_i_3/O
                         net (fo=1, routed)           0.597     9.867    clock_n_9
    RAMB18_X0Y54         RAMB18E1                                     r  note_reg[5]_i_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.547    14.969    clk_IBUF_BUFG
    RAMB18_X0Y54         RAMB18E1                                     r  note_reg[5]_i_2/CLKARDCLK
                         clock pessimism              0.277    15.247    
                         clock uncertainty           -0.035    15.211    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.645    note_reg[5]_i_2
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 clock/nolabel_line232/tone_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_reg[5]_i_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 2.287ns (49.213%)  route 2.360ns (50.787%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.617     5.219    clock/nolabel_line232/CLK
    SLICE_X8Y129         FDRE                                         r  clock/nolabel_line232/tone_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  clock/nolabel_line232/tone_reg[0]/Q
                         net (fo=2, routed)           0.803     6.541    clock/nolabel_line232/tone_reg__0[0]
    SLICE_X9Y129         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.121 r  clock/nolabel_line232/note_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.121    clock/nolabel_line232/note_reg[5]_i_37_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clock/nolabel_line232/note_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.235    clock/nolabel_line232/note_reg[5]_i_32_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clock/nolabel_line232/note_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.349    clock/nolabel_line232/note_reg[5]_i_27_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  clock/nolabel_line232/note_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.463    clock/nolabel_line232/note_reg[5]_i_22_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  clock/nolabel_line232/note_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.577    clock/nolabel_line232/note_reg[5]_i_17_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  clock/nolabel_line232/note_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.691    clock/nolabel_line232/note_reg[5]_i_11_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  clock/nolabel_line232/note_reg[5]_i_10/O[3]
                         net (fo=1, routed)           0.820     8.823    clock/nolabel_line232_n_2
    SLICE_X10Y135        LUT2 (Prop_lut2_I0_O)        0.306     9.129 r  clock/note[5]_i_4/O
                         net (fo=1, routed)           0.737     9.866    clock_n_10
    RAMB18_X0Y54         RAMB18E1                                     r  note_reg[5]_i_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.547    14.969    clk_IBUF_BUFG
    RAMB18_X0Y54         RAMB18E1                                     r  note_reg[5]_i_2/CLKARDCLK
                         clock pessimism              0.277    15.247    
                         clock uncertainty           -0.035    15.211    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.645    note_reg[5]_i_2
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 clock/nolabel_line232/tone_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_reg[5]_i_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 2.331ns (53.829%)  route 1.999ns (46.171%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.617     5.219    clock/nolabel_line232/CLK
    SLICE_X8Y129         FDRE                                         r  clock/nolabel_line232/tone_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  clock/nolabel_line232/tone_reg[0]/Q
                         net (fo=2, routed)           0.803     6.541    clock/nolabel_line232/tone_reg__0[0]
    SLICE_X9Y129         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.121 r  clock/nolabel_line232/note_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.121    clock/nolabel_line232/note_reg[5]_i_37_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clock/nolabel_line232/note_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.235    clock/nolabel_line232/note_reg[5]_i_32_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clock/nolabel_line232/note_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.349    clock/nolabel_line232/note_reg[5]_i_27_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  clock/nolabel_line232/note_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.463    clock/nolabel_line232/note_reg[5]_i_22_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  clock/nolabel_line232/note_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.577    clock/nolabel_line232/note_reg[5]_i_17_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  clock/nolabel_line232/note_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.691    clock/nolabel_line232/note_reg[5]_i_11_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.025 r  clock/nolabel_line232/note_reg[5]_i_10/O[1]
                         net (fo=1, routed)           0.598     8.623    clock/nolabel_line232_n_4
    SLICE_X10Y135        LUT2 (Prop_lut2_I0_O)        0.329     8.952 r  clock/note[5]_i_6/O
                         net (fo=1, routed)           0.598     9.550    clock_n_12
    RAMB18_X0Y54         RAMB18E1                                     r  note_reg[5]_i_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.547    14.969    clk_IBUF_BUFG
    RAMB18_X0Y54         RAMB18E1                                     r  note_reg[5]_i_2/CLKARDCLK
                         clock pessimism              0.277    15.247    
                         clock uncertainty           -0.035    15.211    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.790    14.421    note_reg[5]_i_2
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 clock/nolabel_line232/counter_octave_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/nolabel_line232/speaker_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 1.090ns (21.371%)  route 4.010ns (78.629%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.627     5.229    clock/nolabel_line232/CLK
    SLICE_X9Y138         FDRE                                         r  clock/nolabel_line232/counter_octave_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDRE (Prop_fdre_C_Q)         0.419     5.648 r  clock/nolabel_line232/counter_octave_reg[2]/Q
                         net (fo=4, routed)           0.874     6.522    clock/nolabel_line232/counter_octave_reg_n_0_[2]
    SLICE_X9Y138         LUT3 (Prop_lut3_I0_O)        0.299     6.821 r  clock/nolabel_line232/counter_octave[4]_i_3/O
                         net (fo=4, routed)           0.894     7.714    clock/nolabel_line232/counter_octave[4]_i_3_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I3_O)        0.124     7.838 r  clock/nolabel_line232/counter_octave[4]_i_2/O
                         net (fo=3, routed)           1.143     8.981    clock/nolabel_line232/get_fullnote/counter_octave_reg[7]_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I0_O)        0.124     9.105 r  clock/nolabel_line232/get_fullnote/speaker_i_2/O
                         net (fo=1, routed)           1.100    10.206    clock/nolabel_line232/get_fullnote/speaker_i_2_n_0
    SLICE_X6Y137         LUT3 (Prop_lut3_I0_O)        0.124    10.330 r  clock/nolabel_line232/get_fullnote/speaker_i_1/O
                         net (fo=1, routed)           0.000    10.330    clock/nolabel_line232/get_fullnote_n_13
    SLICE_X6Y137         FDRE                                         r  clock/nolabel_line232/speaker_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.583    15.005    clock/nolabel_line232/CLK
    SLICE_X6Y137         FDRE                                         r  clock/nolabel_line232/speaker_reg/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X6Y137         FDRE (Setup_fdre_C_D)        0.077    15.306    clock/nolabel_line232/speaker_reg
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 clock/nolabel_line232/tone_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_reg[5]_i_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 2.182ns (52.477%)  route 1.976ns (47.523%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.617     5.219    clock/nolabel_line232/CLK
    SLICE_X8Y129         FDRE                                         r  clock/nolabel_line232/tone_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  clock/nolabel_line232/tone_reg[0]/Q
                         net (fo=2, routed)           0.803     6.541    clock/nolabel_line232/tone_reg__0[0]
    SLICE_X9Y129         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.121 r  clock/nolabel_line232/note_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.121    clock/nolabel_line232/note_reg[5]_i_37_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  clock/nolabel_line232/note_reg[5]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.235    clock/nolabel_line232/note_reg[5]_i_32_n_0
    SLICE_X9Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  clock/nolabel_line232/note_reg[5]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.349    clock/nolabel_line232/note_reg[5]_i_27_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  clock/nolabel_line232/note_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.463    clock/nolabel_line232/note_reg[5]_i_22_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  clock/nolabel_line232/note_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.577    clock/nolabel_line232/note_reg[5]_i_17_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  clock/nolabel_line232/note_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.691    clock/nolabel_line232/note_reg[5]_i_11_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.913 r  clock/nolabel_line232/note_reg[5]_i_10/O[0]
                         net (fo=1, routed)           0.433     8.345    clock/nolabel_line232_n_5
    SLICE_X10Y135        LUT2 (Prop_lut2_I0_O)        0.292     8.637 r  clock/note[5]_i_7/O
                         net (fo=1, routed)           0.740     9.377    clock_n_13
    RAMB18_X0Y54         RAMB18E1                                     r  note_reg[5]_i_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.547    14.969    clk_IBUF_BUFG
    RAMB18_X0Y54         RAMB18E1                                     r  note_reg[5]_i_2/CLKARDCLK
                         clock pessimism              0.277    15.247    
                         clock uncertainty           -0.035    15.211    
    RAMB18_X0Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.773    14.438    note_reg[5]_i_2
  -------------------------------------------------------------------
                         required time                         14.438    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 clock/nolabel_line232/counter_note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/nolabel_line232/counter_note_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.240ns (26.718%)  route 3.401ns (73.282%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.627     5.229    clock/nolabel_line232/CLK
    SLICE_X10Y137        FDRE                                         r  clock/nolabel_line232/counter_note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y137        FDRE (Prop_fdre_C_Q)         0.518     5.747 f  clock/nolabel_line232/counter_note_reg[1]/Q
                         net (fo=6, routed)           0.831     6.578    clock/nolabel_line232/counter_note_reg_n_0_[1]
    SLICE_X10Y136        LUT4 (Prop_lut4_I2_O)        0.146     6.724 f  clock/nolabel_line232/counter_note[6]_i_2/O
                         net (fo=4, routed)           0.466     7.191    clock/nolabel_line232/counter_note[6]_i_2_n_0
    SLICE_X10Y134        LUT6 (Prop_lut6_I4_O)        0.328     7.519 r  clock/nolabel_line232/counter_note[10]_i_2/O
                         net (fo=3, routed)           0.705     8.224    clock/nolabel_line232/counter_note[10]_i_2_n_0
    SLICE_X6Y136         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  clock/nolabel_line232/counter_octave[7]_i_1/O
                         net (fo=16, routed)          0.582     8.930    clock/nolabel_line232/get_fullnote/counter_octave
    SLICE_X10Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.054 r  clock/nolabel_line232/get_fullnote/counter_note[2]_i_1/O
                         net (fo=2, routed)           0.816     9.870    clock/nolabel_line232/counter_note[2]
    SLICE_X9Y136         FDRE                                         r  clock/nolabel_line232/counter_note_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.503    14.925    clock/nolabel_line232/CLK
    SLICE_X9Y136         FDRE                                         r  clock/nolabel_line232/counter_note_reg[2]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)       -0.105    15.044    clock/nolabel_line232/counter_note_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 clock/minutes_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/hoursOut_reg[1][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.326ns (29.244%)  route 3.208ns (70.756%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.690     5.292    clock/CLK
    SLICE_X5Y126         FDCE                                         r  clock/minutes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.419     5.711 r  clock/minutes_reg[3]/Q
                         net (fo=4, routed)           0.900     6.611    clock/minutes_reg__0[3]
    SLICE_X4Y126         LUT6 (Prop_lut6_I4_O)        0.299     6.910 f  clock/hoursOut[0][3]_i_4/O
                         net (fo=4, routed)           0.659     7.569    clock/hoursOut[0][3]_i_4_n_0
    SLICE_X5Y127         LUT2 (Prop_lut2_I0_O)        0.152     7.721 f  clock/minutesOut[0][3]_i_5/O
                         net (fo=17, routed)          0.468     8.188    clock/minutesOut[0][3]_i_5_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.332     8.520 f  clock/hoursOut[1][3]_i_4/O
                         net (fo=1, routed)           0.520     9.040    clock/hoursOut[1][3]_i_4_n_0
    SLICE_X4Y126         LUT4 (Prop_lut4_I3_O)        0.124     9.164 r  clock/hoursOut[1][3]_i_1/O
                         net (fo=4, routed)           0.663     9.827    clock/hoursOut
    SLICE_X2Y123         FDCE                                         r  clock/hoursOut_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.574    14.996    clock/CLK
    SLICE_X2Y123         FDCE                                         r  clock/hoursOut_reg[1][0]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X2Y123         FDCE (Setup_fdce_C_CE)      -0.169    15.051    clock/hoursOut_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 clock/minutes_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/hoursOut_reg[1][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.326ns (29.244%)  route 3.208ns (70.756%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.690     5.292    clock/CLK
    SLICE_X5Y126         FDCE                                         r  clock/minutes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.419     5.711 r  clock/minutes_reg[3]/Q
                         net (fo=4, routed)           0.900     6.611    clock/minutes_reg__0[3]
    SLICE_X4Y126         LUT6 (Prop_lut6_I4_O)        0.299     6.910 f  clock/hoursOut[0][3]_i_4/O
                         net (fo=4, routed)           0.659     7.569    clock/hoursOut[0][3]_i_4_n_0
    SLICE_X5Y127         LUT2 (Prop_lut2_I0_O)        0.152     7.721 f  clock/minutesOut[0][3]_i_5/O
                         net (fo=17, routed)          0.468     8.188    clock/minutesOut[0][3]_i_5_n_0
    SLICE_X4Y128         LUT6 (Prop_lut6_I0_O)        0.332     8.520 f  clock/hoursOut[1][3]_i_4/O
                         net (fo=1, routed)           0.520     9.040    clock/hoursOut[1][3]_i_4_n_0
    SLICE_X4Y126         LUT4 (Prop_lut4_I3_O)        0.124     9.164 r  clock/hoursOut[1][3]_i_1/O
                         net (fo=4, routed)           0.663     9.827    clock/hoursOut
    SLICE_X2Y123         FDCE                                         r  clock/hoursOut_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.574    14.996    clock/CLK
    SLICE_X2Y123         FDCE                                         r  clock/hoursOut_reg[1][1]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X2Y123         FDCE (Setup_fdce_C_CE)      -0.169    15.051    clock/hoursOut_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  5.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ssg/anode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssg/anode_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.598     1.517    ssg/CLK
    SLICE_X1Y103         FDCE                                         r  ssg/anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  ssg/anode_reg[0]/Q
                         net (fo=2, routed)           0.109     1.767    ssg/anode_reg[0]_0[0]
    SLICE_X0Y103         LUT2 (Prop_lut2_I0_O)        0.045     1.812 r  ssg/anode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    ssg/anode[1]_i_1_n_0
    SLICE_X0Y103         FDPE                                         r  ssg/anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.871     2.036    ssg/CLK
    SLICE_X0Y103         FDPE                                         r  ssg/anode_reg[1]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y103         FDPE (Hold_fdpe_C_D)         0.091     1.621    ssg/anode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 clock/minutes_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/minutes_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.585     1.504    clock/CLK
    SLICE_X5Y126         FDCE                                         r  clock/minutes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  clock/minutes_reg[2]/Q
                         net (fo=5, routed)           0.130     1.776    clock/minutes_reg__0[2]
    SLICE_X4Y126         LUT6 (Prop_lut6_I3_O)        0.045     1.821 r  clock/minutes[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    clock/p_0_in[5]
    SLICE_X4Y126         FDCE                                         r  clock/minutes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     2.018    clock/CLK
    SLICE_X4Y126         FDCE                                         r  clock/minutes_reg[5]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X4Y126         FDCE (Hold_fdce_C_D)         0.091     1.608    clock/minutes_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 clock/minutes_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/minutes_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.536%)  route 0.082ns (26.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.585     1.504    clock/CLK
    SLICE_X5Y126         FDCE                                         r  clock/minutes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.128     1.632 r  clock/minutes_reg[3]/Q
                         net (fo=4, routed)           0.082     1.714    clock/minutes_reg__0[3]
    SLICE_X5Y126         LUT6 (Prop_lut6_I4_O)        0.099     1.813 r  clock/minutes[4]_i_1/O
                         net (fo=1, routed)           0.000     1.813    clock/p_0_in[4]
    SLICE_X5Y126         FDCE                                         r  clock/minutes_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     2.018    clock/CLK
    SLICE_X5Y126         FDCE                                         r  clock/minutes_reg[4]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X5Y126         FDCE (Hold_fdce_C_D)         0.092     1.596    clock/minutes_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 clock/hours_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/hours_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.587     1.506    clock/CLK
    SLICE_X5Y128         FDCE                                         r  clock/hours_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  clock/hours_reg[1]/Q
                         net (fo=7, routed)           0.141     1.789    clock/hours_reg__0[1]
    SLICE_X4Y128         LUT6 (Prop_lut6_I4_O)        0.045     1.834 r  clock/hours[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    clock/p_0_in__3[4]
    SLICE_X4Y128         FDCE                                         r  clock/hours_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.855     2.021    clock/CLK
    SLICE_X4Y128         FDCE                                         r  clock/hours_reg[4]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X4Y128         FDCE (Hold_fdce_C_D)         0.091     1.610    clock/hours_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clock/nolabel_line232/counter_note_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/nolabel_line232/counter_note_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.411%)  route 0.137ns (39.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.512    clock/nolabel_line232/CLK
    SLICE_X6Y136         FDRE                                         r  clock/nolabel_line232/counter_note_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  clock/nolabel_line232/counter_note_reg[9]/Q
                         net (fo=3, routed)           0.137     1.813    clock/nolabel_line232/get_fullnote/Q[7]
    SLICE_X6Y136         LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  clock/nolabel_line232/get_fullnote/counter_note[9]_i_1/O
                         net (fo=1, routed)           0.000     1.858    clock/nolabel_line232/counter_note[9]
    SLICE_X6Y136         FDRE                                         r  clock/nolabel_line232/counter_note_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.862     2.028    clock/nolabel_line232/CLK
    SLICE_X6Y136         FDRE                                         r  clock/nolabel_line232/counter_note_reg[9]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X6Y136         FDRE (Hold_fdre_C_D)         0.121     1.633    clock/nolabel_line232/counter_note_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clock/jiffys_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/jiffys_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.411%)  route 0.137ns (39.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.584     1.503    clock/CLK
    SLICE_X6Y125         FDCE                                         r  clock/jiffys_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  clock/jiffys_reg[5]/Q
                         net (fo=3, routed)           0.137     1.804    clock/jiffys_reg__0[5]
    SLICE_X6Y125         LUT6 (Prop_lut6_I5_O)        0.045     1.849 r  clock/jiffys[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    clock/p_0_in__1[5]
    SLICE_X6Y125         FDCE                                         r  clock/jiffys_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.851     2.017    clock/CLK
    SLICE_X6Y125         FDCE                                         r  clock/jiffys_reg[5]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X6Y125         FDCE (Hold_fdce_C_D)         0.121     1.624    clock/jiffys_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clock/nolabel_line232/counter_octave_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/nolabel_line232/counter_octave_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.179%)  route 0.150ns (41.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.567     1.486    clock/nolabel_line232/CLK
    SLICE_X8Y138         FDRE                                         r  clock/nolabel_line232/counter_octave_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  clock/nolabel_line232/counter_octave_reg[6]/Q
                         net (fo=4, routed)           0.150     1.801    clock/nolabel_line232/get_fullnote/counter_octave_reg[7]_1[3]
    SLICE_X8Y138         LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  clock/nolabel_line232/get_fullnote/counter_octave[5]_i_1/O
                         net (fo=1, routed)           0.000     1.846    clock/nolabel_line232/get_fullnote_n_10
    SLICE_X8Y138         FDRE                                         r  clock/nolabel_line232/counter_octave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.838     2.003    clock/nolabel_line232/CLK
    SLICE_X8Y138         FDRE                                         r  clock/nolabel_line232/counter_octave_reg[5]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X8Y138         FDRE (Hold_fdre_C_D)         0.120     1.606    clock/nolabel_line232/counter_octave_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clock/seconds_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/seconds_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.284%)  route 0.105ns (31.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.587     1.506    clock/CLK
    SLICE_X4Y127         FDCE                                         r  clock/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDCE (Prop_fdce_C_Q)         0.128     1.634 r  clock/seconds_reg[3]/Q
                         net (fo=4, routed)           0.105     1.740    clock/seconds_reg__0[3]
    SLICE_X4Y127         LUT6 (Prop_lut6_I2_O)        0.099     1.839 r  clock/seconds[5]_i_2/O
                         net (fo=1, routed)           0.000     1.839    clock/p_0_in__2[5]
    SLICE_X4Y127         FDCE                                         r  clock/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.854     2.020    clock/CLK
    SLICE_X4Y127         FDCE                                         r  clock/seconds_reg[5]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X4Y127         FDCE (Hold_fdce_C_D)         0.092     1.598    clock/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clock/minutes_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/minutes_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.585     1.504    clock/CLK
    SLICE_X7Y126         FDCE                                         r  clock/minutes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  clock/minutes_reg[0]/Q
                         net (fo=7, routed)           0.168     1.814    clock/minutes_reg__0[0]
    SLICE_X7Y126         LUT3 (Prop_lut3_I2_O)        0.042     1.856 r  clock/minutes[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    clock/p_0_in[1]
    SLICE_X7Y126         FDCE                                         r  clock/minutes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     2.018    clock/CLK
    SLICE_X7Y126         FDCE                                         r  clock/minutes_reg[1]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X7Y126         FDCE (Hold_fdce_C_D)         0.107     1.611    clock/minutes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ssg/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssg/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.598     1.517    ssg/CLK
    SLICE_X0Y106         FDCE                                         r  ssg/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  ssg/count_reg[0]/Q
                         net (fo=3, routed)           0.089     1.747    ssg/count_reg[0]
    SLICE_X0Y106         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.871 r  ssg/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.871    ssg/count_reg[0]_i_1_n_6
    SLICE_X0Y106         FDCE                                         r  ssg/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.871     2.036    ssg/CLK
    SLICE_X0Y106         FDCE                                         r  ssg/count_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.105     1.622    ssg/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y54    note_reg[5]_i_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y128    clock/hours_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y128    clock/hours_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y128    clock/hours_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y128    clock/hours_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y128    clock/hours_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y125    clock/jiffys_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y124    clock/jiffys_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y124    clock/jiffys_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y136    clock/nolabel_line232/counter_note_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y135    clock/nolabel_line232/get_fullnote/note_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y135    clock/nolabel_line232/get_fullnote/note_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y135    clock/nolabel_line232/get_fullnote/note_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y135    clock/nolabel_line232/get_fullnote/note_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y135    clock/nolabel_line232/get_fullnote/note_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y135    clock/nolabel_line232/get_fullnote/note_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y134    clock/nolabel_line232/tone_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y134    clock/nolabel_line232/tone_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y134    clock/nolabel_line232/tone_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128    clock/hours_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128    clock/hours_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128    clock/hours_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y128    clock/hours_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y128    clock/hours_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y137    clock/nolabel_line232/speaker_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y128    clock/songChoice_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y128    clock/songFlag_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y128    clock/tcount_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y128    clock/tcount_reg[5]/C



