# cache_controller
design a first-level data cache controller with Verilog HDL step by step. its a course project of Computer Composition and Design   

 ‘hw’: Mission requirements and related references   
 ‘src’: verilog files and testbench file for simulation with modelsim   
