<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001156A1-20030102-D00000.TIF SYSTEM "US20030001156A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001156A1-20030102-D00001.TIF SYSTEM "US20030001156A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001156A1-20030102-D00002.TIF SYSTEM "US20030001156A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001156A1-20030102-D00003.TIF SYSTEM "US20030001156A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001156A1-20030102-D00004.TIF SYSTEM "US20030001156A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001156A1-20030102-D00005.TIF SYSTEM "US20030001156A1-20030102-D00005.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001156</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09894084</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010628</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L029/04</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>H01L029/80</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>054000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>109000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>281000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>267000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Silicon carbide schottky barrier diode and method of making</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Alok</given-name>
<family-name>Dev</family-name>
</name>
<residence>
<residence-us>
<city>Danbury</city>
<state>CT</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<assignee>
<organization-name>KONINKLIJKE PHILIPS ELECTRONICS N.V.</organization-name>
<assignee-type>02</assignee-type>
</assignee>
<correspondence-address>
<name-1>Corporate Patent Counsel</name-1>
<name-2>U.S. Philips Corporation</name-2>
<address>
<address-1>580 White Plains Road</address-1>
<city>Tarrytown</city>
<state>NY</state>
<postalcode>10591</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A Schottky barrier diode and process of making is disclosed. The process forms a metal contact pattern in masked areas on a silicon carbide wafer. A preferred embodiment includes on insulating layer that is etched in the windows of the mask. An inert edge termination is implanted into the wafer beneath the oxide layer and adjacent the metal contacts to improve reliability. A further oxide layer may be added to improve surface resistance to physical damage. </paragraph>
</subdoc-abstract>
<subdoc-description>
<cross-reference-to-related-applications>
<heading lvl="1">RELATED APPLICATION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This invention relates to U.S. patent application Ser. No. 09/455,663, filed Dec. 7, 1999, which is incorporated herein by reference.</paragraph>
</cross-reference-to-related-applications>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to the field of semiconductors, and more particularly to a Schottky barrier diode formed on a silicon carbide substrate. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> It has been known that silicon carbide (SiC) is a superior substrate material for the fabrication of devices such as Schottky barrier rectifiers and MOSFETs. The properties of SiC are generally considered ideal for high voltage applications as they result in low on-resistance and low reverse recovery time, on the order of &lt;2ns. Prior work by the present inventor, as described in the &apos;627 application, has disclosed that edge termination and surface passivation improve the ruggedness of the semiconductor device. The method of fabrication disclosed in the &apos;627 application and other previous methods require the use of multiple photolithography and precise mask alignment to produce a reliable device. The invention disclosed in the &apos;627 patent application involves three steps of photolithography and two steps of alignment, resulting in an improved product, but requiring an expensive process. In addition, the alignment steps must be implemented on state-of-the-art equipment that is often not available in older fabrication facilities. The present invention provides a less complex fabrication process that can be completed on less sophisticated equipment with equal or better performance characteristics. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Therefore, it is an object of the present invention to provide a Schottky barrier diode and a method for fabrication with a minimum of process steps. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> It is an additional object of the present invention to provide a method for the fabrication of a Schottky barrier diode without the need for multiple photolithography steps or mask alignment. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> These and other objects will become more apparent from the description of the invention to follow. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The present invention provides an improved and more efficient method for the fabrication of SiC Schottky diodes. The fabrication method involves applying a mask to a surface of a SiC wafer. Typically, the wafer surface is passivated with an oxide layer, which must be etched away in the open areas of the mask prior to metal deposition. A metal layer or stack of metal layers is deposited on the wafer surface and the mask is removed, lifting the metal with the mask while leaving metal contacts in the oxide etched open area of the wafer. Edge termination using ion implantation of inert ions is created on the wafer surface adjacent the metal contacts to improve diode performance. Optionally, a second oxide layer can be deposited and etched down to below the level of the metal contacts. </paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a diagrammatic depiction of a Schottky barrier diode formed according to the prior related patent application. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> FIGS. <highlight><bold>2</bold></highlight>A-<highlight><bold>2</bold></highlight>H are a series of diagrammatic depictions of a SiC wafer in sequential steps as it is formed into a Schottky barrier diode according to the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE INVENTION: </heading>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> A Schottky barrier diode is illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> that is formed according to the process of prior filed U.S. patent application Ser. No. 09/700,627, incorporated herein by reference. Ohmic contact layer <highlight><bold>18</bold></highlight>, for example having metal contacts, and preferably formed of titanium, and Schottky rectifying contact <highlight><bold>14</bold></highlight> are deposited on and bonded to a SiC wafer <highlight><bold>10</bold></highlight>. An ion implanted edge termination region <highlight><bold>16</bold></highlight> is created in SiC wafer <highlight><bold>10</bold></highlight> adjacent the edges of Schottky contact <highlight><bold>14</bold></highlight>, preferably using an inert gas ion, for example argon. A low temperature oxide passivated layer <highlight><bold>12</bold></highlight> is then deposited on water <highlight><bold>10</bold></highlight> adjacent Schottky contact <highlight><bold>14</bold></highlight>. While it is believed that the Schottky barrier diode so fabricated has the requisite properties to function as required, the manufacturing process involves three lithographic masking steps to form contact <highlight><bold>14</bold></highlight>, oxide layer <highlight><bold>12</bold></highlight>, and edge termination <highlight><bold>16</bold></highlight> requiring the use of state-of-the-art equipment. The second and third mask applications require two alignment steps, and this method is thus time consuming and expensive. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> The process according to the present invention is illustrated sequentially in FIGS. <highlight><bold>2</bold></highlight>A-<highlight><bold>2</bold></highlight>H. Although no Ohmic secondary contact is shown, it will be obvious to those skilled in the art that such a contact is provided on the opposite surface of wafer <highlight><bold>10</bold></highlight>. This process provides a concise electrical contact area on the surface of the semiconductor wafer for electrical power transmission control functions as will be described in detail. The process of the invention also provides surface passivation and edge termination for the devices. The basic operation of applying a masking material to a surface to define chemical activity is well known in the art. However, creation of a surface passivated and edge terminated Schottky barrier diode with only one masking step is a significant improvement over prior methods. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2A</cross-reference> shows SiC wafer <highlight><bold>20</bold></highlight> with an insulating layer, for example a low temperature oxide layer <highlight><bold>22</bold></highlight>, formed on its upper surface. Oxide layer <highlight><bold>22</bold></highlight> is typically of a silicon dioxide deposited at a temperature of not more than 450&deg; C., and in the range of 410&deg; C. in the preferred embodiment. According to the present invention, layer <highlight><bold>22</bold></highlight> is comparatively thin, having a thickness T of about 500 Angstroms. Oxide layer <highlight><bold>22</bold></highlight> may alternately be grown on SiC wafer <highlight><bold>20</bold></highlight> by a variety of thermal oxidation techniques that are well known in the art. Oxide layer <highlight><bold>22</bold></highlight> is provided as a surface passivant insulator that will be etched in a selected pattern. As a further variation of the present invention, SiC wafer <highlight><bold>20</bold></highlight> may be formed into a Schottky barrier diode without the formation of any insulating surface layer, in which case the etching step described in relation to <cross-reference target="DRAWINGS">FIG. 2C</cross-reference> is not performed. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> Each of the sequential drawings <highlight><bold>2</bold></highlight>B-<highlight><bold>2</bold></highlight>H illustrates the next step in the invention process after the prior step. Referring now to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>B, mask <highlight><bold>26</bold></highlight> is positioned on oxide layer <highlight><bold>22</bold></highlight>. Mask <highlight><bold>26</bold></highlight> is noted as mask parts <highlight><bold>26</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>26</bold></highlight><highlight><italic>b</italic></highlight>, and <highlight><bold>26</bold></highlight><highlight><italic>c </italic></highlight>in the drawing to show that windows <highlight><bold>24</bold></highlight> define openings to permit deposition of a desired material in selected portions of the substrate surface. Typical window <highlight><bold>24</bold></highlight> has a width W of greater than approximately 100 &mgr;m. The mask could be formed by such techniques as patterned adhesive tape, photolithography, or metal masking, with photolithography preferred. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> Referring now to <cross-reference target="DRAWINGS">FIG. 2</cross-reference>C, oxide layer <highlight><bold>22</bold></highlight> is etched in the area of mask windows <highlight><bold>24</bold></highlight> to remove oxide and expose selected portions of the surface of SiC wafer <highlight><bold>20</bold></highlight>. Mask <highlight><bold>26</bold></highlight> remains in place through this and subsequent steps. Oxide layer <highlight><bold>22</bold></highlight> is now denoted as separated portions <highlight><bold>22</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>22</bold></highlight><highlight><italic>b</italic></highlight>, and <highlight><bold>22</bold></highlight><highlight><italic>c</italic></highlight>. Depending on the nature of the metal that is to be deposited, the etched surface of SiC wafer <highlight><bold>20</bold></highlight> may now be subjected to additional treatment, for example cleaning by use of a solvent, acid, or caustic compound or surface etching or ion implantation. However, if a SiC wafer <highlight><bold>20</bold></highlight> with no oxide layer is used, this step is skipped. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2D</cross-reference> shows SiC wafer <highlight><bold>20</bold></highlight> after metal has been deposited, typically by evaporation means in one or multiple layers, to form metal deposit <highlight><bold>30</bold></highlight>. The multiple layers, referred to as stacks, of metal deposition may be of the same metal or different metals, for example titanium, nickel, and silver. However, since metal deposit <highlight><bold>30</bold></highlight> is less thick than mask <highlight><bold>26</bold></highlight>, metal deposit <highlight><bold>26</bold></highlight> will result in discontinuous portions, designated as <highlight><bold>30</bold></highlight><highlight><italic>a</italic></highlight>-<highlight><bold>30</bold></highlight><highlight><italic>e</italic></highlight>. Only metal deposit portions <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>30</bold></highlight><highlight><italic>d</italic></highlight>, residing within mask windows <highlight><bold>24</bold></highlight>, contact the surface of SiC wafer <highlight><bold>20</bold></highlight>. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> Subsequently, in the process step shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>E, mask <highlight><bold>26</bold></highlight> has been removed together with metal deposit portions <highlight><bold>30</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>30</bold></highlight><highlight><italic>c</italic></highlight>, and <highlight><bold>30</bold></highlight><highlight><italic>e </italic></highlight>(see <cross-reference target="DRAWINGS">FIG. 2D</cross-reference>). The residual metal deposit portions <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>30</bold></highlight><highlight><italic>d </italic></highlight>are of greater height H than the thickness T of oxide layer <highlight><bold>22</bold></highlight>. At this stage, having performed the steps of applying one mask <highlight><bold>26</bold></highlight> to an oxide layer <highlight><bold>22</bold></highlight>, etching the oxide layer <highlight><bold>22</bold></highlight>, forming a metal deposit <highlight><bold>30</bold></highlight>, and removing mask <highlight><bold>26</bold></highlight> together with the overlaying metal, a functional Schottky barrier diode has been completed. By use of a single mask, the need for alignment of subsequent masks that pertained to prior methods is avoided. In addition, the mere step of providing, applying, and removing multiple masks has been eliminated. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> In order to further improve the performance characteristics of the Schottky diode, an additional step, illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>F, is to create an edge termination layer <highlight><bold>32</bold></highlight>, for example by ion implantation of an inert ion, preferably argon ions. Edge termination layer <highlight><bold>32</bold></highlight> is formed to extend the depletion layer in lateral direction adjacent each of metal deposits <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>30</bold></highlight><highlight><italic>d</italic></highlight>, thus effectively reducing the electric field crowding. Ion implantation is preferably accomplished at high dose, i.e. greater than 1&times;10<highlight><superscript>15 </superscript></highlight>per cm<highlight><superscript>2 </superscript></highlight>and low energy, i.e. close to 20 keV. Implantation is preferably accomplished either substantially perpendicular to the surface of SiC wafer <highlight><bold>20</bold></highlight>, or at a small angle off the vertical, to achieve a sharp border with metal portions <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>30</bold></highlight><highlight><italic>d</italic></highlight>. It is noted that minimal lateral diffusion of the ion will preserve a sharp border at such small angle of ion implantation. Edge termination <highlight><bold>32</bold></highlight> is denoted in this phase as segments <highlight><bold>32</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>32</bold></highlight><highlight><italic>b</italic></highlight>, and <highlight><bold>32</bold></highlight><highlight><italic>c</italic></highlight>, which exist where there is no metal, also referred to as self-aligned ion implantation. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> In certain environments and under certain operating conditions, it is desired to provide semiconductor devices, such as a Schottky barrier diode, with improved protection against scratching or other types of surface damage. A second passivation can be performed, resulting in a further oxide layer <highlight><bold>36</bold></highlight> to cover metal deposits <highlight><bold>30</bold></highlight> and first oxide layer <highlight><bold>22</bold></highlight> as seen in <cross-reference target="DRAWINGS">FIG. 2G</cross-reference>. A final process step, shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>H, is to etch or otherwise remove the surface of oxide layer <highlight><bold>36</bold></highlight> so as to expose the surface of metal deposits <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>30</bold></highlight><highlight><italic>d</italic></highlight>. Intermediate portions of oxide layer <highlight><bold>36</bold></highlight>, when chemical etching is employed, will be etched somewhat below the surface of metal deposits <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>30</bold></highlight><highlight><italic>d</italic></highlight>, as is illustrated. In this form, contact reliability with metal portions <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>30</bold></highlight><highlight><italic>d </italic></highlight>is optimized. The barrier diodes are now complete through a fabrication process involving a single mask. The fabrication process is completed by separation from the SiC wafer and packaging. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> While the present invention is described with respect to specific embodiments thereof, it is recognized that various modifications and variations thereof may be made without departing from the scope and spirit of the invention, which is more clearly understood by reference to the claims appended hereto. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method for the fabrication of a Schottky barrier diode on a SiC wafer, comprising the steps of: 
<claim-text>(a) placing a mask having a window on a surface of the SiC wafer; </claim-text>
<claim-text>(b) depositing conductive material on the mask and exposed portions of the wafer surface; </claim-text>
<claim-text>(c) stripping off the mask so as to leave the conductive material deposited upon portions of the wafer surface; and </claim-text>
<claim-text>(d) implanting an edge termination layer to the wafer beneath the surface thereof but not beneath the conductive material. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method for the fabrication of a Schottky barrier diode on a SiC wafer as described in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising the steps of: 
<claim-text>(a) before placing the mask, forming an insulating layer on the surface of the wafer; </claim-text>
<claim-text>(b) applying the mask to the insulating layer; and </claim-text>
<claim-text>(c) etching away a portion of the insulating layer that is within the window to expose the SiC wafer therebeneath before depositing the conductive material. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method for the fabrication of a Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the step of forming an insulating layer comprises forming an oxide layer. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The method for the fabrication of a Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein the step of implanting an edge termination layer comprises implanting inert ions. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method for the fabrication of a Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein the inert ion comprises argon ions. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The method for the fabrication of a Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, further comprising the step of applying a treatment to the exposed portion of the SiC wafer surface. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method for the fabrication of a Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising the step of depositing a passivation layer over the conductive material and the wafer and removing portions of the passivation layer that cover the conductive material. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The method for the fabrication of a Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the conductive material is a metal. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. A Schottky barrier diode, comprising: 
<claim-text>(a) a SiC wafer having a first surface; </claim-text>
<claim-text>(b) a conductive layer formed on a portion of the first surface; and </claim-text>
<claim-text>(c) an edge termination layer implanted in the wafer so as to reside beneath a portion of the first surface that is not beneath the conductive layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, further comprising an insulating layer formed on portions of the first surface not under the conductive layer. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein the insulating layer is a low temperature oxide. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein the insulating layer is a thermally grown oxide. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein the low temperature oxide is silicon dioxide. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference> wherein the thermally grown oxide is silicon dioxide. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein the conductive layer is formed of a metal. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein the metal is titanium. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The Schottky barrier diode as described in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein the conductive layer has a thickness greater than a thickness of the insulating layer.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2H</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001156A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001156A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001156A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001156A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001156A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001156A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
