[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|FixedClockBroadcast",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_sbus:SystemBus/fixedClockNode:FixedClockBroadcast",
    "index":0.006006006006006006
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLWidthWidget_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLInterconnectCoupler_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|FixedClockBroadcast_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/fixedClockNode:FixedClockBroadcast",
    "index":0.02702702702702703
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/buffer:TLBuffer/bundleOut_0_a_q:Queue",
    "index":0.03453453453453453
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/buffer:TLBuffer/bundleIn_0_d_q:Queue_1",
    "index":0.036036036036036036
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/buffer:TLBuffer",
    "index":0.03753753753753754
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/buffer_1:TLBuffer/bundleOut_0_a_q:Queue",
    "index":0.04054054054054054
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/buffer_1:TLBuffer/bundleIn_0_d_q:Queue_1",
    "index":0.042042042042042045
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/buffer_1:TLBuffer",
    "index":0.04354354354354354
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Repeater_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/coupler_to_device_named_uart_0:TLInterconnectCoupler_5/fragmenter:TLFragmenter_1/repeater:Repeater_1",
    "index":0.05105105105105105
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/coupler_to_device_named_uart_0:TLInterconnectCoupler_5/fragmenter:TLFragmenter_1",
    "index":0.052552552552552555
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLInterconnectCoupler_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/coupler_to_device_named_uart_0:TLInterconnectCoupler_5",
    "index":0.05405405405405406
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Repeater_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/coupler_to_device_named_spi_0:TLInterconnectCoupler_5/fragmenter:TLFragmenter_1/repeater:Repeater_1",
    "index":0.05555555555555555
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/coupler_to_device_named_spi_0:TLInterconnectCoupler_5/fragmenter:TLFragmenter_1",
    "index":0.057057057057057055
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLInterconnectCoupler_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_pbus:PeripheryBus/coupler_to_device_named_spi_0:TLInterconnectCoupler_5",
    "index":0.05855855855855856
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|FixedClockBroadcast_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_fbus:FrontBus/fixedClockNode:FixedClockBroadcast_2",
    "index":0.06456456456456457
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLXbar_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/buffer:TLBuffer_4/bundleIn_0_d_q:Queue_5",
    "index":0.08408408408408409
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/wrapped_error_device:ErrorDeviceWrapper/buffer:TLBuffer_5/bundleIn_0_d_q:Queue_5",
    "index":0.09309309309309309
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Repeater_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_l2_ctrl:TLInterconnectCoupler_7/fragmenter:TLFragmenter_3/repeater:Repeater_3",
    "index":0.1021021021021021
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_l2_ctrl:TLInterconnectCoupler_7/fragmenter:TLFragmenter_3",
    "index":0.1036036036036036
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Repeater_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_clint:TLInterconnectCoupler_10/fragmenter:TLFragmenter_3/repeater:Repeater_3",
    "index":0.11561561561561562
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_clint:TLInterconnectCoupler_10/fragmenter:TLFragmenter_3",
    "index":0.11711711711711711
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLWidthWidget_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLInterconnectCoupler_11",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14/buffer:TLBuffer_8/bundleOut_0_a_q:Queue_11",
    "index":0.12912912912912913
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_12",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14/buffer:TLBuffer_8/bundleIn_0_d_q:Queue_12",
    "index":0.13063063063063063
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14/buffer:TLBuffer_8",
    "index":0.13213213213213212
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Repeater_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14/fragmenter:TLFragmenter_7/repeater:Repeater_7",
    "index":0.13363363363363365
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14/fragmenter:TLFragmenter_7",
    "index":0.13513513513513514
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14/buffer_1:TLBuffer_9",
    "index":0.13663663663663664
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLInterconnectCoupler_14",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_clockgater:TLInterconnectCoupler_14",
    "index":0.13813813813813813
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_13",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14/buffer:TLBuffer_8/bundleOut_0_a_q:Queue_11",
    "index":0.13963963963963963
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_14",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14/buffer:TLBuffer_8/bundleIn_0_d_q:Queue_12",
    "index":0.14114114114114115
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_10",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14/buffer:TLBuffer_8",
    "index":0.14264264264264265
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Repeater_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14/fragmenter:TLFragmenter_7/repeater:Repeater_7",
    "index":0.14414414414414414
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14/fragmenter:TLFragmenter_7",
    "index":0.14564564564564564
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14/buffer_1:TLBuffer_9",
    "index":0.14714714714714713
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLInterconnectCoupler_15",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_cbus:PeripheryBus_1/coupler_to_slave_named_tileresetsetter:TLInterconnectCoupler_14",
    "index":0.14864864864864866
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|FixedClockBroadcast_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_mbus:MemoryBus/fixedClockNode:FixedClockBroadcast_2",
    "index":0.15465465465465467
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ProbePicker",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_mbus:MemoryBus/picker:ProbePicker",
    "index":0.16066066066066065
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLWidthWidget_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_mbus:MemoryBus/coupler_to_memory_controller_port_named_tl_mem:TLInterconnectCoupler_16/widget:TLWidthWidget_5",
    "index":0.16966966966966968
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AXI4UserYanker",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AXI4IdIndexer",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLToAXI4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLWidthWidget_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|FixedClockBroadcast_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/fixedClockNode:FixedClockBroadcast_2",
    "index":0.18468468468468469
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_19",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sourceE:SourceE/io_e_q:Queue_19",
    "index":0.2012012012012012
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_23",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/sinkD:SinkD/d:Queue_23",
    "index":0.21621621621621623
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_0:MSHR",
    "index":0.23123123123123124
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_1:MSHR",
    "index":0.23273273273273273
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_2:MSHR",
    "index":0.23423423423423423
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_3:MSHR",
    "index":0.23573573573573572
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/abc_mshrs_4:MSHR",
    "index":0.23723723723723725
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/bc_mshr:MSHR",
    "index":0.23873873873873874
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MSHR_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/l2:InclusiveCache/mods_0:Scheduler/c_mshr:MSHR",
    "index":0.24024024024024024
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_28",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/q:Queue_23",
    "index":0.25375375375375375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_29",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/cork:TLCacheCork/q_1:Queue_23",
    "index":0.2552552552552553
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BankBinder",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/binder:ProbePicker",
    "index":0.25975975975975973
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLWidthWidget_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/subsystem_l2_wrapper:CoherenceManagerWrapper/coupler_to_bus_named_subsystem_mbus:TLInterconnectCoupler_18/widget:TLWidthWidget_5",
    "index":0.26126126126126126
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLXbar_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|BundleBridgeNexus_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/mpu_ppn_barrier:OptimizationBarrier",
    "index":0.2807807807807808
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|PMPChecker",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/pmp:PMPChecker",
    "index":0.2822822822822823
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier:OptimizationBarrier",
    "index":0.28378378378378377
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_1:OptimizationBarrier",
    "index":0.2852852852852853
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_2:OptimizationBarrier",
    "index":0.28678678678678676
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_3:OptimizationBarrier",
    "index":0.2882882882882883
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_4:OptimizationBarrier",
    "index":0.2897897897897898
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_5:OptimizationBarrier",
    "index":0.2912912912912913
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_6:OptimizationBarrier",
    "index":0.2927927927927928
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_7:OptimizationBarrier",
    "index":0.29429429429429427
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_9",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_8:OptimizationBarrier",
    "index":0.2957957957957958
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_10",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_9:OptimizationBarrier",
    "index":0.2972972972972973
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_11",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_10:OptimizationBarrier",
    "index":0.2987987987987988
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_12",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_11:OptimizationBarrier",
    "index":0.3003003003003003
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_13",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB/entries_barrier_12:OptimizationBarrier",
    "index":0.30180180180180183
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLB",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/tlb:TLB",
    "index":0.3033033033033033
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_14",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/mpu_ppn_barrier:OptimizationBarrier",
    "index":0.3048048048048048
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|PMPChecker_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/pmp:PMPChecker",
    "index":0.3063063063063063
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_15",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier:OptimizationBarrier",
    "index":0.3078078078078078
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_16",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_1:OptimizationBarrier",
    "index":0.30930930930930933
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_17",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_2:OptimizationBarrier",
    "index":0.3108108108108108
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_18",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_3:OptimizationBarrier",
    "index":0.3123123123123123
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_19",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_4:OptimizationBarrier",
    "index":0.3138138138138138
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_20",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_5:OptimizationBarrier",
    "index":0.3153153153153153
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_21",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_6:OptimizationBarrier",
    "index":0.31681681681681684
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_22",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_7:OptimizationBarrier",
    "index":0.3183183183183183
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_23",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_8:OptimizationBarrier",
    "index":0.31981981981981983
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_24",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_9:OptimizationBarrier",
    "index":0.3213213213213213
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_25",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_10:OptimizationBarrier",
    "index":0.3228228228228228
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_26",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_11:OptimizationBarrier",
    "index":0.32432432432432434
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_27",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB/entries_barrier_12:OptimizationBarrier",
    "index":0.3258258258258258
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|DCacheModuleImpl_Anon",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/pma_checker:TLB",
    "index":0.32732732732732733
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MaxPeriodFibonacciLFSR_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/dcache:DCache/lfsr_prng:MaxPeriodFibonacciLFSR_1",
    "index":0.32882882882882886
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|MaxPeriodFibonacciLFSR_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/icache:ICache/repl_way_v0_prng:MaxPeriodFibonacciLFSR_1",
    "index":0.33783783783783783
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_28",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/mpu_ppn_barrier:OptimizationBarrier",
    "index":0.34234234234234234
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_29",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/entries_barrier:OptimizationBarrier",
    "index":0.34534534534534533
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_30",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/entries_barrier_1:OptimizationBarrier",
    "index":0.34684684684684686
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_31",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/entries_barrier_2:OptimizationBarrier",
    "index":0.3483483483483483
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_32",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/entries_barrier_3:OptimizationBarrier",
    "index":0.34984984984984985
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_33",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/entries_barrier_4:OptimizationBarrier",
    "index":0.35135135135135137
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_34",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/entries_barrier_5:OptimizationBarrier",
    "index":0.35285285285285284
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_35",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/entries_barrier_6:OptimizationBarrier",
    "index":0.35435435435435436
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_36",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/entries_barrier_7:OptimizationBarrier",
    "index":0.35585585585585583
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_37",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/entries_barrier_8:OptimizationBarrier",
    "index":0.35735735735735735
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_38",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/entries_barrier_9:OptimizationBarrier",
    "index":0.3588588588588589
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_39",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/entries_barrier_10:OptimizationBarrier",
    "index":0.36036036036036034
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_40",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/entries_barrier_11:OptimizationBarrier",
    "index":0.36186186186186187
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|OptimizationBarrier_41",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/frontend:Frontend/tlb:TLB_1/entries_barrier_12:OptimizationBarrier",
    "index":0.3633633633633634
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLFragmenter_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLWidthWidget_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|RoundAnyRawFNToRecFN",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/fpuOpt:FPU/sfma:FPUFMAPipe/fma:MulAddRecFNPipe/roundRawFNToRecFN:RoundRawFNToRecFN/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN",
    "index":0.3768768768768769
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|RoundAnyRawFNToRecFN_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/fpuOpt:FPU/dfma:FPUFMAPipe_1/fma:MulAddRecFNPipe_1/roundRawFNToRecFN:RoundRawFNToRecFN_1/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_4",
    "index":0.4039039039039039
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|RoundAnyRawFNToRecFN_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/fpuOpt:FPU/divSqrt:DivSqrtRecFN_small/roundRawFNToRecFN:RoundRawFNToRecFN_2/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN",
    "index":0.41291291291291293
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|RoundAnyRawFNToRecFN_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/tile_reset_domain:TileResetDomain/tile:RocketTile/fpuOpt:FPU/divSqrt_1:DivSqrtRecFN_small_1/roundRawFNToRecFN:RoundRawFNToRecFN_3/roundAnyRawFNToRecFN:RoundAnyRawFNToRecFN_4",
    "index":0.42042042042042044
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|FixedClockBroadcast_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/clockNode:FixedClockBroadcast_2",
    "index":0.45045045045045046
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_34",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/buffer_1:TLBuffer_17/bundleOut_0_e_q:Queue_19",
    "index":0.4594594594594595
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_18",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_19",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsink_1:IntSyncSyncCrossingSink_1",
    "index":0.466966966966967
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsink_2:IntSyncSyncCrossingSink_1",
    "index":0.46846846846846846
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsource_1:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.47147147147147145
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsource_1:IntSyncCrossingSource_1",
    "index":0.47297297297297297
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsource_2:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.4744744744744745
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsource_2:IntSyncCrossingSource_1",
    "index":0.47597597597597596
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsource_3:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.4774774774774775
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/tile_prci_domain:TilePRCIDomain/intsource_3:IntSyncCrossingSource_1",
    "index":0.47897897897897895
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|LevelGateway",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/plicDomainWrapper:ClockSinkDomain/plic:TLPLIC/gateways_gateway:LevelGateway",
    "index":0.484984984984985
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|LevelGateway_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/plicDomainWrapper:ClockSinkDomain/plic:TLPLIC/gateways_gateway_1:LevelGateway",
    "index":0.4864864864864865
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|PLICFanIn",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/plicDomainWrapper:ClockSinkDomain/plic:TLPLIC/fanin:PLICFanIn",
    "index":0.487987987987988
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|PLICFanIn_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/plicDomainWrapper:ClockSinkDomain/plic:TLPLIC/fanin_1:PLICFanIn",
    "index":0.4894894894894895
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntXbar_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntXbar_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntXbar_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsource_1:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.509009009009009
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsource_1:IntSyncCrossingSource_1",
    "index":0.5105105105105106
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsource_2:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.512012012012012
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsource_2:IntSyncCrossingSource_1",
    "index":0.5135135135135135
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsink_1:IntSyncSyncCrossingSink_1",
    "index":0.5165165165165165
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsink_2:IntSyncSyncCrossingSink_1",
    "index":0.5180180180180181
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsink_3:IntSyncSyncCrossingSink_1",
    "index":0.5195195195195195
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_20",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/uartClockDomainWrapper:ClockSinkDomain_2/uart_0:TLUART/buffer:TLBuffer_20",
    "index":0.524024024024024
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/uartClockDomainWrapper:ClockSinkDomain_2/uart_0:TLUART/intsource:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.5255255255255256
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/uartClockDomainWrapper:ClockSinkDomain_2/uart_0:TLUART/intsource:IntSyncCrossingSource_1",
    "index":0.527027027027027
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/uartClockDomainWrapper:ClockSinkDomain_2/uart_0:TLUART/txq:QueueCompatibility_2",
    "index":0.5315315315315315
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/uartClockDomainWrapper:ClockSinkDomain_2/uart_0:TLUART/rxq:QueueCompatibility_2",
    "index":0.5345345345345346
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_7",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsink_4:IntSyncSyncCrossingSink_1",
    "index":0.539039039039039
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|TLBuffer_21",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/spiClockDomainWrapper:ClockSinkDomain_3/spi_0:TLSPI/buffer:TLBuffer_20",
    "index":0.5405405405405406
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i0_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/spiClockDomainWrapper:ClockSinkDomain_3/spi_0:TLSPI/intsource:IntSyncCrossingSource_1/reg:AsyncResetRegVec_w1_i0",
    "index":0.5420420420420421
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncCrossingSource_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/spiClockDomainWrapper:ClockSinkDomain_3/spi_0:TLSPI/intsource:IntSyncCrossingSource_1",
    "index":0.5435435435435435
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/spiClockDomainWrapper:ClockSinkDomain_3/spi_0:TLSPI/fifo:SPIFIFO/txq:QueueCompatibility_2",
    "index":0.545045045045045
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/spiClockDomainWrapper:ClockSinkDomain_3/spi_0:TLSPI/fifo:SPIFIFO/rxq:QueueCompatibility_2",
    "index":0.5465465465465466
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|IntSyncSyncCrossingSink_8",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/intsink_5:IntSyncSyncCrossingSink_1",
    "index":0.5555555555555556
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/prci_ctrl_domain:ClockSinkDomain_4/tileClockGater:TileClockGater/regs_0:AsyncResetRegVec_w1_i1",
    "index":0.5570570570570571
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/prci_ctrl_domain:ClockSinkDomain_4/tileClockGater:TileClockGater/regs_1:AsyncResetRegVec_w1_i1",
    "index":0.5585585585585585
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/prci_ctrl_domain:ClockSinkDomain_4/tileClockGater:TileClockGater/regs_2:AsyncResetRegVec_w1_i1",
    "index":0.56006006006006
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/prci_ctrl_domain:ClockSinkDomain_4/tileClockGater:TileClockGater/regs_3:AsyncResetRegVec_w1_i1",
    "index":0.5615615615615616
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/prci_ctrl_domain:ClockSinkDomain_4/tileClockGater:TileClockGater/regs_4:AsyncResetRegVec_w1_i1",
    "index":0.5630630630630631
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/prci_ctrl_domain:ClockSinkDomain_4/tileClockGater:TileClockGater/regs_5:AsyncResetRegVec_w1_i1",
    "index":0.5645645645645646
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetRegVec_w1_i1_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/prci_ctrl_domain:ClockSinkDomain_4/tileClockGater:TileClockGater/regs_6:AsyncResetRegVec_w1_i1",
    "index":0.566066066066066
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.5795795795795796
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.581081081081081
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_sbus_0_reset_catcher:ResetCatchAndSync_d3",
    "index":0.5825825825825826
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.5840840840840841
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.5855855855855856
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_1",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_sbus_1_reset_catcher:ResetCatchAndSync_d3",
    "index":0.5870870870870871
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.5885885885885885
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.5900900900900901
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_2",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_pbus_0_reset_catcher:ResetCatchAndSync_d3",
    "index":0.5915915915915916
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.5930930930930931
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.5945945945945946
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_3",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_fbus_0_reset_catcher:ResetCatchAndSync_d3",
    "index":0.5960960960960962
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.5975975975975976
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.5990990990990991
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_4",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_mbus_0_reset_catcher:ResetCatchAndSync_d3",
    "index":0.6006006006006006
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.6021021021021021
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.6036036036036037
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_5",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_subsystem_cbus_0_reset_catcher:ResetCatchAndSync_d3",
    "index":0.6051051051051051
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_implicit_clock_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0/output_chain:AsyncResetSynchronizerPrimitiveShiftReg_d3_i0",
    "index":0.6066066066066066
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_implicit_clock_reset_catcher:ResetCatchAndSync_d3/io_sync_reset_chain:AsyncResetSynchronizerShiftReg_w1_d3_i0",
    "index":0.6081081081081081
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_6",
    "duplicate":"~ChipTop|ChipTop/system:DigitalTop/resetSynchronizer:ClockGroupResetSynchronizer/bundleOut_0_member_allClocks_implicit_clock_reset_catcher:ResetCatchAndSync_d3",
    "index":0.6096096096096096
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|GenericDigitalInIOCell",
    "duplicate":"~ChipTop|ChipTop/iocell_custom_boot:GenericDigitalInIOCell",
    "index":0.6186186186186187
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|GenericDigitalInIOCell_1",
    "duplicate":"~ChipTop|ChipTop/iocell_clock_clock:GenericDigitalInIOCell",
    "index":0.6201201201201201
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|GenericDigitalInIOCell_2",
    "duplicate":"~ChipTop|ChipTop/iocell_reset:GenericDigitalInIOCell",
    "index":0.6216216216216216
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ResetCatchAndSync_d3_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_40",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_41",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_42",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_43",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_44",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_45",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_46",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_47",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_48",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|Queue_49",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_10",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_11",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_12",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_13",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_14",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_15",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_16",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_17",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_18",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_19",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_20",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_21",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_22",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_23",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_24",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|QueueCompatibility_25",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_10",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ClockCrossingReg_w61",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_10",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_11",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_12",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncQueueSink",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_17",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|ClockCrossingReg_w61_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_13",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_22",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_14",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_23",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_15",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_16",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncQueueSink_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_28",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_29",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_17",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_18",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_19",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_10",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_20",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_11",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_34",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_35",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_36",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_37",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_21",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_12",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_38",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_22",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_13",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_23",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_14",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_24",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_15",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_44",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_4",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_25",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_16",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_46",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_26",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_17",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_27",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_18",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_48",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_28",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_19",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_50",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_51",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_52",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_5",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_53",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_29",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_20",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_54",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_30",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_21",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_55",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_31",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_22",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_56",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_32",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_23",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncQueueSource_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_57",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_58",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_59",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_60",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_6",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_61",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_33",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_24",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_62",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_34",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_25",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_63",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_35",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_26",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_64",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_36",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_27",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncQueueSource_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_65",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_66",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_68",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_7",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_37",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_28",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_70",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_38",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_29",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_39",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_30",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_40",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_31",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_75",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_8",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_41",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_32",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_42",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_33",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_43",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_34",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_80",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_44",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_35",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w4_d3_i0_9",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_85",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_45",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_36",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_46",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_37",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_47",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_38",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncResetSynchronizerShiftReg_w1_d3_i0_48",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AsyncValidSync_39",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|UIntToAnalog_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AnalogToUInt_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|UIntToAnalog_1_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|UIntToAnalog_1_2",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|UIntToAnalog_1_3",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~VCU118FPGATestHarness|AnalogToUInt_1_1",
    "index":-1.0
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceFileNameAnno",
    "resourceFileName":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/firrtl_black_box_resource_files.top.f"
  },
  {
    "class":"barstools.tapeout.transforms.ReParentCircuitAnnotation",
    "target":"~ChipTop|ChipTop"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessConfAnnotation",
    "harnessConf":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.harness.mems.conf"
  },
  {
    "class":"firrtl.passes.memlib.InferReadWriteAnnotation$"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessFirAnnotation",
    "harnessFir":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.harness.fir"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessDotfOutAnnotation",
    "harnessDotfOut":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/firrtl_black_box_resource_files.harness.f"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessAnnoOutAnnotation",
    "harnessAnnoOut":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.harness.anno.json"
  },
  {
    "class":"barstools.tapeout.transforms.stage.TopFirAnnotation",
    "topFir":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.top.fir"
  },
  {
    "class":"barstools.tapeout.transforms.stage.TopDotfOutAnnotation",
    "topDotfOut":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/firrtl_black_box_resource_files.top.f"
  },
  {
    "class":"barstools.tapeout.transforms.stage.TopAnnoOutAnnotation",
    "topAnnoOut":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.top.anno.json"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"ChipTop.GenericDigitalInIOCell",
    "name":"IOCell.v",
    "text":"// See LICENSE for license details\n\n`timescale 1ns/1ps\n\nmodule GenericAnalogIOCell(\n    inout pad,\n    inout core\n);\n\n    assign core = 1'bz;\n    assign pad = core;\n\nendmodule\n\nmodule GenericDigitalGPIOCell(\n    inout pad,\n    output i,\n    input ie,\n    input o,\n    input oe\n);\n\n    assign pad = oe ? o : 1'bz;\n    assign i = ie ? pad : 1'b0;\n\nendmodule\n\nmodule GenericDigitalInIOCell(\n    input pad,\n    output i,\n    input ie\n);\n\n    assign i = ie ? pad : 1'b0;\n\nendmodule\n\nmodule GenericDigitalOutIOCell(\n    output pad,\n    input o,\n    input oe\n);\n\n    assign pad = oe ? o : 1'bz;\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"ChipTop.ClockDividerN",
    "name":"ClockDividerN.sv",
    "text":"// See LICENSE for license details.\n\n/**\n  * An unsynthesizable divide-by-N clock divider.\n  * Duty cycle is 100 * (ceil(DIV / 2)) / DIV.\n  */\n\nmodule ClockDividerN #(parameter DIV = 1)(output logic clk_out = 1'b0, input clk_in);\n\n    localparam CWIDTH = $clog2(DIV);\n    localparam LOW_CYCLES = DIV / 2;\n    localparam HIGH_TRANSITION = LOW_CYCLES - 1;\n    localparam LOW_TRANSITION = DIV - 1;\n\n    generate\n        if (DIV == 1) begin\n            // This needs to be procedural because of the assignment on declaration\n            always @(clk_in) begin\n                clk_out = clk_in;\n            end\n        end else begin\n            reg [CWIDTH - 1: 0] count = HIGH_TRANSITION[CWIDTH-1:0];\n            // The blocking assignment to clock out is used to conform what was done\n            // in RC's clock dividers.\n            // It should have the effect of preventing registers in the divided clock\n            // domain latching register updates launched by the fast clock-domain edge\n            // that occurs at the same simulated time (as the divided clock edge).\n            always @(posedge clk_in) begin\n                if (count == LOW_TRANSITION[CWIDTH-1:0]) begin\n                    clk_out = 1'b0;\n                    count <= '0;\n                end\n                else begin\n                    if (count == HIGH_TRANSITION[CWIDTH-1:0]) begin\n                        clk_out = 1'b1;\n                    end\n                    count <= count + 1'b1;\n                end\n            end\n        end\n    endgenerate\nendmodule // ClockDividerN\n"
  },
  {
    "class":"freechips.rocketchip.util.AddressMapAnnotation",
    "target":"VCU118FPGATestHarness.DigitalTop",
    "mapping":[
      {
        "range":{
          "base":12288,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":false,
          "a":true
        },
        "names":[
          "error-device@3000"
        ]
      },
      {
        "range":{
          "base":16384,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "boot-address-reg@4000"
        ]
      },
      {
        "range":{
          "base":65536,
          "size":65536
        },
        "permissions":{
          "r":true,
          "w":false,
          "x":true,
          "c":false,
          "a":false
        },
        "names":[
          "rom@10000"
        ]
      },
      {
        "range":{
          "base":1048576,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "clock-gater@100000"
        ]
      },
      {
        "range":{
          "base":1114112,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "tile-reset-setter@110000"
        ]
      },
      {
        "range":{
          "base":33554432,
          "size":65536
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "clint@2000000"
        ]
      },
      {
        "range":{
          "base":33619968,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "cache-controller@2010000"
        ]
      },
      {
        "range":{
          "base":201326592,
          "size":67108864
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "interrupt-controller@c000000"
        ]
      },
      {
        "range":{
          "base":1677721600,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "serial@64000000"
        ]
      },
      {
        "range":{
          "base":1677725696,
          "size":4096
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":false,
          "c":false,
          "a":true
        },
        "names":[
          "spi@64001000"
        ]
      },
      {
        "range":{
          "base":2147483648,
          "size":2147483648
        },
        "permissions":{
          "r":true,
          "w":true,
          "x":true,
          "c":true,
          "a":true
        },
        "names":[
          "memory@80000000"
        ]
      }
    ],
    "label":"mapping"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup_6"
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.TileResetSetter",
    "regMappingSer":{
      "displayName":"TileResetSetter",
      "deviceName":"TileResetSetter",
      "baseAddress":1114112,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField0_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.TileClockGater",
    "regMappingSer":{
      "displayName":"TileClockGater",
      "deviceName":"TileClockGater",
      "baseAddress":1048576,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField0_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField4_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x8",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField8_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xc",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegFieldc_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x10",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField10_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x14",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField14_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x18",
          "bitOffset":0,
          "bitWidth":1,
          "name":"unnamedRegField18_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.TLSPI",
    "regMappingSer":{
      "displayName":"TLSPI",
      "deviceName":"TLSPI",
      "baseAddress":1677725696,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":12,
          "name":"sckdiv",
          "resetValue":3,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Serial clock divisor",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":0,
          "bitWidth":1,
          "name":"sckmode_pha",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Serial clock phase",
          "group":"sckmode",
          "groupDesc":"Serial clock mode",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":1,
          "bitWidth":1,
          "name":"sckmode_pol",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Serial clock polarity",
          "group":"sckmode",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x10",
          "bitOffset":0,
          "bitWidth":1,
          "name":"csid",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Chip select id",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x14",
          "bitOffset":0,
          "bitWidth":1,
          "name":"csdef0",
          "resetValue":1,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Chip select 0 default",
          "group":"csdef",
          "groupDesc":"Chip select default",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x18",
          "bitOffset":0,
          "bitWidth":2,
          "name":"csmode",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Chip select mode",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x28",
          "bitOffset":0,
          "bitWidth":8,
          "name":"cssck",
          "resetValue":1,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"CS to SCK delay",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2a",
          "bitOffset":0,
          "bitWidth":8,
          "name":"sckcs",
          "resetValue":1,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"SCK to CS delay",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2c",
          "bitOffset":0,
          "bitWidth":8,
          "name":"intercs",
          "resetValue":1,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Minimum CS inactive time",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2e",
          "bitOffset":0,
          "bitWidth":8,
          "name":"interxfr",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Minimum interframe delay",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x40",
          "bitOffset":0,
          "bitWidth":2,
          "name":"proto",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"SPI Protocol",
          "group":"fmt",
          "groupDesc":"Serial frame format",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x40",
          "bitOffset":2,
          "bitWidth":1,
          "name":"endian",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"SPI Endianness",
          "group":"fmt",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x40",
          "bitOffset":3,
          "bitWidth":1,
          "name":"iodir",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"SPI I/O Direction",
          "group":"fmt",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x42",
          "bitOffset":0,
          "bitWidth":4,
          "name":"len",
          "resetValue":8,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of bits per frame",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x48",
          "bitOffset":0,
          "bitWidth":8,
          "name":"data",
          "resetValue":0,
          "accessType":"W",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit data",
          "group":"txdata",
          "groupDesc":"Transmit data",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x48",
          "bitOffset":8,
          "bitWidth":23,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"txdata",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x48",
          "bitOffset":31,
          "bitWidth":1,
          "name":"full",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit FIFO full",
          "group":"txdata",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4c",
          "bitOffset":0,
          "bitWidth":8,
          "name":"data",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive data",
          "group":"rxdata",
          "groupDesc":"Receive data",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4c",
          "bitOffset":8,
          "bitWidth":23,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"rxdata",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4c",
          "bitOffset":31,
          "bitWidth":1,
          "name":"empty",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive FIFO empty",
          "group":"rxdata",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x50",
          "bitOffset":0,
          "bitWidth":4,
          "name":"txmark",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x54",
          "bitOffset":0,
          "bitWidth":4,
          "name":"rxmark",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x70",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txwm_ie",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark interrupt enable",
          "group":"ie",
          "groupDesc":"SPI interrupt enable",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x70",
          "bitOffset":1,
          "bitWidth":1,
          "name":"rxwm_ie",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark interrupt enable",
          "group":"ie",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x74",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txwm_ip",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark interrupt pending",
          "group":"ip",
          "groupDesc":"SPI interrupt pending",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x74",
          "bitOffset":1,
          "bitWidth":1,
          "name":"rxwm_ip",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark interrupt pending",
          "group":"ip",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x38",
          "bitOffset":0,
          "bitWidth":12,
          "name":"extradel_coarse",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Coarse grain sample delay",
          "group":"extradel",
          "groupDesc":"delay from the sck edge",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x38",
          "bitOffset":12,
          "bitWidth":0,
          "name":"extradel_fine",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Fine grain sample delay",
          "group":"extradel",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x3c",
          "bitOffset":0,
          "bitWidth":5,
          "name":"sampledel_sd",
          "resetValue":3,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of delay stages from slave to the SPI controller",
          "group":"sampledel",
          "groupDesc":"Number of delay stages from slave to SPI controller",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_20"
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.TLUART",
    "regMappingSer":{
      "displayName":"TLUART",
      "deviceName":"TLUART",
      "baseAddress":1677721600,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":8,
          "name":"data",
          "resetValue":0,
          "accessType":"W",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit data",
          "group":"txdata",
          "groupDesc":"Transmit data",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":8,
          "bitWidth":23,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"txdata",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":31,
          "bitWidth":1,
          "name":"full",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit FIFO full",
          "group":"txdata",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":0,
          "bitWidth":8,
          "name":"data",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive data",
          "group":"rxdata",
          "groupDesc":"Receive data",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":8,
          "bitWidth":23,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"rxdata",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4",
          "bitOffset":31,
          "bitWidth":1,
          "name":"empty",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive FIFO empty",
          "group":"rxdata",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x8",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txen",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit enable",
          "group":"txctrl",
          "groupDesc":"Serial transmit control",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x8",
          "bitOffset":1,
          "bitWidth":1,
          "name":"nstop",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of stop bits",
          "group":"txctrl",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xc",
          "bitOffset":0,
          "bitWidth":1,
          "name":"rxen",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive enable",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xa",
          "bitOffset":0,
          "bitWidth":4,
          "name":"txcnt",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark level",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xe",
          "bitOffset":0,
          "bitWidth":4,
          "name":"rxcnt",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark level",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x10",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txwm_ie",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark interrupt enable",
          "group":"ie",
          "groupDesc":"Serial interrupt enable",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x10",
          "bitOffset":1,
          "bitWidth":1,
          "name":"rxwm_ie",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark interrupt enable",
          "group":"ie",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x14",
          "bitOffset":0,
          "bitWidth":1,
          "name":"txwm_ip",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Transmit watermark interrupt pending",
          "group":"ip",
          "groupDesc":"Serial interrupt pending",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x14",
          "bitOffset":1,
          "bitWidth":1,
          "name":"rxwm_ip",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Receive watermark interrupt pending",
          "group":"ip",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x18",
          "bitOffset":0,
          "bitWidth":16,
          "name":"div",
          "resetValue":868,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Baud rate divisor",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"ChipTop.plusarg_reader_1",
    "name":"plusarg_reader.v",
    "text":"// See LICENSE.SiFive for license details.\n\n//VCS coverage exclude_file\n\n// No default parameter values are intended, nor does IEEE 1800-2012 require them (clause A.2.4 param_assignment),\n// but Incisive demands them. These default values should never be used.\nmodule plusarg_reader #(\n   parameter FORMAT=\"borked=%d\",\n   parameter WIDTH=1,\n   parameter [WIDTH-1:0] DEFAULT=0\n) (\n   output [WIDTH-1:0] out\n);\n\n`ifdef SYNTHESIS\nassign out = DEFAULT;\n`else\nreg [WIDTH-1:0] myplus;\nassign out = myplus;\n\ninitial begin\n   if (!$value$plusargs(FORMAT, myplus)) myplus = DEFAULT;\nend\n`endif\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|BundleBridgeNexus_15>outputs_0"
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.CLINT",
    "regMappingSer":{
      "displayName":"CLINT",
      "deviceName":"CLINT",
      "baseAddress":33554432,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":1,
          "name":"msip_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"MSIP bit for Hart 0",
          "group":"msip",
          "groupDesc":"MSIP Bits",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":1,
          "bitWidth":31,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"msip",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":0,
          "bitWidth":8,
          "name":"mtimecmp_0_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"MTIMECMP for hart 0",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":8,
          "bitWidth":8,
          "name":"mtimecmp_0_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":16,
          "bitWidth":8,
          "name":"mtimecmp_0_2",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":24,
          "bitWidth":8,
          "name":"mtimecmp_0_3",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":32,
          "bitWidth":8,
          "name":"mtimecmp_0_4",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":40,
          "bitWidth":8,
          "name":"mtimecmp_0_5",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":48,
          "bitWidth":8,
          "name":"mtimecmp_0_6",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x4000",
          "bitOffset":56,
          "bitWidth":8,
          "name":"mtimecmp_0_7",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtimecmp_0",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":0,
          "bitWidth":8,
          "name":"mtime_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"Timer Register",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":8,
          "bitWidth":8,
          "name":"mtime_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":16,
          "bitWidth":8,
          "name":"mtime_2",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":24,
          "bitWidth":8,
          "name":"mtime_3",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":32,
          "bitWidth":8,
          "name":"mtime_4",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":40,
          "bitWidth":8,
          "name":"mtime_5",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":48,
          "bitWidth":8,
          "name":"mtime_6",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0xbff8",
          "bitOffset":56,
          "bitWidth":8,
          "name":"mtime_7",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"mtime",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":true,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU118FPGATestHarness.CLINT",
    "paramsClassName":"freechips.rocketchip.devices.tilelink.CLINTParams",
    "params":{
      "baseAddress":33554432,
      "intStages":0
    }
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.TLPLIC",
    "regMappingSer":{
      "displayName":"TLPLIC",
      "deviceName":"TLPLIC",
      "baseAddress":201326592,
      "regFields":[
        {
          "byteOffset":"0x4",
          "bitOffset":0,
          "bitWidth":2,
          "name":"priority_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Acting priority of interrupt source 1",
          "group":"priority_1",
          "groupDesc":"Acting priority of interrupt source 1",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x8",
          "bitOffset":0,
          "bitWidth":2,
          "name":"priority_2",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Acting priority of interrupt source 2",
          "group":"priority_2",
          "groupDesc":"Acting priority of interrupt source 2",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x1000",
          "bitOffset":0,
          "bitWidth":1,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x1000",
          "bitOffset":1,
          "bitWidth":1,
          "name":"pending_1",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Set to 1 if interrupt source 1 is pending, regardless of its enable or priority setting.",
          "group":"pending",
          "groupDesc":"Pending Bit Array. 1 Bit for each interrupt source.",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x1000",
          "bitOffset":2,
          "bitWidth":1,
          "name":"pending_2",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Set to 1 if interrupt source 2 is pending, regardless of its enable or priority setting.",
          "group":"pending",
          "groupDesc":"Pending Bit Array. 1 Bit for each interrupt source.",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2000",
          "bitOffset":0,
          "bitWidth":1,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2000",
          "bitOffset":1,
          "bitWidth":2,
          "name":"enables_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Targets 1-2. Set bits to 1 if interrupt should be enabled.",
          "group":"enables_0",
          "groupDesc":"Enable bits for each interrupt source for target 0. 1 bit for each interrupt source.",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2080",
          "bitOffset":0,
          "bitWidth":1,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x2080",
          "bitOffset":1,
          "bitWidth":2,
          "name":"enables_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Targets 1-2. Set bits to 1 if interrupt should be enabled.",
          "group":"enables_1",
          "groupDesc":"Enable bits for each interrupt source for target 1. 1 bit for each interrupt source.",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x200000",
          "bitOffset":0,
          "bitWidth":2,
          "name":"threshold_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Interrupt & claim threshold for target 0. Maximum value is 3.",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x200000",
          "bitOffset":2,
          "bitWidth":30,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x200000",
          "bitOffset":32,
          "bitWidth":32,
          "name":"claim_complete_0",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"Some(MODIFY)",
          "rdAction":"Some(MODIFY)",
          "desc":"Claim/Complete register for Target 0. Reading this register returns the claimed interrupt number and makes it no longer pending.Writing the interrupt number back completes the interrupt.",
          "group":"None",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x201000",
          "bitOffset":0,
          "bitWidth":2,
          "name":"threshold_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Interrupt & claim threshold for target 1. Maximum value is 3.",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x201000",
          "bitOffset":2,
          "bitWidth":30,
          "name":"reserved",
          "resetValue":0,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x201000",
          "bitOffset":32,
          "bitWidth":32,
          "name":"claim_complete_1",
          "resetValue":0,
          "accessType":"RW",
          "wrType":"Some(MODIFY)",
          "rdAction":"Some(MODIFY)",
          "desc":"Claim/Complete register for Target 1. Reading this register returns the claimed interrupt number and makes it no longer pending.Writing the interrupt number back completes the interrupt.",
          "group":"None",
          "groupDesc":"None",
          "volatile":true,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU118FPGATestHarness.TLPLIC",
    "paramsClassName":"freechips.rocketchip.devices.tilelink.PLICParams",
    "params":{
      "baseAddress":201326592,
      "maxPriorities":7,
      "intStages":0,
      "maxHarts":15872
    }
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_16"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.FixedClockBroadcast_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TileResetDomain"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"ChipTop.plusarg_reader",
    "name":"plusarg_reader.v",
    "text":"// See LICENSE.SiFive for license details.\n\n//VCS coverage exclude_file\n\n// No default parameter values are intended, nor does IEEE 1800-2012 require them (clause A.2.4 param_assignment),\n// but Incisive demands them. These default values should never be used.\nmodule plusarg_reader #(\n   parameter FORMAT=\"borked=%d\",\n   parameter WIDTH=1,\n   parameter [WIDTH-1:0] DEFAULT=0\n) (\n   output [WIDTH-1:0] out\n);\n\n`ifdef SYNTHESIS\nassign out = DEFAULT;\n`else\nreg [WIDTH-1:0] myplus;\nassign out = myplus;\n\ninitial begin\n   if (!$value$plusargs(FORMAT, myplus)) myplus = DEFAULT;\nend\n`endif\n\nendmodule\n"
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU118FPGATestHarness.RocketTile",
    "paramsClassName":"freechips.rocketchip.tile.RocketTileParams",
    "params":{
      "name":"tile",
      "dataScratchpadBytes":0,
      "btb":{
        "nEntries":28,
        "nMatchBits":14,
        "nPages":6,
        "nRAS":6,
        "bhtParams":{
          "nEntries":512,
          "counterLength":1,
          "historyLength":8,
          "historyBits":3
        },
        "updatesOutOfOrder":false
      },
      "hartId":0,
      "icache":{
        "nSets":64,
        "nWays":4,
        "rowBits":64,
        "nTLBSets":1,
        "nTLBWays":32,
        "nTLBBasePageSectors":4,
        "nTLBSuperpages":4,
        "cacheIdBits":0,
        "prefetch":false,
        "blockBytes":64,
        "latency":2,
        "fetchBytes":4
      },
      "boundaryBuffers":false,
      "core":{
        "bootFreqHz":0,
        "useVM":true,
        "useUser":false,
        "useSupervisor":false,
        "useHypervisor":false,
        "useDebug":true,
        "useAtomics":true,
        "useAtomicsOnlyForIO":false,
        "useCompressed":true,
        "useRVE":false,
        "useSCIE":false,
        "nLocalInterrupts":0,
        "useNMI":false,
        "nBreakpoints":1,
        "useBPWatch":false,
        "mcontextWidth":0,
        "scontextWidth":0,
        "nPMPs":8,
        "nPerfCounters":0,
        "haveBasicCounters":true,
        "haveCFlush":false,
        "misaWritable":true,
        "nL2TLBEntries":1024,
        "nL2TLBWays":1,
        "nPTECacheEntries":8,
        "mtvecInit":0,
        "mtvecWritable":true,
        "fastLoadWord":true,
        "fastLoadByte":false,
        "branchPredictionModeCSR":false,
        "clockGate":false,
        "mvendorid":0,
        "mimpid":538447876,
        "mulDiv":{
          "mulUnroll":8,
          "divUnroll":1,
          "mulEarlyOut":true,
          "divEarlyOut":true,
          "divEarlyOutGranularity":1
        },
        "fpu":{
          "minFLen":32,
          "fLen":64,
          "divSqrt":true,
          "sfmaLatency":3,
          "dfmaLatency":4
        }
      },
      "dcache":{
        "nSets":64,
        "nWays":4,
        "rowBits":64,
        "replacementPolicy":"random",
        "nTLBSets":1,
        "nTLBWays":32,
        "nTLBBasePageSectors":4,
        "nTLBSuperpages":4,
        "dataECCBytes":1,
        "nMSHRs":0,
        "nSDQ":17,
        "nRPQ":16,
        "nMMIOs":1,
        "blockBytes":64,
        "separateUncachedResp":false,
        "acquireBeforeRelease":false,
        "pipelineWayMux":false,
        "clockGate":false
      },
      "clockSinkParams":{
        "phaseDeg":0.0,
        "phaseErrorDeg":5.0,
        "freqErrorPPM":10000.0,
        "jitterPS":200.0
      }
    }
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.PTW.l2_tlb_ram",
    "address_width":10,
    "name":"l2_tlb_ram",
    "data_width":44,
    "depth":1024,
    "description":"L2 TLB",
    "write_mask_granularity":44
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU118FPGATestHarness.FPUFMAPipe_1"
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU118FPGATestHarness.FPToFP"
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU118FPGATestHarness.IntToFP"
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU118FPGATestHarness.FPToInt"
  },
  {
    "class":"freechips.rocketchip.util.RetimeModuleAnnotation",
    "target":"VCU118FPGATestHarness.FPUFMAPipe"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"freechips.rocketchip.util.TraceItype",
    "definition":{
      "ITBrNTaken":4,
      "ITBrTaken":5,
      "ITReserved7":7,
      "ITExcReturn":3,
      "ITInterrupt":2,
      "ITException":1,
      "ITCoSwap":12,
      "ITUnCall":8,
      "ITReserved6":6,
      "ITNothing":0,
      "ITReturn":13,
      "ITInTail":11,
      "ITInCall":9,
      "ITInJump":15,
      "ITUnJump":14,
      "ITUnTail":10
    }
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU118FPGATestHarness.BTB",
    "paramsClassName":"freechips.rocketchip.rocket.BHTParams",
    "params":{
      "nEntries":512,
      "counterLength":1,
      "historyLength":8,
      "historyBits":3
    }
  },
  {
    "class":"freechips.rocketchip.util.ParamsAnnotation",
    "target":"VCU118FPGATestHarness.BTB",
    "paramsClassName":"freechips.rocketchip.rocket.BTBParams",
    "params":{
      "nPages":6,
      "nMatchBits":14,
      "nEntries":28,
      "bhtParams":{
        "nEntries":512,
        "counterLength":1,
        "historyLength":8,
        "historyBits":3
      },
      "nRAS":6,
      "updatesOutOfOrder":false
    }
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.ICache.data_arrays_1",
    "address_width":9,
    "name":"data_arrays_1",
    "data_width":128,
    "depth":512,
    "description":"ICache Data Array",
    "write_mask_granularity":32
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.ICache.data_arrays_0",
    "address_width":9,
    "name":"data_arrays_0",
    "data_width":128,
    "depth":512,
    "description":"ICache Data Array",
    "write_mask_granularity":32
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.ICache.tag_array",
    "address_width":6,
    "name":"tag_array",
    "data_width":84,
    "depth":64,
    "description":"ICache Tag Array",
    "write_mask_granularity":21
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|ICache>s1_hit"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>s2_victim_dirty"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>s2_valid_cached_miss"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.DCacheModuleImpl_Anon_2"
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.DCacheDataArray.data_arrays_0",
    "address_width":9,
    "name":"data_arrays_0",
    "data_width":256,
    "depth":512,
    "description":"DCache Data Array",
    "write_mask_granularity":8
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.DCache.tag_array",
    "address_width":6,
    "name":"tag_array",
    "data_width":88,
    "depth":64,
    "description":"DCache Tag Array",
    "write_mask_granularity":22
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.DCacheModuleImpl_Anon_1"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLB"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_s1_data_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_s1_data_mask"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_addr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_tag"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_cmd"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_size"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_signed"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_dprv"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_dv"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_mask"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_replay"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_has_data"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_data_word_bypass"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_data_raw"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~ChipTop|DCache>io_cpu_resp_bits_store_data"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.BundleBridgeNexus_6"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLInterconnectCoupler_18"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLWidthWidget_5"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLJbar"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_15"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLFilter"
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.BankedStore.cc_banks_3",
    "address_width":14,
    "name":"cc_banks_3",
    "data_width":64,
    "depth":16384,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.BankedStore.cc_banks_2",
    "address_width":14,
    "name":"cc_banks_2",
    "data_width":64,
    "depth":16384,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.BankedStore.cc_banks_1",
    "address_width":14,
    "name":"cc_banks_1",
    "data_width":64,
    "depth":16384,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.BankedStore.cc_banks_0",
    "address_width":14,
    "name":"cc_banks_0",
    "data_width":64,
    "depth":16384,
    "description":"Banked Store",
    "write_mask_granularity":64
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"VCU118FPGATestHarness.Directory.cc_dir",
    "address_width":10,
    "name":"cc_dir",
    "data_width":152,
    "depth":1024,
    "description":"Directory RAM",
    "write_mask_granularity":19
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.InclusiveCache",
    "regMappingSer":{
      "displayName":"InclusiveCache",
      "deviceName":"InclusiveCache",
      "baseAddress":33619968,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":8,
          "name":"Banks",
          "resetValue":1,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of banks in the cache",
          "group":"Config",
          "groupDesc":"Information about the Cache Configuration",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":8,
          "bitWidth":8,
          "name":"Ways",
          "resetValue":8,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Number of ways per bank",
          "group":"Config",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":16,
          "bitWidth":8,
          "name":"lgSets",
          "resetValue":10,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Base-2 logarithm of the sets per bank",
          "group":"Config",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":24,
          "bitWidth":8,
          "name":"lgBlockBytes",
          "resetValue":6,
          "accessType":"R",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Base-2 logarithm of the bytes per cache block",
          "group":"Config",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":true,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x200",
          "bitOffset":0,
          "bitWidth":64,
          "name":"Flush64",
          "resetValue":0,
          "accessType":"W",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Flush the phsyical address equal to the 64-bit written data from the cache",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x240",
          "bitOffset":0,
          "bitWidth":32,
          "name":"Flush32",
          "resetValue":0,
          "accessType":"W",
          "wrType":"None",
          "rdAction":"None",
          "desc":"Flush the physical address equal to the 32-bit written data << 4 from the cache",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup_5"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroupAggregator_5"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLSourceShrinker"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_12"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLXbar_6"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup_4"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroupAggregator_4"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_9"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLInterconnectCoupler_13"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLInterconnectCoupler_8"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLWidthWidget_3"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_7"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup_3"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroupAggregator_3"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroupAggregator_2"
  },
  {
    "class":"freechips.rocketchip.util.RegFieldDescMappingAnnotation",
    "target":"VCU118FPGATestHarness.PeripheryBus",
    "regMappingSer":{
      "displayName":"PeripheryBus",
      "deviceName":"PeripheryBus",
      "baseAddress":16384,
      "regFields":[
        {
          "byteOffset":"0x0",
          "bitOffset":0,
          "bitWidth":8,
          "name":"unnamedRegField0_0",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":8,
          "bitWidth":8,
          "name":"unnamedRegField0_8",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":16,
          "bitWidth":8,
          "name":"unnamedRegField0_16",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":24,
          "bitWidth":8,
          "name":"unnamedRegField0_24",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":32,
          "bitWidth":8,
          "name":"unnamedRegField0_32",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":40,
          "bitWidth":8,
          "name":"unnamedRegField0_40",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":48,
          "bitWidth":8,
          "name":"unnamedRegField0_48",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        },
        {
          "byteOffset":"0x0",
          "bitOffset":56,
          "bitWidth":8,
          "name":"unnamedRegField0_56",
          "resetValue":0,
          "accessType":"None",
          "wrType":"None",
          "rdAction":"None",
          "desc":"None",
          "group":"None",
          "groupDesc":"None",
          "volatile":false,
          "hasReset":false,
          "enumerations":{
            
          }
        }
      ]
    }
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLBuffer_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLXbar_1"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup_1"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroupAggregator_1"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLInterconnectCoupler_3"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLInterconnectCoupler_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLWidthWidget_2"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLInterconnectCoupler"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.TLWidthWidget"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroup"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.ClockGroupAggregator"
  },
  {
    "class":"firrtl.passes.InlineAnnotation",
    "target":"ChipTop.InterruptBusWrapper"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessTopAnnotation",
    "harnessTop":"VCU118FPGATestHarness"
  },
  {
    "class":"barstools.tapeout.transforms.stage.SynTopAnnotation",
    "synTop":"ChipTop"
  },
  {
    "class":"barstools.tapeout.transforms.stage.HarnessOutputAnnotation",
    "harnessOutput":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.harness.v"
  },
  {
    "class":"firrtl.stage.OutputFileAnnotation",
    "file":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.top.v"
  },
  {
    "class":"firrtl.stage.AllowUnrecognizedAnnotations$"
  },
  {
    "class":"firrtl.stage.InfoModeAnnotation",
    "modeName":"use"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config"
  },
  {
    "class":"firrtl.passes.memlib.MemLibOutConfigFileAnnotation",
    "file":"/root/chipyard/fpga/generated-src/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config/chipyard.fpga.vcu118.VCU118FPGATestHarness.RocketVCU118Config.top.mems.conf",
    "annotatedMemories":[
      "mem cc_dir_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<19>[8]\n  depth => 1024\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined",
      "mem cc_banks_0_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<64>\n  depth => 16384\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined",
      "mem data_arrays_0_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<8>[32]\n  depth => 512\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined",
      "mem tag_array_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<22>[4]\n  depth => 64\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined",
      "mem tag_array_0_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<21>[4]\n  depth => 64\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined",
      "mem data_arrays_0_0_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<32>[4]\n  depth => 512\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined",
      "mem l2_tlb_ram_ext : @[DescribedSRAM.scala 19:26]\n  data-type => UInt<44>[1]\n  depth => 1024\n  read-latency => 1\n  write-latency => 1\n  readwriter => RW0\n  read-under-write => undefined"
    ]
  }
]