0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/rewal/Desktop/RTL_QAM-master/QAM_Vivado/QAM_Vivado.sim/sim_1/synth/timing/xsim/tb_QAM_Hierarchical_time_synth.v,1560524854,verilog,,,,PhaseGenerator;QAM_Hierarchical;ddfs;ddfs_lut_4096;ddfs_lut_4096_0;glbl;qam_mapper;qam_mod,,,,,,,,
