================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Sep 19 17:29:34 KST 2021
    * Version:         2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:         matrix_mult_prj
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg484-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              140
FF:               100
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 3.791       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                       | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                       | 140 | 100 |     |      |      |     |        |      |         |          |        |
|   (inst)                   | 108 | 99  |     |      |      |     |        |      |         |          |        |
|   flow_control_loop_pipe_U | 32  | 1   |     |      |      |     |        |      |         |          |        |
+----------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.26%  | OK     |
| FD                                                        | 50%       | 0.09%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 9      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | Slack | Startpoint Pin   | Endpoint Pin                | Logic Levels | Max Fanout | Datapath Delay | Datapath Logic | Datapath Net |
|       |       |                  |                             |              |            |                |          Delay |        Delay |
+-------+-------+------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 6.209 | reg_193_reg[1]/C | add_ln16_2_reg_692_reg[9]/D |            6 |          2 |          3.816 |          2.697 |        1.119 |
| Path2 | 6.314 | reg_193_reg[1]/C | add_ln16_2_reg_692_reg[8]/D |            6 |          2 |          3.711 |          2.592 |        1.119 |
| Path3 | 6.423 | reg_193_reg[1]/C | add_ln16_2_reg_692_reg[5]/D |            5 |          3 |          3.602 |          2.476 |        1.126 |
| Path4 | 6.429 | reg_193_reg[1]/C | add_ln16_2_reg_692_reg[7]/D |            5 |          3 |          3.596 |          2.470 |        1.126 |
| Path5 | 6.504 | reg_193_reg[1]/C | add_ln16_2_reg_692_reg[6]/D |            5 |          3 |          3.521 |          2.395 |        1.126 |
+-------+-------+------------------+-----------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------+----------------------+
    | Path1 Cells                   | Primitive Type       |
    +-------------------------------+----------------------+
    | reg_193_reg[1]                | FLOP_LATCH.flop.FDRE |
    | add_ln16_4_reg_702[3]_i_4     | LUT.others.LUT2      |
    | add_ln16_4_reg_702_reg[3]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_4_reg_702_reg[7]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692[7]_i_2     | LUT.others.LUT2      |
    | add_ln16_2_reg_692_reg[7]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692_reg[9]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692_reg[9]     | FLOP_LATCH.flop.FDRE |
    +-------------------------------+----------------------+

    +-------------------------------+----------------------+
    | Path2 Cells                   | Primitive Type       |
    +-------------------------------+----------------------+
    | reg_193_reg[1]                | FLOP_LATCH.flop.FDRE |
    | add_ln16_4_reg_702[3]_i_4     | LUT.others.LUT2      |
    | add_ln16_4_reg_702_reg[3]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_4_reg_702_reg[7]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692[7]_i_2     | LUT.others.LUT2      |
    | add_ln16_2_reg_692_reg[7]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692_reg[9]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692_reg[8]     | FLOP_LATCH.flop.FDRE |
    +-------------------------------+----------------------+

    +-------------------------------+----------------------+
    | Path3 Cells                   | Primitive Type       |
    +-------------------------------+----------------------+
    | reg_193_reg[1]                | FLOP_LATCH.flop.FDRE |
    | add_ln16_4_reg_702[3]_i_4     | LUT.others.LUT2      |
    | add_ln16_4_reg_702_reg[3]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692[3]_i_2     | LUT.others.LUT2      |
    | add_ln16_2_reg_692_reg[3]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692_reg[7]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692_reg[5]     | FLOP_LATCH.flop.FDRE |
    +-------------------------------+----------------------+

    +-------------------------------+----------------------+
    | Path4 Cells                   | Primitive Type       |
    +-------------------------------+----------------------+
    | reg_193_reg[1]                | FLOP_LATCH.flop.FDRE |
    | add_ln16_4_reg_702[3]_i_4     | LUT.others.LUT2      |
    | add_ln16_4_reg_702_reg[3]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692[3]_i_2     | LUT.others.LUT2      |
    | add_ln16_2_reg_692_reg[3]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692_reg[7]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692_reg[7]     | FLOP_LATCH.flop.FDRE |
    +-------------------------------+----------------------+

    +-------------------------------+----------------------+
    | Path5 Cells                   | Primitive Type       |
    +-------------------------------+----------------------+
    | reg_193_reg[1]                | FLOP_LATCH.flop.FDRE |
    | add_ln16_4_reg_702[3]_i_4     | LUT.others.LUT2      |
    | add_ln16_4_reg_702_reg[3]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692[3]_i_2     | LUT.others.LUT2      |
    | add_ln16_2_reg_692_reg[3]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692_reg[7]_i_1 | CARRY.others.CARRY4  |
    | add_ln16_2_reg_692_reg[6]     | FLOP_LATCH.flop.FDRE |
    +-------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/matrix_mult_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/matrix_mult_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/matrix_mult_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/matrix_mult_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/matrix_mult_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/matrix_mult_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------------+


