LCANET,6
PROG,XSynth,0.1.0-DEVEL,"converted and visually verified"
PART,4003epq100-5
PWR,0,GND
SYM,ram4k/zero_a,RAMD,LIBVER=2.0.0
PIN,A0,I,ram4k/a0
PIN,A3,I,ram4k/a3
PIN,DPRA2,I,ram4k/b2
PIN,WE,I,ram4k/we
PIN,WCLK,I,ram4k/wck
PIN,A1,I,GND
PIN,A2,I,GND
PIN,DPRA0,I,GND
PIN,DPRA1,I,GND
PIN,DPRA3,I,GND
PIN,D,I,GND
PIN,SPO,O,ram4k/zero_a
END
SYM,ram4k/zero_b,RAMD,LIBVER=2.0.0
PIN,A0,I,ram4k/a0
PIN,A3,I,ram4k/a3
PIN,DPRA2,I,ram4k/b2
PIN,WE,I,ram4k/we
PIN,WCLK,I,ram4k/wck
PIN,A1,I,GND
PIN,A2,I,GND
PIN,DPRA0,I,GND
PIN,DPRA1,I,GND
PIN,DPRA3,I,GND
PIN,D,I,GND
PIN,DPO,O,ram4k/zero_b
END
SYM,ram4k/q3,RAMD,LIBVER=2.0.0
PIN,A0,I,ram4k/a0
PIN,A3,I,ram4k/a3
PIN,DPRA2,I,ram4k/b2
PIN,WE,I,ram4k/we
PIN,WCLK,I,ram4k/wck
PIN,D,I,ram4k/d3
PIN,A1,I,GND
PIN,A2,I,GND
PIN,DPRA0,I,GND
PIN,DPRA1,I,GND
PIN,DPRA3,I,GND
PIN,SPO,O,ram4k/q3
END
SYM,ram4k/a0,IBUF,LIBVER=2.0.0
PIN,I,I,ram4k/a0/PAD
PIN,O,O,ram4k/a0
END
SYM,ram4k/a3,IBUF,LIBVER=2.0.0
PIN,I,I,ram4k/a3/PAD
PIN,O,O,ram4k/a3
END
SYM,ram4k/b2,IBUF,LIBVER=2.0.0
PIN,I,I,ram4k/b2/PAD
PIN,O,O,ram4k/b2
END
SYM,ram4k/we,IBUF,LIBVER=2.0.0
PIN,I,I,ram4k/we/PAD
PIN,O,O,ram4k/we
END
SYM,ram4k/wck,IBUF,LIBVER=2.0.0
PIN,I,I,ram4k/wck/PAD
PIN,O,O,ram4k/wck
END
SYM,ram4k/zero_a/PAD,OBUF,LIBVER=2.0.0
PIN,O,O,ram4k/zero_a/PAD
PIN,I,I,ram4k/zero_a
END
SYM,ram4k/zero_b/PAD,OBUF,LIBVER=2.0.0
PIN,O,O,ram4k/zero_b/PAD
PIN,I,I,ram4k/zero_b
END
SYM,ram4k/d3,IBUF,LIBVER=2.0.0
PIN,I,I,ram4k/d3/PAD
PIN,O,O,ram4k/d3
END
SYM,ram4k/q3/PAD,OBUF,LIBVER=2.0.0
PIN,O,O,ram4k/q3/PAD
PIN,I,I,ram4k/q3
END
EXT,ram4k/a0/PAD,B,,LOC=P4
EXT,ram4k/a3/PAD,B,,LOC=P7
EXT,ram4k/b2/PAD,B,,LOC=P11
EXT,ram4k/we/PAD,B,,LOC=P16
EXT,ram4k/wck/PAD,B,,LOC=P17
EXT,ram4k/zero_a/PAD,B,,LOC=P22
EXT,ram4k/zero_b/PAD,B,,LOC=P23
EXT,ram4k/d3/PAD,B,,LOC=P24
EXT,ram4k/q3/PAD,B,,LOC=P25
EOF
