// Seed: 2196439668
module module_0 (
    input wire id_0
);
  logic [7:0][1 : 1 'b0] id_2 = id_2;
  assign id_2[""] = id_0 == -1;
  id_3 :
  assert property (@(id_3) 1'd0)
  else;
  assign module_1.id_9 = 0;
  wire id_4, id_5;
  wire id_6;
  ;
  wire id_7;
  ;
  wire id_8 = {-1, id_6 + id_8, id_3 & "", 1, id_6, id_8 & 1};
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input supply1 id_2
    , id_12,
    output wor id_3,
    output wor id_4,
    output supply0 id_5,
    input tri id_6,
    input uwire id_7,
    input wor id_8,
    output wor id_9,
    input tri1 id_10
);
  always @(negedge id_10) id_0 = 1'b0 - -1;
  module_0 modCall_1 (id_10);
endmodule
