

================================================================
== Vitis HLS Report for 'top_kernel_Outline_VITIS_LOOP_118_4'
================================================================
* Date:           Tue Feb  3 00:40:09 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  25.201 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     7425|     7425|  0.187 ms|  0.187 ms|  7425|  7425|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_122_5_fu_182   |top_kernel_Pipeline_VITIS_LOOP_122_5   |        7|        7|  0.176 us|  0.176 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_122_51_fu_220  |top_kernel_Pipeline_VITIS_LOOP_122_51  |        7|        7|  0.176 us|  0.176 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_130_6_fu_258   |top_kernel_Pipeline_VITIS_LOOP_130_6   |       47|       47|  0.470 us|  0.470 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_130_62_fu_328  |top_kernel_Pipeline_VITIS_LOOP_130_62  |       47|       47|  0.470 us|  0.470 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_4  |     7424|     7424|        58|          -|          -|   128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    192|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|  102594|  85250|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    936|    -|
|Register         |        -|    -|      74|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|  102668|  86378|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      72|    122|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |grp_top_kernel_Pipeline_VITIS_LOOP_122_5_fu_182   |top_kernel_Pipeline_VITIS_LOOP_122_5   |        0|   0|     70|   1933|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_122_51_fu_220  |top_kernel_Pipeline_VITIS_LOOP_122_51  |        0|   0|     70|   1933|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_130_6_fu_258   |top_kernel_Pipeline_VITIS_LOOP_130_6   |        0|   0|  51227|  40692|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_130_62_fu_328  |top_kernel_Pipeline_VITIS_LOOP_130_62  |        0|   0|  51227|  40692|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+
    |Total                                             |                                       |        0|   0| 102594|  85250|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln118_fu_420_p2              |         +|   0|  0|  16|           9|           2|
    |add_ln128_1_fu_506_p2            |         +|   0|  0|  32|          25|          15|
    |add_ln128_fu_438_p2              |         +|   0|  0|  32|          25|          15|
    |and_ln128_1_fu_538_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln128_fu_470_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |denom_1_fu_490_p3                |    select|   0|  0|  24|           1|          24|
    |denom_3_fu_558_p3                |    select|   0|  0|  24|           1|          24|
    |select_ln128_2_fu_550_p3         |    select|   0|  0|  24|           1|          23|
    |select_ln128_fu_482_p3           |    select|   0|  0|  24|           1|          23|
    |xor_ln128_1_fu_476_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln128_2_fu_532_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln128_3_fu_544_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln128_fu_464_p2              |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 192|          71|         136|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |A_10_address0  |  14|          3|    9|         27|
    |A_10_ce0       |  14|          3|    1|          3|
    |A_11_address0  |  14|          3|    9|         27|
    |A_11_ce0       |  14|          3|    1|          3|
    |A_12_address0  |  14|          3|    9|         27|
    |A_12_ce0       |  14|          3|    1|          3|
    |A_13_address0  |  14|          3|    9|         27|
    |A_13_ce0       |  14|          3|    1|          3|
    |A_14_address0  |  14|          3|    9|         27|
    |A_14_ce0       |  14|          3|    1|          3|
    |A_15_address0  |  14|          3|    9|         27|
    |A_15_ce0       |  14|          3|    1|          3|
    |A_16_address0  |  14|          3|    9|         27|
    |A_16_ce0       |  14|          3|    1|          3|
    |A_17_address0  |  14|          3|    9|         27|
    |A_17_ce0       |  14|          3|    1|          3|
    |A_18_address0  |  14|          3|    9|         27|
    |A_18_ce0       |  14|          3|    1|          3|
    |A_19_address0  |  14|          3|    9|         27|
    |A_19_ce0       |  14|          3|    1|          3|
    |A_1_address0   |  14|          3|    9|         27|
    |A_1_ce0        |  14|          3|    1|          3|
    |A_20_address0  |  14|          3|    9|         27|
    |A_20_ce0       |  14|          3|    1|          3|
    |A_21_address0  |  14|          3|    9|         27|
    |A_21_ce0       |  14|          3|    1|          3|
    |A_22_address0  |  14|          3|    9|         27|
    |A_22_ce0       |  14|          3|    1|          3|
    |A_23_address0  |  14|          3|    9|         27|
    |A_23_ce0       |  14|          3|    1|          3|
    |A_24_address0  |  14|          3|    9|         27|
    |A_24_ce0       |  14|          3|    1|          3|
    |A_25_address0  |  14|          3|    9|         27|
    |A_25_ce0       |  14|          3|    1|          3|
    |A_26_address0  |  14|          3|    9|         27|
    |A_26_ce0       |  14|          3|    1|          3|
    |A_27_address0  |  14|          3|    9|         27|
    |A_27_ce0       |  14|          3|    1|          3|
    |A_28_address0  |  14|          3|    9|         27|
    |A_28_ce0       |  14|          3|    1|          3|
    |A_29_address0  |  14|          3|    9|         27|
    |A_29_ce0       |  14|          3|    1|          3|
    |A_2_address0   |  14|          3|    9|         27|
    |A_2_ce0        |  14|          3|    1|          3|
    |A_30_address0  |  14|          3|    9|         27|
    |A_30_ce0       |  14|          3|    1|          3|
    |A_31_address0  |  14|          3|    9|         27|
    |A_31_ce0       |  14|          3|    1|          3|
    |A_32_address0  |  14|          3|    9|         27|
    |A_32_ce0       |  14|          3|    1|          3|
    |A_3_address0   |  14|          3|    9|         27|
    |A_3_ce0        |  14|          3|    1|          3|
    |A_4_address0   |  14|          3|    9|         27|
    |A_4_ce0        |  14|          3|    1|          3|
    |A_5_address0   |  14|          3|    9|         27|
    |A_5_ce0        |  14|          3|    1|          3|
    |A_6_address0   |  14|          3|    9|         27|
    |A_6_ce0        |  14|          3|    1|          3|
    |A_7_address0   |  14|          3|    9|         27|
    |A_7_ce0        |  14|          3|    1|          3|
    |A_8_address0   |  14|          3|    9|         27|
    |A_8_ce0        |  14|          3|    1|          3|
    |A_9_address0   |  14|          3|    9|         27|
    |A_9_ce0        |  14|          3|    1|          3|
    |ap_NS_fsm      |  31|          6|    1|          6|
    |i_1_fu_170     |   9|          2|    9|         18|
    +---------------+----+-----------+-----+-----------+
    |Total          | 936|        200|  330|        984|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   5|   0|    5|          0|
    |denom_1_reg_597                                                |  24|   0|   24|          0|
    |denom_3_reg_602                                                |  24|   0|   24|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_122_51_fu_220_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_122_5_fu_182_ap_start_reg   |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_130_62_fu_328_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_130_6_fu_258_ap_start_reg   |   1|   0|    1|          0|
    |i_1_fu_170                                                     |   9|   0|    9|          0|
    |trunc_ln118_reg_589                                            |   8|   0|    8|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  74|   0|   74|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  top_kernel_Outline_VITIS_LOOP_118_4|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  top_kernel_Outline_VITIS_LOOP_118_4|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  top_kernel_Outline_VITIS_LOOP_118_4|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  top_kernel_Outline_VITIS_LOOP_118_4|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  top_kernel_Outline_VITIS_LOOP_118_4|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  top_kernel_Outline_VITIS_LOOP_118_4|  return value|
|A_17_address0    |  out|    9|   ap_memory|                                 A_17|         array|
|A_17_ce0         |  out|    1|   ap_memory|                                 A_17|         array|
|A_17_q0          |   in|   24|   ap_memory|                                 A_17|         array|
|A_18_address0    |  out|    9|   ap_memory|                                 A_18|         array|
|A_18_ce0         |  out|    1|   ap_memory|                                 A_18|         array|
|A_18_q0          |   in|   24|   ap_memory|                                 A_18|         array|
|A_19_address0    |  out|    9|   ap_memory|                                 A_19|         array|
|A_19_ce0         |  out|    1|   ap_memory|                                 A_19|         array|
|A_19_q0          |   in|   24|   ap_memory|                                 A_19|         array|
|A_20_address0    |  out|    9|   ap_memory|                                 A_20|         array|
|A_20_ce0         |  out|    1|   ap_memory|                                 A_20|         array|
|A_20_q0          |   in|   24|   ap_memory|                                 A_20|         array|
|A_21_address0    |  out|    9|   ap_memory|                                 A_21|         array|
|A_21_ce0         |  out|    1|   ap_memory|                                 A_21|         array|
|A_21_q0          |   in|   24|   ap_memory|                                 A_21|         array|
|A_22_address0    |  out|    9|   ap_memory|                                 A_22|         array|
|A_22_ce0         |  out|    1|   ap_memory|                                 A_22|         array|
|A_22_q0          |   in|   24|   ap_memory|                                 A_22|         array|
|A_23_address0    |  out|    9|   ap_memory|                                 A_23|         array|
|A_23_ce0         |  out|    1|   ap_memory|                                 A_23|         array|
|A_23_q0          |   in|   24|   ap_memory|                                 A_23|         array|
|A_24_address0    |  out|    9|   ap_memory|                                 A_24|         array|
|A_24_ce0         |  out|    1|   ap_memory|                                 A_24|         array|
|A_24_q0          |   in|   24|   ap_memory|                                 A_24|         array|
|A_25_address0    |  out|    9|   ap_memory|                                 A_25|         array|
|A_25_ce0         |  out|    1|   ap_memory|                                 A_25|         array|
|A_25_q0          |   in|   24|   ap_memory|                                 A_25|         array|
|A_26_address0    |  out|    9|   ap_memory|                                 A_26|         array|
|A_26_ce0         |  out|    1|   ap_memory|                                 A_26|         array|
|A_26_q0          |   in|   24|   ap_memory|                                 A_26|         array|
|A_27_address0    |  out|    9|   ap_memory|                                 A_27|         array|
|A_27_ce0         |  out|    1|   ap_memory|                                 A_27|         array|
|A_27_q0          |   in|   24|   ap_memory|                                 A_27|         array|
|A_28_address0    |  out|    9|   ap_memory|                                 A_28|         array|
|A_28_ce0         |  out|    1|   ap_memory|                                 A_28|         array|
|A_28_q0          |   in|   24|   ap_memory|                                 A_28|         array|
|A_29_address0    |  out|    9|   ap_memory|                                 A_29|         array|
|A_29_ce0         |  out|    1|   ap_memory|                                 A_29|         array|
|A_29_q0          |   in|   24|   ap_memory|                                 A_29|         array|
|A_30_address0    |  out|    9|   ap_memory|                                 A_30|         array|
|A_30_ce0         |  out|    1|   ap_memory|                                 A_30|         array|
|A_30_q0          |   in|   24|   ap_memory|                                 A_30|         array|
|A_31_address0    |  out|    9|   ap_memory|                                 A_31|         array|
|A_31_ce0         |  out|    1|   ap_memory|                                 A_31|         array|
|A_31_q0          |   in|   24|   ap_memory|                                 A_31|         array|
|A_32_address0    |  out|    9|   ap_memory|                                 A_32|         array|
|A_32_ce0         |  out|    1|   ap_memory|                                 A_32|         array|
|A_32_q0          |   in|   24|   ap_memory|                                 A_32|         array|
|A_1_address0     |  out|    9|   ap_memory|                                  A_1|         array|
|A_1_ce0          |  out|    1|   ap_memory|                                  A_1|         array|
|A_1_q0           |   in|   24|   ap_memory|                                  A_1|         array|
|A_2_address0     |  out|    9|   ap_memory|                                  A_2|         array|
|A_2_ce0          |  out|    1|   ap_memory|                                  A_2|         array|
|A_2_q0           |   in|   24|   ap_memory|                                  A_2|         array|
|A_3_address0     |  out|    9|   ap_memory|                                  A_3|         array|
|A_3_ce0          |  out|    1|   ap_memory|                                  A_3|         array|
|A_3_q0           |   in|   24|   ap_memory|                                  A_3|         array|
|A_4_address0     |  out|    9|   ap_memory|                                  A_4|         array|
|A_4_ce0          |  out|    1|   ap_memory|                                  A_4|         array|
|A_4_q0           |   in|   24|   ap_memory|                                  A_4|         array|
|A_5_address0     |  out|    9|   ap_memory|                                  A_5|         array|
|A_5_ce0          |  out|    1|   ap_memory|                                  A_5|         array|
|A_5_q0           |   in|   24|   ap_memory|                                  A_5|         array|
|A_6_address0     |  out|    9|   ap_memory|                                  A_6|         array|
|A_6_ce0          |  out|    1|   ap_memory|                                  A_6|         array|
|A_6_q0           |   in|   24|   ap_memory|                                  A_6|         array|
|A_7_address0     |  out|    9|   ap_memory|                                  A_7|         array|
|A_7_ce0          |  out|    1|   ap_memory|                                  A_7|         array|
|A_7_q0           |   in|   24|   ap_memory|                                  A_7|         array|
|A_8_address0     |  out|    9|   ap_memory|                                  A_8|         array|
|A_8_ce0          |  out|    1|   ap_memory|                                  A_8|         array|
|A_8_q0           |   in|   24|   ap_memory|                                  A_8|         array|
|A_9_address0     |  out|    9|   ap_memory|                                  A_9|         array|
|A_9_ce0          |  out|    1|   ap_memory|                                  A_9|         array|
|A_9_q0           |   in|   24|   ap_memory|                                  A_9|         array|
|A_10_address0    |  out|    9|   ap_memory|                                 A_10|         array|
|A_10_ce0         |  out|    1|   ap_memory|                                 A_10|         array|
|A_10_q0          |   in|   24|   ap_memory|                                 A_10|         array|
|A_11_address0    |  out|    9|   ap_memory|                                 A_11|         array|
|A_11_ce0         |  out|    1|   ap_memory|                                 A_11|         array|
|A_11_q0          |   in|   24|   ap_memory|                                 A_11|         array|
|A_12_address0    |  out|    9|   ap_memory|                                 A_12|         array|
|A_12_ce0         |  out|    1|   ap_memory|                                 A_12|         array|
|A_12_q0          |   in|   24|   ap_memory|                                 A_12|         array|
|A_13_address0    |  out|    9|   ap_memory|                                 A_13|         array|
|A_13_ce0         |  out|    1|   ap_memory|                                 A_13|         array|
|A_13_q0          |   in|   24|   ap_memory|                                 A_13|         array|
|A_14_address0    |  out|    9|   ap_memory|                                 A_14|         array|
|A_14_ce0         |  out|    1|   ap_memory|                                 A_14|         array|
|A_14_q0          |   in|   24|   ap_memory|                                 A_14|         array|
|A_15_address0    |  out|    9|   ap_memory|                                 A_15|         array|
|A_15_ce0         |  out|    1|   ap_memory|                                 A_15|         array|
|A_15_q0          |   in|   24|   ap_memory|                                 A_15|         array|
|A_16_address0    |  out|    9|   ap_memory|                                 A_16|         array|
|A_16_ce0         |  out|    1|   ap_memory|                                 A_16|         array|
|A_16_q0          |   in|   24|   ap_memory|                                 A_16|         array|
|tmp_address0     |  out|    9|   ap_memory|                                  tmp|         array|
|tmp_ce0          |  out|    1|   ap_memory|                                  tmp|         array|
|tmp_we0          |  out|    1|   ap_memory|                                  tmp|         array|
|tmp_d0           |  out|   24|   ap_memory|                                  tmp|         array|
|tmp_1_address0   |  out|    9|   ap_memory|                                tmp_1|         array|
|tmp_1_ce0        |  out|    1|   ap_memory|                                tmp_1|         array|
|tmp_1_we0        |  out|    1|   ap_memory|                                tmp_1|         array|
|tmp_1_d0         |  out|   24|   ap_memory|                                tmp_1|         array|
|tmp_2_address0   |  out|    9|   ap_memory|                                tmp_2|         array|
|tmp_2_ce0        |  out|    1|   ap_memory|                                tmp_2|         array|
|tmp_2_we0        |  out|    1|   ap_memory|                                tmp_2|         array|
|tmp_2_d0         |  out|   24|   ap_memory|                                tmp_2|         array|
|tmp_3_address0   |  out|    9|   ap_memory|                                tmp_3|         array|
|tmp_3_ce0        |  out|    1|   ap_memory|                                tmp_3|         array|
|tmp_3_we0        |  out|    1|   ap_memory|                                tmp_3|         array|
|tmp_3_d0         |  out|   24|   ap_memory|                                tmp_3|         array|
|tmp_4_address0   |  out|    9|   ap_memory|                                tmp_4|         array|
|tmp_4_ce0        |  out|    1|   ap_memory|                                tmp_4|         array|
|tmp_4_we0        |  out|    1|   ap_memory|                                tmp_4|         array|
|tmp_4_d0         |  out|   24|   ap_memory|                                tmp_4|         array|
|tmp_5_address0   |  out|    9|   ap_memory|                                tmp_5|         array|
|tmp_5_ce0        |  out|    1|   ap_memory|                                tmp_5|         array|
|tmp_5_we0        |  out|    1|   ap_memory|                                tmp_5|         array|
|tmp_5_d0         |  out|   24|   ap_memory|                                tmp_5|         array|
|tmp_6_address0   |  out|    9|   ap_memory|                                tmp_6|         array|
|tmp_6_ce0        |  out|    1|   ap_memory|                                tmp_6|         array|
|tmp_6_we0        |  out|    1|   ap_memory|                                tmp_6|         array|
|tmp_6_d0         |  out|   24|   ap_memory|                                tmp_6|         array|
|tmp_7_address0   |  out|    9|   ap_memory|                                tmp_7|         array|
|tmp_7_ce0        |  out|    1|   ap_memory|                                tmp_7|         array|
|tmp_7_we0        |  out|    1|   ap_memory|                                tmp_7|         array|
|tmp_7_d0         |  out|   24|   ap_memory|                                tmp_7|         array|
|tmp_8_address0   |  out|    9|   ap_memory|                                tmp_8|         array|
|tmp_8_ce0        |  out|    1|   ap_memory|                                tmp_8|         array|
|tmp_8_we0        |  out|    1|   ap_memory|                                tmp_8|         array|
|tmp_8_d0         |  out|   24|   ap_memory|                                tmp_8|         array|
|tmp_9_address0   |  out|    9|   ap_memory|                                tmp_9|         array|
|tmp_9_ce0        |  out|    1|   ap_memory|                                tmp_9|         array|
|tmp_9_we0        |  out|    1|   ap_memory|                                tmp_9|         array|
|tmp_9_d0         |  out|   24|   ap_memory|                                tmp_9|         array|
|tmp_10_address0  |  out|    9|   ap_memory|                               tmp_10|         array|
|tmp_10_ce0       |  out|    1|   ap_memory|                               tmp_10|         array|
|tmp_10_we0       |  out|    1|   ap_memory|                               tmp_10|         array|
|tmp_10_d0        |  out|   24|   ap_memory|                               tmp_10|         array|
|tmp_11_address0  |  out|    9|   ap_memory|                               tmp_11|         array|
|tmp_11_ce0       |  out|    1|   ap_memory|                               tmp_11|         array|
|tmp_11_we0       |  out|    1|   ap_memory|                               tmp_11|         array|
|tmp_11_d0        |  out|   24|   ap_memory|                               tmp_11|         array|
|tmp_12_address0  |  out|    9|   ap_memory|                               tmp_12|         array|
|tmp_12_ce0       |  out|    1|   ap_memory|                               tmp_12|         array|
|tmp_12_we0       |  out|    1|   ap_memory|                               tmp_12|         array|
|tmp_12_d0        |  out|   24|   ap_memory|                               tmp_12|         array|
|tmp_13_address0  |  out|    9|   ap_memory|                               tmp_13|         array|
|tmp_13_ce0       |  out|    1|   ap_memory|                               tmp_13|         array|
|tmp_13_we0       |  out|    1|   ap_memory|                               tmp_13|         array|
|tmp_13_d0        |  out|   24|   ap_memory|                               tmp_13|         array|
|tmp_14_address0  |  out|    9|   ap_memory|                               tmp_14|         array|
|tmp_14_ce0       |  out|    1|   ap_memory|                               tmp_14|         array|
|tmp_14_we0       |  out|    1|   ap_memory|                               tmp_14|         array|
|tmp_14_d0        |  out|   24|   ap_memory|                               tmp_14|         array|
|tmp_15_address0  |  out|    9|   ap_memory|                               tmp_15|         array|
|tmp_15_ce0       |  out|    1|   ap_memory|                               tmp_15|         array|
|tmp_15_we0       |  out|    1|   ap_memory|                               tmp_15|         array|
|tmp_15_d0        |  out|   24|   ap_memory|                               tmp_15|         array|
|tmp_16_address0  |  out|    9|   ap_memory|                               tmp_16|         array|
|tmp_16_ce0       |  out|    1|   ap_memory|                               tmp_16|         array|
|tmp_16_we0       |  out|    1|   ap_memory|                               tmp_16|         array|
|tmp_16_d0        |  out|   24|   ap_memory|                               tmp_16|         array|
|tmp_17_address0  |  out|    9|   ap_memory|                               tmp_17|         array|
|tmp_17_ce0       |  out|    1|   ap_memory|                               tmp_17|         array|
|tmp_17_we0       |  out|    1|   ap_memory|                               tmp_17|         array|
|tmp_17_d0        |  out|   24|   ap_memory|                               tmp_17|         array|
|tmp_18_address0  |  out|    9|   ap_memory|                               tmp_18|         array|
|tmp_18_ce0       |  out|    1|   ap_memory|                               tmp_18|         array|
|tmp_18_we0       |  out|    1|   ap_memory|                               tmp_18|         array|
|tmp_18_d0        |  out|   24|   ap_memory|                               tmp_18|         array|
|tmp_19_address0  |  out|    9|   ap_memory|                               tmp_19|         array|
|tmp_19_ce0       |  out|    1|   ap_memory|                               tmp_19|         array|
|tmp_19_we0       |  out|    1|   ap_memory|                               tmp_19|         array|
|tmp_19_d0        |  out|   24|   ap_memory|                               tmp_19|         array|
|tmp_20_address0  |  out|    9|   ap_memory|                               tmp_20|         array|
|tmp_20_ce0       |  out|    1|   ap_memory|                               tmp_20|         array|
|tmp_20_we0       |  out|    1|   ap_memory|                               tmp_20|         array|
|tmp_20_d0        |  out|   24|   ap_memory|                               tmp_20|         array|
|tmp_21_address0  |  out|    9|   ap_memory|                               tmp_21|         array|
|tmp_21_ce0       |  out|    1|   ap_memory|                               tmp_21|         array|
|tmp_21_we0       |  out|    1|   ap_memory|                               tmp_21|         array|
|tmp_21_d0        |  out|   24|   ap_memory|                               tmp_21|         array|
|tmp_22_address0  |  out|    9|   ap_memory|                               tmp_22|         array|
|tmp_22_ce0       |  out|    1|   ap_memory|                               tmp_22|         array|
|tmp_22_we0       |  out|    1|   ap_memory|                               tmp_22|         array|
|tmp_22_d0        |  out|   24|   ap_memory|                               tmp_22|         array|
|tmp_23_address0  |  out|    9|   ap_memory|                               tmp_23|         array|
|tmp_23_ce0       |  out|    1|   ap_memory|                               tmp_23|         array|
|tmp_23_we0       |  out|    1|   ap_memory|                               tmp_23|         array|
|tmp_23_d0        |  out|   24|   ap_memory|                               tmp_23|         array|
|tmp_24_address0  |  out|    9|   ap_memory|                               tmp_24|         array|
|tmp_24_ce0       |  out|    1|   ap_memory|                               tmp_24|         array|
|tmp_24_we0       |  out|    1|   ap_memory|                               tmp_24|         array|
|tmp_24_d0        |  out|   24|   ap_memory|                               tmp_24|         array|
|tmp_25_address0  |  out|    9|   ap_memory|                               tmp_25|         array|
|tmp_25_ce0       |  out|    1|   ap_memory|                               tmp_25|         array|
|tmp_25_we0       |  out|    1|   ap_memory|                               tmp_25|         array|
|tmp_25_d0        |  out|   24|   ap_memory|                               tmp_25|         array|
|tmp_26_address0  |  out|    9|   ap_memory|                               tmp_26|         array|
|tmp_26_ce0       |  out|    1|   ap_memory|                               tmp_26|         array|
|tmp_26_we0       |  out|    1|   ap_memory|                               tmp_26|         array|
|tmp_26_d0        |  out|   24|   ap_memory|                               tmp_26|         array|
|tmp_27_address0  |  out|    9|   ap_memory|                               tmp_27|         array|
|tmp_27_ce0       |  out|    1|   ap_memory|                               tmp_27|         array|
|tmp_27_we0       |  out|    1|   ap_memory|                               tmp_27|         array|
|tmp_27_d0        |  out|   24|   ap_memory|                               tmp_27|         array|
|tmp_28_address0  |  out|    9|   ap_memory|                               tmp_28|         array|
|tmp_28_ce0       |  out|    1|   ap_memory|                               tmp_28|         array|
|tmp_28_we0       |  out|    1|   ap_memory|                               tmp_28|         array|
|tmp_28_d0        |  out|   24|   ap_memory|                               tmp_28|         array|
|tmp_29_address0  |  out|    9|   ap_memory|                               tmp_29|         array|
|tmp_29_ce0       |  out|    1|   ap_memory|                               tmp_29|         array|
|tmp_29_we0       |  out|    1|   ap_memory|                               tmp_29|         array|
|tmp_29_d0        |  out|   24|   ap_memory|                               tmp_29|         array|
|tmp_30_address0  |  out|    9|   ap_memory|                               tmp_30|         array|
|tmp_30_ce0       |  out|    1|   ap_memory|                               tmp_30|         array|
|tmp_30_we0       |  out|    1|   ap_memory|                               tmp_30|         array|
|tmp_30_d0        |  out|   24|   ap_memory|                               tmp_30|         array|
|tmp_31_address0  |  out|    9|   ap_memory|                               tmp_31|         array|
|tmp_31_ce0       |  out|    1|   ap_memory|                               tmp_31|         array|
|tmp_31_we0       |  out|    1|   ap_memory|                               tmp_31|         array|
|tmp_31_d0        |  out|   24|   ap_memory|                               tmp_31|         array|
+-----------------+-----+-----+------------+-------------------------------------+--------------+

