Tests: 
    - {name: vector_all_o, sim: RTL}
    - {name: vector_all_i, sim: RTL}
    - {name: vector_all_i_pu, sim: RTL}
    - {name: vector_all_i_pd, sim: RTL}
    - {name: vector_all_i_0_1, sim: RTL}
    - {name: uart, sim: RTL}
    - {name: wr_rd_gpio_config, sim: RTL}
    - {name: timer0, sim: RTL}
    - {name: timer1, sim: RTL}
    # - {name: timer_chain, sim: RTL}
    - {name: spi_master, sim: RTL}
    - {name: hk_reset_val, sim: RTL}
    - {name: hk_wr_regs, sim: RTL}
    - {name: cpu_reset, sim: RTL}
    - {name: hk_spi_irq, sim: RTL}
    - {name: external1_irq, sim: RTL}
    - {name: external2_irq, sim: RTL}
    - {name: spi_master_irq, sim: RTL}
    - {name: timer0_irq, sim: RTL}
    - {name: timer1_irq, sim: RTL}
