Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 13 21:43:09 2022
| Host         : LAPTOP-Q4VDTN43 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bubble_sort_timing_summary_routed.rpt -pb bubble_sort_timing_summary_routed.pb -rpx bubble_sort_timing_summary_routed.rpx -warn_on_violation
| Design       : bubble_sort
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (91)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (164)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (91)
-------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: CLOCK/tmp_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_PS_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm/t_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sorted_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sseg/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (164)
--------------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.364        0.000                      0                   78        0.252        0.000                      0                   78        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.364        0.000                      0                   78        0.252        0.000                      0                   78        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.076ns (25.953%)  route 3.070ns (74.047%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    CLOCK/div_cnt[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.190 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.043     9.232    CLOCK/tmp_clk
    SLICE_X33Y42         FDRE                                         r  CLOCK/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444    14.785    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  CLOCK/div_cnt_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    CLOCK/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.076ns (25.953%)  route 3.070ns (74.047%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    CLOCK/div_cnt[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.190 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.043     9.232    CLOCK/tmp_clk
    SLICE_X33Y42         FDRE                                         r  CLOCK/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444    14.785    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  CLOCK/div_cnt_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    CLOCK/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.076ns (25.953%)  route 3.070ns (74.047%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    CLOCK/div_cnt[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.190 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.043     9.232    CLOCK/tmp_clk
    SLICE_X33Y42         FDRE                                         r  CLOCK/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444    14.785    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  CLOCK/div_cnt_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    CLOCK/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.076ns (25.953%)  route 3.070ns (74.047%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    CLOCK/div_cnt[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.190 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.043     9.232    CLOCK/tmp_clk
    SLICE_X33Y42         FDRE                                         r  CLOCK/div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.444    14.785    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  CLOCK/div_cnt_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    CLOCK/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.076ns (26.542%)  route 2.978ns (73.458%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    CLOCK/div_cnt[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.190 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.951     9.140    CLOCK/tmp_clk
    SLICE_X33Y43         FDRE                                         r  CLOCK/div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  CLOCK/div_cnt_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    CLOCK/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.076ns (26.542%)  route 2.978ns (73.458%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    CLOCK/div_cnt[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.190 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.951     9.140    CLOCK/tmp_clk
    SLICE_X33Y43         FDRE                                         r  CLOCK/div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  CLOCK/div_cnt_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    CLOCK/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.076ns (26.542%)  route 2.978ns (73.458%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    CLOCK/div_cnt[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.190 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.951     9.140    CLOCK/tmp_clk
    SLICE_X33Y43         FDRE                                         r  CLOCK/div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  CLOCK/div_cnt_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    CLOCK/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.076ns (26.542%)  route 2.978ns (73.458%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    CLOCK/div_cnt[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.190 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.951     9.140    CLOCK/tmp_clk
    SLICE_X33Y43         FDRE                                         r  CLOCK/div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  CLOCK/div_cnt_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    CLOCK/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.076ns (26.820%)  route 2.936ns (73.180%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    CLOCK/div_cnt[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.190 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.909     9.098    CLOCK/tmp_clk
    SLICE_X33Y46         FDRE                                         r  CLOCK/div_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  CLOCK/div_cnt_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    CLOCK/div_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 CLOCK/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.076ns (26.820%)  route 2.936ns (73.180%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.565     5.086    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  CLOCK/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CLOCK/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.686     6.229    CLOCK/div_cnt[16]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.353 f  CLOCK/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.303     6.655    CLOCK/div_cnt[0]_i_9_n_0
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.124     6.779 f  CLOCK/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.303     7.082    CLOCK/div_cnt[0]_i_7_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.206 f  CLOCK/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.563     7.769    CLOCK/div_cnt[0]_i_3_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.893 f  CLOCK/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.172     8.066    CLOCK/div_cnt[0]_i_2_n_0
    SLICE_X32Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.190 r  CLOCK/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.909     9.098    CLOCK/tmp_clk
    SLICE_X33Y46         FDRE                                         r  CLOCK/div_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.445    14.786    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  CLOCK/div_cnt_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    CLOCK/div_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    sseg/CLK_DIV/clk
    SLICE_X65Y32         FDRE                                         r  sseg/CLK_DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sseg/CLK_DIV/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    sseg/CLK_DIV/count_reg_n_0_[3]
    SLICE_X65Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  sseg/CLK_DIV/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    sseg/CLK_DIV/count_reg[0]_i_1_n_4
    SLICE_X65Y32         FDRE                                         r  sseg/CLK_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    sseg/CLK_DIV/clk
    SLICE_X65Y32         FDRE                                         r  sseg/CLK_DIV/count_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    sseg/CLK_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    sseg/CLK_DIV/clk
    SLICE_X65Y33         FDRE                                         r  sseg/CLK_DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/CLK_DIV/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.722    sseg/CLK_DIV/count_reg_n_0_[7]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  sseg/CLK_DIV/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    sseg/CLK_DIV/count_reg[4]_i_1_n_4
    SLICE_X65Y33         FDRE                                         r  sseg/CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.859     1.986    sseg/CLK_DIV/clk
    SLICE_X65Y33         FDRE                                         r  sseg/CLK_DIV/count_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    sseg/CLK_DIV/clk
    SLICE_X65Y34         FDRE                                         r  sseg/CLK_DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sseg/CLK_DIV/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.723    sseg/CLK_DIV/count_reg_n_0_[11]
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  sseg/CLK_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    sseg/CLK_DIV/count_reg[8]_i_1_n_4
    SLICE_X65Y34         FDRE                                         r  sseg/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.987    sseg/CLK_DIV/clk
    SLICE_X65Y34         FDRE                                         r  sseg/CLK_DIV/count_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    sseg/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    sseg/CLK_DIV/clk
    SLICE_X65Y35         FDRE                                         r  sseg/CLK_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sseg/CLK_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.720    sseg/CLK_DIV/count_reg_n_0_[12]
    SLICE_X65Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  sseg/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    sseg/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X65Y35         FDRE                                         r  sseg/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.861     1.988    sseg/CLK_DIV/clk
    SLICE_X65Y35         FDRE                                         r  sseg/CLK_DIV/count_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y35         FDRE (Hold_fdre_C_D)         0.105     1.579    sseg/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    sseg/CLK_DIV/clk
    SLICE_X65Y33         FDRE                                         r  sseg/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.719    sseg/CLK_DIV/count_reg_n_0_[4]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  sseg/CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    sseg/CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X65Y33         FDRE                                         r  sseg/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.859     1.986    sseg/CLK_DIV/clk
    SLICE_X65Y33         FDRE                                         r  sseg/CLK_DIV/count_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    sseg/CLK_DIV/clk
    SLICE_X65Y34         FDRE                                         r  sseg/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sseg/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.720    sseg/CLK_DIV/count_reg_n_0_[8]
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  sseg/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    sseg/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X65Y34         FDRE                                         r  sseg/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.987    sseg/CLK_DIV/clk
    SLICE_X65Y34         FDRE                                         r  sseg/CLK_DIV/count_reg[8]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    sseg/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.590     1.473    sseg/CLK_DIV/clk
    SLICE_X65Y33         FDRE                                         r  sseg/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.109     1.724    sseg/CLK_DIV/count_reg_n_0_[6]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.835 r  sseg/CLK_DIV/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    sseg/CLK_DIV/count_reg[4]_i_1_n_5
    SLICE_X65Y33         FDRE                                         r  sseg/CLK_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.859     1.986    sseg/CLK_DIV/clk
    SLICE_X65Y33         FDRE                                         r  sseg/CLK_DIV/count_reg[6]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.589     1.472    sseg/CLK_DIV/clk
    SLICE_X65Y32         FDRE                                         r  sseg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sseg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.723    sseg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X65Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  sseg/CLK_DIV/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    sseg/CLK_DIV/count_reg[0]_i_1_n_5
    SLICE_X65Y32         FDRE                                         r  sseg/CLK_DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.858     1.985    sseg/CLK_DIV/clk
    SLICE_X65Y32         FDRE                                         r  sseg/CLK_DIV/count_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    sseg/CLK_DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/CLK_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.591     1.474    sseg/CLK_DIV/clk
    SLICE_X65Y34         FDRE                                         r  sseg/CLK_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sseg/CLK_DIV/count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.725    sseg/CLK_DIV/count_reg_n_0_[10]
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  sseg/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    sseg/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X65Y34         FDRE                                         r  sseg/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.860     1.987    sseg/CLK_DIV/clk
    SLICE_X65Y34         FDRE                                         r  sseg/CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    sseg/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLOCK/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.563     1.446    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  CLOCK/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CLOCK/div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.119     1.706    CLOCK/div_cnt[12]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  CLOCK/div_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.814    CLOCK/div_cnt0_carry__1_n_4
    SLICE_X33Y44         FDRE                                         r  CLOCK/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.832     1.959    CLOCK/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  CLOCK/div_cnt_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    CLOCK/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   CLOCK/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   CLOCK/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   CLOCK/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   CLOCK/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   CLOCK/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   CLOCK/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   CLOCK/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   CLOCK/div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   CLOCK/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   CLOCK/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   CLOCK/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   CLOCK/div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   CLOCK/div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   CLOCK/div_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   CLOCK/div_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   CLOCK/div_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   CLOCK/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   CLOCK/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   CLOCK/div_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   sseg/CLK_DIV/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y34   sseg/CLK_DIV/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y32   sseg/CLK_DIV/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y32   sseg/CLK_DIV/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y32   sseg/CLK_DIV/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   sseg/CLK_DIV/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   sseg/CLK_DIV/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   sseg/CLK_DIV/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   sseg/CLK_DIV/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   sseg/CLK_DIV/count_reg[6]/C



