<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p64" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_64{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_64{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_64{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_64{left:69px;bottom:923px;letter-spacing:-0.15px;}
#t5_64{left:69px;bottom:903px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t6_64{left:84px;bottom:886px;letter-spacing:-0.11px;}
#t7_64{left:69px;bottom:866px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t8_64{left:69px;bottom:798px;letter-spacing:0.14px;}
#t9_64{left:150px;bottom:798px;letter-spacing:0.2px;word-spacing:-0.02px;}
#ta_64{left:149px;bottom:772px;letter-spacing:0.22px;word-spacing:-0.03px;}
#tb_64{left:69px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_64{left:69px;bottom:730px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#td_64{left:69px;bottom:567px;letter-spacing:0.14px;}
#te_64{left:150px;bottom:567px;letter-spacing:0.2px;word-spacing:-0.02px;}
#tf_64{left:69px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_64{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_64{left:69px;bottom:509px;letter-spacing:-0.13px;}
#ti_64{left:101px;bottom:515px;}
#tj_64{left:116px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_64{left:75px;bottom:1063px;letter-spacing:-0.12px;}
#tl_64{left:75px;bottom:1046px;letter-spacing:-0.12px;}
#tm_64{left:75px;bottom:1030px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tn_64{left:75px;bottom:1013px;letter-spacing:-0.11px;}
#to_64{left:75px;bottom:996px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#tp_64{left:75px;bottom:979px;letter-spacing:-0.14px;}
#tq_64{left:211px;bottom:1063px;letter-spacing:-0.17px;}
#tr_64{left:283px;bottom:1063px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ts_64{left:284px;bottom:1046px;letter-spacing:-0.12px;}
#tt_64{left:284px;bottom:1030px;letter-spacing:-0.11px;}
#tu_64{left:284px;bottom:1013px;letter-spacing:-0.12px;}
#tv_64{left:284px;bottom:996px;letter-spacing:-0.13px;}
#tw_64{left:424px;bottom:1063px;letter-spacing:-0.14px;}
#tx_64{left:502px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ty_64{left:502px;bottom:1046px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tz_64{left:502px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t10_64{left:502px;bottom:1013px;letter-spacing:-0.15px;}
#t11_64{left:588px;bottom:1063px;letter-spacing:-0.13px;}
#t12_64{left:682px;bottom:1063px;letter-spacing:-0.14px;}
#t13_64{left:758px;bottom:1063px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_64{left:758px;bottom:1046px;letter-spacing:-0.11px;}
#t15_64{left:758px;bottom:1030px;letter-spacing:-0.11px;}
#t16_64{left:758px;bottom:1013px;letter-spacing:-0.13px;}
#t17_64{left:758px;bottom:996px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_64{left:263px;bottom:686px;letter-spacing:0.11px;word-spacing:0.03px;}
#t19_64{left:339px;bottom:686px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1a_64{left:75px;bottom:663px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1b_64{left:626px;bottom:663px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_64{left:75px;bottom:639px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1d_64{left:626px;bottom:639px;letter-spacing:-0.14px;}
#t1e_64{left:292px;bottom:464px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1f_64{left:369px;bottom:464px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1g_64{left:75px;bottom:441px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1h_64{left:626px;bottom:441px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_64{left:75px;bottom:417px;letter-spacing:-0.12px;}
#t1j_64{left:626px;bottom:417px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1k_64{left:75px;bottom:393px;letter-spacing:-0.13px;}
#t1l_64{left:626px;bottom:393px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1m_64{left:75px;bottom:368px;letter-spacing:-0.12px;}
#t1n_64{left:626px;bottom:368px;letter-spacing:-0.14px;}
#t1o_64{left:194px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1p_64{left:270px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}

.s1_64{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_64{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_64{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_64{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_64{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_64{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_64{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_64{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_64{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts64" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg64Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg64" style="-webkit-user-select: none;"><object width="935" height="1210" data="64/64.svg" type="image/svg+xml" id="pdf64" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_64" class="t s1_64">2-28 </span><span id="t2_64" class="t s1_64">Vol. 1 </span>
<span id="t3_64" class="t s2_64">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_64" class="t s3_64">NOTE: </span>
<span id="t5_64" class="t s4_64">1. The register size and external data bus size are given in bits. Note also that each 32-bit general-purpose (GP) registers can be </span>
<span id="t6_64" class="t s4_64">addressed as an 8- or a 16-bit data registers in all of the processors. </span>
<span id="t7_64" class="t s4_64">2. Internal data paths are 2 to 4 times wider than the external data bus for each processor. </span>
<span id="t8_64" class="t s5_64">2.4 </span><span id="t9_64" class="t s5_64">PLANNED REMOVAL OF INTEL® INSTRUCTION SET ARCHITECTURE AND </span>
<span id="ta_64" class="t s5_64">FEATURES FROM UPCOMING PRODUCTS </span>
<span id="tb_64" class="t s6_64">This section lists Intel Instruction Set Architecture (ISA) and features that Intel plans to remove from select prod- </span>
<span id="tc_64" class="t s6_64">ucts starting from a specific year. </span>
<span id="td_64" class="t s5_64">2.5 </span><span id="te_64" class="t s5_64">INTEL® INSTRUCTION SET ARCHITECTURE AND FEATURES REMOVED </span>
<span id="tf_64" class="t s6_64">This section lists Intel ISA and features that Intel has already removed for select upcoming products. All sections </span>
<span id="tg_64" class="t s6_64">relevant to the removed features will be identified as such and may be moved to an archived section in future </span>
<span id="th_64" class="t s6_64">Intel </span>
<span id="ti_64" class="t s7_64">® </span>
<span id="tj_64" class="t s6_64">64 and IA-32 Architectures Software Developer's Manual releases. </span>
<span id="tk_64" class="t s4_64">Intel Pentium 4 </span>
<span id="tl_64" class="t s4_64">Processor </span>
<span id="tm_64" class="t s4_64">Supporting Hyper- </span>
<span id="tn_64" class="t s4_64">Threading </span>
<span id="to_64" class="t s4_64">Technology at 90 nm </span>
<span id="tp_64" class="t s4_64">process </span>
<span id="tq_64" class="t s4_64">2004 </span><span id="tr_64" class="t s4_64">3.40 GHz, Intel </span>
<span id="ts_64" class="t s4_64">NetBurst </span>
<span id="tt_64" class="t s4_64">Microarchitecture, </span>
<span id="tu_64" class="t s4_64">HyperThreading </span>
<span id="tv_64" class="t s4_64">Technology </span>
<span id="tw_64" class="t s4_64">125 M </span><span id="tx_64" class="t s4_64">32 GP </span>
<span id="ty_64" class="t s4_64">80 FPU </span>
<span id="tz_64" class="t s4_64">64 MMX </span>
<span id="t10_64" class="t s4_64">128 XMM </span>
<span id="t11_64" class="t s4_64">64 </span><span id="t12_64" class="t s4_64">64 GB </span><span id="t13_64" class="t s4_64">12K μop </span>
<span id="t14_64" class="t s4_64">Execution </span>
<span id="t15_64" class="t s4_64">Trace Cache; </span>
<span id="t16_64" class="t s4_64">L1: 16KB </span>
<span id="t17_64" class="t s4_64">L2: 1 MB </span>
<span id="t18_64" class="t s8_64">Table 2-4. </span><span id="t19_64" class="t s8_64">Planned Intel® ISA and Features Removal List </span>
<span id="t1a_64" class="t s9_64">Intel ISA/Feature </span><span id="t1b_64" class="t s9_64">Year of Removal </span>
<span id="t1c_64" class="t s4_64">xAPIC mode </span><span id="t1d_64" class="t s4_64">2025 onwards </span>
<span id="t1e_64" class="t s8_64">Table 2-5. </span><span id="t1f_64" class="t s8_64">Intel® ISA and Features Removal List </span>
<span id="t1g_64" class="t s9_64">Intel ISA/Feature </span><span id="t1h_64" class="t s9_64">Year of Removal </span>
<span id="t1i_64" class="t s4_64">Intel® Memory Protection Extensions (Intel® MPX) </span><span id="t1j_64" class="t s4_64">2019 onwards </span>
<span id="t1k_64" class="t s4_64">MSR_TEST_CTRL, bit 31 (MSR address 33H) </span><span id="t1l_64" class="t s4_64">2019 onwards </span>
<span id="t1m_64" class="t s4_64">Hardware Lock Elision (HLE) </span><span id="t1n_64" class="t s4_64">2019 onwards </span>
<span id="t1o_64" class="t s8_64">Table 2-3. </span><span id="t1p_64" class="t s8_64">Key Features of Previous Generations of IA-32 Processors (Contd.) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
