===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.2508 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3708 ( 14.1%)    0.3708 ( 16.5%)  FIR Parser
    1.8311 ( 69.4%)    1.4616 ( 64.9%)  'firrtl.circuit' Pipeline
    0.9530 ( 36.1%)    0.9530 ( 42.3%)    LowerFIRRTLTypes
    0.7428 ( 28.2%)    0.3745 ( 16.6%)    'firrtl.module' Pipeline
    0.1082 (  4.1%)    0.0560 (  2.5%)      ExpandWhens
    0.1280 (  4.9%)    0.0641 (  2.8%)      CSE
    0.0027 (  0.1%)    0.0014 (  0.1%)        (A) DominanceInfo
    0.5065 ( 19.2%)    0.2546 ( 11.3%)      SimpleCanonicalizer
    0.0385 (  1.5%)    0.0385 (  1.7%)    IMConstProp
    0.0139 (  0.5%)    0.0139 (  0.6%)    BlackBoxReader
    0.0163 (  0.6%)    0.0151 (  0.7%)    'firrtl.module' Pipeline
    0.0163 (  0.6%)    0.0151 (  0.7%)      CheckWidths
    0.1021 (  3.9%)    0.1021 (  4.5%)  LowerFIRRTLToHW
    0.0240 (  0.9%)    0.0240 (  1.1%)  HWMemSimImpl
    0.1600 (  6.1%)    0.1433 (  6.4%)  'hw.module' Pipeline
    0.0250 (  0.9%)    0.0207 (  0.9%)    HWCleanup
    0.0723 (  2.7%)    0.0655 (  2.9%)    CSE
    0.0024 (  0.1%)    0.0022 (  0.1%)      (A) DominanceInfo
    0.0627 (  2.4%)    0.0571 (  2.5%)    SimpleCanonicalizer
    0.0257 (  1.0%)    0.0257 (  1.1%)  HWLegalizeNames
    0.0171 (  0.6%)    0.0155 (  0.7%)  'hw.module' Pipeline
    0.0171 (  0.6%)    0.0155 (  0.7%)    PrettifyVerilog
    0.0598 (  2.3%)    0.0598 (  2.7%)  Output
    0.0010 (  0.0%)    0.0010 (  0.0%)  Rest
    2.6387 (100.0%)    2.2508 (100.0%)  Total

{
  totalTime: 2.262,
  maxMemory: 128798720
}
