===== SP15 506 BUS BASED CACHE Configuration =====
L1_SIZE:		65536
L1_ASSOC:		8
L1_BLOCKSIZE:		64
NUMBER OF PROCESSORS:	4
COHERENCE PROTOCOL:	Firefly 
TRACE FILE:		canneal.04t.longTrace
============ Simulation results (Cache 0) ============ 
1 . number of reads:                      112661
2 . number of read misses:                5995
3 . number of writes:                     11942
4 . number of write misses:               3
5 . total miss rate:                      0.048137
6 . number of writebacks:                 4
7 . number of memory transactions:        3313
8 . number of cache-to-cache transfers:   4504
9 . number of BusRds issued:              5998
10. number of BusWrs issued:              1815
11. number of BusRdXs issued:             0
12. number of BusUpgrs issued:            0
============ Simulation results (Cache 1) ============ 
1 . number of reads:                      110830
2 . number of read misses:                6012
3 . number of writes:                     11710
4 . number of write misses:               2
5 . total miss rate:                      0.049078
6 . number of writebacks:                 12
7 . number of memory transactions:        3475
8 . number of cache-to-cache transfers:   4527
9 . number of BusRds issued:              6014
10. number of BusWrs issued:              1976
11. number of BusRdXs issued:             0
12. number of BusUpgrs issued:            0
============ Simulation results (Cache 2) ============ 
1 . number of reads:                      114938
2 . number of read misses:                6014
3 . number of writes:                     12383
4 . number of write misses:               2
5 . total miss rate:                      0.047251
6 . number of writebacks:                 12
7 . number of memory transactions:        3631
8 . number of cache-to-cache transfers:   4520
9 . number of BusRds issued:              6016
10. number of BusWrs issued:              2123
11. number of BusRdXs issued:             0
12. number of BusUpgrs issued:            0
============ Simulation results (Cache 3) ============ 
1 . number of reads:                      113428
2 . number of read misses:                6025
3 . number of writes:                     12108
4 . number of write misses:               0
5 . total miss rate:                      0.047994
6 . number of writebacks:                 13
7 . number of memory transactions:        3445
8 . number of cache-to-cache transfers:   4477
9 . number of BusRds issued:              6025
10. number of BusWrs issued:              1884
11. number of BusRdXs issued:             0
12. number of BusUpgrs issued:            0
