{"filter":false,"title":"ram_wrap.v","tooltip":"/verilog/ram_wrap.v","undoManager":{"mark":-1,"position":-1,"stack":[]},"ace":{"folds":[],"scrolltop":0,"scrollleft":0,"selection":{"start":{"row":0,"column":0},"end":{"row":0,"column":0},"isBackwards":false},"options":{"guessTabSize":true,"useWrapMode":false,"wrapToView":true},"firstLineState":0},"timestamp":1436338663000,"hash":"2208c1075b02952e35a4d33b341ad693e8f1a001"}