
TWITest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003fec  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00083fec  00083fec  0000bfec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a4  20070000  00083ff4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000184  200709a4  00084998  000109a4  2**2
                  ALLOC
  4 .stack        00002000  20070b28  00084b1c  000109a4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109a4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109cd  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000c5f6  00000000  00000000  00010a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000024f5  00000000  00000000  0001d01e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004a31  00000000  00000000  0001f513  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a60  00000000  00000000  00023f44  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000948  00000000  00000000  000249a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00018909  00000000  00000000  000252ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ef7c  00000000  00000000  0003dbf5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000635a1  00000000  00000000  0004cb71  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002068  00000000  00000000  000b0114  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072b28 	.word	0x20072b28
   80004:	00080a09 	.word	0x00080a09
   80008:	00080a05 	.word	0x00080a05
   8000c:	00080a05 	.word	0x00080a05
   80010:	00080a05 	.word	0x00080a05
   80014:	00080a05 	.word	0x00080a05
   80018:	00080a05 	.word	0x00080a05
	...
   8002c:	00080a05 	.word	0x00080a05
   80030:	00080a05 	.word	0x00080a05
   80034:	00000000 	.word	0x00000000
   80038:	00080a05 	.word	0x00080a05
   8003c:	00080a05 	.word	0x00080a05
   80040:	00080a05 	.word	0x00080a05
   80044:	00080a05 	.word	0x00080a05
   80048:	00080a05 	.word	0x00080a05
   8004c:	00080a05 	.word	0x00080a05
   80050:	00080a05 	.word	0x00080a05
   80054:	00080a05 	.word	0x00080a05
   80058:	00080a05 	.word	0x00080a05
   8005c:	00080a05 	.word	0x00080a05
   80060:	00080a05 	.word	0x00080a05
   80064:	00080a05 	.word	0x00080a05
   80068:	00000000 	.word	0x00000000
   8006c:	000805e5 	.word	0x000805e5
   80070:	000805f9 	.word	0x000805f9
   80074:	0008060d 	.word	0x0008060d
   80078:	00080621 	.word	0x00080621
	...
   80084:	00080c25 	.word	0x00080c25
   80088:	00080a05 	.word	0x00080a05
   8008c:	00080a05 	.word	0x00080a05
   80090:	00080a05 	.word	0x00080a05
   80094:	00080a05 	.word	0x00080a05
   80098:	00080a05 	.word	0x00080a05
   8009c:	00080a05 	.word	0x00080a05
   800a0:	00080a05 	.word	0x00080a05
   800a4:	00000000 	.word	0x00000000
   800a8:	00080a05 	.word	0x00080a05
   800ac:	00080a05 	.word	0x00080a05
   800b0:	00080a05 	.word	0x00080a05
   800b4:	00080a05 	.word	0x00080a05
   800b8:	00080a05 	.word	0x00080a05
   800bc:	00080a05 	.word	0x00080a05
   800c0:	00080a05 	.word	0x00080a05
   800c4:	00080a05 	.word	0x00080a05
   800c8:	00080a05 	.word	0x00080a05
   800cc:	00080a05 	.word	0x00080a05
   800d0:	00080a05 	.word	0x00080a05
   800d4:	00080a05 	.word	0x00080a05
   800d8:	00080a05 	.word	0x00080a05
   800dc:	00080a05 	.word	0x00080a05
   800e0:	00080a05 	.word	0x00080a05
   800e4:	00080a05 	.word	0x00080a05
   800e8:	00080a05 	.word	0x00080a05
   800ec:	00080a05 	.word	0x00080a05
   800f0:	00080a05 	.word	0x00080a05

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709a4 	.word	0x200709a4
   80110:	00000000 	.word	0x00000000
   80114:	00083ff4 	.word	0x00083ff4

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00083ff4 	.word	0x00083ff4
   8013c:	200709a8 	.word	0x200709a8
   80140:	00083ff4 	.word	0x00083ff4
   80144:	00000000 	.word	0x00000000

00080148 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80148:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8014a:	480e      	ldr	r0, [pc, #56]	; (80184 <sysclk_init+0x3c>)
   8014c:	4b0e      	ldr	r3, [pc, #56]	; (80188 <sysclk_init+0x40>)
   8014e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80150:	2000      	movs	r0, #0
   80152:	213e      	movs	r1, #62	; 0x3e
   80154:	4b0d      	ldr	r3, [pc, #52]	; (8018c <sysclk_init+0x44>)
   80156:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80158:	4c0d      	ldr	r4, [pc, #52]	; (80190 <sysclk_init+0x48>)
   8015a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8015c:	2800      	cmp	r0, #0
   8015e:	d0fc      	beq.n	8015a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80160:	4b0c      	ldr	r3, [pc, #48]	; (80194 <sysclk_init+0x4c>)
   80162:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80164:	4a0c      	ldr	r2, [pc, #48]	; (80198 <sysclk_init+0x50>)
   80166:	4b0d      	ldr	r3, [pc, #52]	; (8019c <sysclk_init+0x54>)
   80168:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8016a:	4c0d      	ldr	r4, [pc, #52]	; (801a0 <sysclk_init+0x58>)
   8016c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8016e:	2800      	cmp	r0, #0
   80170:	d0fc      	beq.n	8016c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80172:	2010      	movs	r0, #16
   80174:	4b0b      	ldr	r3, [pc, #44]	; (801a4 <sysclk_init+0x5c>)
   80176:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80178:	4b0b      	ldr	r3, [pc, #44]	; (801a8 <sysclk_init+0x60>)
   8017a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8017c:	4801      	ldr	r0, [pc, #4]	; (80184 <sysclk_init+0x3c>)
   8017e:	4b02      	ldr	r3, [pc, #8]	; (80188 <sysclk_init+0x40>)
   80180:	4798      	blx	r3
   80182:	bd10      	pop	{r4, pc}
   80184:	0501bd00 	.word	0x0501bd00
   80188:	200700a5 	.word	0x200700a5
   8018c:	00080699 	.word	0x00080699
   80190:	000806ed 	.word	0x000806ed
   80194:	000806fd 	.word	0x000806fd
   80198:	200d3f01 	.word	0x200d3f01
   8019c:	400e0600 	.word	0x400e0600
   801a0:	0008070d 	.word	0x0008070d
   801a4:	00080635 	.word	0x00080635
   801a8:	00080ab9 	.word	0x00080ab9

000801ac <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   801ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   801b0:	b083      	sub	sp, #12
   801b2:	4605      	mov	r5, r0
	while (len) {
   801b4:	4690      	mov	r8, r2
   801b6:	2a00      	cmp	r2, #0
   801b8:	d047      	beq.n	8024a <usart_serial_read_packet+0x9e>
   801ba:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   801bc:	4f25      	ldr	r7, [pc, #148]	; (80254 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   801be:	4c26      	ldr	r4, [pc, #152]	; (80258 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   801c0:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 8026c <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   801c4:	f8df b094 	ldr.w	fp, [pc, #148]	; 8025c <usart_serial_read_packet+0xb0>
   801c8:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   801cc:	2300      	movs	r3, #0
   801ce:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   801d0:	4b22      	ldr	r3, [pc, #136]	; (8025c <usart_serial_read_packet+0xb0>)
   801d2:	429d      	cmp	r5, r3
   801d4:	d106      	bne.n	801e4 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   801d6:	4658      	mov	r0, fp
   801d8:	4649      	mov	r1, r9
   801da:	4b21      	ldr	r3, [pc, #132]	; (80260 <usart_serial_read_packet+0xb4>)
   801dc:	4798      	blx	r3
   801de:	2800      	cmp	r0, #0
   801e0:	d1f9      	bne.n	801d6 <usart_serial_read_packet+0x2a>
   801e2:	e019      	b.n	80218 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   801e4:	4b1f      	ldr	r3, [pc, #124]	; (80264 <usart_serial_read_packet+0xb8>)
   801e6:	429d      	cmp	r5, r3
   801e8:	d109      	bne.n	801fe <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   801ea:	4699      	mov	r9, r3
   801ec:	4648      	mov	r0, r9
   801ee:	a901      	add	r1, sp, #4
   801f0:	47a0      	blx	r4
   801f2:	2800      	cmp	r0, #0
   801f4:	d1fa      	bne.n	801ec <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   801f6:	9b01      	ldr	r3, [sp, #4]
   801f8:	f806 3c01 	strb.w	r3, [r6, #-1]
   801fc:	e017      	b.n	8022e <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   801fe:	4b1a      	ldr	r3, [pc, #104]	; (80268 <usart_serial_read_packet+0xbc>)
   80200:	429d      	cmp	r5, r3
   80202:	d109      	bne.n	80218 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   80204:	4699      	mov	r9, r3
   80206:	4648      	mov	r0, r9
   80208:	a901      	add	r1, sp, #4
   8020a:	47a0      	blx	r4
   8020c:	2800      	cmp	r0, #0
   8020e:	d1fa      	bne.n	80206 <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   80210:	9b01      	ldr	r3, [sp, #4]
   80212:	f806 3c01 	strb.w	r3, [r6, #-1]
   80216:	e014      	b.n	80242 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80218:	4555      	cmp	r5, sl
   8021a:	d108      	bne.n	8022e <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   8021c:	4650      	mov	r0, sl
   8021e:	a901      	add	r1, sp, #4
   80220:	47a0      	blx	r4
   80222:	2800      	cmp	r0, #0
   80224:	d1fa      	bne.n	8021c <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   80226:	9b01      	ldr	r3, [sp, #4]
   80228:	f806 3c01 	strb.w	r3, [r6, #-1]
   8022c:	e009      	b.n	80242 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8022e:	42bd      	cmp	r5, r7
   80230:	d107      	bne.n	80242 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   80232:	4638      	mov	r0, r7
   80234:	a901      	add	r1, sp, #4
   80236:	47a0      	blx	r4
   80238:	2800      	cmp	r0, #0
   8023a:	d1fa      	bne.n	80232 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   8023c:	9b01      	ldr	r3, [sp, #4]
   8023e:	f806 3c01 	strb.w	r3, [r6, #-1]
   80242:	3601      	adds	r6, #1
   80244:	f1b8 0801 	subs.w	r8, r8, #1
   80248:	d1be      	bne.n	801c8 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   8024a:	2000      	movs	r0, #0
   8024c:	b003      	add	sp, #12
   8024e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80252:	bf00      	nop
   80254:	400a4000 	.word	0x400a4000
   80258:	000809ed 	.word	0x000809ed
   8025c:	400e0800 	.word	0x400e0800
   80260:	000809c5 	.word	0x000809c5
   80264:	40098000 	.word	0x40098000
   80268:	4009c000 	.word	0x4009c000
   8026c:	400a0000 	.word	0x400a0000

00080270 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80274:	460c      	mov	r4, r1
   80276:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80278:	b960      	cbnz	r0, 80294 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   8027a:	2a00      	cmp	r2, #0
   8027c:	dd0e      	ble.n	8029c <_read+0x2c>
   8027e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80280:	4e09      	ldr	r6, [pc, #36]	; (802a8 <_read+0x38>)
   80282:	4d0a      	ldr	r5, [pc, #40]	; (802ac <_read+0x3c>)
   80284:	6830      	ldr	r0, [r6, #0]
   80286:	4621      	mov	r1, r4
   80288:	682b      	ldr	r3, [r5, #0]
   8028a:	4798      	blx	r3
		ptr++;
   8028c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8028e:	42bc      	cmp	r4, r7
   80290:	d1f8      	bne.n	80284 <_read+0x14>
   80292:	e006      	b.n	802a2 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80294:	f04f 30ff 	mov.w	r0, #4294967295
   80298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   8029c:	2000      	movs	r0, #0
   8029e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   802a2:	4640      	mov	r0, r8
	}
	return nChars;
}
   802a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   802a8:	20070b20 	.word	0x20070b20
   802ac:	20070b18 	.word	0x20070b18

000802b0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   802b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   802b4:	460e      	mov	r6, r1
   802b6:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   802b8:	3801      	subs	r0, #1
   802ba:	2802      	cmp	r0, #2
   802bc:	d80f      	bhi.n	802de <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   802be:	b192      	cbz	r2, 802e6 <_write+0x36>
   802c0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   802c2:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80300 <_write+0x50>
   802c6:	4f0d      	ldr	r7, [pc, #52]	; (802fc <_write+0x4c>)
   802c8:	f8d8 0000 	ldr.w	r0, [r8]
   802cc:	5d31      	ldrb	r1, [r6, r4]
   802ce:	683b      	ldr	r3, [r7, #0]
   802d0:	4798      	blx	r3
   802d2:	2800      	cmp	r0, #0
   802d4:	db0a      	blt.n	802ec <_write+0x3c>
			return -1;
		}
		++nChars;
   802d6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   802d8:	42a5      	cmp	r5, r4
   802da:	d1f5      	bne.n	802c8 <_write+0x18>
   802dc:	e00a      	b.n	802f4 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   802de:	f04f 30ff 	mov.w	r0, #4294967295
   802e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   802e6:	2000      	movs	r0, #0
   802e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   802ec:	f04f 30ff 	mov.w	r0, #4294967295
   802f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   802f4:	4620      	mov	r0, r4
	}
	return nChars;
}
   802f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   802fa:	bf00      	nop
   802fc:	20070b1c 	.word	0x20070b1c
   80300:	20070b20 	.word	0x20070b20

00080304 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80304:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80306:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8030a:	4b12      	ldr	r3, [pc, #72]	; (80354 <board_init+0x50>)
   8030c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8030e:	200b      	movs	r0, #11
   80310:	4c11      	ldr	r4, [pc, #68]	; (80358 <board_init+0x54>)
   80312:	47a0      	blx	r4
   80314:	200c      	movs	r0, #12
   80316:	47a0      	blx	r4
   80318:	200d      	movs	r0, #13
   8031a:	47a0      	blx	r4
   8031c:	200e      	movs	r0, #14
   8031e:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80320:	203b      	movs	r0, #59	; 0x3b
   80322:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80326:	4c0d      	ldr	r4, [pc, #52]	; (8035c <board_init+0x58>)
   80328:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8032a:	2055      	movs	r0, #85	; 0x55
   8032c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80330:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80332:	2056      	movs	r0, #86	; 0x56
   80334:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80338:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8033a:	2068      	movs	r0, #104	; 0x68
   8033c:	4908      	ldr	r1, [pc, #32]	; (80360 <board_init+0x5c>)
   8033e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80340:	205c      	movs	r0, #92	; 0x5c
   80342:	4908      	ldr	r1, [pc, #32]	; (80364 <board_init+0x60>)
   80344:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80346:	4808      	ldr	r0, [pc, #32]	; (80368 <board_init+0x64>)
   80348:	f44f 7140 	mov.w	r1, #768	; 0x300
   8034c:	4a07      	ldr	r2, [pc, #28]	; (8036c <board_init+0x68>)
   8034e:	4b08      	ldr	r3, [pc, #32]	; (80370 <board_init+0x6c>)
   80350:	4798      	blx	r3
   80352:	bd10      	pop	{r4, pc}
   80354:	400e1a50 	.word	0x400e1a50
   80358:	0008071d 	.word	0x0008071d
   8035c:	00080419 	.word	0x00080419
   80360:	28000079 	.word	0x28000079
   80364:	28000001 	.word	0x28000001
   80368:	400e0e00 	.word	0x400e0e00
   8036c:	08000001 	.word	0x08000001
   80370:	000804ed 	.word	0x000804ed

00080374 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80374:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80376:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8037a:	d016      	beq.n	803aa <pio_set_peripheral+0x36>
   8037c:	d804      	bhi.n	80388 <pio_set_peripheral+0x14>
   8037e:	b1c1      	cbz	r1, 803b2 <pio_set_peripheral+0x3e>
   80380:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80384:	d00a      	beq.n	8039c <pio_set_peripheral+0x28>
   80386:	e013      	b.n	803b0 <pio_set_peripheral+0x3c>
   80388:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8038c:	d011      	beq.n	803b2 <pio_set_peripheral+0x3e>
   8038e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80392:	d00e      	beq.n	803b2 <pio_set_peripheral+0x3e>
   80394:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80398:	d10a      	bne.n	803b0 <pio_set_peripheral+0x3c>
   8039a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8039c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8039e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   803a0:	400b      	ands	r3, r1
   803a2:	ea23 0302 	bic.w	r3, r3, r2
   803a6:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   803a8:	e002      	b.n	803b0 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   803aa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   803ac:	4313      	orrs	r3, r2
   803ae:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   803b0:	6042      	str	r2, [r0, #4]
   803b2:	4770      	bx	lr

000803b4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   803b4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803b6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   803ba:	bf14      	ite	ne
   803bc:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803be:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   803c0:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   803c4:	bf14      	ite	ne
   803c6:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   803c8:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   803ca:	f012 0f02 	tst.w	r2, #2
   803ce:	d002      	beq.n	803d6 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   803d0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   803d4:	e004      	b.n	803e0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   803d6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   803da:	bf18      	it	ne
   803dc:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   803e0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   803e2:	6001      	str	r1, [r0, #0]
   803e4:	4770      	bx	lr
   803e6:	bf00      	nop

000803e8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   803e8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   803ea:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803ec:	9c01      	ldr	r4, [sp, #4]
   803ee:	b10c      	cbz	r4, 803f4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   803f0:	6641      	str	r1, [r0, #100]	; 0x64
   803f2:	e000      	b.n	803f6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803f4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   803f6:	b10b      	cbz	r3, 803fc <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   803f8:	6501      	str	r1, [r0, #80]	; 0x50
   803fa:	e000      	b.n	803fe <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   803fc:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   803fe:	b10a      	cbz	r2, 80404 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80400:	6301      	str	r1, [r0, #48]	; 0x30
   80402:	e000      	b.n	80406 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80404:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80406:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80408:	6001      	str	r1, [r0, #0]
}
   8040a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8040e:	4770      	bx	lr

00080410 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80410:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80412:	4770      	bx	lr

00080414 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80414:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80416:	4770      	bx	lr

00080418 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80418:	b570      	push	{r4, r5, r6, lr}
   8041a:	b082      	sub	sp, #8
   8041c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8041e:	0944      	lsrs	r4, r0, #5
   80420:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80424:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80428:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8042a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   8042e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80432:	d030      	beq.n	80496 <pio_configure_pin+0x7e>
   80434:	d806      	bhi.n	80444 <pio_configure_pin+0x2c>
   80436:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8043a:	d00a      	beq.n	80452 <pio_configure_pin+0x3a>
   8043c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80440:	d018      	beq.n	80474 <pio_configure_pin+0x5c>
   80442:	e049      	b.n	804d8 <pio_configure_pin+0xc0>
   80444:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80448:	d030      	beq.n	804ac <pio_configure_pin+0x94>
   8044a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8044e:	d02d      	beq.n	804ac <pio_configure_pin+0x94>
   80450:	e042      	b.n	804d8 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80452:	f000 001f 	and.w	r0, r0, #31
   80456:	2401      	movs	r4, #1
   80458:	4084      	lsls	r4, r0
   8045a:	4630      	mov	r0, r6
   8045c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80460:	4622      	mov	r2, r4
   80462:	4b1f      	ldr	r3, [pc, #124]	; (804e0 <pio_configure_pin+0xc8>)
   80464:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80466:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8046a:	bf14      	ite	ne
   8046c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8046e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80470:	2001      	movs	r0, #1
   80472:	e032      	b.n	804da <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80474:	f000 001f 	and.w	r0, r0, #31
   80478:	2401      	movs	r4, #1
   8047a:	4084      	lsls	r4, r0
   8047c:	4630      	mov	r0, r6
   8047e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80482:	4622      	mov	r2, r4
   80484:	4b16      	ldr	r3, [pc, #88]	; (804e0 <pio_configure_pin+0xc8>)
   80486:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80488:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8048c:	bf14      	ite	ne
   8048e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80490:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80492:	2001      	movs	r0, #1
   80494:	e021      	b.n	804da <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80496:	f000 011f 	and.w	r1, r0, #31
   8049a:	2401      	movs	r4, #1
   8049c:	4630      	mov	r0, r6
   8049e:	fa04 f101 	lsl.w	r1, r4, r1
   804a2:	462a      	mov	r2, r5
   804a4:	4b0f      	ldr	r3, [pc, #60]	; (804e4 <pio_configure_pin+0xcc>)
   804a6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   804a8:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   804aa:	e016      	b.n	804da <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   804ac:	f000 011f 	and.w	r1, r0, #31
   804b0:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   804b2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   804b6:	ea05 0304 	and.w	r3, r5, r4
   804ba:	9300      	str	r3, [sp, #0]
   804bc:	4630      	mov	r0, r6
   804be:	fa04 f101 	lsl.w	r1, r4, r1
   804c2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   804c6:	bf14      	ite	ne
   804c8:	2200      	movne	r2, #0
   804ca:	2201      	moveq	r2, #1
   804cc:	f3c5 0380 	ubfx	r3, r5, #2, #1
   804d0:	4d05      	ldr	r5, [pc, #20]	; (804e8 <pio_configure_pin+0xd0>)
   804d2:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   804d4:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   804d6:	e000      	b.n	804da <pio_configure_pin+0xc2>

	default:
		return 0;
   804d8:	2000      	movs	r0, #0
	}

	return 1;
}
   804da:	b002      	add	sp, #8
   804dc:	bd70      	pop	{r4, r5, r6, pc}
   804de:	bf00      	nop
   804e0:	00080375 	.word	0x00080375
   804e4:	000803b5 	.word	0x000803b5
   804e8:	000803e9 	.word	0x000803e9

000804ec <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   804ec:	b5f0      	push	{r4, r5, r6, r7, lr}
   804ee:	b083      	sub	sp, #12
   804f0:	4607      	mov	r7, r0
   804f2:	460e      	mov	r6, r1
   804f4:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   804f6:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   804fa:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   804fe:	d026      	beq.n	8054e <pio_configure_pin_group+0x62>
   80500:	d806      	bhi.n	80510 <pio_configure_pin_group+0x24>
   80502:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80506:	d00a      	beq.n	8051e <pio_configure_pin_group+0x32>
   80508:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   8050c:	d013      	beq.n	80536 <pio_configure_pin_group+0x4a>
   8050e:	e034      	b.n	8057a <pio_configure_pin_group+0x8e>
   80510:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80514:	d01f      	beq.n	80556 <pio_configure_pin_group+0x6a>
   80516:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8051a:	d01c      	beq.n	80556 <pio_configure_pin_group+0x6a>
   8051c:	e02d      	b.n	8057a <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8051e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80522:	4632      	mov	r2, r6
   80524:	4b16      	ldr	r3, [pc, #88]	; (80580 <pio_configure_pin_group+0x94>)
   80526:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80528:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8052c:	bf14      	ite	ne
   8052e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80530:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80532:	2001      	movs	r0, #1
   80534:	e022      	b.n	8057c <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80536:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8053a:	4632      	mov	r2, r6
   8053c:	4b10      	ldr	r3, [pc, #64]	; (80580 <pio_configure_pin_group+0x94>)
   8053e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80540:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80544:	bf14      	ite	ne
   80546:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80548:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8054a:	2001      	movs	r0, #1
   8054c:	e016      	b.n	8057c <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8054e:	4b0d      	ldr	r3, [pc, #52]	; (80584 <pio_configure_pin_group+0x98>)
   80550:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80552:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80554:	e012      	b.n	8057c <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80556:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8055a:	f005 0301 	and.w	r3, r5, #1
   8055e:	9300      	str	r3, [sp, #0]
   80560:	4638      	mov	r0, r7
   80562:	4631      	mov	r1, r6
   80564:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80568:	bf14      	ite	ne
   8056a:	2200      	movne	r2, #0
   8056c:	2201      	moveq	r2, #1
   8056e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80572:	4c05      	ldr	r4, [pc, #20]	; (80588 <pio_configure_pin_group+0x9c>)
   80574:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80576:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80578:	e000      	b.n	8057c <pio_configure_pin_group+0x90>

	default:
		return 0;
   8057a:	2000      	movs	r0, #0
	}

	return 1;
}
   8057c:	b003      	add	sp, #12
   8057e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80580:	00080375 	.word	0x00080375
   80584:	000803b5 	.word	0x000803b5
   80588:	000803e9 	.word	0x000803e9

0008058c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   8058c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80590:	4604      	mov	r4, r0
   80592:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80594:	4b10      	ldr	r3, [pc, #64]	; (805d8 <pio_handler_process+0x4c>)
   80596:	4798      	blx	r3
   80598:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8059a:	4620      	mov	r0, r4
   8059c:	4b0f      	ldr	r3, [pc, #60]	; (805dc <pio_handler_process+0x50>)
   8059e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   805a0:	4005      	ands	r5, r0
   805a2:	d017      	beq.n	805d4 <pio_handler_process+0x48>
   805a4:	4f0e      	ldr	r7, [pc, #56]	; (805e0 <pio_handler_process+0x54>)
   805a6:	f107 040c 	add.w	r4, r7, #12
   805aa:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   805ac:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   805b0:	42b3      	cmp	r3, r6
   805b2:	d10a      	bne.n	805ca <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   805b4:	f854 1c08 	ldr.w	r1, [r4, #-8]
   805b8:	4229      	tst	r1, r5
   805ba:	d006      	beq.n	805ca <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   805bc:	6823      	ldr	r3, [r4, #0]
   805be:	4630      	mov	r0, r6
   805c0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   805c2:	f854 3c08 	ldr.w	r3, [r4, #-8]
   805c6:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   805ca:	42bc      	cmp	r4, r7
   805cc:	d002      	beq.n	805d4 <pio_handler_process+0x48>
   805ce:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   805d0:	2d00      	cmp	r5, #0
   805d2:	d1eb      	bne.n	805ac <pio_handler_process+0x20>
   805d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   805d8:	00080411 	.word	0x00080411
   805dc:	00080415 	.word	0x00080415
   805e0:	200709c0 	.word	0x200709c0

000805e4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   805e4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   805e6:	4802      	ldr	r0, [pc, #8]	; (805f0 <PIOA_Handler+0xc>)
   805e8:	210b      	movs	r1, #11
   805ea:	4b02      	ldr	r3, [pc, #8]	; (805f4 <PIOA_Handler+0x10>)
   805ec:	4798      	blx	r3
   805ee:	bd08      	pop	{r3, pc}
   805f0:	400e0e00 	.word	0x400e0e00
   805f4:	0008058d 	.word	0x0008058d

000805f8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   805f8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   805fa:	4802      	ldr	r0, [pc, #8]	; (80604 <PIOB_Handler+0xc>)
   805fc:	210c      	movs	r1, #12
   805fe:	4b02      	ldr	r3, [pc, #8]	; (80608 <PIOB_Handler+0x10>)
   80600:	4798      	blx	r3
   80602:	bd08      	pop	{r3, pc}
   80604:	400e1000 	.word	0x400e1000
   80608:	0008058d 	.word	0x0008058d

0008060c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8060c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8060e:	4802      	ldr	r0, [pc, #8]	; (80618 <PIOC_Handler+0xc>)
   80610:	210d      	movs	r1, #13
   80612:	4b02      	ldr	r3, [pc, #8]	; (8061c <PIOC_Handler+0x10>)
   80614:	4798      	blx	r3
   80616:	bd08      	pop	{r3, pc}
   80618:	400e1200 	.word	0x400e1200
   8061c:	0008058d 	.word	0x0008058d

00080620 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80620:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80622:	4802      	ldr	r0, [pc, #8]	; (8062c <PIOD_Handler+0xc>)
   80624:	210e      	movs	r1, #14
   80626:	4b02      	ldr	r3, [pc, #8]	; (80630 <PIOD_Handler+0x10>)
   80628:	4798      	blx	r3
   8062a:	bd08      	pop	{r3, pc}
   8062c:	400e1400 	.word	0x400e1400
   80630:	0008058d 	.word	0x0008058d

00080634 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80634:	4b17      	ldr	r3, [pc, #92]	; (80694 <pmc_switch_mck_to_pllack+0x60>)
   80636:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80638:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8063c:	4310      	orrs	r0, r2
   8063e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80640:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80642:	f013 0f08 	tst.w	r3, #8
   80646:	d109      	bne.n	8065c <pmc_switch_mck_to_pllack+0x28>
   80648:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8064c:	4911      	ldr	r1, [pc, #68]	; (80694 <pmc_switch_mck_to_pllack+0x60>)
   8064e:	e001      	b.n	80654 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80650:	3b01      	subs	r3, #1
   80652:	d019      	beq.n	80688 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80654:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80656:	f012 0f08 	tst.w	r2, #8
   8065a:	d0f9      	beq.n	80650 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   8065c:	4b0d      	ldr	r3, [pc, #52]	; (80694 <pmc_switch_mck_to_pllack+0x60>)
   8065e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80660:	f022 0203 	bic.w	r2, r2, #3
   80664:	f042 0202 	orr.w	r2, r2, #2
   80668:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8066a:	6e98      	ldr	r0, [r3, #104]	; 0x68
   8066c:	f010 0008 	ands.w	r0, r0, #8
   80670:	d10c      	bne.n	8068c <pmc_switch_mck_to_pllack+0x58>
   80672:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80676:	4907      	ldr	r1, [pc, #28]	; (80694 <pmc_switch_mck_to_pllack+0x60>)
   80678:	e001      	b.n	8067e <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8067a:	3b01      	subs	r3, #1
   8067c:	d008      	beq.n	80690 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8067e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80680:	f012 0f08 	tst.w	r2, #8
   80684:	d0f9      	beq.n	8067a <pmc_switch_mck_to_pllack+0x46>
   80686:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80688:	2001      	movs	r0, #1
   8068a:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   8068c:	2000      	movs	r0, #0
   8068e:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80690:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80692:	4770      	bx	lr
   80694:	400e0600 	.word	0x400e0600

00080698 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80698:	b138      	cbz	r0, 806aa <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8069a:	4911      	ldr	r1, [pc, #68]	; (806e0 <pmc_switch_mainck_to_xtal+0x48>)
   8069c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8069e:	4a11      	ldr	r2, [pc, #68]	; (806e4 <pmc_switch_mainck_to_xtal+0x4c>)
   806a0:	401a      	ands	r2, r3
   806a2:	4b11      	ldr	r3, [pc, #68]	; (806e8 <pmc_switch_mainck_to_xtal+0x50>)
   806a4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   806a6:	620b      	str	r3, [r1, #32]
   806a8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   806aa:	4a0d      	ldr	r2, [pc, #52]	; (806e0 <pmc_switch_mainck_to_xtal+0x48>)
   806ac:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   806ae:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   806b2:	f023 0303 	bic.w	r3, r3, #3
   806b6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   806ba:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   806be:	0209      	lsls	r1, r1, #8
   806c0:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   806c2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   806c4:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   806c6:	6e93      	ldr	r3, [r2, #104]	; 0x68
   806c8:	f013 0f01 	tst.w	r3, #1
   806cc:	d0fb      	beq.n	806c6 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   806ce:	4a04      	ldr	r2, [pc, #16]	; (806e0 <pmc_switch_mainck_to_xtal+0x48>)
   806d0:	6a13      	ldr	r3, [r2, #32]
   806d2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   806d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   806da:	6213      	str	r3, [r2, #32]
   806dc:	4770      	bx	lr
   806de:	bf00      	nop
   806e0:	400e0600 	.word	0x400e0600
   806e4:	fec8fffc 	.word	0xfec8fffc
   806e8:	01370002 	.word	0x01370002

000806ec <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   806ec:	4b02      	ldr	r3, [pc, #8]	; (806f8 <pmc_osc_is_ready_mainck+0xc>)
   806ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   806f0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   806f4:	4770      	bx	lr
   806f6:	bf00      	nop
   806f8:	400e0600 	.word	0x400e0600

000806fc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   806fc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80700:	4b01      	ldr	r3, [pc, #4]	; (80708 <pmc_disable_pllack+0xc>)
   80702:	629a      	str	r2, [r3, #40]	; 0x28
   80704:	4770      	bx	lr
   80706:	bf00      	nop
   80708:	400e0600 	.word	0x400e0600

0008070c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8070c:	4b02      	ldr	r3, [pc, #8]	; (80718 <pmc_is_locked_pllack+0xc>)
   8070e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80710:	f000 0002 	and.w	r0, r0, #2
   80714:	4770      	bx	lr
   80716:	bf00      	nop
   80718:	400e0600 	.word	0x400e0600

0008071c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   8071c:	282c      	cmp	r0, #44	; 0x2c
   8071e:	d820      	bhi.n	80762 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80720:	281f      	cmp	r0, #31
   80722:	d80d      	bhi.n	80740 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80724:	4b12      	ldr	r3, [pc, #72]	; (80770 <pmc_enable_periph_clk+0x54>)
   80726:	699a      	ldr	r2, [r3, #24]
   80728:	2301      	movs	r3, #1
   8072a:	4083      	lsls	r3, r0
   8072c:	401a      	ands	r2, r3
   8072e:	4293      	cmp	r3, r2
   80730:	d019      	beq.n	80766 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80732:	2301      	movs	r3, #1
   80734:	fa03 f000 	lsl.w	r0, r3, r0
   80738:	4b0d      	ldr	r3, [pc, #52]	; (80770 <pmc_enable_periph_clk+0x54>)
   8073a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8073c:	2000      	movs	r0, #0
   8073e:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80740:	4b0b      	ldr	r3, [pc, #44]	; (80770 <pmc_enable_periph_clk+0x54>)
   80742:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   80746:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80748:	2301      	movs	r3, #1
   8074a:	4083      	lsls	r3, r0
   8074c:	401a      	ands	r2, r3
   8074e:	4293      	cmp	r3, r2
   80750:	d00b      	beq.n	8076a <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80752:	2301      	movs	r3, #1
   80754:	fa03 f000 	lsl.w	r0, r3, r0
   80758:	4b05      	ldr	r3, [pc, #20]	; (80770 <pmc_enable_periph_clk+0x54>)
   8075a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   8075e:	2000      	movs	r0, #0
   80760:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80762:	2001      	movs	r0, #1
   80764:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80766:	2000      	movs	r0, #0
   80768:	4770      	bx	lr
   8076a:	2000      	movs	r0, #0
}
   8076c:	4770      	bx	lr
   8076e:	bf00      	nop
   80770:	400e0600 	.word	0x400e0600

00080774 <twi_enable_master_mode>:
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   80774:	2308      	movs	r3, #8
   80776:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   80778:	2320      	movs	r3, #32
   8077a:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   8077c:	2304      	movs	r3, #4
   8077e:	6003      	str	r3, [r0, #0]
   80780:	4770      	bx	lr
   80782:	bf00      	nop

00080784 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80784:	4b0f      	ldr	r3, [pc, #60]	; (807c4 <twi_set_speed+0x40>)
   80786:	4299      	cmp	r1, r3
   80788:	d819      	bhi.n	807be <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8078a:	0049      	lsls	r1, r1, #1
   8078c:	fbb2 f2f1 	udiv	r2, r2, r1
   80790:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80792:	2aff      	cmp	r2, #255	; 0xff
   80794:	d907      	bls.n	807a6 <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   80796:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   80798:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   8079a:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8079c:	2aff      	cmp	r2, #255	; 0xff
   8079e:	d903      	bls.n	807a8 <twi_set_speed+0x24>
   807a0:	2b07      	cmp	r3, #7
   807a2:	d1f9      	bne.n	80798 <twi_set_speed+0x14>
   807a4:	e000      	b.n	807a8 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   807a6:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   807a8:	0211      	lsls	r1, r2, #8
   807aa:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
   807ac:	041b      	lsls	r3, r3, #16
   807ae:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   807b2:	430b      	orrs	r3, r1
   807b4:	b2d2      	uxtb	r2, r2
   807b6:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   807b8:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   807ba:	2000      	movs	r0, #0
   807bc:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   807be:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   807c0:	4770      	bx	lr
   807c2:	bf00      	nop
   807c4:	00061a80 	.word	0x00061a80

000807c8 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   807c8:	b538      	push	{r3, r4, r5, lr}
   807ca:	4604      	mov	r4, r0
   807cc:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   807ce:	f04f 33ff 	mov.w	r3, #4294967295
   807d2:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   807d4:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   807d6:	2380      	movs	r3, #128	; 0x80
   807d8:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   807da:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   807dc:	2308      	movs	r3, #8
   807de:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   807e0:	2320      	movs	r3, #32
   807e2:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   807e4:	2304      	movs	r3, #4
   807e6:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   807e8:	6849      	ldr	r1, [r1, #4]
   807ea:	682a      	ldr	r2, [r5, #0]
   807ec:	4b05      	ldr	r3, [pc, #20]	; (80804 <twi_master_init+0x3c>)
   807ee:	4798      	blx	r3
   807f0:	2801      	cmp	r0, #1
   807f2:	bf14      	ite	ne
   807f4:	2000      	movne	r0, #0
   807f6:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   807f8:	7a6b      	ldrb	r3, [r5, #9]
   807fa:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   807fc:	bf04      	itt	eq
   807fe:	2340      	moveq	r3, #64	; 0x40
   80800:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   80802:	bd38      	pop	{r3, r4, r5, pc}
   80804:	00080785 	.word	0x00080785

00080808 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   80808:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   8080c:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   8080e:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   80810:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   80812:	2b00      	cmp	r3, #0
   80814:	d049      	beq.n	808aa <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   80816:	2200      	movs	r2, #0
   80818:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   8081a:	6848      	ldr	r0, [r1, #4]
   8081c:	0200      	lsls	r0, r0, #8
   8081e:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   80822:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
   80826:	7c0d      	ldrb	r5, [r1, #16]
   80828:	042d      	lsls	r5, r5, #16
   8082a:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
   8082e:	4328      	orrs	r0, r5
   80830:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80832:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80834:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   80836:	b15a      	cbz	r2, 80850 <twi_master_read+0x48>
		return 0;

	val = addr[0];
   80838:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
   8083a:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
   8083c:	bfc4      	itt	gt
   8083e:	784d      	ldrbgt	r5, [r1, #1]
   80840:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
   80844:	2a02      	cmp	r2, #2
   80846:	dd04      	ble.n	80852 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
   80848:	788a      	ldrb	r2, [r1, #2]
   8084a:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
   8084e:	e000      	b.n	80852 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80850:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80852:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
   80854:	2b01      	cmp	r3, #1
   80856:	d104      	bne.n	80862 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   80858:	2203      	movs	r2, #3
   8085a:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
   8085c:	f04f 0c01 	mov.w	ip, #1
   80860:	e02b      	b.n	808ba <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   80862:	2201      	movs	r2, #1
   80864:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
   80866:	f04f 0c00 	mov.w	ip, #0
   8086a:	e026      	b.n	808ba <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   8086c:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   8086e:	f411 7f80 	tst.w	r1, #256	; 0x100
   80872:	d11c      	bne.n	808ae <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80874:	1e55      	subs	r5, r2, #1
   80876:	b1e2      	cbz	r2, 808b2 <twi_master_read+0xaa>
   80878:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   8087a:	2b01      	cmp	r3, #1
   8087c:	d105      	bne.n	8088a <twi_master_read+0x82>
   8087e:	f1bc 0f00 	cmp.w	ip, #0
   80882:	d102      	bne.n	8088a <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
   80884:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
   80888:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
   8088a:	f011 0f02 	tst.w	r1, #2
   8088e:	d004      	beq.n	8089a <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   80890:	6b22      	ldr	r2, [r4, #48]	; 0x30
   80892:	7032      	strb	r2, [r6, #0]

		cnt--;
   80894:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   80896:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   80898:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   8089a:	2b00      	cmp	r3, #0
   8089c:	d1e6      	bne.n	8086c <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   8089e:	6a23      	ldr	r3, [r4, #32]
   808a0:	f013 0f01 	tst.w	r3, #1
   808a4:	d0fb      	beq.n	8089e <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
   808a6:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
   808a8:	e014      	b.n	808d4 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   808aa:	2001      	movs	r0, #1
   808ac:	e012      	b.n	808d4 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   808ae:	2005      	movs	r0, #5
   808b0:	e010      	b.n	808d4 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   808b2:	2009      	movs	r0, #9
   808b4:	e00e      	b.n	808d4 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   808b6:	2005      	movs	r0, #5
   808b8:	e00c      	b.n	808d4 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   808ba:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   808bc:	f411 7080 	ands.w	r0, r1, #256	; 0x100
   808c0:	d1f9      	bne.n	808b6 <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   808c2:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   808c6:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
   808ca:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   808ce:	f643 2798 	movw	r7, #15000	; 0x3a98
   808d2:	e7d2      	b.n	8087a <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
   808d4:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   808d8:	4770      	bx	lr
   808da:	bf00      	nop

000808dc <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   808dc:	b470      	push	{r4, r5, r6}
   808de:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   808e0:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   808e2:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
   808e4:	2a00      	cmp	r2, #0
   808e6:	d03f      	beq.n	80968 <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   808e8:	2400      	movs	r4, #0
   808ea:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   808ec:	7c0e      	ldrb	r6, [r1, #16]
   808ee:	0436      	lsls	r6, r6, #16
   808f0:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   808f4:	684d      	ldr	r5, [r1, #4]
   808f6:	022d      	lsls	r5, r5, #8
   808f8:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   808fc:	4335      	orrs	r5, r6
   808fe:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80900:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80902:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   80904:	b15c      	cbz	r4, 8091e <twi_master_write+0x42>
		return 0;

	val = addr[0];
   80906:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
   80908:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
   8090a:	bfc4      	itt	gt
   8090c:	784e      	ldrbgt	r6, [r1, #1]
   8090e:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
   80912:	2c02      	cmp	r4, #2
   80914:	dd04      	ble.n	80920 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
   80916:	7889      	ldrb	r1, [r1, #2]
   80918:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
   8091c:	e000      	b.n	80920 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   8091e:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80920:	60dd      	str	r5, [r3, #12]
   80922:	e00b      	b.n	8093c <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80924:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   80926:	f411 7f80 	tst.w	r1, #256	; 0x100
   8092a:	d11f      	bne.n	8096c <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   8092c:	f011 0f04 	tst.w	r1, #4
   80930:	d0f8      	beq.n	80924 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   80932:	f810 1b01 	ldrb.w	r1, [r0], #1
   80936:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
   80938:	3a01      	subs	r2, #1
   8093a:	d007      	beq.n	8094c <twi_master_write+0x70>
		status = p_twi->TWI_SR;
   8093c:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   8093e:	f411 7f80 	tst.w	r1, #256	; 0x100
   80942:	d115      	bne.n	80970 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80944:	f011 0f04 	tst.w	r1, #4
   80948:	d1f3      	bne.n	80932 <twi_master_write+0x56>
   8094a:	e7eb      	b.n	80924 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
   8094c:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
   8094e:	f412 7080 	ands.w	r0, r2, #256	; 0x100
   80952:	d10f      	bne.n	80974 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   80954:	f012 0f04 	tst.w	r2, #4
   80958:	d0f8      	beq.n	8094c <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   8095a:	2202      	movs	r2, #2
   8095c:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   8095e:	6a1a      	ldr	r2, [r3, #32]
   80960:	f012 0f01 	tst.w	r2, #1
   80964:	d0fb      	beq.n	8095e <twi_master_write+0x82>
   80966:	e006      	b.n	80976 <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   80968:	2001      	movs	r0, #1
   8096a:	e004      	b.n	80976 <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   8096c:	2005      	movs	r0, #5
   8096e:	e002      	b.n	80976 <twi_master_write+0x9a>
   80970:	2005      	movs	r0, #5
   80972:	e000      	b.n	80976 <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80974:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   80976:	bc70      	pop	{r4, r5, r6}
   80978:	4770      	bx	lr
   8097a:	bf00      	nop

0008097c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   8097c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   8097e:	23ac      	movs	r3, #172	; 0xac
   80980:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80982:	680a      	ldr	r2, [r1, #0]
   80984:	684b      	ldr	r3, [r1, #4]
   80986:	fbb2 f3f3 	udiv	r3, r2, r3
   8098a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   8098c:	1e5c      	subs	r4, r3, #1
   8098e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80992:	4294      	cmp	r4, r2
   80994:	d80a      	bhi.n	809ac <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   80996:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80998:	688b      	ldr	r3, [r1, #8]
   8099a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   8099c:	f240 2302 	movw	r3, #514	; 0x202
   809a0:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   809a4:	2350      	movs	r3, #80	; 0x50
   809a6:	6003      	str	r3, [r0, #0]

	return 0;
   809a8:	2000      	movs	r0, #0
   809aa:	e000      	b.n	809ae <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   809ac:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   809ae:	f85d 4b04 	ldr.w	r4, [sp], #4
   809b2:	4770      	bx	lr

000809b4 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   809b4:	6943      	ldr	r3, [r0, #20]
   809b6:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   809ba:	bf1a      	itte	ne
   809bc:	61c1      	strne	r1, [r0, #28]
	return 0;
   809be:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   809c0:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   809c2:	4770      	bx	lr

000809c4 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   809c4:	6943      	ldr	r3, [r0, #20]
   809c6:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   809ca:	bf1d      	ittte	ne
   809cc:	6983      	ldrne	r3, [r0, #24]
   809ce:	700b      	strbne	r3, [r1, #0]
	return 0;
   809d0:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   809d2:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   809d4:	4770      	bx	lr
   809d6:	bf00      	nop

000809d8 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   809d8:	6943      	ldr	r3, [r0, #20]
   809da:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   809de:	bf1d      	ittte	ne
   809e0:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   809e4:	61c1      	strne	r1, [r0, #28]
	return 0;
   809e6:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   809e8:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   809ea:	4770      	bx	lr

000809ec <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   809ec:	6943      	ldr	r3, [r0, #20]
   809ee:	f013 0f01 	tst.w	r3, #1
   809f2:	d005      	beq.n	80a00 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   809f4:	6983      	ldr	r3, [r0, #24]
   809f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
   809fa:	600b      	str	r3, [r1, #0]

	return 0;
   809fc:	2000      	movs	r0, #0
   809fe:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80a00:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80a02:	4770      	bx	lr

00080a04 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80a04:	e7fe      	b.n	80a04 <Dummy_Handler>
   80a06:	bf00      	nop

00080a08 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80a08:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80a0a:	4b1e      	ldr	r3, [pc, #120]	; (80a84 <Reset_Handler+0x7c>)
   80a0c:	4a1e      	ldr	r2, [pc, #120]	; (80a88 <Reset_Handler+0x80>)
   80a0e:	429a      	cmp	r2, r3
   80a10:	d003      	beq.n	80a1a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80a12:	4b1e      	ldr	r3, [pc, #120]	; (80a8c <Reset_Handler+0x84>)
   80a14:	4a1b      	ldr	r2, [pc, #108]	; (80a84 <Reset_Handler+0x7c>)
   80a16:	429a      	cmp	r2, r3
   80a18:	d304      	bcc.n	80a24 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80a1a:	4b1d      	ldr	r3, [pc, #116]	; (80a90 <Reset_Handler+0x88>)
   80a1c:	4a1d      	ldr	r2, [pc, #116]	; (80a94 <Reset_Handler+0x8c>)
   80a1e:	429a      	cmp	r2, r3
   80a20:	d30f      	bcc.n	80a42 <Reset_Handler+0x3a>
   80a22:	e01a      	b.n	80a5a <Reset_Handler+0x52>
   80a24:	4b1c      	ldr	r3, [pc, #112]	; (80a98 <Reset_Handler+0x90>)
   80a26:	4c1d      	ldr	r4, [pc, #116]	; (80a9c <Reset_Handler+0x94>)
   80a28:	1ae4      	subs	r4, r4, r3
   80a2a:	f024 0403 	bic.w	r4, r4, #3
   80a2e:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80a30:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80a32:	4814      	ldr	r0, [pc, #80]	; (80a84 <Reset_Handler+0x7c>)
   80a34:	4914      	ldr	r1, [pc, #80]	; (80a88 <Reset_Handler+0x80>)
   80a36:	585a      	ldr	r2, [r3, r1]
   80a38:	501a      	str	r2, [r3, r0]
   80a3a:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80a3c:	42a3      	cmp	r3, r4
   80a3e:	d1fa      	bne.n	80a36 <Reset_Handler+0x2e>
   80a40:	e7eb      	b.n	80a1a <Reset_Handler+0x12>
   80a42:	4b17      	ldr	r3, [pc, #92]	; (80aa0 <Reset_Handler+0x98>)
   80a44:	4917      	ldr	r1, [pc, #92]	; (80aa4 <Reset_Handler+0x9c>)
   80a46:	1ac9      	subs	r1, r1, r3
   80a48:	f021 0103 	bic.w	r1, r1, #3
   80a4c:	1d1a      	adds	r2, r3, #4
   80a4e:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80a50:	2200      	movs	r2, #0
   80a52:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80a56:	428b      	cmp	r3, r1
   80a58:	d1fb      	bne.n	80a52 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80a5a:	4a13      	ldr	r2, [pc, #76]	; (80aa8 <Reset_Handler+0xa0>)
   80a5c:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80a60:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80a64:	4911      	ldr	r1, [pc, #68]	; (80aac <Reset_Handler+0xa4>)
   80a66:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80a68:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80a6c:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80a70:	d203      	bcs.n	80a7a <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80a72:	688a      	ldr	r2, [r1, #8]
   80a74:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80a78:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80a7a:	4b0d      	ldr	r3, [pc, #52]	; (80ab0 <Reset_Handler+0xa8>)
   80a7c:	4798      	blx	r3

	/* Branch to main function */
	main();
   80a7e:	4b0d      	ldr	r3, [pc, #52]	; (80ab4 <Reset_Handler+0xac>)
   80a80:	4798      	blx	r3
   80a82:	e7fe      	b.n	80a82 <Reset_Handler+0x7a>
   80a84:	20070000 	.word	0x20070000
   80a88:	00083ff4 	.word	0x00083ff4
   80a8c:	200709a4 	.word	0x200709a4
   80a90:	20070b28 	.word	0x20070b28
   80a94:	200709a4 	.word	0x200709a4
   80a98:	20070004 	.word	0x20070004
   80a9c:	200709a7 	.word	0x200709a7
   80aa0:	200709a0 	.word	0x200709a0
   80aa4:	20070b23 	.word	0x20070b23
   80aa8:	00080000 	.word	0x00080000
   80aac:	e000ed00 	.word	0xe000ed00
   80ab0:	00080f55 	.word	0x00080f55
   80ab4:	00080e55 	.word	0x00080e55

00080ab8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80ab8:	4b3e      	ldr	r3, [pc, #248]	; (80bb4 <SystemCoreClockUpdate+0xfc>)
   80aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80abc:	f003 0303 	and.w	r3, r3, #3
   80ac0:	2b03      	cmp	r3, #3
   80ac2:	d85f      	bhi.n	80b84 <SystemCoreClockUpdate+0xcc>
   80ac4:	e8df f003 	tbb	[pc, r3]
   80ac8:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80acc:	4b3a      	ldr	r3, [pc, #232]	; (80bb8 <SystemCoreClockUpdate+0x100>)
   80ace:	695b      	ldr	r3, [r3, #20]
   80ad0:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80ad4:	bf14      	ite	ne
   80ad6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80ada:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80ade:	4b37      	ldr	r3, [pc, #220]	; (80bbc <SystemCoreClockUpdate+0x104>)
   80ae0:	601a      	str	r2, [r3, #0]
   80ae2:	e04f      	b.n	80b84 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80ae4:	4b33      	ldr	r3, [pc, #204]	; (80bb4 <SystemCoreClockUpdate+0xfc>)
   80ae6:	6a1b      	ldr	r3, [r3, #32]
   80ae8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80aec:	d003      	beq.n	80af6 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80aee:	4a34      	ldr	r2, [pc, #208]	; (80bc0 <SystemCoreClockUpdate+0x108>)
   80af0:	4b32      	ldr	r3, [pc, #200]	; (80bbc <SystemCoreClockUpdate+0x104>)
   80af2:	601a      	str	r2, [r3, #0]
   80af4:	e046      	b.n	80b84 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80af6:	4a33      	ldr	r2, [pc, #204]	; (80bc4 <SystemCoreClockUpdate+0x10c>)
   80af8:	4b30      	ldr	r3, [pc, #192]	; (80bbc <SystemCoreClockUpdate+0x104>)
   80afa:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80afc:	4b2d      	ldr	r3, [pc, #180]	; (80bb4 <SystemCoreClockUpdate+0xfc>)
   80afe:	6a1b      	ldr	r3, [r3, #32]
   80b00:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b04:	2b10      	cmp	r3, #16
   80b06:	d002      	beq.n	80b0e <SystemCoreClockUpdate+0x56>
   80b08:	2b20      	cmp	r3, #32
   80b0a:	d004      	beq.n	80b16 <SystemCoreClockUpdate+0x5e>
   80b0c:	e03a      	b.n	80b84 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80b0e:	4a2e      	ldr	r2, [pc, #184]	; (80bc8 <SystemCoreClockUpdate+0x110>)
   80b10:	4b2a      	ldr	r3, [pc, #168]	; (80bbc <SystemCoreClockUpdate+0x104>)
   80b12:	601a      	str	r2, [r3, #0]
				break;
   80b14:	e036      	b.n	80b84 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80b16:	4a2a      	ldr	r2, [pc, #168]	; (80bc0 <SystemCoreClockUpdate+0x108>)
   80b18:	4b28      	ldr	r3, [pc, #160]	; (80bbc <SystemCoreClockUpdate+0x104>)
   80b1a:	601a      	str	r2, [r3, #0]
				break;
   80b1c:	e032      	b.n	80b84 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80b1e:	4b25      	ldr	r3, [pc, #148]	; (80bb4 <SystemCoreClockUpdate+0xfc>)
   80b20:	6a1b      	ldr	r3, [r3, #32]
   80b22:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80b26:	d003      	beq.n	80b30 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80b28:	4a25      	ldr	r2, [pc, #148]	; (80bc0 <SystemCoreClockUpdate+0x108>)
   80b2a:	4b24      	ldr	r3, [pc, #144]	; (80bbc <SystemCoreClockUpdate+0x104>)
   80b2c:	601a      	str	r2, [r3, #0]
   80b2e:	e012      	b.n	80b56 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80b30:	4a24      	ldr	r2, [pc, #144]	; (80bc4 <SystemCoreClockUpdate+0x10c>)
   80b32:	4b22      	ldr	r3, [pc, #136]	; (80bbc <SystemCoreClockUpdate+0x104>)
   80b34:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80b36:	4b1f      	ldr	r3, [pc, #124]	; (80bb4 <SystemCoreClockUpdate+0xfc>)
   80b38:	6a1b      	ldr	r3, [r3, #32]
   80b3a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b3e:	2b10      	cmp	r3, #16
   80b40:	d002      	beq.n	80b48 <SystemCoreClockUpdate+0x90>
   80b42:	2b20      	cmp	r3, #32
   80b44:	d004      	beq.n	80b50 <SystemCoreClockUpdate+0x98>
   80b46:	e006      	b.n	80b56 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80b48:	4a1f      	ldr	r2, [pc, #124]	; (80bc8 <SystemCoreClockUpdate+0x110>)
   80b4a:	4b1c      	ldr	r3, [pc, #112]	; (80bbc <SystemCoreClockUpdate+0x104>)
   80b4c:	601a      	str	r2, [r3, #0]
				break;
   80b4e:	e002      	b.n	80b56 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80b50:	4a1b      	ldr	r2, [pc, #108]	; (80bc0 <SystemCoreClockUpdate+0x108>)
   80b52:	4b1a      	ldr	r3, [pc, #104]	; (80bbc <SystemCoreClockUpdate+0x104>)
   80b54:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80b56:	4b17      	ldr	r3, [pc, #92]	; (80bb4 <SystemCoreClockUpdate+0xfc>)
   80b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b5a:	f003 0303 	and.w	r3, r3, #3
   80b5e:	2b02      	cmp	r3, #2
   80b60:	d10d      	bne.n	80b7e <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80b62:	4b14      	ldr	r3, [pc, #80]	; (80bb4 <SystemCoreClockUpdate+0xfc>)
   80b64:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80b66:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80b68:	4b14      	ldr	r3, [pc, #80]	; (80bbc <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80b6a:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80b6e:	681a      	ldr	r2, [r3, #0]
   80b70:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80b74:	b2c9      	uxtb	r1, r1
   80b76:	fbb2 f2f1 	udiv	r2, r2, r1
   80b7a:	601a      	str	r2, [r3, #0]
   80b7c:	e002      	b.n	80b84 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80b7e:	4a13      	ldr	r2, [pc, #76]	; (80bcc <SystemCoreClockUpdate+0x114>)
   80b80:	4b0e      	ldr	r3, [pc, #56]	; (80bbc <SystemCoreClockUpdate+0x104>)
   80b82:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80b84:	4b0b      	ldr	r3, [pc, #44]	; (80bb4 <SystemCoreClockUpdate+0xfc>)
   80b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b88:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80b8c:	2b70      	cmp	r3, #112	; 0x70
   80b8e:	d107      	bne.n	80ba0 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80b90:	4b0a      	ldr	r3, [pc, #40]	; (80bbc <SystemCoreClockUpdate+0x104>)
   80b92:	681a      	ldr	r2, [r3, #0]
   80b94:	490e      	ldr	r1, [pc, #56]	; (80bd0 <SystemCoreClockUpdate+0x118>)
   80b96:	fba1 0202 	umull	r0, r2, r1, r2
   80b9a:	0852      	lsrs	r2, r2, #1
   80b9c:	601a      	str	r2, [r3, #0]
   80b9e:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80ba0:	4b04      	ldr	r3, [pc, #16]	; (80bb4 <SystemCoreClockUpdate+0xfc>)
   80ba2:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80ba4:	4b05      	ldr	r3, [pc, #20]	; (80bbc <SystemCoreClockUpdate+0x104>)
   80ba6:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80baa:	681a      	ldr	r2, [r3, #0]
   80bac:	40ca      	lsrs	r2, r1
   80bae:	601a      	str	r2, [r3, #0]
   80bb0:	4770      	bx	lr
   80bb2:	bf00      	nop
   80bb4:	400e0600 	.word	0x400e0600
   80bb8:	400e1a10 	.word	0x400e1a10
   80bbc:	20070130 	.word	0x20070130
   80bc0:	00b71b00 	.word	0x00b71b00
   80bc4:	003d0900 	.word	0x003d0900
   80bc8:	007a1200 	.word	0x007a1200
   80bcc:	0e4e1c00 	.word	0x0e4e1c00
   80bd0:	aaaaaaab 	.word	0xaaaaaaab

00080bd4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80bd4:	4b09      	ldr	r3, [pc, #36]	; (80bfc <_sbrk+0x28>)
   80bd6:	681b      	ldr	r3, [r3, #0]
   80bd8:	b913      	cbnz	r3, 80be0 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80bda:	4a09      	ldr	r2, [pc, #36]	; (80c00 <_sbrk+0x2c>)
   80bdc:	4b07      	ldr	r3, [pc, #28]	; (80bfc <_sbrk+0x28>)
   80bde:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80be0:	4b06      	ldr	r3, [pc, #24]	; (80bfc <_sbrk+0x28>)
   80be2:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80be4:	181a      	adds	r2, r3, r0
   80be6:	4907      	ldr	r1, [pc, #28]	; (80c04 <_sbrk+0x30>)
   80be8:	4291      	cmp	r1, r2
   80bea:	db04      	blt.n	80bf6 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80bec:	4610      	mov	r0, r2
   80bee:	4a03      	ldr	r2, [pc, #12]	; (80bfc <_sbrk+0x28>)
   80bf0:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80bf2:	4618      	mov	r0, r3
   80bf4:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80bf6:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80bfa:	4770      	bx	lr
   80bfc:	20070a30 	.word	0x20070a30
   80c00:	20072b28 	.word	0x20072b28
   80c04:	20087ffc 	.word	0x20087ffc

00080c08 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   80c08:	f04f 30ff 	mov.w	r0, #4294967295
   80c0c:	4770      	bx	lr
   80c0e:	bf00      	nop

00080c10 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   80c10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80c14:	604b      	str	r3, [r1, #4]

	return 0;
}
   80c16:	2000      	movs	r0, #0
   80c18:	4770      	bx	lr
   80c1a:	bf00      	nop

00080c1c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   80c1c:	2001      	movs	r0, #1
   80c1e:	4770      	bx	lr

00080c20 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   80c20:	2000      	movs	r0, #0
   80c22:	4770      	bx	lr

00080c24 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80c24:	b500      	push	{lr}
   80c26:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   80c28:	4811      	ldr	r0, [pc, #68]	; (80c70 <USART0_Handler+0x4c>)
   80c2a:	f10d 0107 	add.w	r1, sp, #7
   80c2e:	2201      	movs	r2, #1
   80c30:	4b10      	ldr	r3, [pc, #64]	; (80c74 <USART0_Handler+0x50>)
   80c32:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   80c34:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80c36:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   80c3a:	2200      	movs	r2, #0
   80c3c:	4b0e      	ldr	r3, [pc, #56]	; (80c78 <USART0_Handler+0x54>)
   80c3e:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   80c40:	4b0e      	ldr	r3, [pc, #56]	; (80c7c <USART0_Handler+0x58>)
   80c42:	781b      	ldrb	r3, [r3, #0]
   80c44:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80c48:	4a0d      	ldr	r2, [pc, #52]	; (80c80 <USART0_Handler+0x5c>)
   80c4a:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80c4c:	2b9b      	cmp	r3, #155	; 0x9b
   80c4e:	d103      	bne.n	80c58 <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   80c50:	2200      	movs	r2, #0
   80c52:	4b0a      	ldr	r3, [pc, #40]	; (80c7c <USART0_Handler+0x58>)
   80c54:	701a      	strb	r2, [r3, #0]
   80c56:	e002      	b.n	80c5e <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   80c58:	3301      	adds	r3, #1
   80c5a:	4a08      	ldr	r2, [pc, #32]	; (80c7c <USART0_Handler+0x58>)
   80c5c:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   80c5e:	2201      	movs	r2, #1
   80c60:	4b05      	ldr	r3, [pc, #20]	; (80c78 <USART0_Handler+0x54>)
   80c62:	701a      	strb	r2, [r3, #0]
   80c64:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   80c68:	b662      	cpsie	i
}
   80c6a:	b003      	add	sp, #12
   80c6c:	f85d fb04 	ldr.w	pc, [sp], #4
   80c70:	40098000 	.word	0x40098000
   80c74:	000801ad 	.word	0x000801ad
   80c78:	2007012c 	.word	0x2007012c
   80c7c:	20070ad0 	.word	0x20070ad0
   80c80:	20070a34 	.word	0x20070a34

00080c84 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80c84:	b5f0      	push	{r4, r5, r6, r7, lr}
   80c86:	b083      	sub	sp, #12
   80c88:	4604      	mov	r4, r0
   80c8a:	460d      	mov	r5, r1
	uint32_t val = 0;
   80c8c:	2300      	movs	r3, #0
   80c8e:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80c90:	4b1f      	ldr	r3, [pc, #124]	; (80d10 <usart_serial_getchar+0x8c>)
   80c92:	4298      	cmp	r0, r3
   80c94:	d107      	bne.n	80ca6 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80c96:	461f      	mov	r7, r3
   80c98:	4e1e      	ldr	r6, [pc, #120]	; (80d14 <usart_serial_getchar+0x90>)
   80c9a:	4638      	mov	r0, r7
   80c9c:	4629      	mov	r1, r5
   80c9e:	47b0      	blx	r6
   80ca0:	2800      	cmp	r0, #0
   80ca2:	d1fa      	bne.n	80c9a <usart_serial_getchar+0x16>
   80ca4:	e019      	b.n	80cda <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80ca6:	4b1c      	ldr	r3, [pc, #112]	; (80d18 <usart_serial_getchar+0x94>)
   80ca8:	4298      	cmp	r0, r3
   80caa:	d109      	bne.n	80cc0 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80cac:	461f      	mov	r7, r3
   80cae:	4e1b      	ldr	r6, [pc, #108]	; (80d1c <usart_serial_getchar+0x98>)
   80cb0:	4638      	mov	r0, r7
   80cb2:	a901      	add	r1, sp, #4
   80cb4:	47b0      	blx	r6
   80cb6:	2800      	cmp	r0, #0
   80cb8:	d1fa      	bne.n	80cb0 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80cba:	9b01      	ldr	r3, [sp, #4]
   80cbc:	702b      	strb	r3, [r5, #0]
   80cbe:	e019      	b.n	80cf4 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80cc0:	4b17      	ldr	r3, [pc, #92]	; (80d20 <usart_serial_getchar+0x9c>)
   80cc2:	4298      	cmp	r0, r3
   80cc4:	d109      	bne.n	80cda <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   80cc6:	461e      	mov	r6, r3
   80cc8:	4c14      	ldr	r4, [pc, #80]	; (80d1c <usart_serial_getchar+0x98>)
   80cca:	4630      	mov	r0, r6
   80ccc:	a901      	add	r1, sp, #4
   80cce:	47a0      	blx	r4
   80cd0:	2800      	cmp	r0, #0
   80cd2:	d1fa      	bne.n	80cca <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80cd4:	9b01      	ldr	r3, [sp, #4]
   80cd6:	702b      	strb	r3, [r5, #0]
   80cd8:	e018      	b.n	80d0c <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80cda:	4b12      	ldr	r3, [pc, #72]	; (80d24 <usart_serial_getchar+0xa0>)
   80cdc:	429c      	cmp	r4, r3
   80cde:	d109      	bne.n	80cf4 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80ce0:	461e      	mov	r6, r3
   80ce2:	4c0e      	ldr	r4, [pc, #56]	; (80d1c <usart_serial_getchar+0x98>)
   80ce4:	4630      	mov	r0, r6
   80ce6:	a901      	add	r1, sp, #4
   80ce8:	47a0      	blx	r4
   80cea:	2800      	cmp	r0, #0
   80cec:	d1fa      	bne.n	80ce4 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80cee:	9b01      	ldr	r3, [sp, #4]
   80cf0:	702b      	strb	r3, [r5, #0]
   80cf2:	e00b      	b.n	80d0c <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80cf4:	4b0c      	ldr	r3, [pc, #48]	; (80d28 <usart_serial_getchar+0xa4>)
   80cf6:	429c      	cmp	r4, r3
   80cf8:	d108      	bne.n	80d0c <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80cfa:	461e      	mov	r6, r3
   80cfc:	4c07      	ldr	r4, [pc, #28]	; (80d1c <usart_serial_getchar+0x98>)
   80cfe:	4630      	mov	r0, r6
   80d00:	a901      	add	r1, sp, #4
   80d02:	47a0      	blx	r4
   80d04:	2800      	cmp	r0, #0
   80d06:	d1fa      	bne.n	80cfe <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80d08:	9b01      	ldr	r3, [sp, #4]
   80d0a:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80d0c:	b003      	add	sp, #12
   80d0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80d10:	400e0800 	.word	0x400e0800
   80d14:	000809c5 	.word	0x000809c5
   80d18:	40098000 	.word	0x40098000
   80d1c:	000809ed 	.word	0x000809ed
   80d20:	4009c000 	.word	0x4009c000
   80d24:	400a0000 	.word	0x400a0000
   80d28:	400a4000 	.word	0x400a4000

00080d2c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80d2c:	b570      	push	{r4, r5, r6, lr}
   80d2e:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80d30:	4b21      	ldr	r3, [pc, #132]	; (80db8 <usart_serial_putchar+0x8c>)
   80d32:	4298      	cmp	r0, r3
   80d34:	d107      	bne.n	80d46 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80d36:	461e      	mov	r6, r3
   80d38:	4d20      	ldr	r5, [pc, #128]	; (80dbc <usart_serial_putchar+0x90>)
   80d3a:	4630      	mov	r0, r6
   80d3c:	4621      	mov	r1, r4
   80d3e:	47a8      	blx	r5
   80d40:	2800      	cmp	r0, #0
   80d42:	d1fa      	bne.n	80d3a <usart_serial_putchar+0xe>
   80d44:	e02b      	b.n	80d9e <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80d46:	4b1e      	ldr	r3, [pc, #120]	; (80dc0 <usart_serial_putchar+0x94>)
   80d48:	4298      	cmp	r0, r3
   80d4a:	d107      	bne.n	80d5c <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80d4c:	461e      	mov	r6, r3
   80d4e:	4d1d      	ldr	r5, [pc, #116]	; (80dc4 <usart_serial_putchar+0x98>)
   80d50:	4630      	mov	r0, r6
   80d52:	4621      	mov	r1, r4
   80d54:	47a8      	blx	r5
   80d56:	2800      	cmp	r0, #0
   80d58:	d1fa      	bne.n	80d50 <usart_serial_putchar+0x24>
   80d5a:	e022      	b.n	80da2 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80d5c:	4b1a      	ldr	r3, [pc, #104]	; (80dc8 <usart_serial_putchar+0x9c>)
   80d5e:	4298      	cmp	r0, r3
   80d60:	d107      	bne.n	80d72 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   80d62:	461e      	mov	r6, r3
   80d64:	4d17      	ldr	r5, [pc, #92]	; (80dc4 <usart_serial_putchar+0x98>)
   80d66:	4630      	mov	r0, r6
   80d68:	4621      	mov	r1, r4
   80d6a:	47a8      	blx	r5
   80d6c:	2800      	cmp	r0, #0
   80d6e:	d1fa      	bne.n	80d66 <usart_serial_putchar+0x3a>
   80d70:	e019      	b.n	80da6 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80d72:	4b16      	ldr	r3, [pc, #88]	; (80dcc <usart_serial_putchar+0xa0>)
   80d74:	4298      	cmp	r0, r3
   80d76:	d107      	bne.n	80d88 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80d78:	461e      	mov	r6, r3
   80d7a:	4d12      	ldr	r5, [pc, #72]	; (80dc4 <usart_serial_putchar+0x98>)
   80d7c:	4630      	mov	r0, r6
   80d7e:	4621      	mov	r1, r4
   80d80:	47a8      	blx	r5
   80d82:	2800      	cmp	r0, #0
   80d84:	d1fa      	bne.n	80d7c <usart_serial_putchar+0x50>
   80d86:	e010      	b.n	80daa <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80d88:	4b11      	ldr	r3, [pc, #68]	; (80dd0 <usart_serial_putchar+0xa4>)
   80d8a:	4298      	cmp	r0, r3
   80d8c:	d10f      	bne.n	80dae <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   80d8e:	461e      	mov	r6, r3
   80d90:	4d0c      	ldr	r5, [pc, #48]	; (80dc4 <usart_serial_putchar+0x98>)
   80d92:	4630      	mov	r0, r6
   80d94:	4621      	mov	r1, r4
   80d96:	47a8      	blx	r5
   80d98:	2800      	cmp	r0, #0
   80d9a:	d1fa      	bne.n	80d92 <usart_serial_putchar+0x66>
   80d9c:	e009      	b.n	80db2 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   80d9e:	2001      	movs	r0, #1
   80da0:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80da2:	2001      	movs	r0, #1
   80da4:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80da6:	2001      	movs	r0, #1
   80da8:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80daa:	2001      	movs	r0, #1
   80dac:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80dae:	2000      	movs	r0, #0
   80db0:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80db2:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80db4:	bd70      	pop	{r4, r5, r6, pc}
   80db6:	bf00      	nop
   80db8:	400e0800 	.word	0x400e0800
   80dbc:	000809b5 	.word	0x000809b5
   80dc0:	40098000 	.word	0x40098000
   80dc4:	000809d9 	.word	0x000809d9
   80dc8:	4009c000 	.word	0x4009c000
   80dcc:	400a0000 	.word	0x400a0000
   80dd0:	400a4000 	.word	0x400a4000

00080dd4 <configure_console>:
#include "conf_board.h"
#include "consoleFunctions.h"

int configure_console(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   80dd4:	b530      	push	{r4, r5, lr}
   80dd6:	b085      	sub	sp, #20
   80dd8:	2008      	movs	r0, #8
   80dda:	4d13      	ldr	r5, [pc, #76]	; (80e28 <configure_console+0x54>)
   80ddc:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80dde:	4c13      	ldr	r4, [pc, #76]	; (80e2c <configure_console+0x58>)
   80de0:	4b13      	ldr	r3, [pc, #76]	; (80e30 <configure_console+0x5c>)
   80de2:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80de4:	4a13      	ldr	r2, [pc, #76]	; (80e34 <configure_console+0x60>)
   80de6:	4b14      	ldr	r3, [pc, #80]	; (80e38 <configure_console+0x64>)
   80de8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80dea:	4a14      	ldr	r2, [pc, #80]	; (80e3c <configure_console+0x68>)
   80dec:	4b14      	ldr	r3, [pc, #80]	; (80e40 <configure_console+0x6c>)
   80dee:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80df0:	4b14      	ldr	r3, [pc, #80]	; (80e44 <configure_console+0x70>)
   80df2:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80df4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80df8:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80dfa:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80dfe:	9303      	str	r3, [sp, #12]
   80e00:	2008      	movs	r0, #8
   80e02:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80e04:	4620      	mov	r0, r4
   80e06:	a901      	add	r1, sp, #4
   80e08:	4b0f      	ldr	r3, [pc, #60]	; (80e48 <configure_console+0x74>)
   80e0a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80e0c:	4d0f      	ldr	r5, [pc, #60]	; (80e4c <configure_console+0x78>)
   80e0e:	682b      	ldr	r3, [r5, #0]
   80e10:	6898      	ldr	r0, [r3, #8]
   80e12:	2100      	movs	r1, #0
   80e14:	4c0e      	ldr	r4, [pc, #56]	; (80e50 <configure_console+0x7c>)
   80e16:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80e18:	682b      	ldr	r3, [r5, #0]
   80e1a:	6858      	ldr	r0, [r3, #4]
   80e1c:	2100      	movs	r1, #0
   80e1e:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	/* printf("Console ready\n"); */
	return 0;
   80e20:	2000      	movs	r0, #0
   80e22:	b005      	add	sp, #20
   80e24:	bd30      	pop	{r4, r5, pc}
   80e26:	bf00      	nop
   80e28:	0008071d 	.word	0x0008071d
   80e2c:	400e0800 	.word	0x400e0800
   80e30:	20070b20 	.word	0x20070b20
   80e34:	00080d2d 	.word	0x00080d2d
   80e38:	20070b1c 	.word	0x20070b1c
   80e3c:	00080c85 	.word	0x00080c85
   80e40:	20070b18 	.word	0x20070b18
   80e44:	0501bd00 	.word	0x0501bd00
   80e48:	0008097d 	.word	0x0008097d
   80e4c:	20070568 	.word	0x20070568
   80e50:	00081061 	.word	0x00081061

00080e54 <main>:
#define TWI_CLK 400000
#define UNO_ADDRESS 0x50
#define DATA_LENGTH 1

int main (void)
{
   80e54:	b530      	push	{r4, r5, lr}
   80e56:	b08f      	sub	sp, #60	; 0x3c
	/* System clock and board initialization */
	sysclk_init();
   80e58:	4b29      	ldr	r3, [pc, #164]	; (80f00 <main+0xac>)
   80e5a:	4798      	blx	r3
	board_init();
   80e5c:	4b29      	ldr	r3, [pc, #164]	; (80f04 <main+0xb0>)
   80e5e:	4798      	blx	r3
	
	configure_console();
   80e60:	4b29      	ldr	r3, [pc, #164]	; (80f08 <main+0xb4>)
   80e62:	4798      	blx	r3
	
	/* Enable TWI peripheral clock */
	pmc_enable_periph_clk(ID_TWI1);
   80e64:	2017      	movs	r0, #23
   80e66:	4b29      	ldr	r3, [pc, #164]	; (80f0c <main+0xb8>)
   80e68:	4798      	blx	r3
	
	/* Enable TWI master mode */
	twi_enable_master_mode(TWI1);
   80e6a:	4c29      	ldr	r4, [pc, #164]	; (80f10 <main+0xbc>)
   80e6c:	4620      	mov	r0, r4
   80e6e:	4b29      	ldr	r3, [pc, #164]	; (80f14 <main+0xc0>)
   80e70:	4798      	blx	r3
	
	/* Configure TWI options */
	twi_options_t p_opt;
	p_opt.master_clk = sysclk_get_peripheral_hz();
   80e72:	4b29      	ldr	r3, [pc, #164]	; (80f18 <main+0xc4>)
   80e74:	930b      	str	r3, [sp, #44]	; 0x2c
	p_opt.speed = TWI_CLK;
   80e76:	4b29      	ldr	r3, [pc, #164]	; (80f1c <main+0xc8>)
   80e78:	930c      	str	r3, [sp, #48]	; 0x30
	
	/* Configure TWI as master*/
	uint32_t status = twi_master_init(TWI1, &p_opt);
   80e7a:	4620      	mov	r0, r4
   80e7c:	a90b      	add	r1, sp, #44	; 0x2c
   80e7e:	4b28      	ldr	r3, [pc, #160]	; (80f20 <main+0xcc>)
   80e80:	4798      	blx	r3
	if (status != TWI_SUCCESS) 
   80e82:	b118      	cbz	r0, 80e8c <main+0x38>
	{
		printf("Failed to initialize master\r\n");
   80e84:	4827      	ldr	r0, [pc, #156]	; (80f24 <main+0xd0>)
   80e86:	4b28      	ldr	r3, [pc, #160]	; (80f28 <main+0xd4>)
   80e88:	4798      	blx	r3
   80e8a:	e002      	b.n	80e92 <main+0x3e>
	}
	else 
	{
		printf("Initialized master\r\n");
   80e8c:	4827      	ldr	r0, [pc, #156]	; (80f2c <main+0xd8>)
   80e8e:	4b26      	ldr	r3, [pc, #152]	; (80f28 <main+0xd4>)
   80e90:	4798      	blx	r3
	}

	static uint8_t tx_buffer[] = "Hello";
	static uint8_t rx_buffer[16] = {0};
	printf("Here : 1\r\n");
   80e92:	4827      	ldr	r0, [pc, #156]	; (80f30 <main+0xdc>)
   80e94:	4c24      	ldr	r4, [pc, #144]	; (80f28 <main+0xd4>)
   80e96:	47a0      	blx	r4
	
	/* Configure packet to be sent */
	twi_packet_t tx_packet;
	tx_packet.chip = 0x50;
   80e98:	2150      	movs	r1, #80	; 0x50
   80e9a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
	tx_packet.addr[0] = 0>>8;
   80e9e:	2300      	movs	r3, #0
   80ea0:	f88d 3018 	strb.w	r3, [sp, #24]
	tx_packet.addr[1] = 0;
   80ea4:	f88d 3019 	strb.w	r3, [sp, #25]
	tx_packet.addr_length = 1;
   80ea8:	2201      	movs	r2, #1
   80eaa:	9207      	str	r2, [sp, #28]
	tx_packet.buffer = (uint8_t*) tx_buffer;
   80eac:	4821      	ldr	r0, [pc, #132]	; (80f34 <main+0xe0>)
   80eae:	9008      	str	r0, [sp, #32]
	tx_packet.length = (sizeof(tx_buffer)/sizeof(uint8_t));
   80eb0:	2006      	movs	r0, #6
   80eb2:	9009      	str	r0, [sp, #36]	; 0x24
	
	/* Configure packet to be received */
	twi_packet_t rx_packet;
	rx_packet.chip = 0x50;
   80eb4:	f88d 1014 	strb.w	r1, [sp, #20]
	rx_packet.addr[0] = 22;
   80eb8:	2116      	movs	r1, #22
   80eba:	f88d 1004 	strb.w	r1, [sp, #4]
	rx_packet.addr[1] = 0;
   80ebe:	f88d 3005 	strb.w	r3, [sp, #5]
	rx_packet.addr[2] = 0;
   80ec2:	f88d 3006 	strb.w	r3, [sp, #6]
	rx_packet.addr_length = 1;
   80ec6:	9202      	str	r2, [sp, #8]
	rx_packet.buffer = (uint8_t*) rx_buffer;
   80ec8:	4b1b      	ldr	r3, [pc, #108]	; (80f38 <main+0xe4>)
   80eca:	9303      	str	r3, [sp, #12]
	rx_packet.length = (30/sizeof(uint8_t));
   80ecc:	231e      	movs	r3, #30
   80ece:	9304      	str	r3, [sp, #16]
	
	printf("Here : 2\r\n");
   80ed0:	481a      	ldr	r0, [pc, #104]	; (80f3c <main+0xe8>)
   80ed2:	47a0      	blx	r4
	
	/* Send data to slave device */
	status = twi_master_write(TWI1, &tx_packet);
   80ed4:	480e      	ldr	r0, [pc, #56]	; (80f10 <main+0xbc>)
   80ed6:	a906      	add	r1, sp, #24
   80ed8:	4b19      	ldr	r3, [pc, #100]	; (80f40 <main+0xec>)
   80eda:	4798      	blx	r3
   80edc:	4605      	mov	r5, r0
	printf("Here : 3\r\n");
   80ede:	4819      	ldr	r0, [pc, #100]	; (80f44 <main+0xf0>)
   80ee0:	47a0      	blx	r4
	if (status != TWI_SUCCESS)
   80ee2:	b10d      	cbz	r5, 80ee8 <main+0x94>
	{
		printf("Failed to send data\r\n");
   80ee4:	4818      	ldr	r0, [pc, #96]	; (80f48 <main+0xf4>)
   80ee6:	47a0      	blx	r4
	}
	
	/* Receive data from slave device */
	status = twi_master_read(TWI1, &rx_packet);
   80ee8:	4809      	ldr	r0, [pc, #36]	; (80f10 <main+0xbc>)
   80eea:	a901      	add	r1, sp, #4
   80eec:	4b17      	ldr	r3, [pc, #92]	; (80f4c <main+0xf8>)
   80eee:	4798      	blx	r3
	if (status == TWI_SUCCESS)
   80ef0:	b100      	cbz	r0, 80ef4 <main+0xa0>
   80ef2:	e003      	b.n	80efc <main+0xa8>
		printf("Received something!");
   80ef4:	4816      	ldr	r0, [pc, #88]	; (80f50 <main+0xfc>)
   80ef6:	4b0c      	ldr	r3, [pc, #48]	; (80f28 <main+0xd4>)
   80ef8:	4798      	blx	r3
   80efa:	e7fa      	b.n	80ef2 <main+0x9e>
   80efc:	e7fe      	b.n	80efc <main+0xa8>
   80efe:	bf00      	nop
   80f00:	00080149 	.word	0x00080149
   80f04:	00080305 	.word	0x00080305
   80f08:	00080dd5 	.word	0x00080dd5
   80f0c:	0008071d 	.word	0x0008071d
   80f10:	40090000 	.word	0x40090000
   80f14:	00080775 	.word	0x00080775
   80f18:	0501bd00 	.word	0x0501bd00
   80f1c:	00061a80 	.word	0x00061a80
   80f20:	000807c9 	.word	0x000807c9
   80f24:	00083ee8 	.word	0x00083ee8
   80f28:	00080fa5 	.word	0x00080fa5
   80f2c:	00083f08 	.word	0x00083f08
   80f30:	00083f20 	.word	0x00083f20
   80f34:	20070134 	.word	0x20070134
   80f38:	20070ad4 	.word	0x20070ad4
   80f3c:	00083f2c 	.word	0x00083f2c
   80f40:	000808dd 	.word	0x000808dd
   80f44:	00083f38 	.word	0x00083f38
   80f48:	00083f44 	.word	0x00083f44
   80f4c:	00080809 	.word	0x00080809
   80f50:	00083f5c 	.word	0x00083f5c

00080f54 <__libc_init_array>:
   80f54:	b570      	push	{r4, r5, r6, lr}
   80f56:	4e0f      	ldr	r6, [pc, #60]	; (80f94 <__libc_init_array+0x40>)
   80f58:	4d0f      	ldr	r5, [pc, #60]	; (80f98 <__libc_init_array+0x44>)
   80f5a:	1b76      	subs	r6, r6, r5
   80f5c:	10b6      	asrs	r6, r6, #2
   80f5e:	d007      	beq.n	80f70 <__libc_init_array+0x1c>
   80f60:	3d04      	subs	r5, #4
   80f62:	2400      	movs	r4, #0
   80f64:	3401      	adds	r4, #1
   80f66:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80f6a:	4798      	blx	r3
   80f6c:	42a6      	cmp	r6, r4
   80f6e:	d1f9      	bne.n	80f64 <__libc_init_array+0x10>
   80f70:	4e0a      	ldr	r6, [pc, #40]	; (80f9c <__libc_init_array+0x48>)
   80f72:	4d0b      	ldr	r5, [pc, #44]	; (80fa0 <__libc_init_array+0x4c>)
   80f74:	f003 f828 	bl	83fc8 <_init>
   80f78:	1b76      	subs	r6, r6, r5
   80f7a:	10b6      	asrs	r6, r6, #2
   80f7c:	d008      	beq.n	80f90 <__libc_init_array+0x3c>
   80f7e:	3d04      	subs	r5, #4
   80f80:	2400      	movs	r4, #0
   80f82:	3401      	adds	r4, #1
   80f84:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80f88:	4798      	blx	r3
   80f8a:	42a6      	cmp	r6, r4
   80f8c:	d1f9      	bne.n	80f82 <__libc_init_array+0x2e>
   80f8e:	bd70      	pop	{r4, r5, r6, pc}
   80f90:	bd70      	pop	{r4, r5, r6, pc}
   80f92:	bf00      	nop
   80f94:	00083fd4 	.word	0x00083fd4
   80f98:	00083fd4 	.word	0x00083fd4
   80f9c:	00083fdc 	.word	0x00083fdc
   80fa0:	00083fd4 	.word	0x00083fd4

00080fa4 <iprintf>:
   80fa4:	b40f      	push	{r0, r1, r2, r3}
   80fa6:	b510      	push	{r4, lr}
   80fa8:	4b07      	ldr	r3, [pc, #28]	; (80fc8 <iprintf+0x24>)
   80faa:	b082      	sub	sp, #8
   80fac:	ac04      	add	r4, sp, #16
   80fae:	f854 2b04 	ldr.w	r2, [r4], #4
   80fb2:	6818      	ldr	r0, [r3, #0]
   80fb4:	4623      	mov	r3, r4
   80fb6:	6881      	ldr	r1, [r0, #8]
   80fb8:	9401      	str	r4, [sp, #4]
   80fba:	f000 f915 	bl	811e8 <_vfiprintf_r>
   80fbe:	b002      	add	sp, #8
   80fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80fc4:	b004      	add	sp, #16
   80fc6:	4770      	bx	lr
   80fc8:	20070568 	.word	0x20070568

00080fcc <memset>:
   80fcc:	b4f0      	push	{r4, r5, r6, r7}
   80fce:	0784      	lsls	r4, r0, #30
   80fd0:	d043      	beq.n	8105a <memset+0x8e>
   80fd2:	1e54      	subs	r4, r2, #1
   80fd4:	2a00      	cmp	r2, #0
   80fd6:	d03e      	beq.n	81056 <memset+0x8a>
   80fd8:	b2cd      	uxtb	r5, r1
   80fda:	4603      	mov	r3, r0
   80fdc:	e003      	b.n	80fe6 <memset+0x1a>
   80fde:	1e62      	subs	r2, r4, #1
   80fe0:	2c00      	cmp	r4, #0
   80fe2:	d038      	beq.n	81056 <memset+0x8a>
   80fe4:	4614      	mov	r4, r2
   80fe6:	f803 5b01 	strb.w	r5, [r3], #1
   80fea:	079a      	lsls	r2, r3, #30
   80fec:	d1f7      	bne.n	80fde <memset+0x12>
   80fee:	2c03      	cmp	r4, #3
   80ff0:	d92a      	bls.n	81048 <memset+0x7c>
   80ff2:	b2cd      	uxtb	r5, r1
   80ff4:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   80ff8:	2c0f      	cmp	r4, #15
   80ffa:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   80ffe:	d915      	bls.n	8102c <memset+0x60>
   81000:	f1a4 0710 	sub.w	r7, r4, #16
   81004:	093f      	lsrs	r7, r7, #4
   81006:	f103 0610 	add.w	r6, r3, #16
   8100a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   8100e:	461a      	mov	r2, r3
   81010:	6015      	str	r5, [r2, #0]
   81012:	6055      	str	r5, [r2, #4]
   81014:	6095      	str	r5, [r2, #8]
   81016:	60d5      	str	r5, [r2, #12]
   81018:	3210      	adds	r2, #16
   8101a:	42b2      	cmp	r2, r6
   8101c:	d1f8      	bne.n	81010 <memset+0x44>
   8101e:	f004 040f 	and.w	r4, r4, #15
   81022:	3701      	adds	r7, #1
   81024:	2c03      	cmp	r4, #3
   81026:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   8102a:	d90d      	bls.n	81048 <memset+0x7c>
   8102c:	461e      	mov	r6, r3
   8102e:	4622      	mov	r2, r4
   81030:	3a04      	subs	r2, #4
   81032:	2a03      	cmp	r2, #3
   81034:	f846 5b04 	str.w	r5, [r6], #4
   81038:	d8fa      	bhi.n	81030 <memset+0x64>
   8103a:	1f22      	subs	r2, r4, #4
   8103c:	f022 0203 	bic.w	r2, r2, #3
   81040:	3204      	adds	r2, #4
   81042:	4413      	add	r3, r2
   81044:	f004 0403 	and.w	r4, r4, #3
   81048:	b12c      	cbz	r4, 81056 <memset+0x8a>
   8104a:	b2c9      	uxtb	r1, r1
   8104c:	441c      	add	r4, r3
   8104e:	f803 1b01 	strb.w	r1, [r3], #1
   81052:	42a3      	cmp	r3, r4
   81054:	d1fb      	bne.n	8104e <memset+0x82>
   81056:	bcf0      	pop	{r4, r5, r6, r7}
   81058:	4770      	bx	lr
   8105a:	4614      	mov	r4, r2
   8105c:	4603      	mov	r3, r0
   8105e:	e7c6      	b.n	80fee <memset+0x22>

00081060 <setbuf>:
   81060:	2900      	cmp	r1, #0
   81062:	bf0c      	ite	eq
   81064:	2202      	moveq	r2, #2
   81066:	2200      	movne	r2, #0
   81068:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8106c:	f000 b800 	b.w	81070 <setvbuf>

00081070 <setvbuf>:
   81070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81074:	4d3c      	ldr	r5, [pc, #240]	; (81168 <setvbuf+0xf8>)
   81076:	4604      	mov	r4, r0
   81078:	682d      	ldr	r5, [r5, #0]
   8107a:	4688      	mov	r8, r1
   8107c:	4616      	mov	r6, r2
   8107e:	461f      	mov	r7, r3
   81080:	b115      	cbz	r5, 81088 <setvbuf+0x18>
   81082:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81084:	2b00      	cmp	r3, #0
   81086:	d04f      	beq.n	81128 <setvbuf+0xb8>
   81088:	2e02      	cmp	r6, #2
   8108a:	d830      	bhi.n	810ee <setvbuf+0x7e>
   8108c:	2f00      	cmp	r7, #0
   8108e:	db2e      	blt.n	810ee <setvbuf+0x7e>
   81090:	4628      	mov	r0, r5
   81092:	4621      	mov	r1, r4
   81094:	f001 f826 	bl	820e4 <_fflush_r>
   81098:	89a3      	ldrh	r3, [r4, #12]
   8109a:	2200      	movs	r2, #0
   8109c:	6062      	str	r2, [r4, #4]
   8109e:	61a2      	str	r2, [r4, #24]
   810a0:	061a      	lsls	r2, r3, #24
   810a2:	d428      	bmi.n	810f6 <setvbuf+0x86>
   810a4:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   810a8:	b29b      	uxth	r3, r3
   810aa:	2e02      	cmp	r6, #2
   810ac:	81a3      	strh	r3, [r4, #12]
   810ae:	d02d      	beq.n	8110c <setvbuf+0x9c>
   810b0:	f1b8 0f00 	cmp.w	r8, #0
   810b4:	d03c      	beq.n	81130 <setvbuf+0xc0>
   810b6:	2e01      	cmp	r6, #1
   810b8:	d013      	beq.n	810e2 <setvbuf+0x72>
   810ba:	b29b      	uxth	r3, r3
   810bc:	f003 0008 	and.w	r0, r3, #8
   810c0:	4a2a      	ldr	r2, [pc, #168]	; (8116c <setvbuf+0xfc>)
   810c2:	b280      	uxth	r0, r0
   810c4:	63ea      	str	r2, [r5, #60]	; 0x3c
   810c6:	f8c4 8000 	str.w	r8, [r4]
   810ca:	f8c4 8010 	str.w	r8, [r4, #16]
   810ce:	6167      	str	r7, [r4, #20]
   810d0:	b178      	cbz	r0, 810f2 <setvbuf+0x82>
   810d2:	f013 0f03 	tst.w	r3, #3
   810d6:	bf18      	it	ne
   810d8:	2700      	movne	r7, #0
   810da:	60a7      	str	r7, [r4, #8]
   810dc:	2000      	movs	r0, #0
   810de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   810e2:	f043 0301 	orr.w	r3, r3, #1
   810e6:	427a      	negs	r2, r7
   810e8:	81a3      	strh	r3, [r4, #12]
   810ea:	61a2      	str	r2, [r4, #24]
   810ec:	e7e5      	b.n	810ba <setvbuf+0x4a>
   810ee:	f04f 30ff 	mov.w	r0, #4294967295
   810f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   810f6:	4628      	mov	r0, r5
   810f8:	6921      	ldr	r1, [r4, #16]
   810fa:	f001 f953 	bl	823a4 <_free_r>
   810fe:	89a3      	ldrh	r3, [r4, #12]
   81100:	2e02      	cmp	r6, #2
   81102:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81106:	b29b      	uxth	r3, r3
   81108:	81a3      	strh	r3, [r4, #12]
   8110a:	d1d1      	bne.n	810b0 <setvbuf+0x40>
   8110c:	2000      	movs	r0, #0
   8110e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81112:	f043 0302 	orr.w	r3, r3, #2
   81116:	2500      	movs	r5, #0
   81118:	2101      	movs	r1, #1
   8111a:	81a3      	strh	r3, [r4, #12]
   8111c:	60a5      	str	r5, [r4, #8]
   8111e:	6022      	str	r2, [r4, #0]
   81120:	6122      	str	r2, [r4, #16]
   81122:	6161      	str	r1, [r4, #20]
   81124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81128:	4628      	mov	r0, r5
   8112a:	f000 fff7 	bl	8211c <__sinit>
   8112e:	e7ab      	b.n	81088 <setvbuf+0x18>
   81130:	2f00      	cmp	r7, #0
   81132:	bf08      	it	eq
   81134:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   81138:	4638      	mov	r0, r7
   8113a:	f001 fc29 	bl	82990 <malloc>
   8113e:	4680      	mov	r8, r0
   81140:	b128      	cbz	r0, 8114e <setvbuf+0xde>
   81142:	89a3      	ldrh	r3, [r4, #12]
   81144:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81148:	b29b      	uxth	r3, r3
   8114a:	81a3      	strh	r3, [r4, #12]
   8114c:	e7b3      	b.n	810b6 <setvbuf+0x46>
   8114e:	f44f 6080 	mov.w	r0, #1024	; 0x400
   81152:	f001 fc1d 	bl	82990 <malloc>
   81156:	4680      	mov	r8, r0
   81158:	b918      	cbnz	r0, 81162 <setvbuf+0xf2>
   8115a:	89a3      	ldrh	r3, [r4, #12]
   8115c:	f04f 30ff 	mov.w	r0, #4294967295
   81160:	e7d5      	b.n	8110e <setvbuf+0x9e>
   81162:	f44f 6780 	mov.w	r7, #1024	; 0x400
   81166:	e7ec      	b.n	81142 <setvbuf+0xd2>
   81168:	20070568 	.word	0x20070568
   8116c:	00082111 	.word	0x00082111

00081170 <__sprint_r.part.0>:
   81170:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81172:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81176:	049c      	lsls	r4, r3, #18
   81178:	460e      	mov	r6, r1
   8117a:	4680      	mov	r8, r0
   8117c:	4691      	mov	r9, r2
   8117e:	d52a      	bpl.n	811d6 <__sprint_r.part.0+0x66>
   81180:	6893      	ldr	r3, [r2, #8]
   81182:	6812      	ldr	r2, [r2, #0]
   81184:	f102 0a08 	add.w	sl, r2, #8
   81188:	b31b      	cbz	r3, 811d2 <__sprint_r.part.0+0x62>
   8118a:	e91a 00a0 	ldmdb	sl, {r5, r7}
   8118e:	08bf      	lsrs	r7, r7, #2
   81190:	d017      	beq.n	811c2 <__sprint_r.part.0+0x52>
   81192:	3d04      	subs	r5, #4
   81194:	2400      	movs	r4, #0
   81196:	e001      	b.n	8119c <__sprint_r.part.0+0x2c>
   81198:	42a7      	cmp	r7, r4
   8119a:	d010      	beq.n	811be <__sprint_r.part.0+0x4e>
   8119c:	4640      	mov	r0, r8
   8119e:	f855 1f04 	ldr.w	r1, [r5, #4]!
   811a2:	4632      	mov	r2, r6
   811a4:	f001 f850 	bl	82248 <_fputwc_r>
   811a8:	1c43      	adds	r3, r0, #1
   811aa:	f104 0401 	add.w	r4, r4, #1
   811ae:	d1f3      	bne.n	81198 <__sprint_r.part.0+0x28>
   811b0:	2300      	movs	r3, #0
   811b2:	f8c9 3008 	str.w	r3, [r9, #8]
   811b6:	f8c9 3004 	str.w	r3, [r9, #4]
   811ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   811be:	f8d9 3008 	ldr.w	r3, [r9, #8]
   811c2:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   811c6:	f8c9 3008 	str.w	r3, [r9, #8]
   811ca:	f10a 0a08 	add.w	sl, sl, #8
   811ce:	2b00      	cmp	r3, #0
   811d0:	d1db      	bne.n	8118a <__sprint_r.part.0+0x1a>
   811d2:	2000      	movs	r0, #0
   811d4:	e7ec      	b.n	811b0 <__sprint_r.part.0+0x40>
   811d6:	f001 f9b1 	bl	8253c <__sfvwrite_r>
   811da:	2300      	movs	r3, #0
   811dc:	f8c9 3008 	str.w	r3, [r9, #8]
   811e0:	f8c9 3004 	str.w	r3, [r9, #4]
   811e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000811e8 <_vfiprintf_r>:
   811e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   811ec:	b0b1      	sub	sp, #196	; 0xc4
   811ee:	461c      	mov	r4, r3
   811f0:	9102      	str	r1, [sp, #8]
   811f2:	4690      	mov	r8, r2
   811f4:	9308      	str	r3, [sp, #32]
   811f6:	9006      	str	r0, [sp, #24]
   811f8:	b118      	cbz	r0, 81202 <_vfiprintf_r+0x1a>
   811fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
   811fc:	2b00      	cmp	r3, #0
   811fe:	f000 80e8 	beq.w	813d2 <_vfiprintf_r+0x1ea>
   81202:	9d02      	ldr	r5, [sp, #8]
   81204:	89ab      	ldrh	r3, [r5, #12]
   81206:	b29a      	uxth	r2, r3
   81208:	0490      	lsls	r0, r2, #18
   8120a:	d407      	bmi.n	8121c <_vfiprintf_r+0x34>
   8120c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   8120e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   81212:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   81216:	81ab      	strh	r3, [r5, #12]
   81218:	b29a      	uxth	r2, r3
   8121a:	6669      	str	r1, [r5, #100]	; 0x64
   8121c:	0711      	lsls	r1, r2, #28
   8121e:	f140 80b7 	bpl.w	81390 <_vfiprintf_r+0x1a8>
   81222:	f8dd b008 	ldr.w	fp, [sp, #8]
   81226:	f8db 3010 	ldr.w	r3, [fp, #16]
   8122a:	2b00      	cmp	r3, #0
   8122c:	f000 80b0 	beq.w	81390 <_vfiprintf_r+0x1a8>
   81230:	f002 021a 	and.w	r2, r2, #26
   81234:	2a0a      	cmp	r2, #10
   81236:	f000 80b7 	beq.w	813a8 <_vfiprintf_r+0x1c0>
   8123a:	2300      	movs	r3, #0
   8123c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   81240:	930a      	str	r3, [sp, #40]	; 0x28
   81242:	9315      	str	r3, [sp, #84]	; 0x54
   81244:	9314      	str	r3, [sp, #80]	; 0x50
   81246:	9309      	str	r3, [sp, #36]	; 0x24
   81248:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   8124c:	464e      	mov	r6, r9
   8124e:	f898 3000 	ldrb.w	r3, [r8]
   81252:	2b00      	cmp	r3, #0
   81254:	f000 84c8 	beq.w	81be8 <_vfiprintf_r+0xa00>
   81258:	2b25      	cmp	r3, #37	; 0x25
   8125a:	f000 84c5 	beq.w	81be8 <_vfiprintf_r+0xa00>
   8125e:	f108 0201 	add.w	r2, r8, #1
   81262:	e001      	b.n	81268 <_vfiprintf_r+0x80>
   81264:	2b25      	cmp	r3, #37	; 0x25
   81266:	d004      	beq.n	81272 <_vfiprintf_r+0x8a>
   81268:	7813      	ldrb	r3, [r2, #0]
   8126a:	4614      	mov	r4, r2
   8126c:	3201      	adds	r2, #1
   8126e:	2b00      	cmp	r3, #0
   81270:	d1f8      	bne.n	81264 <_vfiprintf_r+0x7c>
   81272:	ebc8 0504 	rsb	r5, r8, r4
   81276:	b195      	cbz	r5, 8129e <_vfiprintf_r+0xb6>
   81278:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8127a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8127c:	3301      	adds	r3, #1
   8127e:	442a      	add	r2, r5
   81280:	2b07      	cmp	r3, #7
   81282:	f8c6 8000 	str.w	r8, [r6]
   81286:	6075      	str	r5, [r6, #4]
   81288:	9215      	str	r2, [sp, #84]	; 0x54
   8128a:	9314      	str	r3, [sp, #80]	; 0x50
   8128c:	dd7b      	ble.n	81386 <_vfiprintf_r+0x19e>
   8128e:	2a00      	cmp	r2, #0
   81290:	f040 84d5 	bne.w	81c3e <_vfiprintf_r+0xa56>
   81294:	9809      	ldr	r0, [sp, #36]	; 0x24
   81296:	9214      	str	r2, [sp, #80]	; 0x50
   81298:	4428      	add	r0, r5
   8129a:	464e      	mov	r6, r9
   8129c:	9009      	str	r0, [sp, #36]	; 0x24
   8129e:	7823      	ldrb	r3, [r4, #0]
   812a0:	2b00      	cmp	r3, #0
   812a2:	f000 83ed 	beq.w	81a80 <_vfiprintf_r+0x898>
   812a6:	2100      	movs	r1, #0
   812a8:	f04f 0200 	mov.w	r2, #0
   812ac:	f04f 3cff 	mov.w	ip, #4294967295
   812b0:	7863      	ldrb	r3, [r4, #1]
   812b2:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   812b6:	9104      	str	r1, [sp, #16]
   812b8:	468a      	mov	sl, r1
   812ba:	f104 0801 	add.w	r8, r4, #1
   812be:	4608      	mov	r0, r1
   812c0:	4665      	mov	r5, ip
   812c2:	f108 0801 	add.w	r8, r8, #1
   812c6:	f1a3 0220 	sub.w	r2, r3, #32
   812ca:	2a58      	cmp	r2, #88	; 0x58
   812cc:	f200 82d9 	bhi.w	81882 <_vfiprintf_r+0x69a>
   812d0:	e8df f012 	tbh	[pc, r2, lsl #1]
   812d4:	02d702cb 	.word	0x02d702cb
   812d8:	02d202d7 	.word	0x02d202d7
   812dc:	02d702d7 	.word	0x02d702d7
   812e0:	02d702d7 	.word	0x02d702d7
   812e4:	02d702d7 	.word	0x02d702d7
   812e8:	028f0282 	.word	0x028f0282
   812ec:	008402d7 	.word	0x008402d7
   812f0:	02d70293 	.word	0x02d70293
   812f4:	0196012b 	.word	0x0196012b
   812f8:	01960196 	.word	0x01960196
   812fc:	01960196 	.word	0x01960196
   81300:	01960196 	.word	0x01960196
   81304:	01960196 	.word	0x01960196
   81308:	02d702d7 	.word	0x02d702d7
   8130c:	02d702d7 	.word	0x02d702d7
   81310:	02d702d7 	.word	0x02d702d7
   81314:	02d702d7 	.word	0x02d702d7
   81318:	02d702d7 	.word	0x02d702d7
   8131c:	02d70130 	.word	0x02d70130
   81320:	02d702d7 	.word	0x02d702d7
   81324:	02d702d7 	.word	0x02d702d7
   81328:	02d702d7 	.word	0x02d702d7
   8132c:	02d702d7 	.word	0x02d702d7
   81330:	017b02d7 	.word	0x017b02d7
   81334:	02d702d7 	.word	0x02d702d7
   81338:	02d702d7 	.word	0x02d702d7
   8133c:	01a402d7 	.word	0x01a402d7
   81340:	02d702d7 	.word	0x02d702d7
   81344:	02d701bf 	.word	0x02d701bf
   81348:	02d702d7 	.word	0x02d702d7
   8134c:	02d702d7 	.word	0x02d702d7
   81350:	02d702d7 	.word	0x02d702d7
   81354:	02d702d7 	.word	0x02d702d7
   81358:	01e402d7 	.word	0x01e402d7
   8135c:	02d701fa 	.word	0x02d701fa
   81360:	02d702d7 	.word	0x02d702d7
   81364:	01fa0216 	.word	0x01fa0216
   81368:	02d702d7 	.word	0x02d702d7
   8136c:	02d7021b 	.word	0x02d7021b
   81370:	00890228 	.word	0x00890228
   81374:	027d0266 	.word	0x027d0266
   81378:	023a02d7 	.word	0x023a02d7
   8137c:	011902d7 	.word	0x011902d7
   81380:	02d702d7 	.word	0x02d702d7
   81384:	02af      	.short	0x02af
   81386:	3608      	adds	r6, #8
   81388:	9809      	ldr	r0, [sp, #36]	; 0x24
   8138a:	4428      	add	r0, r5
   8138c:	9009      	str	r0, [sp, #36]	; 0x24
   8138e:	e786      	b.n	8129e <_vfiprintf_r+0xb6>
   81390:	9806      	ldr	r0, [sp, #24]
   81392:	9902      	ldr	r1, [sp, #8]
   81394:	f000 fd90 	bl	81eb8 <__swsetup_r>
   81398:	b9b0      	cbnz	r0, 813c8 <_vfiprintf_r+0x1e0>
   8139a:	9d02      	ldr	r5, [sp, #8]
   8139c:	89aa      	ldrh	r2, [r5, #12]
   8139e:	f002 021a 	and.w	r2, r2, #26
   813a2:	2a0a      	cmp	r2, #10
   813a4:	f47f af49 	bne.w	8123a <_vfiprintf_r+0x52>
   813a8:	f8dd b008 	ldr.w	fp, [sp, #8]
   813ac:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   813b0:	2b00      	cmp	r3, #0
   813b2:	f6ff af42 	blt.w	8123a <_vfiprintf_r+0x52>
   813b6:	9806      	ldr	r0, [sp, #24]
   813b8:	4659      	mov	r1, fp
   813ba:	4642      	mov	r2, r8
   813bc:	4623      	mov	r3, r4
   813be:	f000 fd3d 	bl	81e3c <__sbprintf>
   813c2:	b031      	add	sp, #196	; 0xc4
   813c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   813c8:	f04f 30ff 	mov.w	r0, #4294967295
   813cc:	b031      	add	sp, #196	; 0xc4
   813ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   813d2:	f000 fea3 	bl	8211c <__sinit>
   813d6:	e714      	b.n	81202 <_vfiprintf_r+0x1a>
   813d8:	4240      	negs	r0, r0
   813da:	9308      	str	r3, [sp, #32]
   813dc:	f04a 0a04 	orr.w	sl, sl, #4
   813e0:	f898 3000 	ldrb.w	r3, [r8]
   813e4:	e76d      	b.n	812c2 <_vfiprintf_r+0xda>
   813e6:	f01a 0320 	ands.w	r3, sl, #32
   813ea:	9004      	str	r0, [sp, #16]
   813ec:	46ac      	mov	ip, r5
   813ee:	f000 80f4 	beq.w	815da <_vfiprintf_r+0x3f2>
   813f2:	f8dd b020 	ldr.w	fp, [sp, #32]
   813f6:	f10b 0307 	add.w	r3, fp, #7
   813fa:	f023 0307 	bic.w	r3, r3, #7
   813fe:	f103 0408 	add.w	r4, r3, #8
   81402:	9408      	str	r4, [sp, #32]
   81404:	e9d3 4500 	ldrd	r4, r5, [r3]
   81408:	2300      	movs	r3, #0
   8140a:	f04f 0000 	mov.w	r0, #0
   8140e:	2100      	movs	r1, #0
   81410:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   81414:	f8cd c014 	str.w	ip, [sp, #20]
   81418:	9107      	str	r1, [sp, #28]
   8141a:	f1bc 0f00 	cmp.w	ip, #0
   8141e:	bfa8      	it	ge
   81420:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81424:	ea54 0205 	orrs.w	r2, r4, r5
   81428:	f040 80ad 	bne.w	81586 <_vfiprintf_r+0x39e>
   8142c:	f1bc 0f00 	cmp.w	ip, #0
   81430:	f040 80a9 	bne.w	81586 <_vfiprintf_r+0x39e>
   81434:	2b00      	cmp	r3, #0
   81436:	f040 83c0 	bne.w	81bba <_vfiprintf_r+0x9d2>
   8143a:	f01a 0f01 	tst.w	sl, #1
   8143e:	f000 83bc 	beq.w	81bba <_vfiprintf_r+0x9d2>
   81442:	2330      	movs	r3, #48	; 0x30
   81444:	af30      	add	r7, sp, #192	; 0xc0
   81446:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8144a:	ebc7 0409 	rsb	r4, r7, r9
   8144e:	9405      	str	r4, [sp, #20]
   81450:	f8dd b014 	ldr.w	fp, [sp, #20]
   81454:	9c07      	ldr	r4, [sp, #28]
   81456:	45e3      	cmp	fp, ip
   81458:	bfb8      	it	lt
   8145a:	46e3      	movlt	fp, ip
   8145c:	f8cd b00c 	str.w	fp, [sp, #12]
   81460:	b11c      	cbz	r4, 8146a <_vfiprintf_r+0x282>
   81462:	f10b 0b01 	add.w	fp, fp, #1
   81466:	f8cd b00c 	str.w	fp, [sp, #12]
   8146a:	f01a 0502 	ands.w	r5, sl, #2
   8146e:	9507      	str	r5, [sp, #28]
   81470:	d005      	beq.n	8147e <_vfiprintf_r+0x296>
   81472:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81476:	f10b 0b02 	add.w	fp, fp, #2
   8147a:	f8cd b00c 	str.w	fp, [sp, #12]
   8147e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   81482:	930b      	str	r3, [sp, #44]	; 0x2c
   81484:	f040 821b 	bne.w	818be <_vfiprintf_r+0x6d6>
   81488:	9d04      	ldr	r5, [sp, #16]
   8148a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8148e:	ebcb 0405 	rsb	r4, fp, r5
   81492:	2c00      	cmp	r4, #0
   81494:	f340 8213 	ble.w	818be <_vfiprintf_r+0x6d6>
   81498:	2c10      	cmp	r4, #16
   8149a:	f340 8489 	ble.w	81db0 <_vfiprintf_r+0xbc8>
   8149e:	4dbe      	ldr	r5, [pc, #760]	; (81798 <_vfiprintf_r+0x5b0>)
   814a0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   814a2:	462b      	mov	r3, r5
   814a4:	9814      	ldr	r0, [sp, #80]	; 0x50
   814a6:	4625      	mov	r5, r4
   814a8:	f04f 0b10 	mov.w	fp, #16
   814ac:	4664      	mov	r4, ip
   814ae:	46b4      	mov	ip, r6
   814b0:	461e      	mov	r6, r3
   814b2:	e006      	b.n	814c2 <_vfiprintf_r+0x2da>
   814b4:	1c83      	adds	r3, r0, #2
   814b6:	f10c 0c08 	add.w	ip, ip, #8
   814ba:	4608      	mov	r0, r1
   814bc:	3d10      	subs	r5, #16
   814be:	2d10      	cmp	r5, #16
   814c0:	dd11      	ble.n	814e6 <_vfiprintf_r+0x2fe>
   814c2:	1c41      	adds	r1, r0, #1
   814c4:	3210      	adds	r2, #16
   814c6:	2907      	cmp	r1, #7
   814c8:	9215      	str	r2, [sp, #84]	; 0x54
   814ca:	e88c 0840 	stmia.w	ip, {r6, fp}
   814ce:	9114      	str	r1, [sp, #80]	; 0x50
   814d0:	ddf0      	ble.n	814b4 <_vfiprintf_r+0x2cc>
   814d2:	2a00      	cmp	r2, #0
   814d4:	f040 81e6 	bne.w	818a4 <_vfiprintf_r+0x6bc>
   814d8:	3d10      	subs	r5, #16
   814da:	2d10      	cmp	r5, #16
   814dc:	f04f 0301 	mov.w	r3, #1
   814e0:	4610      	mov	r0, r2
   814e2:	46cc      	mov	ip, r9
   814e4:	dced      	bgt.n	814c2 <_vfiprintf_r+0x2da>
   814e6:	4631      	mov	r1, r6
   814e8:	4666      	mov	r6, ip
   814ea:	46a4      	mov	ip, r4
   814ec:	462c      	mov	r4, r5
   814ee:	460d      	mov	r5, r1
   814f0:	4422      	add	r2, r4
   814f2:	2b07      	cmp	r3, #7
   814f4:	9215      	str	r2, [sp, #84]	; 0x54
   814f6:	6035      	str	r5, [r6, #0]
   814f8:	6074      	str	r4, [r6, #4]
   814fa:	9314      	str	r3, [sp, #80]	; 0x50
   814fc:	f300 836d 	bgt.w	81bda <_vfiprintf_r+0x9f2>
   81500:	3608      	adds	r6, #8
   81502:	1c59      	adds	r1, r3, #1
   81504:	e1de      	b.n	818c4 <_vfiprintf_r+0x6dc>
   81506:	f01a 0f20 	tst.w	sl, #32
   8150a:	9004      	str	r0, [sp, #16]
   8150c:	46ac      	mov	ip, r5
   8150e:	f000 808d 	beq.w	8162c <_vfiprintf_r+0x444>
   81512:	9d08      	ldr	r5, [sp, #32]
   81514:	1deb      	adds	r3, r5, #7
   81516:	f023 0307 	bic.w	r3, r3, #7
   8151a:	f103 0b08 	add.w	fp, r3, #8
   8151e:	e9d3 4500 	ldrd	r4, r5, [r3]
   81522:	f8cd b020 	str.w	fp, [sp, #32]
   81526:	2301      	movs	r3, #1
   81528:	e76f      	b.n	8140a <_vfiprintf_r+0x222>
   8152a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8152e:	f898 3000 	ldrb.w	r3, [r8]
   81532:	e6c6      	b.n	812c2 <_vfiprintf_r+0xda>
   81534:	f04a 0a10 	orr.w	sl, sl, #16
   81538:	f01a 0f20 	tst.w	sl, #32
   8153c:	9004      	str	r0, [sp, #16]
   8153e:	46ac      	mov	ip, r5
   81540:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81544:	f000 80c8 	beq.w	816d8 <_vfiprintf_r+0x4f0>
   81548:	9c08      	ldr	r4, [sp, #32]
   8154a:	1de1      	adds	r1, r4, #7
   8154c:	f021 0107 	bic.w	r1, r1, #7
   81550:	e9d1 2300 	ldrd	r2, r3, [r1]
   81554:	3108      	adds	r1, #8
   81556:	9108      	str	r1, [sp, #32]
   81558:	4614      	mov	r4, r2
   8155a:	461d      	mov	r5, r3
   8155c:	2a00      	cmp	r2, #0
   8155e:	f173 0b00 	sbcs.w	fp, r3, #0
   81562:	f2c0 83ce 	blt.w	81d02 <_vfiprintf_r+0xb1a>
   81566:	f1bc 0f00 	cmp.w	ip, #0
   8156a:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8156e:	bfa8      	it	ge
   81570:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   81574:	ea54 0205 	orrs.w	r2, r4, r5
   81578:	9007      	str	r0, [sp, #28]
   8157a:	f8cd c014 	str.w	ip, [sp, #20]
   8157e:	f04f 0301 	mov.w	r3, #1
   81582:	f43f af53 	beq.w	8142c <_vfiprintf_r+0x244>
   81586:	2b01      	cmp	r3, #1
   81588:	f000 8319 	beq.w	81bbe <_vfiprintf_r+0x9d6>
   8158c:	2b02      	cmp	r3, #2
   8158e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   81592:	f040 824c 	bne.w	81a2e <_vfiprintf_r+0x846>
   81596:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   8159a:	4619      	mov	r1, r3
   8159c:	f004 000f 	and.w	r0, r4, #15
   815a0:	0922      	lsrs	r2, r4, #4
   815a2:	f81b 0000 	ldrb.w	r0, [fp, r0]
   815a6:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   815aa:	092b      	lsrs	r3, r5, #4
   815ac:	7008      	strb	r0, [r1, #0]
   815ae:	ea52 0003 	orrs.w	r0, r2, r3
   815b2:	460f      	mov	r7, r1
   815b4:	4614      	mov	r4, r2
   815b6:	461d      	mov	r5, r3
   815b8:	f101 31ff 	add.w	r1, r1, #4294967295
   815bc:	d1ee      	bne.n	8159c <_vfiprintf_r+0x3b4>
   815be:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   815c2:	ebc7 0309 	rsb	r3, r7, r9
   815c6:	9305      	str	r3, [sp, #20]
   815c8:	e742      	b.n	81450 <_vfiprintf_r+0x268>
   815ca:	f04a 0a10 	orr.w	sl, sl, #16
   815ce:	f01a 0320 	ands.w	r3, sl, #32
   815d2:	9004      	str	r0, [sp, #16]
   815d4:	46ac      	mov	ip, r5
   815d6:	f47f af0c 	bne.w	813f2 <_vfiprintf_r+0x20a>
   815da:	f01a 0210 	ands.w	r2, sl, #16
   815de:	f040 8311 	bne.w	81c04 <_vfiprintf_r+0xa1c>
   815e2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   815e6:	f000 830d 	beq.w	81c04 <_vfiprintf_r+0xa1c>
   815ea:	f8dd b020 	ldr.w	fp, [sp, #32]
   815ee:	4613      	mov	r3, r2
   815f0:	f8bb 4000 	ldrh.w	r4, [fp]
   815f4:	f10b 0b04 	add.w	fp, fp, #4
   815f8:	2500      	movs	r5, #0
   815fa:	f8cd b020 	str.w	fp, [sp, #32]
   815fe:	e704      	b.n	8140a <_vfiprintf_r+0x222>
   81600:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81604:	2000      	movs	r0, #0
   81606:	f818 3b01 	ldrb.w	r3, [r8], #1
   8160a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8160e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   81612:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81616:	2a09      	cmp	r2, #9
   81618:	d9f5      	bls.n	81606 <_vfiprintf_r+0x41e>
   8161a:	e654      	b.n	812c6 <_vfiprintf_r+0xde>
   8161c:	f04a 0a10 	orr.w	sl, sl, #16
   81620:	f01a 0f20 	tst.w	sl, #32
   81624:	9004      	str	r0, [sp, #16]
   81626:	46ac      	mov	ip, r5
   81628:	f47f af73 	bne.w	81512 <_vfiprintf_r+0x32a>
   8162c:	f01a 0f10 	tst.w	sl, #16
   81630:	f040 82ef 	bne.w	81c12 <_vfiprintf_r+0xa2a>
   81634:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81638:	f000 82eb 	beq.w	81c12 <_vfiprintf_r+0xa2a>
   8163c:	f8dd b020 	ldr.w	fp, [sp, #32]
   81640:	2500      	movs	r5, #0
   81642:	f8bb 4000 	ldrh.w	r4, [fp]
   81646:	f10b 0b04 	add.w	fp, fp, #4
   8164a:	2301      	movs	r3, #1
   8164c:	f8cd b020 	str.w	fp, [sp, #32]
   81650:	e6db      	b.n	8140a <_vfiprintf_r+0x222>
   81652:	46ac      	mov	ip, r5
   81654:	4d51      	ldr	r5, [pc, #324]	; (8179c <_vfiprintf_r+0x5b4>)
   81656:	f01a 0f20 	tst.w	sl, #32
   8165a:	9004      	str	r0, [sp, #16]
   8165c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81660:	950a      	str	r5, [sp, #40]	; 0x28
   81662:	f000 80f0 	beq.w	81846 <_vfiprintf_r+0x65e>
   81666:	9d08      	ldr	r5, [sp, #32]
   81668:	1dea      	adds	r2, r5, #7
   8166a:	f022 0207 	bic.w	r2, r2, #7
   8166e:	f102 0b08 	add.w	fp, r2, #8
   81672:	f8cd b020 	str.w	fp, [sp, #32]
   81676:	e9d2 4500 	ldrd	r4, r5, [r2]
   8167a:	f01a 0f01 	tst.w	sl, #1
   8167e:	f000 82aa 	beq.w	81bd6 <_vfiprintf_r+0x9ee>
   81682:	ea54 0b05 	orrs.w	fp, r4, r5
   81686:	f000 82a6 	beq.w	81bd6 <_vfiprintf_r+0x9ee>
   8168a:	2230      	movs	r2, #48	; 0x30
   8168c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   81690:	f04a 0a02 	orr.w	sl, sl, #2
   81694:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   81698:	2302      	movs	r3, #2
   8169a:	e6b6      	b.n	8140a <_vfiprintf_r+0x222>
   8169c:	9b08      	ldr	r3, [sp, #32]
   8169e:	f8dd b020 	ldr.w	fp, [sp, #32]
   816a2:	681b      	ldr	r3, [r3, #0]
   816a4:	2401      	movs	r4, #1
   816a6:	f04f 0500 	mov.w	r5, #0
   816aa:	f10b 0b04 	add.w	fp, fp, #4
   816ae:	9004      	str	r0, [sp, #16]
   816b0:	9403      	str	r4, [sp, #12]
   816b2:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   816b6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   816ba:	f8cd b020 	str.w	fp, [sp, #32]
   816be:	9405      	str	r4, [sp, #20]
   816c0:	af16      	add	r7, sp, #88	; 0x58
   816c2:	f04f 0c00 	mov.w	ip, #0
   816c6:	e6d0      	b.n	8146a <_vfiprintf_r+0x282>
   816c8:	f01a 0f20 	tst.w	sl, #32
   816cc:	9004      	str	r0, [sp, #16]
   816ce:	46ac      	mov	ip, r5
   816d0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   816d4:	f47f af38 	bne.w	81548 <_vfiprintf_r+0x360>
   816d8:	f01a 0f10 	tst.w	sl, #16
   816dc:	f040 82a7 	bne.w	81c2e <_vfiprintf_r+0xa46>
   816e0:	f01a 0f40 	tst.w	sl, #64	; 0x40
   816e4:	f000 82a3 	beq.w	81c2e <_vfiprintf_r+0xa46>
   816e8:	f8dd b020 	ldr.w	fp, [sp, #32]
   816ec:	f9bb 4000 	ldrsh.w	r4, [fp]
   816f0:	f10b 0b04 	add.w	fp, fp, #4
   816f4:	17e5      	asrs	r5, r4, #31
   816f6:	4622      	mov	r2, r4
   816f8:	462b      	mov	r3, r5
   816fa:	f8cd b020 	str.w	fp, [sp, #32]
   816fe:	e72d      	b.n	8155c <_vfiprintf_r+0x374>
   81700:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   81704:	f898 3000 	ldrb.w	r3, [r8]
   81708:	e5db      	b.n	812c2 <_vfiprintf_r+0xda>
   8170a:	f898 3000 	ldrb.w	r3, [r8]
   8170e:	4642      	mov	r2, r8
   81710:	2b6c      	cmp	r3, #108	; 0x6c
   81712:	bf03      	ittte	eq
   81714:	f108 0801 	addeq.w	r8, r8, #1
   81718:	f04a 0a20 	orreq.w	sl, sl, #32
   8171c:	7853      	ldrbeq	r3, [r2, #1]
   8171e:	f04a 0a10 	orrne.w	sl, sl, #16
   81722:	e5ce      	b.n	812c2 <_vfiprintf_r+0xda>
   81724:	f01a 0f20 	tst.w	sl, #32
   81728:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8172c:	f000 82f7 	beq.w	81d1e <_vfiprintf_r+0xb36>
   81730:	9c08      	ldr	r4, [sp, #32]
   81732:	6821      	ldr	r1, [r4, #0]
   81734:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81736:	17e5      	asrs	r5, r4, #31
   81738:	462b      	mov	r3, r5
   8173a:	9d08      	ldr	r5, [sp, #32]
   8173c:	4622      	mov	r2, r4
   8173e:	3504      	adds	r5, #4
   81740:	9508      	str	r5, [sp, #32]
   81742:	e9c1 2300 	strd	r2, r3, [r1]
   81746:	e582      	b.n	8124e <_vfiprintf_r+0x66>
   81748:	9c08      	ldr	r4, [sp, #32]
   8174a:	46ac      	mov	ip, r5
   8174c:	6827      	ldr	r7, [r4, #0]
   8174e:	f04f 0500 	mov.w	r5, #0
   81752:	9004      	str	r0, [sp, #16]
   81754:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   81758:	3404      	adds	r4, #4
   8175a:	2f00      	cmp	r7, #0
   8175c:	f000 8332 	beq.w	81dc4 <_vfiprintf_r+0xbdc>
   81760:	f1bc 0f00 	cmp.w	ip, #0
   81764:	4638      	mov	r0, r7
   81766:	f2c0 8307 	blt.w	81d78 <_vfiprintf_r+0xb90>
   8176a:	4662      	mov	r2, ip
   8176c:	2100      	movs	r1, #0
   8176e:	f8cd c004 	str.w	ip, [sp, #4]
   81772:	f001 fbb1 	bl	82ed8 <memchr>
   81776:	f8dd c004 	ldr.w	ip, [sp, #4]
   8177a:	2800      	cmp	r0, #0
   8177c:	f000 833a 	beq.w	81df4 <_vfiprintf_r+0xc0c>
   81780:	1bc0      	subs	r0, r0, r7
   81782:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81786:	4560      	cmp	r0, ip
   81788:	bfa8      	it	ge
   8178a:	4660      	movge	r0, ip
   8178c:	9005      	str	r0, [sp, #20]
   8178e:	9408      	str	r4, [sp, #32]
   81790:	9507      	str	r5, [sp, #28]
   81792:	f04f 0c00 	mov.w	ip, #0
   81796:	e65b      	b.n	81450 <_vfiprintf_r+0x268>
   81798:	00083fb8 	.word	0x00083fb8
   8179c:	00083f78 	.word	0x00083f78
   817a0:	9b08      	ldr	r3, [sp, #32]
   817a2:	f8dd b020 	ldr.w	fp, [sp, #32]
   817a6:	9004      	str	r0, [sp, #16]
   817a8:	48b2      	ldr	r0, [pc, #712]	; (81a74 <_vfiprintf_r+0x88c>)
   817aa:	681c      	ldr	r4, [r3, #0]
   817ac:	2230      	movs	r2, #48	; 0x30
   817ae:	2378      	movs	r3, #120	; 0x78
   817b0:	f10b 0b04 	add.w	fp, fp, #4
   817b4:	46ac      	mov	ip, r5
   817b6:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   817ba:	f04a 0a02 	orr.w	sl, sl, #2
   817be:	f8cd b020 	str.w	fp, [sp, #32]
   817c2:	2500      	movs	r5, #0
   817c4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   817c8:	900a      	str	r0, [sp, #40]	; 0x28
   817ca:	2302      	movs	r3, #2
   817cc:	e61d      	b.n	8140a <_vfiprintf_r+0x222>
   817ce:	f04a 0a20 	orr.w	sl, sl, #32
   817d2:	f898 3000 	ldrb.w	r3, [r8]
   817d6:	e574      	b.n	812c2 <_vfiprintf_r+0xda>
   817d8:	f8dd b020 	ldr.w	fp, [sp, #32]
   817dc:	f8db 0000 	ldr.w	r0, [fp]
   817e0:	f10b 0304 	add.w	r3, fp, #4
   817e4:	2800      	cmp	r0, #0
   817e6:	f6ff adf7 	blt.w	813d8 <_vfiprintf_r+0x1f0>
   817ea:	9308      	str	r3, [sp, #32]
   817ec:	f898 3000 	ldrb.w	r3, [r8]
   817f0:	e567      	b.n	812c2 <_vfiprintf_r+0xda>
   817f2:	f898 3000 	ldrb.w	r3, [r8]
   817f6:	212b      	movs	r1, #43	; 0x2b
   817f8:	e563      	b.n	812c2 <_vfiprintf_r+0xda>
   817fa:	f898 3000 	ldrb.w	r3, [r8]
   817fe:	f108 0401 	add.w	r4, r8, #1
   81802:	2b2a      	cmp	r3, #42	; 0x2a
   81804:	f000 8305 	beq.w	81e12 <_vfiprintf_r+0xc2a>
   81808:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8180c:	2a09      	cmp	r2, #9
   8180e:	bf98      	it	ls
   81810:	2500      	movls	r5, #0
   81812:	f200 82fa 	bhi.w	81e0a <_vfiprintf_r+0xc22>
   81816:	f814 3b01 	ldrb.w	r3, [r4], #1
   8181a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8181e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   81822:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   81826:	2a09      	cmp	r2, #9
   81828:	d9f5      	bls.n	81816 <_vfiprintf_r+0x62e>
   8182a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   8182e:	46a0      	mov	r8, r4
   81830:	e549      	b.n	812c6 <_vfiprintf_r+0xde>
   81832:	4c90      	ldr	r4, [pc, #576]	; (81a74 <_vfiprintf_r+0x88c>)
   81834:	f01a 0f20 	tst.w	sl, #32
   81838:	9004      	str	r0, [sp, #16]
   8183a:	46ac      	mov	ip, r5
   8183c:	940a      	str	r4, [sp, #40]	; 0x28
   8183e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81842:	f47f af10 	bne.w	81666 <_vfiprintf_r+0x47e>
   81846:	f01a 0f10 	tst.w	sl, #16
   8184a:	f040 81ea 	bne.w	81c22 <_vfiprintf_r+0xa3a>
   8184e:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81852:	f000 81e6 	beq.w	81c22 <_vfiprintf_r+0xa3a>
   81856:	f8dd b020 	ldr.w	fp, [sp, #32]
   8185a:	2500      	movs	r5, #0
   8185c:	f8bb 4000 	ldrh.w	r4, [fp]
   81860:	f10b 0b04 	add.w	fp, fp, #4
   81864:	f8cd b020 	str.w	fp, [sp, #32]
   81868:	e707      	b.n	8167a <_vfiprintf_r+0x492>
   8186a:	f898 3000 	ldrb.w	r3, [r8]
   8186e:	2900      	cmp	r1, #0
   81870:	f47f ad27 	bne.w	812c2 <_vfiprintf_r+0xda>
   81874:	2120      	movs	r1, #32
   81876:	e524      	b.n	812c2 <_vfiprintf_r+0xda>
   81878:	f04a 0a01 	orr.w	sl, sl, #1
   8187c:	f898 3000 	ldrb.w	r3, [r8]
   81880:	e51f      	b.n	812c2 <_vfiprintf_r+0xda>
   81882:	9004      	str	r0, [sp, #16]
   81884:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   81888:	2b00      	cmp	r3, #0
   8188a:	f000 80f9 	beq.w	81a80 <_vfiprintf_r+0x898>
   8188e:	2501      	movs	r5, #1
   81890:	f04f 0b00 	mov.w	fp, #0
   81894:	9503      	str	r5, [sp, #12]
   81896:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8189a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   8189e:	9505      	str	r5, [sp, #20]
   818a0:	af16      	add	r7, sp, #88	; 0x58
   818a2:	e70e      	b.n	816c2 <_vfiprintf_r+0x4da>
   818a4:	9806      	ldr	r0, [sp, #24]
   818a6:	9902      	ldr	r1, [sp, #8]
   818a8:	aa13      	add	r2, sp, #76	; 0x4c
   818aa:	f7ff fc61 	bl	81170 <__sprint_r.part.0>
   818ae:	2800      	cmp	r0, #0
   818b0:	f040 80ed 	bne.w	81a8e <_vfiprintf_r+0x8a6>
   818b4:	9814      	ldr	r0, [sp, #80]	; 0x50
   818b6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   818b8:	1c43      	adds	r3, r0, #1
   818ba:	46cc      	mov	ip, r9
   818bc:	e5fe      	b.n	814bc <_vfiprintf_r+0x2d4>
   818be:	9b14      	ldr	r3, [sp, #80]	; 0x50
   818c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   818c2:	1c59      	adds	r1, r3, #1
   818c4:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   818c8:	b168      	cbz	r0, 818e6 <_vfiprintf_r+0x6fe>
   818ca:	3201      	adds	r2, #1
   818cc:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   818d0:	2301      	movs	r3, #1
   818d2:	2907      	cmp	r1, #7
   818d4:	9215      	str	r2, [sp, #84]	; 0x54
   818d6:	9114      	str	r1, [sp, #80]	; 0x50
   818d8:	e886 0009 	stmia.w	r6, {r0, r3}
   818dc:	f300 8160 	bgt.w	81ba0 <_vfiprintf_r+0x9b8>
   818e0:	460b      	mov	r3, r1
   818e2:	3608      	adds	r6, #8
   818e4:	3101      	adds	r1, #1
   818e6:	9c07      	ldr	r4, [sp, #28]
   818e8:	b164      	cbz	r4, 81904 <_vfiprintf_r+0x71c>
   818ea:	3202      	adds	r2, #2
   818ec:	a812      	add	r0, sp, #72	; 0x48
   818ee:	2302      	movs	r3, #2
   818f0:	2907      	cmp	r1, #7
   818f2:	9215      	str	r2, [sp, #84]	; 0x54
   818f4:	9114      	str	r1, [sp, #80]	; 0x50
   818f6:	e886 0009 	stmia.w	r6, {r0, r3}
   818fa:	f300 8157 	bgt.w	81bac <_vfiprintf_r+0x9c4>
   818fe:	460b      	mov	r3, r1
   81900:	3608      	adds	r6, #8
   81902:	3101      	adds	r1, #1
   81904:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   81906:	2d80      	cmp	r5, #128	; 0x80
   81908:	f000 8101 	beq.w	81b0e <_vfiprintf_r+0x926>
   8190c:	9d05      	ldr	r5, [sp, #20]
   8190e:	ebc5 040c 	rsb	r4, r5, ip
   81912:	2c00      	cmp	r4, #0
   81914:	dd2f      	ble.n	81976 <_vfiprintf_r+0x78e>
   81916:	2c10      	cmp	r4, #16
   81918:	4d57      	ldr	r5, [pc, #348]	; (81a78 <_vfiprintf_r+0x890>)
   8191a:	dd22      	ble.n	81962 <_vfiprintf_r+0x77a>
   8191c:	4630      	mov	r0, r6
   8191e:	f04f 0b10 	mov.w	fp, #16
   81922:	462e      	mov	r6, r5
   81924:	4625      	mov	r5, r4
   81926:	9c06      	ldr	r4, [sp, #24]
   81928:	e006      	b.n	81938 <_vfiprintf_r+0x750>
   8192a:	f103 0c02 	add.w	ip, r3, #2
   8192e:	3008      	adds	r0, #8
   81930:	460b      	mov	r3, r1
   81932:	3d10      	subs	r5, #16
   81934:	2d10      	cmp	r5, #16
   81936:	dd10      	ble.n	8195a <_vfiprintf_r+0x772>
   81938:	1c59      	adds	r1, r3, #1
   8193a:	3210      	adds	r2, #16
   8193c:	2907      	cmp	r1, #7
   8193e:	9215      	str	r2, [sp, #84]	; 0x54
   81940:	e880 0840 	stmia.w	r0, {r6, fp}
   81944:	9114      	str	r1, [sp, #80]	; 0x50
   81946:	ddf0      	ble.n	8192a <_vfiprintf_r+0x742>
   81948:	2a00      	cmp	r2, #0
   8194a:	d163      	bne.n	81a14 <_vfiprintf_r+0x82c>
   8194c:	3d10      	subs	r5, #16
   8194e:	2d10      	cmp	r5, #16
   81950:	f04f 0c01 	mov.w	ip, #1
   81954:	4613      	mov	r3, r2
   81956:	4648      	mov	r0, r9
   81958:	dcee      	bgt.n	81938 <_vfiprintf_r+0x750>
   8195a:	462c      	mov	r4, r5
   8195c:	4661      	mov	r1, ip
   8195e:	4635      	mov	r5, r6
   81960:	4606      	mov	r6, r0
   81962:	4422      	add	r2, r4
   81964:	2907      	cmp	r1, #7
   81966:	9215      	str	r2, [sp, #84]	; 0x54
   81968:	6035      	str	r5, [r6, #0]
   8196a:	6074      	str	r4, [r6, #4]
   8196c:	9114      	str	r1, [sp, #80]	; 0x50
   8196e:	f300 80c1 	bgt.w	81af4 <_vfiprintf_r+0x90c>
   81972:	3608      	adds	r6, #8
   81974:	3101      	adds	r1, #1
   81976:	9d05      	ldr	r5, [sp, #20]
   81978:	2907      	cmp	r1, #7
   8197a:	442a      	add	r2, r5
   8197c:	9215      	str	r2, [sp, #84]	; 0x54
   8197e:	6037      	str	r7, [r6, #0]
   81980:	6075      	str	r5, [r6, #4]
   81982:	9114      	str	r1, [sp, #80]	; 0x50
   81984:	f340 80c1 	ble.w	81b0a <_vfiprintf_r+0x922>
   81988:	2a00      	cmp	r2, #0
   8198a:	f040 8130 	bne.w	81bee <_vfiprintf_r+0xa06>
   8198e:	9214      	str	r2, [sp, #80]	; 0x50
   81990:	464e      	mov	r6, r9
   81992:	f01a 0f04 	tst.w	sl, #4
   81996:	f000 808b 	beq.w	81ab0 <_vfiprintf_r+0x8c8>
   8199a:	9d04      	ldr	r5, [sp, #16]
   8199c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   819a0:	ebcb 0405 	rsb	r4, fp, r5
   819a4:	2c00      	cmp	r4, #0
   819a6:	f340 8083 	ble.w	81ab0 <_vfiprintf_r+0x8c8>
   819aa:	2c10      	cmp	r4, #16
   819ac:	f340 821e 	ble.w	81dec <_vfiprintf_r+0xc04>
   819b0:	9914      	ldr	r1, [sp, #80]	; 0x50
   819b2:	4d32      	ldr	r5, [pc, #200]	; (81a7c <_vfiprintf_r+0x894>)
   819b4:	2710      	movs	r7, #16
   819b6:	f8dd a018 	ldr.w	sl, [sp, #24]
   819ba:	f8dd b008 	ldr.w	fp, [sp, #8]
   819be:	e005      	b.n	819cc <_vfiprintf_r+0x7e4>
   819c0:	1c88      	adds	r0, r1, #2
   819c2:	3608      	adds	r6, #8
   819c4:	4619      	mov	r1, r3
   819c6:	3c10      	subs	r4, #16
   819c8:	2c10      	cmp	r4, #16
   819ca:	dd10      	ble.n	819ee <_vfiprintf_r+0x806>
   819cc:	1c4b      	adds	r3, r1, #1
   819ce:	3210      	adds	r2, #16
   819d0:	2b07      	cmp	r3, #7
   819d2:	9215      	str	r2, [sp, #84]	; 0x54
   819d4:	e886 00a0 	stmia.w	r6, {r5, r7}
   819d8:	9314      	str	r3, [sp, #80]	; 0x50
   819da:	ddf1      	ble.n	819c0 <_vfiprintf_r+0x7d8>
   819dc:	2a00      	cmp	r2, #0
   819de:	d17d      	bne.n	81adc <_vfiprintf_r+0x8f4>
   819e0:	3c10      	subs	r4, #16
   819e2:	2c10      	cmp	r4, #16
   819e4:	f04f 0001 	mov.w	r0, #1
   819e8:	4611      	mov	r1, r2
   819ea:	464e      	mov	r6, r9
   819ec:	dcee      	bgt.n	819cc <_vfiprintf_r+0x7e4>
   819ee:	4422      	add	r2, r4
   819f0:	2807      	cmp	r0, #7
   819f2:	9215      	str	r2, [sp, #84]	; 0x54
   819f4:	6035      	str	r5, [r6, #0]
   819f6:	6074      	str	r4, [r6, #4]
   819f8:	9014      	str	r0, [sp, #80]	; 0x50
   819fa:	dd59      	ble.n	81ab0 <_vfiprintf_r+0x8c8>
   819fc:	2a00      	cmp	r2, #0
   819fe:	d14f      	bne.n	81aa0 <_vfiprintf_r+0x8b8>
   81a00:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81a02:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81a06:	9d04      	ldr	r5, [sp, #16]
   81a08:	45ab      	cmp	fp, r5
   81a0a:	bfac      	ite	ge
   81a0c:	445c      	addge	r4, fp
   81a0e:	1964      	addlt	r4, r4, r5
   81a10:	9409      	str	r4, [sp, #36]	; 0x24
   81a12:	e05e      	b.n	81ad2 <_vfiprintf_r+0x8ea>
   81a14:	4620      	mov	r0, r4
   81a16:	9902      	ldr	r1, [sp, #8]
   81a18:	aa13      	add	r2, sp, #76	; 0x4c
   81a1a:	f7ff fba9 	bl	81170 <__sprint_r.part.0>
   81a1e:	2800      	cmp	r0, #0
   81a20:	d135      	bne.n	81a8e <_vfiprintf_r+0x8a6>
   81a22:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81a24:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81a26:	f103 0c01 	add.w	ip, r3, #1
   81a2a:	4648      	mov	r0, r9
   81a2c:	e781      	b.n	81932 <_vfiprintf_r+0x74a>
   81a2e:	08e0      	lsrs	r0, r4, #3
   81a30:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   81a34:	f004 0207 	and.w	r2, r4, #7
   81a38:	08e9      	lsrs	r1, r5, #3
   81a3a:	3230      	adds	r2, #48	; 0x30
   81a3c:	ea50 0b01 	orrs.w	fp, r0, r1
   81a40:	461f      	mov	r7, r3
   81a42:	701a      	strb	r2, [r3, #0]
   81a44:	4604      	mov	r4, r0
   81a46:	460d      	mov	r5, r1
   81a48:	f103 33ff 	add.w	r3, r3, #4294967295
   81a4c:	d1ef      	bne.n	81a2e <_vfiprintf_r+0x846>
   81a4e:	f01a 0f01 	tst.w	sl, #1
   81a52:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   81a56:	4639      	mov	r1, r7
   81a58:	f000 80b9 	beq.w	81bce <_vfiprintf_r+0x9e6>
   81a5c:	2a30      	cmp	r2, #48	; 0x30
   81a5e:	f43f acf4 	beq.w	8144a <_vfiprintf_r+0x262>
   81a62:	461f      	mov	r7, r3
   81a64:	ebc7 0509 	rsb	r5, r7, r9
   81a68:	2330      	movs	r3, #48	; 0x30
   81a6a:	9505      	str	r5, [sp, #20]
   81a6c:	f801 3c01 	strb.w	r3, [r1, #-1]
   81a70:	e4ee      	b.n	81450 <_vfiprintf_r+0x268>
   81a72:	bf00      	nop
   81a74:	00083f8c 	.word	0x00083f8c
   81a78:	00083fa8 	.word	0x00083fa8
   81a7c:	00083fb8 	.word	0x00083fb8
   81a80:	9b15      	ldr	r3, [sp, #84]	; 0x54
   81a82:	b123      	cbz	r3, 81a8e <_vfiprintf_r+0x8a6>
   81a84:	9806      	ldr	r0, [sp, #24]
   81a86:	9902      	ldr	r1, [sp, #8]
   81a88:	aa13      	add	r2, sp, #76	; 0x4c
   81a8a:	f7ff fb71 	bl	81170 <__sprint_r.part.0>
   81a8e:	9c02      	ldr	r4, [sp, #8]
   81a90:	89a3      	ldrh	r3, [r4, #12]
   81a92:	065b      	lsls	r3, r3, #25
   81a94:	f53f ac98 	bmi.w	813c8 <_vfiprintf_r+0x1e0>
   81a98:	9809      	ldr	r0, [sp, #36]	; 0x24
   81a9a:	b031      	add	sp, #196	; 0xc4
   81a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81aa0:	9806      	ldr	r0, [sp, #24]
   81aa2:	9902      	ldr	r1, [sp, #8]
   81aa4:	aa13      	add	r2, sp, #76	; 0x4c
   81aa6:	f7ff fb63 	bl	81170 <__sprint_r.part.0>
   81aaa:	2800      	cmp	r0, #0
   81aac:	d1ef      	bne.n	81a8e <_vfiprintf_r+0x8a6>
   81aae:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81ab0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81ab2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81ab6:	9d04      	ldr	r5, [sp, #16]
   81ab8:	45ab      	cmp	fp, r5
   81aba:	bfac      	ite	ge
   81abc:	445c      	addge	r4, fp
   81abe:	1964      	addlt	r4, r4, r5
   81ac0:	9409      	str	r4, [sp, #36]	; 0x24
   81ac2:	b132      	cbz	r2, 81ad2 <_vfiprintf_r+0x8ea>
   81ac4:	9806      	ldr	r0, [sp, #24]
   81ac6:	9902      	ldr	r1, [sp, #8]
   81ac8:	aa13      	add	r2, sp, #76	; 0x4c
   81aca:	f7ff fb51 	bl	81170 <__sprint_r.part.0>
   81ace:	2800      	cmp	r0, #0
   81ad0:	d1dd      	bne.n	81a8e <_vfiprintf_r+0x8a6>
   81ad2:	2000      	movs	r0, #0
   81ad4:	9014      	str	r0, [sp, #80]	; 0x50
   81ad6:	464e      	mov	r6, r9
   81ad8:	f7ff bbb9 	b.w	8124e <_vfiprintf_r+0x66>
   81adc:	4650      	mov	r0, sl
   81ade:	4659      	mov	r1, fp
   81ae0:	aa13      	add	r2, sp, #76	; 0x4c
   81ae2:	f7ff fb45 	bl	81170 <__sprint_r.part.0>
   81ae6:	2800      	cmp	r0, #0
   81ae8:	d1d1      	bne.n	81a8e <_vfiprintf_r+0x8a6>
   81aea:	9914      	ldr	r1, [sp, #80]	; 0x50
   81aec:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81aee:	1c48      	adds	r0, r1, #1
   81af0:	464e      	mov	r6, r9
   81af2:	e768      	b.n	819c6 <_vfiprintf_r+0x7de>
   81af4:	2a00      	cmp	r2, #0
   81af6:	f040 80f7 	bne.w	81ce8 <_vfiprintf_r+0xb00>
   81afa:	9c05      	ldr	r4, [sp, #20]
   81afc:	2301      	movs	r3, #1
   81afe:	9720      	str	r7, [sp, #128]	; 0x80
   81b00:	9421      	str	r4, [sp, #132]	; 0x84
   81b02:	9415      	str	r4, [sp, #84]	; 0x54
   81b04:	4622      	mov	r2, r4
   81b06:	9314      	str	r3, [sp, #80]	; 0x50
   81b08:	464e      	mov	r6, r9
   81b0a:	3608      	adds	r6, #8
   81b0c:	e741      	b.n	81992 <_vfiprintf_r+0x7aa>
   81b0e:	9d04      	ldr	r5, [sp, #16]
   81b10:	f8dd b00c 	ldr.w	fp, [sp, #12]
   81b14:	ebcb 0405 	rsb	r4, fp, r5
   81b18:	2c00      	cmp	r4, #0
   81b1a:	f77f aef7 	ble.w	8190c <_vfiprintf_r+0x724>
   81b1e:	2c10      	cmp	r4, #16
   81b20:	4da6      	ldr	r5, [pc, #664]	; (81dbc <_vfiprintf_r+0xbd4>)
   81b22:	f340 8170 	ble.w	81e06 <_vfiprintf_r+0xc1e>
   81b26:	4629      	mov	r1, r5
   81b28:	f04f 0b10 	mov.w	fp, #16
   81b2c:	4625      	mov	r5, r4
   81b2e:	4664      	mov	r4, ip
   81b30:	46b4      	mov	ip, r6
   81b32:	460e      	mov	r6, r1
   81b34:	e006      	b.n	81b44 <_vfiprintf_r+0x95c>
   81b36:	1c98      	adds	r0, r3, #2
   81b38:	f10c 0c08 	add.w	ip, ip, #8
   81b3c:	460b      	mov	r3, r1
   81b3e:	3d10      	subs	r5, #16
   81b40:	2d10      	cmp	r5, #16
   81b42:	dd0f      	ble.n	81b64 <_vfiprintf_r+0x97c>
   81b44:	1c59      	adds	r1, r3, #1
   81b46:	3210      	adds	r2, #16
   81b48:	2907      	cmp	r1, #7
   81b4a:	9215      	str	r2, [sp, #84]	; 0x54
   81b4c:	e88c 0840 	stmia.w	ip, {r6, fp}
   81b50:	9114      	str	r1, [sp, #80]	; 0x50
   81b52:	ddf0      	ble.n	81b36 <_vfiprintf_r+0x94e>
   81b54:	b9ba      	cbnz	r2, 81b86 <_vfiprintf_r+0x99e>
   81b56:	3d10      	subs	r5, #16
   81b58:	2d10      	cmp	r5, #16
   81b5a:	f04f 0001 	mov.w	r0, #1
   81b5e:	4613      	mov	r3, r2
   81b60:	46cc      	mov	ip, r9
   81b62:	dcef      	bgt.n	81b44 <_vfiprintf_r+0x95c>
   81b64:	4633      	mov	r3, r6
   81b66:	4666      	mov	r6, ip
   81b68:	46a4      	mov	ip, r4
   81b6a:	462c      	mov	r4, r5
   81b6c:	461d      	mov	r5, r3
   81b6e:	4422      	add	r2, r4
   81b70:	2807      	cmp	r0, #7
   81b72:	9215      	str	r2, [sp, #84]	; 0x54
   81b74:	6035      	str	r5, [r6, #0]
   81b76:	6074      	str	r4, [r6, #4]
   81b78:	9014      	str	r0, [sp, #80]	; 0x50
   81b7a:	f300 80af 	bgt.w	81cdc <_vfiprintf_r+0xaf4>
   81b7e:	3608      	adds	r6, #8
   81b80:	1c41      	adds	r1, r0, #1
   81b82:	4603      	mov	r3, r0
   81b84:	e6c2      	b.n	8190c <_vfiprintf_r+0x724>
   81b86:	9806      	ldr	r0, [sp, #24]
   81b88:	9902      	ldr	r1, [sp, #8]
   81b8a:	aa13      	add	r2, sp, #76	; 0x4c
   81b8c:	f7ff faf0 	bl	81170 <__sprint_r.part.0>
   81b90:	2800      	cmp	r0, #0
   81b92:	f47f af7c 	bne.w	81a8e <_vfiprintf_r+0x8a6>
   81b96:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81b98:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81b9a:	1c58      	adds	r0, r3, #1
   81b9c:	46cc      	mov	ip, r9
   81b9e:	e7ce      	b.n	81b3e <_vfiprintf_r+0x956>
   81ba0:	2a00      	cmp	r2, #0
   81ba2:	d179      	bne.n	81c98 <_vfiprintf_r+0xab0>
   81ba4:	4619      	mov	r1, r3
   81ba6:	464e      	mov	r6, r9
   81ba8:	4613      	mov	r3, r2
   81baa:	e69c      	b.n	818e6 <_vfiprintf_r+0x6fe>
   81bac:	2a00      	cmp	r2, #0
   81bae:	f040 8084 	bne.w	81cba <_vfiprintf_r+0xad2>
   81bb2:	2101      	movs	r1, #1
   81bb4:	4613      	mov	r3, r2
   81bb6:	464e      	mov	r6, r9
   81bb8:	e6a4      	b.n	81904 <_vfiprintf_r+0x71c>
   81bba:	464f      	mov	r7, r9
   81bbc:	e448      	b.n	81450 <_vfiprintf_r+0x268>
   81bbe:	2d00      	cmp	r5, #0
   81bc0:	bf08      	it	eq
   81bc2:	2c0a      	cmpeq	r4, #10
   81bc4:	d246      	bcs.n	81c54 <_vfiprintf_r+0xa6c>
   81bc6:	3430      	adds	r4, #48	; 0x30
   81bc8:	af30      	add	r7, sp, #192	; 0xc0
   81bca:	f807 4d41 	strb.w	r4, [r7, #-65]!
   81bce:	ebc7 0309 	rsb	r3, r7, r9
   81bd2:	9305      	str	r3, [sp, #20]
   81bd4:	e43c      	b.n	81450 <_vfiprintf_r+0x268>
   81bd6:	2302      	movs	r3, #2
   81bd8:	e417      	b.n	8140a <_vfiprintf_r+0x222>
   81bda:	2a00      	cmp	r2, #0
   81bdc:	f040 80af 	bne.w	81d3e <_vfiprintf_r+0xb56>
   81be0:	4613      	mov	r3, r2
   81be2:	2101      	movs	r1, #1
   81be4:	464e      	mov	r6, r9
   81be6:	e66d      	b.n	818c4 <_vfiprintf_r+0x6dc>
   81be8:	4644      	mov	r4, r8
   81bea:	f7ff bb58 	b.w	8129e <_vfiprintf_r+0xb6>
   81bee:	9806      	ldr	r0, [sp, #24]
   81bf0:	9902      	ldr	r1, [sp, #8]
   81bf2:	aa13      	add	r2, sp, #76	; 0x4c
   81bf4:	f7ff fabc 	bl	81170 <__sprint_r.part.0>
   81bf8:	2800      	cmp	r0, #0
   81bfa:	f47f af48 	bne.w	81a8e <_vfiprintf_r+0x8a6>
   81bfe:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81c00:	464e      	mov	r6, r9
   81c02:	e6c6      	b.n	81992 <_vfiprintf_r+0x7aa>
   81c04:	9d08      	ldr	r5, [sp, #32]
   81c06:	682c      	ldr	r4, [r5, #0]
   81c08:	3504      	adds	r5, #4
   81c0a:	9508      	str	r5, [sp, #32]
   81c0c:	2500      	movs	r5, #0
   81c0e:	f7ff bbfc 	b.w	8140a <_vfiprintf_r+0x222>
   81c12:	9d08      	ldr	r5, [sp, #32]
   81c14:	2301      	movs	r3, #1
   81c16:	682c      	ldr	r4, [r5, #0]
   81c18:	3504      	adds	r5, #4
   81c1a:	9508      	str	r5, [sp, #32]
   81c1c:	2500      	movs	r5, #0
   81c1e:	f7ff bbf4 	b.w	8140a <_vfiprintf_r+0x222>
   81c22:	9d08      	ldr	r5, [sp, #32]
   81c24:	682c      	ldr	r4, [r5, #0]
   81c26:	3504      	adds	r5, #4
   81c28:	9508      	str	r5, [sp, #32]
   81c2a:	2500      	movs	r5, #0
   81c2c:	e525      	b.n	8167a <_vfiprintf_r+0x492>
   81c2e:	9d08      	ldr	r5, [sp, #32]
   81c30:	682c      	ldr	r4, [r5, #0]
   81c32:	3504      	adds	r5, #4
   81c34:	9508      	str	r5, [sp, #32]
   81c36:	17e5      	asrs	r5, r4, #31
   81c38:	4622      	mov	r2, r4
   81c3a:	462b      	mov	r3, r5
   81c3c:	e48e      	b.n	8155c <_vfiprintf_r+0x374>
   81c3e:	9806      	ldr	r0, [sp, #24]
   81c40:	9902      	ldr	r1, [sp, #8]
   81c42:	aa13      	add	r2, sp, #76	; 0x4c
   81c44:	f7ff fa94 	bl	81170 <__sprint_r.part.0>
   81c48:	2800      	cmp	r0, #0
   81c4a:	f47f af20 	bne.w	81a8e <_vfiprintf_r+0x8a6>
   81c4e:	464e      	mov	r6, r9
   81c50:	f7ff bb9a 	b.w	81388 <_vfiprintf_r+0x1a0>
   81c54:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   81c58:	9603      	str	r6, [sp, #12]
   81c5a:	465e      	mov	r6, fp
   81c5c:	46e3      	mov	fp, ip
   81c5e:	4620      	mov	r0, r4
   81c60:	4629      	mov	r1, r5
   81c62:	220a      	movs	r2, #10
   81c64:	2300      	movs	r3, #0
   81c66:	f001 fe5f 	bl	83928 <__aeabi_uldivmod>
   81c6a:	3230      	adds	r2, #48	; 0x30
   81c6c:	7032      	strb	r2, [r6, #0]
   81c6e:	4620      	mov	r0, r4
   81c70:	4629      	mov	r1, r5
   81c72:	220a      	movs	r2, #10
   81c74:	2300      	movs	r3, #0
   81c76:	f001 fe57 	bl	83928 <__aeabi_uldivmod>
   81c7a:	4604      	mov	r4, r0
   81c7c:	460d      	mov	r5, r1
   81c7e:	ea54 0005 	orrs.w	r0, r4, r5
   81c82:	4637      	mov	r7, r6
   81c84:	f106 36ff 	add.w	r6, r6, #4294967295
   81c88:	d1e9      	bne.n	81c5e <_vfiprintf_r+0xa76>
   81c8a:	ebc7 0309 	rsb	r3, r7, r9
   81c8e:	46dc      	mov	ip, fp
   81c90:	9e03      	ldr	r6, [sp, #12]
   81c92:	9305      	str	r3, [sp, #20]
   81c94:	f7ff bbdc 	b.w	81450 <_vfiprintf_r+0x268>
   81c98:	9806      	ldr	r0, [sp, #24]
   81c9a:	9902      	ldr	r1, [sp, #8]
   81c9c:	aa13      	add	r2, sp, #76	; 0x4c
   81c9e:	f8cd c004 	str.w	ip, [sp, #4]
   81ca2:	f7ff fa65 	bl	81170 <__sprint_r.part.0>
   81ca6:	f8dd c004 	ldr.w	ip, [sp, #4]
   81caa:	2800      	cmp	r0, #0
   81cac:	f47f aeef 	bne.w	81a8e <_vfiprintf_r+0x8a6>
   81cb0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81cb2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81cb4:	1c59      	adds	r1, r3, #1
   81cb6:	464e      	mov	r6, r9
   81cb8:	e615      	b.n	818e6 <_vfiprintf_r+0x6fe>
   81cba:	9806      	ldr	r0, [sp, #24]
   81cbc:	9902      	ldr	r1, [sp, #8]
   81cbe:	aa13      	add	r2, sp, #76	; 0x4c
   81cc0:	f8cd c004 	str.w	ip, [sp, #4]
   81cc4:	f7ff fa54 	bl	81170 <__sprint_r.part.0>
   81cc8:	f8dd c004 	ldr.w	ip, [sp, #4]
   81ccc:	2800      	cmp	r0, #0
   81cce:	f47f aede 	bne.w	81a8e <_vfiprintf_r+0x8a6>
   81cd2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81cd4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81cd6:	1c59      	adds	r1, r3, #1
   81cd8:	464e      	mov	r6, r9
   81cda:	e613      	b.n	81904 <_vfiprintf_r+0x71c>
   81cdc:	2a00      	cmp	r2, #0
   81cde:	d156      	bne.n	81d8e <_vfiprintf_r+0xba6>
   81ce0:	2101      	movs	r1, #1
   81ce2:	4613      	mov	r3, r2
   81ce4:	464e      	mov	r6, r9
   81ce6:	e611      	b.n	8190c <_vfiprintf_r+0x724>
   81ce8:	9806      	ldr	r0, [sp, #24]
   81cea:	9902      	ldr	r1, [sp, #8]
   81cec:	aa13      	add	r2, sp, #76	; 0x4c
   81cee:	f7ff fa3f 	bl	81170 <__sprint_r.part.0>
   81cf2:	2800      	cmp	r0, #0
   81cf4:	f47f aecb 	bne.w	81a8e <_vfiprintf_r+0x8a6>
   81cf8:	9914      	ldr	r1, [sp, #80]	; 0x50
   81cfa:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81cfc:	3101      	adds	r1, #1
   81cfe:	464e      	mov	r6, r9
   81d00:	e639      	b.n	81976 <_vfiprintf_r+0x78e>
   81d02:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   81d06:	4264      	negs	r4, r4
   81d08:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   81d0c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   81d10:	f8cd b01c 	str.w	fp, [sp, #28]
   81d14:	f8cd c014 	str.w	ip, [sp, #20]
   81d18:	2301      	movs	r3, #1
   81d1a:	f7ff bb7e 	b.w	8141a <_vfiprintf_r+0x232>
   81d1e:	f01a 0f10 	tst.w	sl, #16
   81d22:	d11d      	bne.n	81d60 <_vfiprintf_r+0xb78>
   81d24:	f01a 0f40 	tst.w	sl, #64	; 0x40
   81d28:	d058      	beq.n	81ddc <_vfiprintf_r+0xbf4>
   81d2a:	9d08      	ldr	r5, [sp, #32]
   81d2c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   81d30:	682b      	ldr	r3, [r5, #0]
   81d32:	3504      	adds	r5, #4
   81d34:	9508      	str	r5, [sp, #32]
   81d36:	f8a3 b000 	strh.w	fp, [r3]
   81d3a:	f7ff ba88 	b.w	8124e <_vfiprintf_r+0x66>
   81d3e:	9806      	ldr	r0, [sp, #24]
   81d40:	9902      	ldr	r1, [sp, #8]
   81d42:	aa13      	add	r2, sp, #76	; 0x4c
   81d44:	f8cd c004 	str.w	ip, [sp, #4]
   81d48:	f7ff fa12 	bl	81170 <__sprint_r.part.0>
   81d4c:	f8dd c004 	ldr.w	ip, [sp, #4]
   81d50:	2800      	cmp	r0, #0
   81d52:	f47f ae9c 	bne.w	81a8e <_vfiprintf_r+0x8a6>
   81d56:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81d58:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81d5a:	1c59      	adds	r1, r3, #1
   81d5c:	464e      	mov	r6, r9
   81d5e:	e5b1      	b.n	818c4 <_vfiprintf_r+0x6dc>
   81d60:	f8dd b020 	ldr.w	fp, [sp, #32]
   81d64:	9c09      	ldr	r4, [sp, #36]	; 0x24
   81d66:	f8db 3000 	ldr.w	r3, [fp]
   81d6a:	f10b 0b04 	add.w	fp, fp, #4
   81d6e:	f8cd b020 	str.w	fp, [sp, #32]
   81d72:	601c      	str	r4, [r3, #0]
   81d74:	f7ff ba6b 	b.w	8124e <_vfiprintf_r+0x66>
   81d78:	9408      	str	r4, [sp, #32]
   81d7a:	f001 fc0b 	bl	83594 <strlen>
   81d7e:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   81d82:	9005      	str	r0, [sp, #20]
   81d84:	9407      	str	r4, [sp, #28]
   81d86:	f04f 0c00 	mov.w	ip, #0
   81d8a:	f7ff bb61 	b.w	81450 <_vfiprintf_r+0x268>
   81d8e:	9806      	ldr	r0, [sp, #24]
   81d90:	9902      	ldr	r1, [sp, #8]
   81d92:	aa13      	add	r2, sp, #76	; 0x4c
   81d94:	f8cd c004 	str.w	ip, [sp, #4]
   81d98:	f7ff f9ea 	bl	81170 <__sprint_r.part.0>
   81d9c:	f8dd c004 	ldr.w	ip, [sp, #4]
   81da0:	2800      	cmp	r0, #0
   81da2:	f47f ae74 	bne.w	81a8e <_vfiprintf_r+0x8a6>
   81da6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81da8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81daa:	1c59      	adds	r1, r3, #1
   81dac:	464e      	mov	r6, r9
   81dae:	e5ad      	b.n	8190c <_vfiprintf_r+0x724>
   81db0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   81db2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   81db4:	3301      	adds	r3, #1
   81db6:	4d02      	ldr	r5, [pc, #8]	; (81dc0 <_vfiprintf_r+0xbd8>)
   81db8:	f7ff bb9a 	b.w	814f0 <_vfiprintf_r+0x308>
   81dbc:	00083fa8 	.word	0x00083fa8
   81dc0:	00083fb8 	.word	0x00083fb8
   81dc4:	f1bc 0f06 	cmp.w	ip, #6
   81dc8:	bf34      	ite	cc
   81dca:	4663      	movcc	r3, ip
   81dcc:	2306      	movcs	r3, #6
   81dce:	9408      	str	r4, [sp, #32]
   81dd0:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   81dd4:	9305      	str	r3, [sp, #20]
   81dd6:	9403      	str	r4, [sp, #12]
   81dd8:	4f16      	ldr	r7, [pc, #88]	; (81e34 <_vfiprintf_r+0xc4c>)
   81dda:	e472      	b.n	816c2 <_vfiprintf_r+0x4da>
   81ddc:	9c08      	ldr	r4, [sp, #32]
   81dde:	9d09      	ldr	r5, [sp, #36]	; 0x24
   81de0:	6823      	ldr	r3, [r4, #0]
   81de2:	3404      	adds	r4, #4
   81de4:	9408      	str	r4, [sp, #32]
   81de6:	601d      	str	r5, [r3, #0]
   81de8:	f7ff ba31 	b.w	8124e <_vfiprintf_r+0x66>
   81dec:	9814      	ldr	r0, [sp, #80]	; 0x50
   81dee:	4d12      	ldr	r5, [pc, #72]	; (81e38 <_vfiprintf_r+0xc50>)
   81df0:	3001      	adds	r0, #1
   81df2:	e5fc      	b.n	819ee <_vfiprintf_r+0x806>
   81df4:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   81df8:	f8cd c014 	str.w	ip, [sp, #20]
   81dfc:	9507      	str	r5, [sp, #28]
   81dfe:	9408      	str	r4, [sp, #32]
   81e00:	4684      	mov	ip, r0
   81e02:	f7ff bb25 	b.w	81450 <_vfiprintf_r+0x268>
   81e06:	4608      	mov	r0, r1
   81e08:	e6b1      	b.n	81b6e <_vfiprintf_r+0x986>
   81e0a:	46a0      	mov	r8, r4
   81e0c:	2500      	movs	r5, #0
   81e0e:	f7ff ba5a 	b.w	812c6 <_vfiprintf_r+0xde>
   81e12:	f8dd b020 	ldr.w	fp, [sp, #32]
   81e16:	f898 3001 	ldrb.w	r3, [r8, #1]
   81e1a:	f8db 5000 	ldr.w	r5, [fp]
   81e1e:	f10b 0204 	add.w	r2, fp, #4
   81e22:	2d00      	cmp	r5, #0
   81e24:	9208      	str	r2, [sp, #32]
   81e26:	46a0      	mov	r8, r4
   81e28:	f6bf aa4b 	bge.w	812c2 <_vfiprintf_r+0xda>
   81e2c:	f04f 35ff 	mov.w	r5, #4294967295
   81e30:	f7ff ba47 	b.w	812c2 <_vfiprintf_r+0xda>
   81e34:	00083fa0 	.word	0x00083fa0
   81e38:	00083fb8 	.word	0x00083fb8

00081e3c <__sbprintf>:
   81e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81e40:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   81e42:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   81e46:	4688      	mov	r8, r1
   81e48:	9719      	str	r7, [sp, #100]	; 0x64
   81e4a:	f8d8 701c 	ldr.w	r7, [r8, #28]
   81e4e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   81e52:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   81e56:	9707      	str	r7, [sp, #28]
   81e58:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   81e5c:	ac1a      	add	r4, sp, #104	; 0x68
   81e5e:	f44f 6580 	mov.w	r5, #1024	; 0x400
   81e62:	f02a 0a02 	bic.w	sl, sl, #2
   81e66:	2600      	movs	r6, #0
   81e68:	4669      	mov	r1, sp
   81e6a:	9400      	str	r4, [sp, #0]
   81e6c:	9404      	str	r4, [sp, #16]
   81e6e:	9502      	str	r5, [sp, #8]
   81e70:	9505      	str	r5, [sp, #20]
   81e72:	f8ad a00c 	strh.w	sl, [sp, #12]
   81e76:	f8ad 900e 	strh.w	r9, [sp, #14]
   81e7a:	9709      	str	r7, [sp, #36]	; 0x24
   81e7c:	9606      	str	r6, [sp, #24]
   81e7e:	4605      	mov	r5, r0
   81e80:	f7ff f9b2 	bl	811e8 <_vfiprintf_r>
   81e84:	1e04      	subs	r4, r0, #0
   81e86:	db07      	blt.n	81e98 <__sbprintf+0x5c>
   81e88:	4628      	mov	r0, r5
   81e8a:	4669      	mov	r1, sp
   81e8c:	f000 f92a 	bl	820e4 <_fflush_r>
   81e90:	42b0      	cmp	r0, r6
   81e92:	bf18      	it	ne
   81e94:	f04f 34ff 	movne.w	r4, #4294967295
   81e98:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   81e9c:	065b      	lsls	r3, r3, #25
   81e9e:	d505      	bpl.n	81eac <__sbprintf+0x70>
   81ea0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   81ea4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81ea8:	f8a8 300c 	strh.w	r3, [r8, #12]
   81eac:	4620      	mov	r0, r4
   81eae:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   81eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81eb6:	bf00      	nop

00081eb8 <__swsetup_r>:
   81eb8:	4b2f      	ldr	r3, [pc, #188]	; (81f78 <__swsetup_r+0xc0>)
   81eba:	b570      	push	{r4, r5, r6, lr}
   81ebc:	4606      	mov	r6, r0
   81ebe:	6818      	ldr	r0, [r3, #0]
   81ec0:	460c      	mov	r4, r1
   81ec2:	b110      	cbz	r0, 81eca <__swsetup_r+0x12>
   81ec4:	6b82      	ldr	r2, [r0, #56]	; 0x38
   81ec6:	2a00      	cmp	r2, #0
   81ec8:	d036      	beq.n	81f38 <__swsetup_r+0x80>
   81eca:	89a5      	ldrh	r5, [r4, #12]
   81ecc:	b2ab      	uxth	r3, r5
   81ece:	0719      	lsls	r1, r3, #28
   81ed0:	d50c      	bpl.n	81eec <__swsetup_r+0x34>
   81ed2:	6922      	ldr	r2, [r4, #16]
   81ed4:	b1aa      	cbz	r2, 81f02 <__swsetup_r+0x4a>
   81ed6:	f013 0101 	ands.w	r1, r3, #1
   81eda:	d01e      	beq.n	81f1a <__swsetup_r+0x62>
   81edc:	6963      	ldr	r3, [r4, #20]
   81ede:	2100      	movs	r1, #0
   81ee0:	425b      	negs	r3, r3
   81ee2:	61a3      	str	r3, [r4, #24]
   81ee4:	60a1      	str	r1, [r4, #8]
   81ee6:	b1f2      	cbz	r2, 81f26 <__swsetup_r+0x6e>
   81ee8:	2000      	movs	r0, #0
   81eea:	bd70      	pop	{r4, r5, r6, pc}
   81eec:	06da      	lsls	r2, r3, #27
   81eee:	d53a      	bpl.n	81f66 <__swsetup_r+0xae>
   81ef0:	075b      	lsls	r3, r3, #29
   81ef2:	d424      	bmi.n	81f3e <__swsetup_r+0x86>
   81ef4:	6922      	ldr	r2, [r4, #16]
   81ef6:	f045 0308 	orr.w	r3, r5, #8
   81efa:	81a3      	strh	r3, [r4, #12]
   81efc:	b29b      	uxth	r3, r3
   81efe:	2a00      	cmp	r2, #0
   81f00:	d1e9      	bne.n	81ed6 <__swsetup_r+0x1e>
   81f02:	f403 7120 	and.w	r1, r3, #640	; 0x280
   81f06:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   81f0a:	d0e4      	beq.n	81ed6 <__swsetup_r+0x1e>
   81f0c:	4630      	mov	r0, r6
   81f0e:	4621      	mov	r1, r4
   81f10:	f000 fcce 	bl	828b0 <__smakebuf_r>
   81f14:	89a3      	ldrh	r3, [r4, #12]
   81f16:	6922      	ldr	r2, [r4, #16]
   81f18:	e7dd      	b.n	81ed6 <__swsetup_r+0x1e>
   81f1a:	0798      	lsls	r0, r3, #30
   81f1c:	bf58      	it	pl
   81f1e:	6961      	ldrpl	r1, [r4, #20]
   81f20:	60a1      	str	r1, [r4, #8]
   81f22:	2a00      	cmp	r2, #0
   81f24:	d1e0      	bne.n	81ee8 <__swsetup_r+0x30>
   81f26:	89a3      	ldrh	r3, [r4, #12]
   81f28:	061a      	lsls	r2, r3, #24
   81f2a:	d5dd      	bpl.n	81ee8 <__swsetup_r+0x30>
   81f2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   81f30:	81a3      	strh	r3, [r4, #12]
   81f32:	f04f 30ff 	mov.w	r0, #4294967295
   81f36:	bd70      	pop	{r4, r5, r6, pc}
   81f38:	f000 f8f0 	bl	8211c <__sinit>
   81f3c:	e7c5      	b.n	81eca <__swsetup_r+0x12>
   81f3e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81f40:	b149      	cbz	r1, 81f56 <__swsetup_r+0x9e>
   81f42:	f104 0340 	add.w	r3, r4, #64	; 0x40
   81f46:	4299      	cmp	r1, r3
   81f48:	d003      	beq.n	81f52 <__swsetup_r+0x9a>
   81f4a:	4630      	mov	r0, r6
   81f4c:	f000 fa2a 	bl	823a4 <_free_r>
   81f50:	89a5      	ldrh	r5, [r4, #12]
   81f52:	2300      	movs	r3, #0
   81f54:	6323      	str	r3, [r4, #48]	; 0x30
   81f56:	6922      	ldr	r2, [r4, #16]
   81f58:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   81f5c:	2100      	movs	r1, #0
   81f5e:	b2ad      	uxth	r5, r5
   81f60:	6022      	str	r2, [r4, #0]
   81f62:	6061      	str	r1, [r4, #4]
   81f64:	e7c7      	b.n	81ef6 <__swsetup_r+0x3e>
   81f66:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   81f6a:	2309      	movs	r3, #9
   81f6c:	6033      	str	r3, [r6, #0]
   81f6e:	f04f 30ff 	mov.w	r0, #4294967295
   81f72:	81a5      	strh	r5, [r4, #12]
   81f74:	bd70      	pop	{r4, r5, r6, pc}
   81f76:	bf00      	nop
   81f78:	20070568 	.word	0x20070568

00081f7c <register_fini>:
   81f7c:	4b02      	ldr	r3, [pc, #8]	; (81f88 <register_fini+0xc>)
   81f7e:	b113      	cbz	r3, 81f86 <register_fini+0xa>
   81f80:	4802      	ldr	r0, [pc, #8]	; (81f8c <register_fini+0x10>)
   81f82:	f000 b805 	b.w	81f90 <atexit>
   81f86:	4770      	bx	lr
   81f88:	00000000 	.word	0x00000000
   81f8c:	00082219 	.word	0x00082219

00081f90 <atexit>:
   81f90:	4601      	mov	r1, r0
   81f92:	2000      	movs	r0, #0
   81f94:	4602      	mov	r2, r0
   81f96:	4603      	mov	r3, r0
   81f98:	f001 bbca 	b.w	83730 <__register_exitproc>

00081f9c <__sflush_r>:
   81f9c:	898b      	ldrh	r3, [r1, #12]
   81f9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81fa2:	b29a      	uxth	r2, r3
   81fa4:	460d      	mov	r5, r1
   81fa6:	0711      	lsls	r1, r2, #28
   81fa8:	4680      	mov	r8, r0
   81faa:	d43c      	bmi.n	82026 <__sflush_r+0x8a>
   81fac:	686a      	ldr	r2, [r5, #4]
   81fae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   81fb2:	2a00      	cmp	r2, #0
   81fb4:	81ab      	strh	r3, [r5, #12]
   81fb6:	dd59      	ble.n	8206c <__sflush_r+0xd0>
   81fb8:	6aac      	ldr	r4, [r5, #40]	; 0x28
   81fba:	2c00      	cmp	r4, #0
   81fbc:	d04b      	beq.n	82056 <__sflush_r+0xba>
   81fbe:	b29b      	uxth	r3, r3
   81fc0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   81fc4:	2100      	movs	r1, #0
   81fc6:	b292      	uxth	r2, r2
   81fc8:	f8d8 6000 	ldr.w	r6, [r8]
   81fcc:	f8c8 1000 	str.w	r1, [r8]
   81fd0:	2a00      	cmp	r2, #0
   81fd2:	d04f      	beq.n	82074 <__sflush_r+0xd8>
   81fd4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   81fd6:	075f      	lsls	r7, r3, #29
   81fd8:	d505      	bpl.n	81fe6 <__sflush_r+0x4a>
   81fda:	6869      	ldr	r1, [r5, #4]
   81fdc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   81fde:	1a52      	subs	r2, r2, r1
   81fe0:	b10b      	cbz	r3, 81fe6 <__sflush_r+0x4a>
   81fe2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   81fe4:	1ad2      	subs	r2, r2, r3
   81fe6:	4640      	mov	r0, r8
   81fe8:	69e9      	ldr	r1, [r5, #28]
   81fea:	2300      	movs	r3, #0
   81fec:	47a0      	blx	r4
   81fee:	1c44      	adds	r4, r0, #1
   81ff0:	d04a      	beq.n	82088 <__sflush_r+0xec>
   81ff2:	89ab      	ldrh	r3, [r5, #12]
   81ff4:	692a      	ldr	r2, [r5, #16]
   81ff6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   81ffa:	b29b      	uxth	r3, r3
   81ffc:	2100      	movs	r1, #0
   81ffe:	602a      	str	r2, [r5, #0]
   82000:	04da      	lsls	r2, r3, #19
   82002:	81ab      	strh	r3, [r5, #12]
   82004:	6069      	str	r1, [r5, #4]
   82006:	d44c      	bmi.n	820a2 <__sflush_r+0x106>
   82008:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8200a:	f8c8 6000 	str.w	r6, [r8]
   8200e:	b311      	cbz	r1, 82056 <__sflush_r+0xba>
   82010:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82014:	4299      	cmp	r1, r3
   82016:	d002      	beq.n	8201e <__sflush_r+0x82>
   82018:	4640      	mov	r0, r8
   8201a:	f000 f9c3 	bl	823a4 <_free_r>
   8201e:	2000      	movs	r0, #0
   82020:	6328      	str	r0, [r5, #48]	; 0x30
   82022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82026:	692e      	ldr	r6, [r5, #16]
   82028:	b1ae      	cbz	r6, 82056 <__sflush_r+0xba>
   8202a:	0791      	lsls	r1, r2, #30
   8202c:	682c      	ldr	r4, [r5, #0]
   8202e:	bf0c      	ite	eq
   82030:	696b      	ldreq	r3, [r5, #20]
   82032:	2300      	movne	r3, #0
   82034:	602e      	str	r6, [r5, #0]
   82036:	1ba4      	subs	r4, r4, r6
   82038:	60ab      	str	r3, [r5, #8]
   8203a:	e00a      	b.n	82052 <__sflush_r+0xb6>
   8203c:	4632      	mov	r2, r6
   8203e:	4623      	mov	r3, r4
   82040:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82042:	4640      	mov	r0, r8
   82044:	69e9      	ldr	r1, [r5, #28]
   82046:	47b8      	blx	r7
   82048:	2800      	cmp	r0, #0
   8204a:	ebc0 0404 	rsb	r4, r0, r4
   8204e:	4406      	add	r6, r0
   82050:	dd04      	ble.n	8205c <__sflush_r+0xc0>
   82052:	2c00      	cmp	r4, #0
   82054:	dcf2      	bgt.n	8203c <__sflush_r+0xa0>
   82056:	2000      	movs	r0, #0
   82058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8205c:	89ab      	ldrh	r3, [r5, #12]
   8205e:	f04f 30ff 	mov.w	r0, #4294967295
   82062:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82066:	81ab      	strh	r3, [r5, #12]
   82068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8206c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8206e:	2a00      	cmp	r2, #0
   82070:	dca2      	bgt.n	81fb8 <__sflush_r+0x1c>
   82072:	e7f0      	b.n	82056 <__sflush_r+0xba>
   82074:	2301      	movs	r3, #1
   82076:	4640      	mov	r0, r8
   82078:	69e9      	ldr	r1, [r5, #28]
   8207a:	47a0      	blx	r4
   8207c:	1c43      	adds	r3, r0, #1
   8207e:	4602      	mov	r2, r0
   82080:	d01e      	beq.n	820c0 <__sflush_r+0x124>
   82082:	89ab      	ldrh	r3, [r5, #12]
   82084:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82086:	e7a6      	b.n	81fd6 <__sflush_r+0x3a>
   82088:	f8d8 3000 	ldr.w	r3, [r8]
   8208c:	b95b      	cbnz	r3, 820a6 <__sflush_r+0x10a>
   8208e:	89aa      	ldrh	r2, [r5, #12]
   82090:	6929      	ldr	r1, [r5, #16]
   82092:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82096:	b292      	uxth	r2, r2
   82098:	606b      	str	r3, [r5, #4]
   8209a:	04d3      	lsls	r3, r2, #19
   8209c:	81aa      	strh	r2, [r5, #12]
   8209e:	6029      	str	r1, [r5, #0]
   820a0:	d5b2      	bpl.n	82008 <__sflush_r+0x6c>
   820a2:	6528      	str	r0, [r5, #80]	; 0x50
   820a4:	e7b0      	b.n	82008 <__sflush_r+0x6c>
   820a6:	2b1d      	cmp	r3, #29
   820a8:	d001      	beq.n	820ae <__sflush_r+0x112>
   820aa:	2b16      	cmp	r3, #22
   820ac:	d113      	bne.n	820d6 <__sflush_r+0x13a>
   820ae:	89a9      	ldrh	r1, [r5, #12]
   820b0:	692b      	ldr	r3, [r5, #16]
   820b2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   820b6:	2200      	movs	r2, #0
   820b8:	81a9      	strh	r1, [r5, #12]
   820ba:	602b      	str	r3, [r5, #0]
   820bc:	606a      	str	r2, [r5, #4]
   820be:	e7a3      	b.n	82008 <__sflush_r+0x6c>
   820c0:	f8d8 3000 	ldr.w	r3, [r8]
   820c4:	2b00      	cmp	r3, #0
   820c6:	d0dc      	beq.n	82082 <__sflush_r+0xe6>
   820c8:	2b1d      	cmp	r3, #29
   820ca:	d001      	beq.n	820d0 <__sflush_r+0x134>
   820cc:	2b16      	cmp	r3, #22
   820ce:	d1c5      	bne.n	8205c <__sflush_r+0xc0>
   820d0:	f8c8 6000 	str.w	r6, [r8]
   820d4:	e7bf      	b.n	82056 <__sflush_r+0xba>
   820d6:	89ab      	ldrh	r3, [r5, #12]
   820d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   820dc:	81ab      	strh	r3, [r5, #12]
   820de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   820e2:	bf00      	nop

000820e4 <_fflush_r>:
   820e4:	b510      	push	{r4, lr}
   820e6:	4604      	mov	r4, r0
   820e8:	b082      	sub	sp, #8
   820ea:	b108      	cbz	r0, 820f0 <_fflush_r+0xc>
   820ec:	6b83      	ldr	r3, [r0, #56]	; 0x38
   820ee:	b153      	cbz	r3, 82106 <_fflush_r+0x22>
   820f0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   820f4:	b908      	cbnz	r0, 820fa <_fflush_r+0x16>
   820f6:	b002      	add	sp, #8
   820f8:	bd10      	pop	{r4, pc}
   820fa:	4620      	mov	r0, r4
   820fc:	b002      	add	sp, #8
   820fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82102:	f7ff bf4b 	b.w	81f9c <__sflush_r>
   82106:	9101      	str	r1, [sp, #4]
   82108:	f000 f808 	bl	8211c <__sinit>
   8210c:	9901      	ldr	r1, [sp, #4]
   8210e:	e7ef      	b.n	820f0 <_fflush_r+0xc>

00082110 <_cleanup_r>:
   82110:	4901      	ldr	r1, [pc, #4]	; (82118 <_cleanup_r+0x8>)
   82112:	f000 bb9f 	b.w	82854 <_fwalk>
   82116:	bf00      	nop
   82118:	0008387d 	.word	0x0008387d

0008211c <__sinit>:
   8211c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82120:	6b84      	ldr	r4, [r0, #56]	; 0x38
   82122:	b083      	sub	sp, #12
   82124:	4607      	mov	r7, r0
   82126:	2c00      	cmp	r4, #0
   82128:	d165      	bne.n	821f6 <__sinit+0xda>
   8212a:	687d      	ldr	r5, [r7, #4]
   8212c:	4833      	ldr	r0, [pc, #204]	; (821fc <__sinit+0xe0>)
   8212e:	2304      	movs	r3, #4
   82130:	2103      	movs	r1, #3
   82132:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   82136:	63f8      	str	r0, [r7, #60]	; 0x3c
   82138:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   8213c:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   82140:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   82144:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82148:	81ab      	strh	r3, [r5, #12]
   8214a:	602c      	str	r4, [r5, #0]
   8214c:	606c      	str	r4, [r5, #4]
   8214e:	60ac      	str	r4, [r5, #8]
   82150:	666c      	str	r4, [r5, #100]	; 0x64
   82152:	81ec      	strh	r4, [r5, #14]
   82154:	612c      	str	r4, [r5, #16]
   82156:	616c      	str	r4, [r5, #20]
   82158:	61ac      	str	r4, [r5, #24]
   8215a:	4621      	mov	r1, r4
   8215c:	2208      	movs	r2, #8
   8215e:	f7fe ff35 	bl	80fcc <memset>
   82162:	f8df b09c 	ldr.w	fp, [pc, #156]	; 82200 <__sinit+0xe4>
   82166:	68be      	ldr	r6, [r7, #8]
   82168:	f8df a098 	ldr.w	sl, [pc, #152]	; 82204 <__sinit+0xe8>
   8216c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 82208 <__sinit+0xec>
   82170:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8220c <__sinit+0xf0>
   82174:	2301      	movs	r3, #1
   82176:	2209      	movs	r2, #9
   82178:	61ed      	str	r5, [r5, #28]
   8217a:	f8c5 b020 	str.w	fp, [r5, #32]
   8217e:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82182:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82186:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   8218a:	4621      	mov	r1, r4
   8218c:	81f3      	strh	r3, [r6, #14]
   8218e:	81b2      	strh	r2, [r6, #12]
   82190:	6034      	str	r4, [r6, #0]
   82192:	6074      	str	r4, [r6, #4]
   82194:	60b4      	str	r4, [r6, #8]
   82196:	6674      	str	r4, [r6, #100]	; 0x64
   82198:	6134      	str	r4, [r6, #16]
   8219a:	6174      	str	r4, [r6, #20]
   8219c:	61b4      	str	r4, [r6, #24]
   8219e:	2208      	movs	r2, #8
   821a0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   821a4:	9301      	str	r3, [sp, #4]
   821a6:	f7fe ff11 	bl	80fcc <memset>
   821aa:	68fd      	ldr	r5, [r7, #12]
   821ac:	2012      	movs	r0, #18
   821ae:	2202      	movs	r2, #2
   821b0:	61f6      	str	r6, [r6, #28]
   821b2:	f8c6 b020 	str.w	fp, [r6, #32]
   821b6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   821ba:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   821be:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   821c2:	4621      	mov	r1, r4
   821c4:	81a8      	strh	r0, [r5, #12]
   821c6:	81ea      	strh	r2, [r5, #14]
   821c8:	602c      	str	r4, [r5, #0]
   821ca:	606c      	str	r4, [r5, #4]
   821cc:	60ac      	str	r4, [r5, #8]
   821ce:	666c      	str	r4, [r5, #100]	; 0x64
   821d0:	612c      	str	r4, [r5, #16]
   821d2:	616c      	str	r4, [r5, #20]
   821d4:	61ac      	str	r4, [r5, #24]
   821d6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   821da:	2208      	movs	r2, #8
   821dc:	f7fe fef6 	bl	80fcc <memset>
   821e0:	9b01      	ldr	r3, [sp, #4]
   821e2:	61ed      	str	r5, [r5, #28]
   821e4:	f8c5 b020 	str.w	fp, [r5, #32]
   821e8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   821ec:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   821f0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   821f4:	63bb      	str	r3, [r7, #56]	; 0x38
   821f6:	b003      	add	sp, #12
   821f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   821fc:	00082111 	.word	0x00082111
   82200:	00083511 	.word	0x00083511
   82204:	00083535 	.word	0x00083535
   82208:	0008356d 	.word	0x0008356d
   8220c:	0008358d 	.word	0x0008358d

00082210 <__sfp_lock_acquire>:
   82210:	4770      	bx	lr
   82212:	bf00      	nop

00082214 <__sfp_lock_release>:
   82214:	4770      	bx	lr
   82216:	bf00      	nop

00082218 <__libc_fini_array>:
   82218:	b538      	push	{r3, r4, r5, lr}
   8221a:	4d09      	ldr	r5, [pc, #36]	; (82240 <__libc_fini_array+0x28>)
   8221c:	4c09      	ldr	r4, [pc, #36]	; (82244 <__libc_fini_array+0x2c>)
   8221e:	1b64      	subs	r4, r4, r5
   82220:	10a4      	asrs	r4, r4, #2
   82222:	bf18      	it	ne
   82224:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   82228:	d005      	beq.n	82236 <__libc_fini_array+0x1e>
   8222a:	3c01      	subs	r4, #1
   8222c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   82230:	4798      	blx	r3
   82232:	2c00      	cmp	r4, #0
   82234:	d1f9      	bne.n	8222a <__libc_fini_array+0x12>
   82236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8223a:	f001 becf 	b.w	83fdc <_fini>
   8223e:	bf00      	nop
   82240:	00083fe8 	.word	0x00083fe8
   82244:	00083fec 	.word	0x00083fec

00082248 <_fputwc_r>:
   82248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8224c:	8993      	ldrh	r3, [r2, #12]
   8224e:	460f      	mov	r7, r1
   82250:	0499      	lsls	r1, r3, #18
   82252:	b082      	sub	sp, #8
   82254:	4614      	mov	r4, r2
   82256:	4680      	mov	r8, r0
   82258:	d406      	bmi.n	82268 <_fputwc_r+0x20>
   8225a:	6e52      	ldr	r2, [r2, #100]	; 0x64
   8225c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82260:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82264:	81a3      	strh	r3, [r4, #12]
   82266:	6662      	str	r2, [r4, #100]	; 0x64
   82268:	f000 fb1c 	bl	828a4 <__locale_mb_cur_max>
   8226c:	2801      	cmp	r0, #1
   8226e:	d03e      	beq.n	822ee <_fputwc_r+0xa6>
   82270:	463a      	mov	r2, r7
   82272:	4640      	mov	r0, r8
   82274:	a901      	add	r1, sp, #4
   82276:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   8227a:	f001 fa0f 	bl	8369c <_wcrtomb_r>
   8227e:	1c42      	adds	r2, r0, #1
   82280:	4606      	mov	r6, r0
   82282:	d02d      	beq.n	822e0 <_fputwc_r+0x98>
   82284:	2800      	cmp	r0, #0
   82286:	d03a      	beq.n	822fe <_fputwc_r+0xb6>
   82288:	f89d 1004 	ldrb.w	r1, [sp, #4]
   8228c:	2500      	movs	r5, #0
   8228e:	e009      	b.n	822a4 <_fputwc_r+0x5c>
   82290:	6823      	ldr	r3, [r4, #0]
   82292:	7019      	strb	r1, [r3, #0]
   82294:	6823      	ldr	r3, [r4, #0]
   82296:	3301      	adds	r3, #1
   82298:	6023      	str	r3, [r4, #0]
   8229a:	3501      	adds	r5, #1
   8229c:	42b5      	cmp	r5, r6
   8229e:	d22e      	bcs.n	822fe <_fputwc_r+0xb6>
   822a0:	ab01      	add	r3, sp, #4
   822a2:	5ce9      	ldrb	r1, [r5, r3]
   822a4:	68a3      	ldr	r3, [r4, #8]
   822a6:	3b01      	subs	r3, #1
   822a8:	2b00      	cmp	r3, #0
   822aa:	60a3      	str	r3, [r4, #8]
   822ac:	daf0      	bge.n	82290 <_fputwc_r+0x48>
   822ae:	69a2      	ldr	r2, [r4, #24]
   822b0:	4293      	cmp	r3, r2
   822b2:	db06      	blt.n	822c2 <_fputwc_r+0x7a>
   822b4:	6823      	ldr	r3, [r4, #0]
   822b6:	7019      	strb	r1, [r3, #0]
   822b8:	6823      	ldr	r3, [r4, #0]
   822ba:	7819      	ldrb	r1, [r3, #0]
   822bc:	3301      	adds	r3, #1
   822be:	290a      	cmp	r1, #10
   822c0:	d1ea      	bne.n	82298 <_fputwc_r+0x50>
   822c2:	4640      	mov	r0, r8
   822c4:	4622      	mov	r2, r4
   822c6:	f001 f995 	bl	835f4 <__swbuf_r>
   822ca:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   822ce:	4258      	negs	r0, r3
   822d0:	4158      	adcs	r0, r3
   822d2:	2800      	cmp	r0, #0
   822d4:	d0e1      	beq.n	8229a <_fputwc_r+0x52>
   822d6:	f04f 30ff 	mov.w	r0, #4294967295
   822da:	b002      	add	sp, #8
   822dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   822e0:	89a3      	ldrh	r3, [r4, #12]
   822e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   822e6:	81a3      	strh	r3, [r4, #12]
   822e8:	b002      	add	sp, #8
   822ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   822ee:	1e7b      	subs	r3, r7, #1
   822f0:	2bfe      	cmp	r3, #254	; 0xfe
   822f2:	d8bd      	bhi.n	82270 <_fputwc_r+0x28>
   822f4:	b2f9      	uxtb	r1, r7
   822f6:	4606      	mov	r6, r0
   822f8:	f88d 1004 	strb.w	r1, [sp, #4]
   822fc:	e7c6      	b.n	8228c <_fputwc_r+0x44>
   822fe:	4638      	mov	r0, r7
   82300:	b002      	add	sp, #8
   82302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82306:	bf00      	nop

00082308 <_malloc_trim_r>:
   82308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8230a:	4d23      	ldr	r5, [pc, #140]	; (82398 <_malloc_trim_r+0x90>)
   8230c:	460f      	mov	r7, r1
   8230e:	4604      	mov	r4, r0
   82310:	f000 ff08 	bl	83124 <__malloc_lock>
   82314:	68ab      	ldr	r3, [r5, #8]
   82316:	685e      	ldr	r6, [r3, #4]
   82318:	f026 0603 	bic.w	r6, r6, #3
   8231c:	1bf1      	subs	r1, r6, r7
   8231e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   82322:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82326:	f021 010f 	bic.w	r1, r1, #15
   8232a:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   8232e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   82332:	db07      	blt.n	82344 <_malloc_trim_r+0x3c>
   82334:	4620      	mov	r0, r4
   82336:	2100      	movs	r1, #0
   82338:	f001 f8d8 	bl	834ec <_sbrk_r>
   8233c:	68ab      	ldr	r3, [r5, #8]
   8233e:	4433      	add	r3, r6
   82340:	4298      	cmp	r0, r3
   82342:	d004      	beq.n	8234e <_malloc_trim_r+0x46>
   82344:	4620      	mov	r0, r4
   82346:	f000 feef 	bl	83128 <__malloc_unlock>
   8234a:	2000      	movs	r0, #0
   8234c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8234e:	4620      	mov	r0, r4
   82350:	4279      	negs	r1, r7
   82352:	f001 f8cb 	bl	834ec <_sbrk_r>
   82356:	3001      	adds	r0, #1
   82358:	d00d      	beq.n	82376 <_malloc_trim_r+0x6e>
   8235a:	4b10      	ldr	r3, [pc, #64]	; (8239c <_malloc_trim_r+0x94>)
   8235c:	68aa      	ldr	r2, [r5, #8]
   8235e:	6819      	ldr	r1, [r3, #0]
   82360:	1bf6      	subs	r6, r6, r7
   82362:	f046 0601 	orr.w	r6, r6, #1
   82366:	4620      	mov	r0, r4
   82368:	1bc9      	subs	r1, r1, r7
   8236a:	6056      	str	r6, [r2, #4]
   8236c:	6019      	str	r1, [r3, #0]
   8236e:	f000 fedb 	bl	83128 <__malloc_unlock>
   82372:	2001      	movs	r0, #1
   82374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82376:	4620      	mov	r0, r4
   82378:	2100      	movs	r1, #0
   8237a:	f001 f8b7 	bl	834ec <_sbrk_r>
   8237e:	68ab      	ldr	r3, [r5, #8]
   82380:	1ac2      	subs	r2, r0, r3
   82382:	2a0f      	cmp	r2, #15
   82384:	ddde      	ble.n	82344 <_malloc_trim_r+0x3c>
   82386:	4d06      	ldr	r5, [pc, #24]	; (823a0 <_malloc_trim_r+0x98>)
   82388:	4904      	ldr	r1, [pc, #16]	; (8239c <_malloc_trim_r+0x94>)
   8238a:	682d      	ldr	r5, [r5, #0]
   8238c:	f042 0201 	orr.w	r2, r2, #1
   82390:	1b40      	subs	r0, r0, r5
   82392:	605a      	str	r2, [r3, #4]
   82394:	6008      	str	r0, [r1, #0]
   82396:	e7d5      	b.n	82344 <_malloc_trim_r+0x3c>
   82398:	20070590 	.word	0x20070590
   8239c:	20070af0 	.word	0x20070af0
   823a0:	2007099c 	.word	0x2007099c

000823a4 <_free_r>:
   823a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   823a8:	460d      	mov	r5, r1
   823aa:	4606      	mov	r6, r0
   823ac:	2900      	cmp	r1, #0
   823ae:	d055      	beq.n	8245c <_free_r+0xb8>
   823b0:	f000 feb8 	bl	83124 <__malloc_lock>
   823b4:	f855 1c04 	ldr.w	r1, [r5, #-4]
   823b8:	f8df c170 	ldr.w	ip, [pc, #368]	; 8252c <_free_r+0x188>
   823bc:	f1a5 0408 	sub.w	r4, r5, #8
   823c0:	f021 0301 	bic.w	r3, r1, #1
   823c4:	18e2      	adds	r2, r4, r3
   823c6:	f8dc 0008 	ldr.w	r0, [ip, #8]
   823ca:	6857      	ldr	r7, [r2, #4]
   823cc:	4290      	cmp	r0, r2
   823ce:	f027 0703 	bic.w	r7, r7, #3
   823d2:	d068      	beq.n	824a6 <_free_r+0x102>
   823d4:	f011 0101 	ands.w	r1, r1, #1
   823d8:	6057      	str	r7, [r2, #4]
   823da:	d032      	beq.n	82442 <_free_r+0x9e>
   823dc:	2100      	movs	r1, #0
   823de:	19d0      	adds	r0, r2, r7
   823e0:	6840      	ldr	r0, [r0, #4]
   823e2:	07c0      	lsls	r0, r0, #31
   823e4:	d406      	bmi.n	823f4 <_free_r+0x50>
   823e6:	443b      	add	r3, r7
   823e8:	6890      	ldr	r0, [r2, #8]
   823ea:	2900      	cmp	r1, #0
   823ec:	d04d      	beq.n	8248a <_free_r+0xe6>
   823ee:	68d2      	ldr	r2, [r2, #12]
   823f0:	60c2      	str	r2, [r0, #12]
   823f2:	6090      	str	r0, [r2, #8]
   823f4:	f043 0201 	orr.w	r2, r3, #1
   823f8:	6062      	str	r2, [r4, #4]
   823fa:	50e3      	str	r3, [r4, r3]
   823fc:	b9e1      	cbnz	r1, 82438 <_free_r+0x94>
   823fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82402:	d32d      	bcc.n	82460 <_free_r+0xbc>
   82404:	0a5a      	lsrs	r2, r3, #9
   82406:	2a04      	cmp	r2, #4
   82408:	d869      	bhi.n	824de <_free_r+0x13a>
   8240a:	0998      	lsrs	r0, r3, #6
   8240c:	3038      	adds	r0, #56	; 0x38
   8240e:	0041      	lsls	r1, r0, #1
   82410:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   82414:	f8dc 2008 	ldr.w	r2, [ip, #8]
   82418:	4944      	ldr	r1, [pc, #272]	; (8252c <_free_r+0x188>)
   8241a:	4562      	cmp	r2, ip
   8241c:	d065      	beq.n	824ea <_free_r+0x146>
   8241e:	6851      	ldr	r1, [r2, #4]
   82420:	f021 0103 	bic.w	r1, r1, #3
   82424:	428b      	cmp	r3, r1
   82426:	d202      	bcs.n	8242e <_free_r+0x8a>
   82428:	6892      	ldr	r2, [r2, #8]
   8242a:	4594      	cmp	ip, r2
   8242c:	d1f7      	bne.n	8241e <_free_r+0x7a>
   8242e:	68d3      	ldr	r3, [r2, #12]
   82430:	60e3      	str	r3, [r4, #12]
   82432:	60a2      	str	r2, [r4, #8]
   82434:	609c      	str	r4, [r3, #8]
   82436:	60d4      	str	r4, [r2, #12]
   82438:	4630      	mov	r0, r6
   8243a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8243e:	f000 be73 	b.w	83128 <__malloc_unlock>
   82442:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82446:	f10c 0808 	add.w	r8, ip, #8
   8244a:	1b64      	subs	r4, r4, r5
   8244c:	68a0      	ldr	r0, [r4, #8]
   8244e:	442b      	add	r3, r5
   82450:	4540      	cmp	r0, r8
   82452:	d042      	beq.n	824da <_free_r+0x136>
   82454:	68e5      	ldr	r5, [r4, #12]
   82456:	60c5      	str	r5, [r0, #12]
   82458:	60a8      	str	r0, [r5, #8]
   8245a:	e7c0      	b.n	823de <_free_r+0x3a>
   8245c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82460:	08db      	lsrs	r3, r3, #3
   82462:	109a      	asrs	r2, r3, #2
   82464:	2001      	movs	r0, #1
   82466:	4090      	lsls	r0, r2
   82468:	f8dc 1004 	ldr.w	r1, [ip, #4]
   8246c:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   82470:	689a      	ldr	r2, [r3, #8]
   82472:	4301      	orrs	r1, r0
   82474:	60a2      	str	r2, [r4, #8]
   82476:	60e3      	str	r3, [r4, #12]
   82478:	f8cc 1004 	str.w	r1, [ip, #4]
   8247c:	4630      	mov	r0, r6
   8247e:	609c      	str	r4, [r3, #8]
   82480:	60d4      	str	r4, [r2, #12]
   82482:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82486:	f000 be4f 	b.w	83128 <__malloc_unlock>
   8248a:	4d29      	ldr	r5, [pc, #164]	; (82530 <_free_r+0x18c>)
   8248c:	42a8      	cmp	r0, r5
   8248e:	d1ae      	bne.n	823ee <_free_r+0x4a>
   82490:	f043 0201 	orr.w	r2, r3, #1
   82494:	f8cc 4014 	str.w	r4, [ip, #20]
   82498:	f8cc 4010 	str.w	r4, [ip, #16]
   8249c:	60e0      	str	r0, [r4, #12]
   8249e:	60a0      	str	r0, [r4, #8]
   824a0:	6062      	str	r2, [r4, #4]
   824a2:	50e3      	str	r3, [r4, r3]
   824a4:	e7c8      	b.n	82438 <_free_r+0x94>
   824a6:	441f      	add	r7, r3
   824a8:	07cb      	lsls	r3, r1, #31
   824aa:	d407      	bmi.n	824bc <_free_r+0x118>
   824ac:	f855 1c08 	ldr.w	r1, [r5, #-8]
   824b0:	1a64      	subs	r4, r4, r1
   824b2:	68e3      	ldr	r3, [r4, #12]
   824b4:	68a2      	ldr	r2, [r4, #8]
   824b6:	440f      	add	r7, r1
   824b8:	60d3      	str	r3, [r2, #12]
   824ba:	609a      	str	r2, [r3, #8]
   824bc:	4b1d      	ldr	r3, [pc, #116]	; (82534 <_free_r+0x190>)
   824be:	f047 0201 	orr.w	r2, r7, #1
   824c2:	681b      	ldr	r3, [r3, #0]
   824c4:	6062      	str	r2, [r4, #4]
   824c6:	429f      	cmp	r7, r3
   824c8:	f8cc 4008 	str.w	r4, [ip, #8]
   824cc:	d3b4      	bcc.n	82438 <_free_r+0x94>
   824ce:	4b1a      	ldr	r3, [pc, #104]	; (82538 <_free_r+0x194>)
   824d0:	4630      	mov	r0, r6
   824d2:	6819      	ldr	r1, [r3, #0]
   824d4:	f7ff ff18 	bl	82308 <_malloc_trim_r>
   824d8:	e7ae      	b.n	82438 <_free_r+0x94>
   824da:	2101      	movs	r1, #1
   824dc:	e77f      	b.n	823de <_free_r+0x3a>
   824de:	2a14      	cmp	r2, #20
   824e0:	d80b      	bhi.n	824fa <_free_r+0x156>
   824e2:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   824e6:	0041      	lsls	r1, r0, #1
   824e8:	e792      	b.n	82410 <_free_r+0x6c>
   824ea:	1080      	asrs	r0, r0, #2
   824ec:	2501      	movs	r5, #1
   824ee:	4085      	lsls	r5, r0
   824f0:	6848      	ldr	r0, [r1, #4]
   824f2:	4613      	mov	r3, r2
   824f4:	4328      	orrs	r0, r5
   824f6:	6048      	str	r0, [r1, #4]
   824f8:	e79a      	b.n	82430 <_free_r+0x8c>
   824fa:	2a54      	cmp	r2, #84	; 0x54
   824fc:	d803      	bhi.n	82506 <_free_r+0x162>
   824fe:	0b18      	lsrs	r0, r3, #12
   82500:	306e      	adds	r0, #110	; 0x6e
   82502:	0041      	lsls	r1, r0, #1
   82504:	e784      	b.n	82410 <_free_r+0x6c>
   82506:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8250a:	d803      	bhi.n	82514 <_free_r+0x170>
   8250c:	0bd8      	lsrs	r0, r3, #15
   8250e:	3077      	adds	r0, #119	; 0x77
   82510:	0041      	lsls	r1, r0, #1
   82512:	e77d      	b.n	82410 <_free_r+0x6c>
   82514:	f240 5154 	movw	r1, #1364	; 0x554
   82518:	428a      	cmp	r2, r1
   8251a:	d803      	bhi.n	82524 <_free_r+0x180>
   8251c:	0c98      	lsrs	r0, r3, #18
   8251e:	307c      	adds	r0, #124	; 0x7c
   82520:	0041      	lsls	r1, r0, #1
   82522:	e775      	b.n	82410 <_free_r+0x6c>
   82524:	21fc      	movs	r1, #252	; 0xfc
   82526:	207e      	movs	r0, #126	; 0x7e
   82528:	e772      	b.n	82410 <_free_r+0x6c>
   8252a:	bf00      	nop
   8252c:	20070590 	.word	0x20070590
   82530:	20070598 	.word	0x20070598
   82534:	20070998 	.word	0x20070998
   82538:	20070aec 	.word	0x20070aec

0008253c <__sfvwrite_r>:
   8253c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82540:	6893      	ldr	r3, [r2, #8]
   82542:	b083      	sub	sp, #12
   82544:	4616      	mov	r6, r2
   82546:	4681      	mov	r9, r0
   82548:	460c      	mov	r4, r1
   8254a:	b32b      	cbz	r3, 82598 <__sfvwrite_r+0x5c>
   8254c:	898b      	ldrh	r3, [r1, #12]
   8254e:	0719      	lsls	r1, r3, #28
   82550:	d526      	bpl.n	825a0 <__sfvwrite_r+0x64>
   82552:	6922      	ldr	r2, [r4, #16]
   82554:	b322      	cbz	r2, 825a0 <__sfvwrite_r+0x64>
   82556:	f003 0202 	and.w	r2, r3, #2
   8255a:	b292      	uxth	r2, r2
   8255c:	6835      	ldr	r5, [r6, #0]
   8255e:	2a00      	cmp	r2, #0
   82560:	d02c      	beq.n	825bc <__sfvwrite_r+0x80>
   82562:	f04f 0a00 	mov.w	sl, #0
   82566:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 82850 <__sfvwrite_r+0x314>
   8256a:	46d0      	mov	r8, sl
   8256c:	45d8      	cmp	r8, fp
   8256e:	bf34      	ite	cc
   82570:	4643      	movcc	r3, r8
   82572:	465b      	movcs	r3, fp
   82574:	4652      	mov	r2, sl
   82576:	4648      	mov	r0, r9
   82578:	f1b8 0f00 	cmp.w	r8, #0
   8257c:	d04f      	beq.n	8261e <__sfvwrite_r+0xe2>
   8257e:	69e1      	ldr	r1, [r4, #28]
   82580:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82582:	47b8      	blx	r7
   82584:	2800      	cmp	r0, #0
   82586:	dd56      	ble.n	82636 <__sfvwrite_r+0xfa>
   82588:	68b3      	ldr	r3, [r6, #8]
   8258a:	4482      	add	sl, r0
   8258c:	1a1b      	subs	r3, r3, r0
   8258e:	ebc0 0808 	rsb	r8, r0, r8
   82592:	60b3      	str	r3, [r6, #8]
   82594:	2b00      	cmp	r3, #0
   82596:	d1e9      	bne.n	8256c <__sfvwrite_r+0x30>
   82598:	2000      	movs	r0, #0
   8259a:	b003      	add	sp, #12
   8259c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   825a0:	4648      	mov	r0, r9
   825a2:	4621      	mov	r1, r4
   825a4:	f7ff fc88 	bl	81eb8 <__swsetup_r>
   825a8:	2800      	cmp	r0, #0
   825aa:	f040 8148 	bne.w	8283e <__sfvwrite_r+0x302>
   825ae:	89a3      	ldrh	r3, [r4, #12]
   825b0:	6835      	ldr	r5, [r6, #0]
   825b2:	f003 0202 	and.w	r2, r3, #2
   825b6:	b292      	uxth	r2, r2
   825b8:	2a00      	cmp	r2, #0
   825ba:	d1d2      	bne.n	82562 <__sfvwrite_r+0x26>
   825bc:	f013 0a01 	ands.w	sl, r3, #1
   825c0:	d142      	bne.n	82648 <__sfvwrite_r+0x10c>
   825c2:	46d0      	mov	r8, sl
   825c4:	f1b8 0f00 	cmp.w	r8, #0
   825c8:	d023      	beq.n	82612 <__sfvwrite_r+0xd6>
   825ca:	059a      	lsls	r2, r3, #22
   825cc:	68a7      	ldr	r7, [r4, #8]
   825ce:	d576      	bpl.n	826be <__sfvwrite_r+0x182>
   825d0:	45b8      	cmp	r8, r7
   825d2:	f0c0 80a4 	bcc.w	8271e <__sfvwrite_r+0x1e2>
   825d6:	f413 6f90 	tst.w	r3, #1152	; 0x480
   825da:	f040 80b2 	bne.w	82742 <__sfvwrite_r+0x206>
   825de:	6820      	ldr	r0, [r4, #0]
   825e0:	46bb      	mov	fp, r7
   825e2:	4651      	mov	r1, sl
   825e4:	465a      	mov	r2, fp
   825e6:	f000 fd37 	bl	83058 <memmove>
   825ea:	68a2      	ldr	r2, [r4, #8]
   825ec:	6821      	ldr	r1, [r4, #0]
   825ee:	1bd2      	subs	r2, r2, r7
   825f0:	eb01 030b 	add.w	r3, r1, fp
   825f4:	60a2      	str	r2, [r4, #8]
   825f6:	6023      	str	r3, [r4, #0]
   825f8:	4642      	mov	r2, r8
   825fa:	68b3      	ldr	r3, [r6, #8]
   825fc:	4492      	add	sl, r2
   825fe:	1a9b      	subs	r3, r3, r2
   82600:	ebc2 0808 	rsb	r8, r2, r8
   82604:	60b3      	str	r3, [r6, #8]
   82606:	2b00      	cmp	r3, #0
   82608:	d0c6      	beq.n	82598 <__sfvwrite_r+0x5c>
   8260a:	89a3      	ldrh	r3, [r4, #12]
   8260c:	f1b8 0f00 	cmp.w	r8, #0
   82610:	d1db      	bne.n	825ca <__sfvwrite_r+0x8e>
   82612:	f8d5 a000 	ldr.w	sl, [r5]
   82616:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8261a:	3508      	adds	r5, #8
   8261c:	e7d2      	b.n	825c4 <__sfvwrite_r+0x88>
   8261e:	f8d5 a000 	ldr.w	sl, [r5]
   82622:	f8d5 8004 	ldr.w	r8, [r5, #4]
   82626:	3508      	adds	r5, #8
   82628:	e7a0      	b.n	8256c <__sfvwrite_r+0x30>
   8262a:	4648      	mov	r0, r9
   8262c:	4621      	mov	r1, r4
   8262e:	f7ff fd59 	bl	820e4 <_fflush_r>
   82632:	2800      	cmp	r0, #0
   82634:	d059      	beq.n	826ea <__sfvwrite_r+0x1ae>
   82636:	89a3      	ldrh	r3, [r4, #12]
   82638:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8263c:	f04f 30ff 	mov.w	r0, #4294967295
   82640:	81a3      	strh	r3, [r4, #12]
   82642:	b003      	add	sp, #12
   82644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82648:	4692      	mov	sl, r2
   8264a:	9201      	str	r2, [sp, #4]
   8264c:	4693      	mov	fp, r2
   8264e:	4690      	mov	r8, r2
   82650:	f1b8 0f00 	cmp.w	r8, #0
   82654:	d02b      	beq.n	826ae <__sfvwrite_r+0x172>
   82656:	9f01      	ldr	r7, [sp, #4]
   82658:	2f00      	cmp	r7, #0
   8265a:	d064      	beq.n	82726 <__sfvwrite_r+0x1ea>
   8265c:	6820      	ldr	r0, [r4, #0]
   8265e:	6921      	ldr	r1, [r4, #16]
   82660:	45c2      	cmp	sl, r8
   82662:	bf34      	ite	cc
   82664:	4653      	movcc	r3, sl
   82666:	4643      	movcs	r3, r8
   82668:	4288      	cmp	r0, r1
   8266a:	461f      	mov	r7, r3
   8266c:	f8d4 c008 	ldr.w	ip, [r4, #8]
   82670:	6962      	ldr	r2, [r4, #20]
   82672:	d903      	bls.n	8267c <__sfvwrite_r+0x140>
   82674:	4494      	add	ip, r2
   82676:	4563      	cmp	r3, ip
   82678:	f300 80ae 	bgt.w	827d8 <__sfvwrite_r+0x29c>
   8267c:	4293      	cmp	r3, r2
   8267e:	db36      	blt.n	826ee <__sfvwrite_r+0x1b2>
   82680:	4613      	mov	r3, r2
   82682:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82684:	4648      	mov	r0, r9
   82686:	69e1      	ldr	r1, [r4, #28]
   82688:	465a      	mov	r2, fp
   8268a:	47b8      	blx	r7
   8268c:	1e07      	subs	r7, r0, #0
   8268e:	ddd2      	ble.n	82636 <__sfvwrite_r+0xfa>
   82690:	ebba 0a07 	subs.w	sl, sl, r7
   82694:	d03a      	beq.n	8270c <__sfvwrite_r+0x1d0>
   82696:	68b3      	ldr	r3, [r6, #8]
   82698:	44bb      	add	fp, r7
   8269a:	1bdb      	subs	r3, r3, r7
   8269c:	ebc7 0808 	rsb	r8, r7, r8
   826a0:	60b3      	str	r3, [r6, #8]
   826a2:	2b00      	cmp	r3, #0
   826a4:	f43f af78 	beq.w	82598 <__sfvwrite_r+0x5c>
   826a8:	f1b8 0f00 	cmp.w	r8, #0
   826ac:	d1d3      	bne.n	82656 <__sfvwrite_r+0x11a>
   826ae:	2700      	movs	r7, #0
   826b0:	f8d5 b000 	ldr.w	fp, [r5]
   826b4:	f8d5 8004 	ldr.w	r8, [r5, #4]
   826b8:	9701      	str	r7, [sp, #4]
   826ba:	3508      	adds	r5, #8
   826bc:	e7c8      	b.n	82650 <__sfvwrite_r+0x114>
   826be:	6820      	ldr	r0, [r4, #0]
   826c0:	6923      	ldr	r3, [r4, #16]
   826c2:	4298      	cmp	r0, r3
   826c4:	d802      	bhi.n	826cc <__sfvwrite_r+0x190>
   826c6:	6963      	ldr	r3, [r4, #20]
   826c8:	4598      	cmp	r8, r3
   826ca:	d272      	bcs.n	827b2 <__sfvwrite_r+0x276>
   826cc:	45b8      	cmp	r8, r7
   826ce:	bf38      	it	cc
   826d0:	4647      	movcc	r7, r8
   826d2:	463a      	mov	r2, r7
   826d4:	4651      	mov	r1, sl
   826d6:	f000 fcbf 	bl	83058 <memmove>
   826da:	68a3      	ldr	r3, [r4, #8]
   826dc:	6822      	ldr	r2, [r4, #0]
   826de:	1bdb      	subs	r3, r3, r7
   826e0:	443a      	add	r2, r7
   826e2:	60a3      	str	r3, [r4, #8]
   826e4:	6022      	str	r2, [r4, #0]
   826e6:	2b00      	cmp	r3, #0
   826e8:	d09f      	beq.n	8262a <__sfvwrite_r+0xee>
   826ea:	463a      	mov	r2, r7
   826ec:	e785      	b.n	825fa <__sfvwrite_r+0xbe>
   826ee:	461a      	mov	r2, r3
   826f0:	4659      	mov	r1, fp
   826f2:	9300      	str	r3, [sp, #0]
   826f4:	f000 fcb0 	bl	83058 <memmove>
   826f8:	9b00      	ldr	r3, [sp, #0]
   826fa:	68a1      	ldr	r1, [r4, #8]
   826fc:	6822      	ldr	r2, [r4, #0]
   826fe:	1ac9      	subs	r1, r1, r3
   82700:	ebba 0a07 	subs.w	sl, sl, r7
   82704:	4413      	add	r3, r2
   82706:	60a1      	str	r1, [r4, #8]
   82708:	6023      	str	r3, [r4, #0]
   8270a:	d1c4      	bne.n	82696 <__sfvwrite_r+0x15a>
   8270c:	4648      	mov	r0, r9
   8270e:	4621      	mov	r1, r4
   82710:	f7ff fce8 	bl	820e4 <_fflush_r>
   82714:	2800      	cmp	r0, #0
   82716:	d18e      	bne.n	82636 <__sfvwrite_r+0xfa>
   82718:	f8cd a004 	str.w	sl, [sp, #4]
   8271c:	e7bb      	b.n	82696 <__sfvwrite_r+0x15a>
   8271e:	6820      	ldr	r0, [r4, #0]
   82720:	4647      	mov	r7, r8
   82722:	46c3      	mov	fp, r8
   82724:	e75d      	b.n	825e2 <__sfvwrite_r+0xa6>
   82726:	4658      	mov	r0, fp
   82728:	210a      	movs	r1, #10
   8272a:	4642      	mov	r2, r8
   8272c:	f000 fbd4 	bl	82ed8 <memchr>
   82730:	2800      	cmp	r0, #0
   82732:	d07f      	beq.n	82834 <__sfvwrite_r+0x2f8>
   82734:	f100 0a01 	add.w	sl, r0, #1
   82738:	2701      	movs	r7, #1
   8273a:	ebcb 0a0a 	rsb	sl, fp, sl
   8273e:	9701      	str	r7, [sp, #4]
   82740:	e78c      	b.n	8265c <__sfvwrite_r+0x120>
   82742:	6822      	ldr	r2, [r4, #0]
   82744:	6921      	ldr	r1, [r4, #16]
   82746:	6967      	ldr	r7, [r4, #20]
   82748:	ebc1 0c02 	rsb	ip, r1, r2
   8274c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   82750:	f10c 0201 	add.w	r2, ip, #1
   82754:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   82758:	4442      	add	r2, r8
   8275a:	107f      	asrs	r7, r7, #1
   8275c:	4297      	cmp	r7, r2
   8275e:	bf34      	ite	cc
   82760:	4617      	movcc	r7, r2
   82762:	463a      	movcs	r2, r7
   82764:	055b      	lsls	r3, r3, #21
   82766:	d54f      	bpl.n	82808 <__sfvwrite_r+0x2cc>
   82768:	4611      	mov	r1, r2
   8276a:	4648      	mov	r0, r9
   8276c:	f8cd c000 	str.w	ip, [sp]
   82770:	f000 f916 	bl	829a0 <_malloc_r>
   82774:	f8dd c000 	ldr.w	ip, [sp]
   82778:	4683      	mov	fp, r0
   8277a:	2800      	cmp	r0, #0
   8277c:	d062      	beq.n	82844 <__sfvwrite_r+0x308>
   8277e:	4662      	mov	r2, ip
   82780:	6921      	ldr	r1, [r4, #16]
   82782:	f8cd c000 	str.w	ip, [sp]
   82786:	f000 fbf1 	bl	82f6c <memcpy>
   8278a:	89a2      	ldrh	r2, [r4, #12]
   8278c:	f8dd c000 	ldr.w	ip, [sp]
   82790:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   82794:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   82798:	81a2      	strh	r2, [r4, #12]
   8279a:	eb0b 000c 	add.w	r0, fp, ip
   8279e:	ebcc 0207 	rsb	r2, ip, r7
   827a2:	f8c4 b010 	str.w	fp, [r4, #16]
   827a6:	6167      	str	r7, [r4, #20]
   827a8:	6020      	str	r0, [r4, #0]
   827aa:	60a2      	str	r2, [r4, #8]
   827ac:	4647      	mov	r7, r8
   827ae:	46c3      	mov	fp, r8
   827b0:	e717      	b.n	825e2 <__sfvwrite_r+0xa6>
   827b2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   827b6:	4590      	cmp	r8, r2
   827b8:	bf38      	it	cc
   827ba:	4642      	movcc	r2, r8
   827bc:	fb92 f2f3 	sdiv	r2, r2, r3
   827c0:	fb02 f303 	mul.w	r3, r2, r3
   827c4:	6a67      	ldr	r7, [r4, #36]	; 0x24
   827c6:	4648      	mov	r0, r9
   827c8:	69e1      	ldr	r1, [r4, #28]
   827ca:	4652      	mov	r2, sl
   827cc:	47b8      	blx	r7
   827ce:	2800      	cmp	r0, #0
   827d0:	f77f af31 	ble.w	82636 <__sfvwrite_r+0xfa>
   827d4:	4602      	mov	r2, r0
   827d6:	e710      	b.n	825fa <__sfvwrite_r+0xbe>
   827d8:	4662      	mov	r2, ip
   827da:	4659      	mov	r1, fp
   827dc:	f8cd c000 	str.w	ip, [sp]
   827e0:	f000 fc3a 	bl	83058 <memmove>
   827e4:	f8dd c000 	ldr.w	ip, [sp]
   827e8:	6823      	ldr	r3, [r4, #0]
   827ea:	4648      	mov	r0, r9
   827ec:	4463      	add	r3, ip
   827ee:	6023      	str	r3, [r4, #0]
   827f0:	4621      	mov	r1, r4
   827f2:	f8cd c000 	str.w	ip, [sp]
   827f6:	f7ff fc75 	bl	820e4 <_fflush_r>
   827fa:	f8dd c000 	ldr.w	ip, [sp]
   827fe:	2800      	cmp	r0, #0
   82800:	f47f af19 	bne.w	82636 <__sfvwrite_r+0xfa>
   82804:	4667      	mov	r7, ip
   82806:	e743      	b.n	82690 <__sfvwrite_r+0x154>
   82808:	4648      	mov	r0, r9
   8280a:	f8cd c000 	str.w	ip, [sp]
   8280e:	f000 fc8d 	bl	8312c <_realloc_r>
   82812:	f8dd c000 	ldr.w	ip, [sp]
   82816:	4683      	mov	fp, r0
   82818:	2800      	cmp	r0, #0
   8281a:	d1be      	bne.n	8279a <__sfvwrite_r+0x25e>
   8281c:	4648      	mov	r0, r9
   8281e:	6921      	ldr	r1, [r4, #16]
   82820:	f7ff fdc0 	bl	823a4 <_free_r>
   82824:	89a3      	ldrh	r3, [r4, #12]
   82826:	220c      	movs	r2, #12
   82828:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8282c:	b29b      	uxth	r3, r3
   8282e:	f8c9 2000 	str.w	r2, [r9]
   82832:	e701      	b.n	82638 <__sfvwrite_r+0xfc>
   82834:	2701      	movs	r7, #1
   82836:	f108 0a01 	add.w	sl, r8, #1
   8283a:	9701      	str	r7, [sp, #4]
   8283c:	e70e      	b.n	8265c <__sfvwrite_r+0x120>
   8283e:	f04f 30ff 	mov.w	r0, #4294967295
   82842:	e6aa      	b.n	8259a <__sfvwrite_r+0x5e>
   82844:	230c      	movs	r3, #12
   82846:	f8c9 3000 	str.w	r3, [r9]
   8284a:	89a3      	ldrh	r3, [r4, #12]
   8284c:	e6f4      	b.n	82638 <__sfvwrite_r+0xfc>
   8284e:	bf00      	nop
   82850:	7ffffc00 	.word	0x7ffffc00

00082854 <_fwalk>:
   82854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82858:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   8285c:	4688      	mov	r8, r1
   8285e:	d019      	beq.n	82894 <_fwalk+0x40>
   82860:	2600      	movs	r6, #0
   82862:	687d      	ldr	r5, [r7, #4]
   82864:	68bc      	ldr	r4, [r7, #8]
   82866:	3d01      	subs	r5, #1
   82868:	d40e      	bmi.n	82888 <_fwalk+0x34>
   8286a:	89a3      	ldrh	r3, [r4, #12]
   8286c:	3d01      	subs	r5, #1
   8286e:	2b01      	cmp	r3, #1
   82870:	d906      	bls.n	82880 <_fwalk+0x2c>
   82872:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   82876:	4620      	mov	r0, r4
   82878:	3301      	adds	r3, #1
   8287a:	d001      	beq.n	82880 <_fwalk+0x2c>
   8287c:	47c0      	blx	r8
   8287e:	4306      	orrs	r6, r0
   82880:	1c6b      	adds	r3, r5, #1
   82882:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82886:	d1f0      	bne.n	8286a <_fwalk+0x16>
   82888:	683f      	ldr	r7, [r7, #0]
   8288a:	2f00      	cmp	r7, #0
   8288c:	d1e9      	bne.n	82862 <_fwalk+0xe>
   8288e:	4630      	mov	r0, r6
   82890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82894:	463e      	mov	r6, r7
   82896:	4630      	mov	r0, r6
   82898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0008289c <__locale_charset>:
   8289c:	4800      	ldr	r0, [pc, #0]	; (828a0 <__locale_charset+0x4>)
   8289e:	4770      	bx	lr
   828a0:	2007056c 	.word	0x2007056c

000828a4 <__locale_mb_cur_max>:
   828a4:	4b01      	ldr	r3, [pc, #4]	; (828ac <__locale_mb_cur_max+0x8>)
   828a6:	6818      	ldr	r0, [r3, #0]
   828a8:	4770      	bx	lr
   828aa:	bf00      	nop
   828ac:	2007058c 	.word	0x2007058c

000828b0 <__smakebuf_r>:
   828b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   828b2:	898b      	ldrh	r3, [r1, #12]
   828b4:	b091      	sub	sp, #68	; 0x44
   828b6:	b29a      	uxth	r2, r3
   828b8:	0796      	lsls	r6, r2, #30
   828ba:	460c      	mov	r4, r1
   828bc:	4605      	mov	r5, r0
   828be:	d437      	bmi.n	82930 <__smakebuf_r+0x80>
   828c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   828c4:	2900      	cmp	r1, #0
   828c6:	db17      	blt.n	828f8 <__smakebuf_r+0x48>
   828c8:	aa01      	add	r2, sp, #4
   828ca:	f000 ffdf 	bl	8388c <_fstat_r>
   828ce:	2800      	cmp	r0, #0
   828d0:	db10      	blt.n	828f4 <__smakebuf_r+0x44>
   828d2:	9b02      	ldr	r3, [sp, #8]
   828d4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   828d8:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   828dc:	424f      	negs	r7, r1
   828de:	414f      	adcs	r7, r1
   828e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   828e4:	d02c      	beq.n	82940 <__smakebuf_r+0x90>
   828e6:	89a3      	ldrh	r3, [r4, #12]
   828e8:	f44f 6680 	mov.w	r6, #1024	; 0x400
   828ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   828f0:	81a3      	strh	r3, [r4, #12]
   828f2:	e00b      	b.n	8290c <__smakebuf_r+0x5c>
   828f4:	89a3      	ldrh	r3, [r4, #12]
   828f6:	b29a      	uxth	r2, r3
   828f8:	f012 0f80 	tst.w	r2, #128	; 0x80
   828fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82900:	81a3      	strh	r3, [r4, #12]
   82902:	bf14      	ite	ne
   82904:	2640      	movne	r6, #64	; 0x40
   82906:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   8290a:	2700      	movs	r7, #0
   8290c:	4628      	mov	r0, r5
   8290e:	4631      	mov	r1, r6
   82910:	f000 f846 	bl	829a0 <_malloc_r>
   82914:	89a3      	ldrh	r3, [r4, #12]
   82916:	2800      	cmp	r0, #0
   82918:	d029      	beq.n	8296e <__smakebuf_r+0xbe>
   8291a:	4a1b      	ldr	r2, [pc, #108]	; (82988 <__smakebuf_r+0xd8>)
   8291c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82920:	63ea      	str	r2, [r5, #60]	; 0x3c
   82922:	81a3      	strh	r3, [r4, #12]
   82924:	6020      	str	r0, [r4, #0]
   82926:	6120      	str	r0, [r4, #16]
   82928:	6166      	str	r6, [r4, #20]
   8292a:	b9a7      	cbnz	r7, 82956 <__smakebuf_r+0xa6>
   8292c:	b011      	add	sp, #68	; 0x44
   8292e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82930:	f101 0343 	add.w	r3, r1, #67	; 0x43
   82934:	2201      	movs	r2, #1
   82936:	600b      	str	r3, [r1, #0]
   82938:	610b      	str	r3, [r1, #16]
   8293a:	614a      	str	r2, [r1, #20]
   8293c:	b011      	add	sp, #68	; 0x44
   8293e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82940:	4a12      	ldr	r2, [pc, #72]	; (8298c <__smakebuf_r+0xdc>)
   82942:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   82944:	4293      	cmp	r3, r2
   82946:	d1ce      	bne.n	828e6 <__smakebuf_r+0x36>
   82948:	89a3      	ldrh	r3, [r4, #12]
   8294a:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8294e:	4333      	orrs	r3, r6
   82950:	81a3      	strh	r3, [r4, #12]
   82952:	64e6      	str	r6, [r4, #76]	; 0x4c
   82954:	e7da      	b.n	8290c <__smakebuf_r+0x5c>
   82956:	4628      	mov	r0, r5
   82958:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8295c:	f000 ffaa 	bl	838b4 <_isatty_r>
   82960:	2800      	cmp	r0, #0
   82962:	d0e3      	beq.n	8292c <__smakebuf_r+0x7c>
   82964:	89a3      	ldrh	r3, [r4, #12]
   82966:	f043 0301 	orr.w	r3, r3, #1
   8296a:	81a3      	strh	r3, [r4, #12]
   8296c:	e7de      	b.n	8292c <__smakebuf_r+0x7c>
   8296e:	059a      	lsls	r2, r3, #22
   82970:	d4dc      	bmi.n	8292c <__smakebuf_r+0x7c>
   82972:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82976:	f043 0302 	orr.w	r3, r3, #2
   8297a:	2101      	movs	r1, #1
   8297c:	81a3      	strh	r3, [r4, #12]
   8297e:	6022      	str	r2, [r4, #0]
   82980:	6122      	str	r2, [r4, #16]
   82982:	6161      	str	r1, [r4, #20]
   82984:	e7d2      	b.n	8292c <__smakebuf_r+0x7c>
   82986:	bf00      	nop
   82988:	00082111 	.word	0x00082111
   8298c:	0008356d 	.word	0x0008356d

00082990 <malloc>:
   82990:	4b02      	ldr	r3, [pc, #8]	; (8299c <malloc+0xc>)
   82992:	4601      	mov	r1, r0
   82994:	6818      	ldr	r0, [r3, #0]
   82996:	f000 b803 	b.w	829a0 <_malloc_r>
   8299a:	bf00      	nop
   8299c:	20070568 	.word	0x20070568

000829a0 <_malloc_r>:
   829a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   829a4:	f101 050b 	add.w	r5, r1, #11
   829a8:	2d16      	cmp	r5, #22
   829aa:	b083      	sub	sp, #12
   829ac:	4606      	mov	r6, r0
   829ae:	d927      	bls.n	82a00 <_malloc_r+0x60>
   829b0:	f035 0507 	bics.w	r5, r5, #7
   829b4:	d427      	bmi.n	82a06 <_malloc_r+0x66>
   829b6:	42a9      	cmp	r1, r5
   829b8:	d825      	bhi.n	82a06 <_malloc_r+0x66>
   829ba:	4630      	mov	r0, r6
   829bc:	f000 fbb2 	bl	83124 <__malloc_lock>
   829c0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   829c4:	d226      	bcs.n	82a14 <_malloc_r+0x74>
   829c6:	4fc1      	ldr	r7, [pc, #772]	; (82ccc <_malloc_r+0x32c>)
   829c8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   829cc:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   829d0:	68dc      	ldr	r4, [r3, #12]
   829d2:	429c      	cmp	r4, r3
   829d4:	f000 81d2 	beq.w	82d7c <_malloc_r+0x3dc>
   829d8:	6863      	ldr	r3, [r4, #4]
   829da:	68e2      	ldr	r2, [r4, #12]
   829dc:	f023 0303 	bic.w	r3, r3, #3
   829e0:	4423      	add	r3, r4
   829e2:	6858      	ldr	r0, [r3, #4]
   829e4:	68a1      	ldr	r1, [r4, #8]
   829e6:	f040 0501 	orr.w	r5, r0, #1
   829ea:	60ca      	str	r2, [r1, #12]
   829ec:	4630      	mov	r0, r6
   829ee:	6091      	str	r1, [r2, #8]
   829f0:	605d      	str	r5, [r3, #4]
   829f2:	f000 fb99 	bl	83128 <__malloc_unlock>
   829f6:	3408      	adds	r4, #8
   829f8:	4620      	mov	r0, r4
   829fa:	b003      	add	sp, #12
   829fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82a00:	2510      	movs	r5, #16
   82a02:	42a9      	cmp	r1, r5
   82a04:	d9d9      	bls.n	829ba <_malloc_r+0x1a>
   82a06:	2400      	movs	r4, #0
   82a08:	230c      	movs	r3, #12
   82a0a:	4620      	mov	r0, r4
   82a0c:	6033      	str	r3, [r6, #0]
   82a0e:	b003      	add	sp, #12
   82a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82a14:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   82a18:	f000 8089 	beq.w	82b2e <_malloc_r+0x18e>
   82a1c:	f1bc 0f04 	cmp.w	ip, #4
   82a20:	f200 8160 	bhi.w	82ce4 <_malloc_r+0x344>
   82a24:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   82a28:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   82a2c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82a30:	4fa6      	ldr	r7, [pc, #664]	; (82ccc <_malloc_r+0x32c>)
   82a32:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   82a36:	68cc      	ldr	r4, [r1, #12]
   82a38:	42a1      	cmp	r1, r4
   82a3a:	d105      	bne.n	82a48 <_malloc_r+0xa8>
   82a3c:	e00c      	b.n	82a58 <_malloc_r+0xb8>
   82a3e:	2b00      	cmp	r3, #0
   82a40:	da79      	bge.n	82b36 <_malloc_r+0x196>
   82a42:	68e4      	ldr	r4, [r4, #12]
   82a44:	42a1      	cmp	r1, r4
   82a46:	d007      	beq.n	82a58 <_malloc_r+0xb8>
   82a48:	6862      	ldr	r2, [r4, #4]
   82a4a:	f022 0203 	bic.w	r2, r2, #3
   82a4e:	1b53      	subs	r3, r2, r5
   82a50:	2b0f      	cmp	r3, #15
   82a52:	ddf4      	ble.n	82a3e <_malloc_r+0x9e>
   82a54:	f10c 3cff 	add.w	ip, ip, #4294967295
   82a58:	f10c 0c01 	add.w	ip, ip, #1
   82a5c:	4b9b      	ldr	r3, [pc, #620]	; (82ccc <_malloc_r+0x32c>)
   82a5e:	693c      	ldr	r4, [r7, #16]
   82a60:	f103 0e08 	add.w	lr, r3, #8
   82a64:	4574      	cmp	r4, lr
   82a66:	f000 817e 	beq.w	82d66 <_malloc_r+0x3c6>
   82a6a:	6861      	ldr	r1, [r4, #4]
   82a6c:	f021 0103 	bic.w	r1, r1, #3
   82a70:	1b4a      	subs	r2, r1, r5
   82a72:	2a0f      	cmp	r2, #15
   82a74:	f300 8164 	bgt.w	82d40 <_malloc_r+0x3a0>
   82a78:	2a00      	cmp	r2, #0
   82a7a:	f8c3 e014 	str.w	lr, [r3, #20]
   82a7e:	f8c3 e010 	str.w	lr, [r3, #16]
   82a82:	da69      	bge.n	82b58 <_malloc_r+0x1b8>
   82a84:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82a88:	f080 813a 	bcs.w	82d00 <_malloc_r+0x360>
   82a8c:	08c9      	lsrs	r1, r1, #3
   82a8e:	108a      	asrs	r2, r1, #2
   82a90:	f04f 0801 	mov.w	r8, #1
   82a94:	fa08 f802 	lsl.w	r8, r8, r2
   82a98:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   82a9c:	685a      	ldr	r2, [r3, #4]
   82a9e:	6888      	ldr	r0, [r1, #8]
   82aa0:	ea48 0202 	orr.w	r2, r8, r2
   82aa4:	60a0      	str	r0, [r4, #8]
   82aa6:	60e1      	str	r1, [r4, #12]
   82aa8:	605a      	str	r2, [r3, #4]
   82aaa:	608c      	str	r4, [r1, #8]
   82aac:	60c4      	str	r4, [r0, #12]
   82aae:	ea4f 03ac 	mov.w	r3, ip, asr #2
   82ab2:	2001      	movs	r0, #1
   82ab4:	4098      	lsls	r0, r3
   82ab6:	4290      	cmp	r0, r2
   82ab8:	d85b      	bhi.n	82b72 <_malloc_r+0x1d2>
   82aba:	4202      	tst	r2, r0
   82abc:	d106      	bne.n	82acc <_malloc_r+0x12c>
   82abe:	f02c 0c03 	bic.w	ip, ip, #3
   82ac2:	0040      	lsls	r0, r0, #1
   82ac4:	4202      	tst	r2, r0
   82ac6:	f10c 0c04 	add.w	ip, ip, #4
   82aca:	d0fa      	beq.n	82ac2 <_malloc_r+0x122>
   82acc:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   82ad0:	4644      	mov	r4, r8
   82ad2:	46e1      	mov	r9, ip
   82ad4:	68e3      	ldr	r3, [r4, #12]
   82ad6:	429c      	cmp	r4, r3
   82ad8:	d107      	bne.n	82aea <_malloc_r+0x14a>
   82ada:	e146      	b.n	82d6a <_malloc_r+0x3ca>
   82adc:	2a00      	cmp	r2, #0
   82ade:	f280 8157 	bge.w	82d90 <_malloc_r+0x3f0>
   82ae2:	68db      	ldr	r3, [r3, #12]
   82ae4:	429c      	cmp	r4, r3
   82ae6:	f000 8140 	beq.w	82d6a <_malloc_r+0x3ca>
   82aea:	6859      	ldr	r1, [r3, #4]
   82aec:	f021 0103 	bic.w	r1, r1, #3
   82af0:	1b4a      	subs	r2, r1, r5
   82af2:	2a0f      	cmp	r2, #15
   82af4:	ddf2      	ble.n	82adc <_malloc_r+0x13c>
   82af6:	461c      	mov	r4, r3
   82af8:	f854 cf08 	ldr.w	ip, [r4, #8]!
   82afc:	68d9      	ldr	r1, [r3, #12]
   82afe:	f045 0901 	orr.w	r9, r5, #1
   82b02:	f042 0801 	orr.w	r8, r2, #1
   82b06:	441d      	add	r5, r3
   82b08:	f8c3 9004 	str.w	r9, [r3, #4]
   82b0c:	4630      	mov	r0, r6
   82b0e:	f8cc 100c 	str.w	r1, [ip, #12]
   82b12:	f8c1 c008 	str.w	ip, [r1, #8]
   82b16:	617d      	str	r5, [r7, #20]
   82b18:	613d      	str	r5, [r7, #16]
   82b1a:	f8c5 e00c 	str.w	lr, [r5, #12]
   82b1e:	f8c5 e008 	str.w	lr, [r5, #8]
   82b22:	f8c5 8004 	str.w	r8, [r5, #4]
   82b26:	50aa      	str	r2, [r5, r2]
   82b28:	f000 fafe 	bl	83128 <__malloc_unlock>
   82b2c:	e764      	b.n	829f8 <_malloc_r+0x58>
   82b2e:	217e      	movs	r1, #126	; 0x7e
   82b30:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   82b34:	e77c      	b.n	82a30 <_malloc_r+0x90>
   82b36:	4422      	add	r2, r4
   82b38:	6850      	ldr	r0, [r2, #4]
   82b3a:	68e3      	ldr	r3, [r4, #12]
   82b3c:	68a1      	ldr	r1, [r4, #8]
   82b3e:	f040 0501 	orr.w	r5, r0, #1
   82b42:	60cb      	str	r3, [r1, #12]
   82b44:	4630      	mov	r0, r6
   82b46:	6099      	str	r1, [r3, #8]
   82b48:	6055      	str	r5, [r2, #4]
   82b4a:	f000 faed 	bl	83128 <__malloc_unlock>
   82b4e:	3408      	adds	r4, #8
   82b50:	4620      	mov	r0, r4
   82b52:	b003      	add	sp, #12
   82b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82b58:	4421      	add	r1, r4
   82b5a:	684b      	ldr	r3, [r1, #4]
   82b5c:	4630      	mov	r0, r6
   82b5e:	f043 0301 	orr.w	r3, r3, #1
   82b62:	604b      	str	r3, [r1, #4]
   82b64:	f000 fae0 	bl	83128 <__malloc_unlock>
   82b68:	3408      	adds	r4, #8
   82b6a:	4620      	mov	r0, r4
   82b6c:	b003      	add	sp, #12
   82b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82b72:	68bc      	ldr	r4, [r7, #8]
   82b74:	6863      	ldr	r3, [r4, #4]
   82b76:	f023 0903 	bic.w	r9, r3, #3
   82b7a:	45a9      	cmp	r9, r5
   82b7c:	d304      	bcc.n	82b88 <_malloc_r+0x1e8>
   82b7e:	ebc5 0309 	rsb	r3, r5, r9
   82b82:	2b0f      	cmp	r3, #15
   82b84:	f300 8091 	bgt.w	82caa <_malloc_r+0x30a>
   82b88:	4b51      	ldr	r3, [pc, #324]	; (82cd0 <_malloc_r+0x330>)
   82b8a:	4a52      	ldr	r2, [pc, #328]	; (82cd4 <_malloc_r+0x334>)
   82b8c:	6819      	ldr	r1, [r3, #0]
   82b8e:	6813      	ldr	r3, [r2, #0]
   82b90:	eb05 0a01 	add.w	sl, r5, r1
   82b94:	3301      	adds	r3, #1
   82b96:	eb04 0b09 	add.w	fp, r4, r9
   82b9a:	f000 8161 	beq.w	82e60 <_malloc_r+0x4c0>
   82b9e:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   82ba2:	f10a 0a0f 	add.w	sl, sl, #15
   82ba6:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   82baa:	f02a 0a0f 	bic.w	sl, sl, #15
   82bae:	4630      	mov	r0, r6
   82bb0:	4651      	mov	r1, sl
   82bb2:	9201      	str	r2, [sp, #4]
   82bb4:	f000 fc9a 	bl	834ec <_sbrk_r>
   82bb8:	f1b0 3fff 	cmp.w	r0, #4294967295
   82bbc:	4680      	mov	r8, r0
   82bbe:	9a01      	ldr	r2, [sp, #4]
   82bc0:	f000 8101 	beq.w	82dc6 <_malloc_r+0x426>
   82bc4:	4583      	cmp	fp, r0
   82bc6:	f200 80fb 	bhi.w	82dc0 <_malloc_r+0x420>
   82bca:	f8df c114 	ldr.w	ip, [pc, #276]	; 82ce0 <_malloc_r+0x340>
   82bce:	45c3      	cmp	fp, r8
   82bd0:	f8dc 3000 	ldr.w	r3, [ip]
   82bd4:	4453      	add	r3, sl
   82bd6:	f8cc 3000 	str.w	r3, [ip]
   82bda:	f000 814a 	beq.w	82e72 <_malloc_r+0x4d2>
   82bde:	6812      	ldr	r2, [r2, #0]
   82be0:	493c      	ldr	r1, [pc, #240]	; (82cd4 <_malloc_r+0x334>)
   82be2:	3201      	adds	r2, #1
   82be4:	bf1b      	ittet	ne
   82be6:	ebcb 0b08 	rsbne	fp, fp, r8
   82bea:	445b      	addne	r3, fp
   82bec:	f8c1 8000 	streq.w	r8, [r1]
   82bf0:	f8cc 3000 	strne.w	r3, [ip]
   82bf4:	f018 0307 	ands.w	r3, r8, #7
   82bf8:	f000 8114 	beq.w	82e24 <_malloc_r+0x484>
   82bfc:	f1c3 0208 	rsb	r2, r3, #8
   82c00:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   82c04:	4490      	add	r8, r2
   82c06:	3308      	adds	r3, #8
   82c08:	44c2      	add	sl, r8
   82c0a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   82c0e:	ebca 0a03 	rsb	sl, sl, r3
   82c12:	4651      	mov	r1, sl
   82c14:	4630      	mov	r0, r6
   82c16:	f8cd c004 	str.w	ip, [sp, #4]
   82c1a:	f000 fc67 	bl	834ec <_sbrk_r>
   82c1e:	1c43      	adds	r3, r0, #1
   82c20:	f8dd c004 	ldr.w	ip, [sp, #4]
   82c24:	f000 8135 	beq.w	82e92 <_malloc_r+0x4f2>
   82c28:	ebc8 0200 	rsb	r2, r8, r0
   82c2c:	4452      	add	r2, sl
   82c2e:	f042 0201 	orr.w	r2, r2, #1
   82c32:	f8dc 3000 	ldr.w	r3, [ip]
   82c36:	42bc      	cmp	r4, r7
   82c38:	4453      	add	r3, sl
   82c3a:	f8c7 8008 	str.w	r8, [r7, #8]
   82c3e:	f8cc 3000 	str.w	r3, [ip]
   82c42:	f8c8 2004 	str.w	r2, [r8, #4]
   82c46:	f8df a098 	ldr.w	sl, [pc, #152]	; 82ce0 <_malloc_r+0x340>
   82c4a:	d015      	beq.n	82c78 <_malloc_r+0x2d8>
   82c4c:	f1b9 0f0f 	cmp.w	r9, #15
   82c50:	f240 80eb 	bls.w	82e2a <_malloc_r+0x48a>
   82c54:	6861      	ldr	r1, [r4, #4]
   82c56:	f1a9 020c 	sub.w	r2, r9, #12
   82c5a:	f022 0207 	bic.w	r2, r2, #7
   82c5e:	f001 0101 	and.w	r1, r1, #1
   82c62:	ea42 0e01 	orr.w	lr, r2, r1
   82c66:	2005      	movs	r0, #5
   82c68:	18a1      	adds	r1, r4, r2
   82c6a:	2a0f      	cmp	r2, #15
   82c6c:	f8c4 e004 	str.w	lr, [r4, #4]
   82c70:	6048      	str	r0, [r1, #4]
   82c72:	6088      	str	r0, [r1, #8]
   82c74:	f200 8111 	bhi.w	82e9a <_malloc_r+0x4fa>
   82c78:	4a17      	ldr	r2, [pc, #92]	; (82cd8 <_malloc_r+0x338>)
   82c7a:	68bc      	ldr	r4, [r7, #8]
   82c7c:	6811      	ldr	r1, [r2, #0]
   82c7e:	428b      	cmp	r3, r1
   82c80:	bf88      	it	hi
   82c82:	6013      	strhi	r3, [r2, #0]
   82c84:	4a15      	ldr	r2, [pc, #84]	; (82cdc <_malloc_r+0x33c>)
   82c86:	6811      	ldr	r1, [r2, #0]
   82c88:	428b      	cmp	r3, r1
   82c8a:	bf88      	it	hi
   82c8c:	6013      	strhi	r3, [r2, #0]
   82c8e:	6862      	ldr	r2, [r4, #4]
   82c90:	f022 0203 	bic.w	r2, r2, #3
   82c94:	4295      	cmp	r5, r2
   82c96:	ebc5 0302 	rsb	r3, r5, r2
   82c9a:	d801      	bhi.n	82ca0 <_malloc_r+0x300>
   82c9c:	2b0f      	cmp	r3, #15
   82c9e:	dc04      	bgt.n	82caa <_malloc_r+0x30a>
   82ca0:	4630      	mov	r0, r6
   82ca2:	f000 fa41 	bl	83128 <__malloc_unlock>
   82ca6:	2400      	movs	r4, #0
   82ca8:	e6a6      	b.n	829f8 <_malloc_r+0x58>
   82caa:	f045 0201 	orr.w	r2, r5, #1
   82cae:	f043 0301 	orr.w	r3, r3, #1
   82cb2:	4425      	add	r5, r4
   82cb4:	6062      	str	r2, [r4, #4]
   82cb6:	4630      	mov	r0, r6
   82cb8:	60bd      	str	r5, [r7, #8]
   82cba:	606b      	str	r3, [r5, #4]
   82cbc:	f000 fa34 	bl	83128 <__malloc_unlock>
   82cc0:	3408      	adds	r4, #8
   82cc2:	4620      	mov	r0, r4
   82cc4:	b003      	add	sp, #12
   82cc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82cca:	bf00      	nop
   82ccc:	20070590 	.word	0x20070590
   82cd0:	20070aec 	.word	0x20070aec
   82cd4:	2007099c 	.word	0x2007099c
   82cd8:	20070ae8 	.word	0x20070ae8
   82cdc:	20070ae4 	.word	0x20070ae4
   82ce0:	20070af0 	.word	0x20070af0
   82ce4:	f1bc 0f14 	cmp.w	ip, #20
   82ce8:	d961      	bls.n	82dae <_malloc_r+0x40e>
   82cea:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   82cee:	f200 808f 	bhi.w	82e10 <_malloc_r+0x470>
   82cf2:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   82cf6:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   82cfa:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82cfe:	e697      	b.n	82a30 <_malloc_r+0x90>
   82d00:	0a4b      	lsrs	r3, r1, #9
   82d02:	2b04      	cmp	r3, #4
   82d04:	d958      	bls.n	82db8 <_malloc_r+0x418>
   82d06:	2b14      	cmp	r3, #20
   82d08:	f200 80ad 	bhi.w	82e66 <_malloc_r+0x4c6>
   82d0c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   82d10:	0050      	lsls	r0, r2, #1
   82d12:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   82d16:	6883      	ldr	r3, [r0, #8]
   82d18:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 82ed4 <_malloc_r+0x534>
   82d1c:	4283      	cmp	r3, r0
   82d1e:	f000 808a 	beq.w	82e36 <_malloc_r+0x496>
   82d22:	685a      	ldr	r2, [r3, #4]
   82d24:	f022 0203 	bic.w	r2, r2, #3
   82d28:	4291      	cmp	r1, r2
   82d2a:	d202      	bcs.n	82d32 <_malloc_r+0x392>
   82d2c:	689b      	ldr	r3, [r3, #8]
   82d2e:	4298      	cmp	r0, r3
   82d30:	d1f7      	bne.n	82d22 <_malloc_r+0x382>
   82d32:	68d9      	ldr	r1, [r3, #12]
   82d34:	687a      	ldr	r2, [r7, #4]
   82d36:	60e1      	str	r1, [r4, #12]
   82d38:	60a3      	str	r3, [r4, #8]
   82d3a:	608c      	str	r4, [r1, #8]
   82d3c:	60dc      	str	r4, [r3, #12]
   82d3e:	e6b6      	b.n	82aae <_malloc_r+0x10e>
   82d40:	f045 0701 	orr.w	r7, r5, #1
   82d44:	f042 0101 	orr.w	r1, r2, #1
   82d48:	4425      	add	r5, r4
   82d4a:	6067      	str	r7, [r4, #4]
   82d4c:	4630      	mov	r0, r6
   82d4e:	615d      	str	r5, [r3, #20]
   82d50:	611d      	str	r5, [r3, #16]
   82d52:	f8c5 e00c 	str.w	lr, [r5, #12]
   82d56:	f8c5 e008 	str.w	lr, [r5, #8]
   82d5a:	6069      	str	r1, [r5, #4]
   82d5c:	50aa      	str	r2, [r5, r2]
   82d5e:	3408      	adds	r4, #8
   82d60:	f000 f9e2 	bl	83128 <__malloc_unlock>
   82d64:	e648      	b.n	829f8 <_malloc_r+0x58>
   82d66:	685a      	ldr	r2, [r3, #4]
   82d68:	e6a1      	b.n	82aae <_malloc_r+0x10e>
   82d6a:	f109 0901 	add.w	r9, r9, #1
   82d6e:	f019 0f03 	tst.w	r9, #3
   82d72:	f104 0408 	add.w	r4, r4, #8
   82d76:	f47f aead 	bne.w	82ad4 <_malloc_r+0x134>
   82d7a:	e02d      	b.n	82dd8 <_malloc_r+0x438>
   82d7c:	f104 0308 	add.w	r3, r4, #8
   82d80:	6964      	ldr	r4, [r4, #20]
   82d82:	42a3      	cmp	r3, r4
   82d84:	bf08      	it	eq
   82d86:	f10c 0c02 	addeq.w	ip, ip, #2
   82d8a:	f43f ae67 	beq.w	82a5c <_malloc_r+0xbc>
   82d8e:	e623      	b.n	829d8 <_malloc_r+0x38>
   82d90:	4419      	add	r1, r3
   82d92:	6848      	ldr	r0, [r1, #4]
   82d94:	461c      	mov	r4, r3
   82d96:	f854 2f08 	ldr.w	r2, [r4, #8]!
   82d9a:	68db      	ldr	r3, [r3, #12]
   82d9c:	f040 0501 	orr.w	r5, r0, #1
   82da0:	604d      	str	r5, [r1, #4]
   82da2:	4630      	mov	r0, r6
   82da4:	60d3      	str	r3, [r2, #12]
   82da6:	609a      	str	r2, [r3, #8]
   82da8:	f000 f9be 	bl	83128 <__malloc_unlock>
   82dac:	e624      	b.n	829f8 <_malloc_r+0x58>
   82dae:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   82db2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82db6:	e63b      	b.n	82a30 <_malloc_r+0x90>
   82db8:	098a      	lsrs	r2, r1, #6
   82dba:	3238      	adds	r2, #56	; 0x38
   82dbc:	0050      	lsls	r0, r2, #1
   82dbe:	e7a8      	b.n	82d12 <_malloc_r+0x372>
   82dc0:	42bc      	cmp	r4, r7
   82dc2:	f43f af02 	beq.w	82bca <_malloc_r+0x22a>
   82dc6:	68bc      	ldr	r4, [r7, #8]
   82dc8:	6862      	ldr	r2, [r4, #4]
   82dca:	f022 0203 	bic.w	r2, r2, #3
   82dce:	e761      	b.n	82c94 <_malloc_r+0x2f4>
   82dd0:	f8d8 8000 	ldr.w	r8, [r8]
   82dd4:	4598      	cmp	r8, r3
   82dd6:	d17a      	bne.n	82ece <_malloc_r+0x52e>
   82dd8:	f01c 0f03 	tst.w	ip, #3
   82ddc:	f1a8 0308 	sub.w	r3, r8, #8
   82de0:	f10c 3cff 	add.w	ip, ip, #4294967295
   82de4:	d1f4      	bne.n	82dd0 <_malloc_r+0x430>
   82de6:	687b      	ldr	r3, [r7, #4]
   82de8:	ea23 0300 	bic.w	r3, r3, r0
   82dec:	607b      	str	r3, [r7, #4]
   82dee:	0040      	lsls	r0, r0, #1
   82df0:	4298      	cmp	r0, r3
   82df2:	f63f aebe 	bhi.w	82b72 <_malloc_r+0x1d2>
   82df6:	2800      	cmp	r0, #0
   82df8:	f43f aebb 	beq.w	82b72 <_malloc_r+0x1d2>
   82dfc:	4203      	tst	r3, r0
   82dfe:	46cc      	mov	ip, r9
   82e00:	f47f ae64 	bne.w	82acc <_malloc_r+0x12c>
   82e04:	0040      	lsls	r0, r0, #1
   82e06:	4203      	tst	r3, r0
   82e08:	f10c 0c04 	add.w	ip, ip, #4
   82e0c:	d0fa      	beq.n	82e04 <_malloc_r+0x464>
   82e0e:	e65d      	b.n	82acc <_malloc_r+0x12c>
   82e10:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   82e14:	d819      	bhi.n	82e4a <_malloc_r+0x4aa>
   82e16:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   82e1a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   82e1e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82e22:	e605      	b.n	82a30 <_malloc_r+0x90>
   82e24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   82e28:	e6ee      	b.n	82c08 <_malloc_r+0x268>
   82e2a:	2301      	movs	r3, #1
   82e2c:	f8c8 3004 	str.w	r3, [r8, #4]
   82e30:	4644      	mov	r4, r8
   82e32:	2200      	movs	r2, #0
   82e34:	e72e      	b.n	82c94 <_malloc_r+0x2f4>
   82e36:	1092      	asrs	r2, r2, #2
   82e38:	2001      	movs	r0, #1
   82e3a:	4090      	lsls	r0, r2
   82e3c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   82e40:	4619      	mov	r1, r3
   82e42:	4302      	orrs	r2, r0
   82e44:	f8c8 2004 	str.w	r2, [r8, #4]
   82e48:	e775      	b.n	82d36 <_malloc_r+0x396>
   82e4a:	f240 5354 	movw	r3, #1364	; 0x554
   82e4e:	459c      	cmp	ip, r3
   82e50:	d81b      	bhi.n	82e8a <_malloc_r+0x4ea>
   82e52:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   82e56:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   82e5a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   82e5e:	e5e7      	b.n	82a30 <_malloc_r+0x90>
   82e60:	f10a 0a10 	add.w	sl, sl, #16
   82e64:	e6a3      	b.n	82bae <_malloc_r+0x20e>
   82e66:	2b54      	cmp	r3, #84	; 0x54
   82e68:	d81f      	bhi.n	82eaa <_malloc_r+0x50a>
   82e6a:	0b0a      	lsrs	r2, r1, #12
   82e6c:	326e      	adds	r2, #110	; 0x6e
   82e6e:	0050      	lsls	r0, r2, #1
   82e70:	e74f      	b.n	82d12 <_malloc_r+0x372>
   82e72:	f3cb 010b 	ubfx	r1, fp, #0, #12
   82e76:	2900      	cmp	r1, #0
   82e78:	f47f aeb1 	bne.w	82bde <_malloc_r+0x23e>
   82e7c:	eb0a 0109 	add.w	r1, sl, r9
   82e80:	68ba      	ldr	r2, [r7, #8]
   82e82:	f041 0101 	orr.w	r1, r1, #1
   82e86:	6051      	str	r1, [r2, #4]
   82e88:	e6f6      	b.n	82c78 <_malloc_r+0x2d8>
   82e8a:	21fc      	movs	r1, #252	; 0xfc
   82e8c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   82e90:	e5ce      	b.n	82a30 <_malloc_r+0x90>
   82e92:	2201      	movs	r2, #1
   82e94:	f04f 0a00 	mov.w	sl, #0
   82e98:	e6cb      	b.n	82c32 <_malloc_r+0x292>
   82e9a:	f104 0108 	add.w	r1, r4, #8
   82e9e:	4630      	mov	r0, r6
   82ea0:	f7ff fa80 	bl	823a4 <_free_r>
   82ea4:	f8da 3000 	ldr.w	r3, [sl]
   82ea8:	e6e6      	b.n	82c78 <_malloc_r+0x2d8>
   82eaa:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   82eae:	d803      	bhi.n	82eb8 <_malloc_r+0x518>
   82eb0:	0bca      	lsrs	r2, r1, #15
   82eb2:	3277      	adds	r2, #119	; 0x77
   82eb4:	0050      	lsls	r0, r2, #1
   82eb6:	e72c      	b.n	82d12 <_malloc_r+0x372>
   82eb8:	f240 5254 	movw	r2, #1364	; 0x554
   82ebc:	4293      	cmp	r3, r2
   82ebe:	d803      	bhi.n	82ec8 <_malloc_r+0x528>
   82ec0:	0c8a      	lsrs	r2, r1, #18
   82ec2:	327c      	adds	r2, #124	; 0x7c
   82ec4:	0050      	lsls	r0, r2, #1
   82ec6:	e724      	b.n	82d12 <_malloc_r+0x372>
   82ec8:	20fc      	movs	r0, #252	; 0xfc
   82eca:	227e      	movs	r2, #126	; 0x7e
   82ecc:	e721      	b.n	82d12 <_malloc_r+0x372>
   82ece:	687b      	ldr	r3, [r7, #4]
   82ed0:	e78d      	b.n	82dee <_malloc_r+0x44e>
   82ed2:	bf00      	nop
   82ed4:	20070590 	.word	0x20070590

00082ed8 <memchr>:
   82ed8:	0783      	lsls	r3, r0, #30
   82eda:	b470      	push	{r4, r5, r6}
   82edc:	b2c9      	uxtb	r1, r1
   82ede:	d040      	beq.n	82f62 <memchr+0x8a>
   82ee0:	1e54      	subs	r4, r2, #1
   82ee2:	b32a      	cbz	r2, 82f30 <memchr+0x58>
   82ee4:	7803      	ldrb	r3, [r0, #0]
   82ee6:	428b      	cmp	r3, r1
   82ee8:	d023      	beq.n	82f32 <memchr+0x5a>
   82eea:	1c43      	adds	r3, r0, #1
   82eec:	e004      	b.n	82ef8 <memchr+0x20>
   82eee:	b1fc      	cbz	r4, 82f30 <memchr+0x58>
   82ef0:	7805      	ldrb	r5, [r0, #0]
   82ef2:	4614      	mov	r4, r2
   82ef4:	428d      	cmp	r5, r1
   82ef6:	d01c      	beq.n	82f32 <memchr+0x5a>
   82ef8:	f013 0f03 	tst.w	r3, #3
   82efc:	4618      	mov	r0, r3
   82efe:	f104 32ff 	add.w	r2, r4, #4294967295
   82f02:	f103 0301 	add.w	r3, r3, #1
   82f06:	d1f2      	bne.n	82eee <memchr+0x16>
   82f08:	2c03      	cmp	r4, #3
   82f0a:	d814      	bhi.n	82f36 <memchr+0x5e>
   82f0c:	1e65      	subs	r5, r4, #1
   82f0e:	b354      	cbz	r4, 82f66 <memchr+0x8e>
   82f10:	7803      	ldrb	r3, [r0, #0]
   82f12:	428b      	cmp	r3, r1
   82f14:	d00d      	beq.n	82f32 <memchr+0x5a>
   82f16:	1c42      	adds	r2, r0, #1
   82f18:	2300      	movs	r3, #0
   82f1a:	e002      	b.n	82f22 <memchr+0x4a>
   82f1c:	7804      	ldrb	r4, [r0, #0]
   82f1e:	428c      	cmp	r4, r1
   82f20:	d007      	beq.n	82f32 <memchr+0x5a>
   82f22:	42ab      	cmp	r3, r5
   82f24:	4610      	mov	r0, r2
   82f26:	f103 0301 	add.w	r3, r3, #1
   82f2a:	f102 0201 	add.w	r2, r2, #1
   82f2e:	d1f5      	bne.n	82f1c <memchr+0x44>
   82f30:	2000      	movs	r0, #0
   82f32:	bc70      	pop	{r4, r5, r6}
   82f34:	4770      	bx	lr
   82f36:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   82f3a:	4603      	mov	r3, r0
   82f3c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   82f40:	681a      	ldr	r2, [r3, #0]
   82f42:	4618      	mov	r0, r3
   82f44:	4072      	eors	r2, r6
   82f46:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   82f4a:	ea25 0202 	bic.w	r2, r5, r2
   82f4e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   82f52:	f103 0304 	add.w	r3, r3, #4
   82f56:	d1d9      	bne.n	82f0c <memchr+0x34>
   82f58:	3c04      	subs	r4, #4
   82f5a:	2c03      	cmp	r4, #3
   82f5c:	4618      	mov	r0, r3
   82f5e:	d8ef      	bhi.n	82f40 <memchr+0x68>
   82f60:	e7d4      	b.n	82f0c <memchr+0x34>
   82f62:	4614      	mov	r4, r2
   82f64:	e7d0      	b.n	82f08 <memchr+0x30>
   82f66:	4620      	mov	r0, r4
   82f68:	e7e3      	b.n	82f32 <memchr+0x5a>
   82f6a:	bf00      	nop

00082f6c <memcpy>:
   82f6c:	4684      	mov	ip, r0
   82f6e:	ea41 0300 	orr.w	r3, r1, r0
   82f72:	f013 0303 	ands.w	r3, r3, #3
   82f76:	d149      	bne.n	8300c <memcpy+0xa0>
   82f78:	3a40      	subs	r2, #64	; 0x40
   82f7a:	d323      	bcc.n	82fc4 <memcpy+0x58>
   82f7c:	680b      	ldr	r3, [r1, #0]
   82f7e:	6003      	str	r3, [r0, #0]
   82f80:	684b      	ldr	r3, [r1, #4]
   82f82:	6043      	str	r3, [r0, #4]
   82f84:	688b      	ldr	r3, [r1, #8]
   82f86:	6083      	str	r3, [r0, #8]
   82f88:	68cb      	ldr	r3, [r1, #12]
   82f8a:	60c3      	str	r3, [r0, #12]
   82f8c:	690b      	ldr	r3, [r1, #16]
   82f8e:	6103      	str	r3, [r0, #16]
   82f90:	694b      	ldr	r3, [r1, #20]
   82f92:	6143      	str	r3, [r0, #20]
   82f94:	698b      	ldr	r3, [r1, #24]
   82f96:	6183      	str	r3, [r0, #24]
   82f98:	69cb      	ldr	r3, [r1, #28]
   82f9a:	61c3      	str	r3, [r0, #28]
   82f9c:	6a0b      	ldr	r3, [r1, #32]
   82f9e:	6203      	str	r3, [r0, #32]
   82fa0:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82fa2:	6243      	str	r3, [r0, #36]	; 0x24
   82fa4:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   82fa6:	6283      	str	r3, [r0, #40]	; 0x28
   82fa8:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   82faa:	62c3      	str	r3, [r0, #44]	; 0x2c
   82fac:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   82fae:	6303      	str	r3, [r0, #48]	; 0x30
   82fb0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82fb2:	6343      	str	r3, [r0, #52]	; 0x34
   82fb4:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   82fb6:	6383      	str	r3, [r0, #56]	; 0x38
   82fb8:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   82fba:	63c3      	str	r3, [r0, #60]	; 0x3c
   82fbc:	3040      	adds	r0, #64	; 0x40
   82fbe:	3140      	adds	r1, #64	; 0x40
   82fc0:	3a40      	subs	r2, #64	; 0x40
   82fc2:	d2db      	bcs.n	82f7c <memcpy+0x10>
   82fc4:	3230      	adds	r2, #48	; 0x30
   82fc6:	d30b      	bcc.n	82fe0 <memcpy+0x74>
   82fc8:	680b      	ldr	r3, [r1, #0]
   82fca:	6003      	str	r3, [r0, #0]
   82fcc:	684b      	ldr	r3, [r1, #4]
   82fce:	6043      	str	r3, [r0, #4]
   82fd0:	688b      	ldr	r3, [r1, #8]
   82fd2:	6083      	str	r3, [r0, #8]
   82fd4:	68cb      	ldr	r3, [r1, #12]
   82fd6:	60c3      	str	r3, [r0, #12]
   82fd8:	3010      	adds	r0, #16
   82fda:	3110      	adds	r1, #16
   82fdc:	3a10      	subs	r2, #16
   82fde:	d2f3      	bcs.n	82fc8 <memcpy+0x5c>
   82fe0:	320c      	adds	r2, #12
   82fe2:	d305      	bcc.n	82ff0 <memcpy+0x84>
   82fe4:	f851 3b04 	ldr.w	r3, [r1], #4
   82fe8:	f840 3b04 	str.w	r3, [r0], #4
   82fec:	3a04      	subs	r2, #4
   82fee:	d2f9      	bcs.n	82fe4 <memcpy+0x78>
   82ff0:	3204      	adds	r2, #4
   82ff2:	d008      	beq.n	83006 <memcpy+0x9a>
   82ff4:	07d2      	lsls	r2, r2, #31
   82ff6:	bf1c      	itt	ne
   82ff8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82ffc:	f800 3b01 	strbne.w	r3, [r0], #1
   83000:	d301      	bcc.n	83006 <memcpy+0x9a>
   83002:	880b      	ldrh	r3, [r1, #0]
   83004:	8003      	strh	r3, [r0, #0]
   83006:	4660      	mov	r0, ip
   83008:	4770      	bx	lr
   8300a:	bf00      	nop
   8300c:	2a08      	cmp	r2, #8
   8300e:	d313      	bcc.n	83038 <memcpy+0xcc>
   83010:	078b      	lsls	r3, r1, #30
   83012:	d0b1      	beq.n	82f78 <memcpy+0xc>
   83014:	f010 0303 	ands.w	r3, r0, #3
   83018:	d0ae      	beq.n	82f78 <memcpy+0xc>
   8301a:	f1c3 0304 	rsb	r3, r3, #4
   8301e:	1ad2      	subs	r2, r2, r3
   83020:	07db      	lsls	r3, r3, #31
   83022:	bf1c      	itt	ne
   83024:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83028:	f800 3b01 	strbne.w	r3, [r0], #1
   8302c:	d3a4      	bcc.n	82f78 <memcpy+0xc>
   8302e:	f831 3b02 	ldrh.w	r3, [r1], #2
   83032:	f820 3b02 	strh.w	r3, [r0], #2
   83036:	e79f      	b.n	82f78 <memcpy+0xc>
   83038:	3a04      	subs	r2, #4
   8303a:	d3d9      	bcc.n	82ff0 <memcpy+0x84>
   8303c:	3a01      	subs	r2, #1
   8303e:	f811 3b01 	ldrb.w	r3, [r1], #1
   83042:	f800 3b01 	strb.w	r3, [r0], #1
   83046:	d2f9      	bcs.n	8303c <memcpy+0xd0>
   83048:	780b      	ldrb	r3, [r1, #0]
   8304a:	7003      	strb	r3, [r0, #0]
   8304c:	784b      	ldrb	r3, [r1, #1]
   8304e:	7043      	strb	r3, [r0, #1]
   83050:	788b      	ldrb	r3, [r1, #2]
   83052:	7083      	strb	r3, [r0, #2]
   83054:	4660      	mov	r0, ip
   83056:	4770      	bx	lr

00083058 <memmove>:
   83058:	4288      	cmp	r0, r1
   8305a:	b4f0      	push	{r4, r5, r6, r7}
   8305c:	d910      	bls.n	83080 <memmove+0x28>
   8305e:	188c      	adds	r4, r1, r2
   83060:	42a0      	cmp	r0, r4
   83062:	d20d      	bcs.n	83080 <memmove+0x28>
   83064:	1885      	adds	r5, r0, r2
   83066:	1e53      	subs	r3, r2, #1
   83068:	b142      	cbz	r2, 8307c <memmove+0x24>
   8306a:	4621      	mov	r1, r4
   8306c:	462a      	mov	r2, r5
   8306e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   83072:	3b01      	subs	r3, #1
   83074:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83078:	1c5c      	adds	r4, r3, #1
   8307a:	d1f8      	bne.n	8306e <memmove+0x16>
   8307c:	bcf0      	pop	{r4, r5, r6, r7}
   8307e:	4770      	bx	lr
   83080:	2a0f      	cmp	r2, #15
   83082:	d944      	bls.n	8310e <memmove+0xb6>
   83084:	ea40 0301 	orr.w	r3, r0, r1
   83088:	079b      	lsls	r3, r3, #30
   8308a:	d144      	bne.n	83116 <memmove+0xbe>
   8308c:	f1a2 0710 	sub.w	r7, r2, #16
   83090:	093f      	lsrs	r7, r7, #4
   83092:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   83096:	3610      	adds	r6, #16
   83098:	460c      	mov	r4, r1
   8309a:	4603      	mov	r3, r0
   8309c:	6825      	ldr	r5, [r4, #0]
   8309e:	3310      	adds	r3, #16
   830a0:	f843 5c10 	str.w	r5, [r3, #-16]
   830a4:	6865      	ldr	r5, [r4, #4]
   830a6:	3410      	adds	r4, #16
   830a8:	f843 5c0c 	str.w	r5, [r3, #-12]
   830ac:	f854 5c08 	ldr.w	r5, [r4, #-8]
   830b0:	f843 5c08 	str.w	r5, [r3, #-8]
   830b4:	f854 5c04 	ldr.w	r5, [r4, #-4]
   830b8:	f843 5c04 	str.w	r5, [r3, #-4]
   830bc:	42b3      	cmp	r3, r6
   830be:	d1ed      	bne.n	8309c <memmove+0x44>
   830c0:	1c7b      	adds	r3, r7, #1
   830c2:	f002 0c0f 	and.w	ip, r2, #15
   830c6:	011b      	lsls	r3, r3, #4
   830c8:	f1bc 0f03 	cmp.w	ip, #3
   830cc:	4419      	add	r1, r3
   830ce:	4403      	add	r3, r0
   830d0:	d923      	bls.n	8311a <memmove+0xc2>
   830d2:	460e      	mov	r6, r1
   830d4:	461d      	mov	r5, r3
   830d6:	4664      	mov	r4, ip
   830d8:	f856 7b04 	ldr.w	r7, [r6], #4
   830dc:	3c04      	subs	r4, #4
   830de:	2c03      	cmp	r4, #3
   830e0:	f845 7b04 	str.w	r7, [r5], #4
   830e4:	d8f8      	bhi.n	830d8 <memmove+0x80>
   830e6:	f1ac 0404 	sub.w	r4, ip, #4
   830ea:	f024 0403 	bic.w	r4, r4, #3
   830ee:	3404      	adds	r4, #4
   830f0:	f002 0203 	and.w	r2, r2, #3
   830f4:	4423      	add	r3, r4
   830f6:	4421      	add	r1, r4
   830f8:	2a00      	cmp	r2, #0
   830fa:	d0bf      	beq.n	8307c <memmove+0x24>
   830fc:	441a      	add	r2, r3
   830fe:	f811 4b01 	ldrb.w	r4, [r1], #1
   83102:	f803 4b01 	strb.w	r4, [r3], #1
   83106:	4293      	cmp	r3, r2
   83108:	d1f9      	bne.n	830fe <memmove+0xa6>
   8310a:	bcf0      	pop	{r4, r5, r6, r7}
   8310c:	4770      	bx	lr
   8310e:	4603      	mov	r3, r0
   83110:	2a00      	cmp	r2, #0
   83112:	d1f3      	bne.n	830fc <memmove+0xa4>
   83114:	e7b2      	b.n	8307c <memmove+0x24>
   83116:	4603      	mov	r3, r0
   83118:	e7f0      	b.n	830fc <memmove+0xa4>
   8311a:	4662      	mov	r2, ip
   8311c:	2a00      	cmp	r2, #0
   8311e:	d1ed      	bne.n	830fc <memmove+0xa4>
   83120:	e7ac      	b.n	8307c <memmove+0x24>
   83122:	bf00      	nop

00083124 <__malloc_lock>:
   83124:	4770      	bx	lr
   83126:	bf00      	nop

00083128 <__malloc_unlock>:
   83128:	4770      	bx	lr
   8312a:	bf00      	nop

0008312c <_realloc_r>:
   8312c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83130:	460c      	mov	r4, r1
   83132:	b083      	sub	sp, #12
   83134:	4690      	mov	r8, r2
   83136:	4681      	mov	r9, r0
   83138:	2900      	cmp	r1, #0
   8313a:	f000 80ba 	beq.w	832b2 <_realloc_r+0x186>
   8313e:	f7ff fff1 	bl	83124 <__malloc_lock>
   83142:	f108 060b 	add.w	r6, r8, #11
   83146:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8314a:	2e16      	cmp	r6, #22
   8314c:	f023 0503 	bic.w	r5, r3, #3
   83150:	f1a4 0708 	sub.w	r7, r4, #8
   83154:	d84b      	bhi.n	831ee <_realloc_r+0xc2>
   83156:	2110      	movs	r1, #16
   83158:	460e      	mov	r6, r1
   8315a:	45b0      	cmp	r8, r6
   8315c:	d84c      	bhi.n	831f8 <_realloc_r+0xcc>
   8315e:	428d      	cmp	r5, r1
   83160:	da51      	bge.n	83206 <_realloc_r+0xda>
   83162:	f8df b384 	ldr.w	fp, [pc, #900]	; 834e8 <_realloc_r+0x3bc>
   83166:	1978      	adds	r0, r7, r5
   83168:	f8db e008 	ldr.w	lr, [fp, #8]
   8316c:	4586      	cmp	lr, r0
   8316e:	f000 80a6 	beq.w	832be <_realloc_r+0x192>
   83172:	6842      	ldr	r2, [r0, #4]
   83174:	f022 0c01 	bic.w	ip, r2, #1
   83178:	4484      	add	ip, r0
   8317a:	f8dc c004 	ldr.w	ip, [ip, #4]
   8317e:	f01c 0f01 	tst.w	ip, #1
   83182:	d054      	beq.n	8322e <_realloc_r+0x102>
   83184:	2200      	movs	r2, #0
   83186:	4610      	mov	r0, r2
   83188:	07db      	lsls	r3, r3, #31
   8318a:	d46f      	bmi.n	8326c <_realloc_r+0x140>
   8318c:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83190:	ebc3 0a07 	rsb	sl, r3, r7
   83194:	f8da 3004 	ldr.w	r3, [sl, #4]
   83198:	f023 0303 	bic.w	r3, r3, #3
   8319c:	442b      	add	r3, r5
   8319e:	2800      	cmp	r0, #0
   831a0:	d062      	beq.n	83268 <_realloc_r+0x13c>
   831a2:	4570      	cmp	r0, lr
   831a4:	f000 80e9 	beq.w	8337a <_realloc_r+0x24e>
   831a8:	eb02 0e03 	add.w	lr, r2, r3
   831ac:	458e      	cmp	lr, r1
   831ae:	db5b      	blt.n	83268 <_realloc_r+0x13c>
   831b0:	68c3      	ldr	r3, [r0, #12]
   831b2:	6882      	ldr	r2, [r0, #8]
   831b4:	46d0      	mov	r8, sl
   831b6:	60d3      	str	r3, [r2, #12]
   831b8:	609a      	str	r2, [r3, #8]
   831ba:	f858 1f08 	ldr.w	r1, [r8, #8]!
   831be:	f8da 300c 	ldr.w	r3, [sl, #12]
   831c2:	1f2a      	subs	r2, r5, #4
   831c4:	2a24      	cmp	r2, #36	; 0x24
   831c6:	60cb      	str	r3, [r1, #12]
   831c8:	6099      	str	r1, [r3, #8]
   831ca:	f200 8123 	bhi.w	83414 <_realloc_r+0x2e8>
   831ce:	2a13      	cmp	r2, #19
   831d0:	f240 80b0 	bls.w	83334 <_realloc_r+0x208>
   831d4:	6823      	ldr	r3, [r4, #0]
   831d6:	2a1b      	cmp	r2, #27
   831d8:	f8ca 3008 	str.w	r3, [sl, #8]
   831dc:	6863      	ldr	r3, [r4, #4]
   831de:	f8ca 300c 	str.w	r3, [sl, #12]
   831e2:	f200 812b 	bhi.w	8343c <_realloc_r+0x310>
   831e6:	3408      	adds	r4, #8
   831e8:	f10a 0310 	add.w	r3, sl, #16
   831ec:	e0a3      	b.n	83336 <_realloc_r+0x20a>
   831ee:	f026 0607 	bic.w	r6, r6, #7
   831f2:	2e00      	cmp	r6, #0
   831f4:	4631      	mov	r1, r6
   831f6:	dab0      	bge.n	8315a <_realloc_r+0x2e>
   831f8:	230c      	movs	r3, #12
   831fa:	2000      	movs	r0, #0
   831fc:	f8c9 3000 	str.w	r3, [r9]
   83200:	b003      	add	sp, #12
   83202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83206:	46a0      	mov	r8, r4
   83208:	1baa      	subs	r2, r5, r6
   8320a:	2a0f      	cmp	r2, #15
   8320c:	f003 0301 	and.w	r3, r3, #1
   83210:	d81a      	bhi.n	83248 <_realloc_r+0x11c>
   83212:	432b      	orrs	r3, r5
   83214:	607b      	str	r3, [r7, #4]
   83216:	443d      	add	r5, r7
   83218:	686b      	ldr	r3, [r5, #4]
   8321a:	f043 0301 	orr.w	r3, r3, #1
   8321e:	606b      	str	r3, [r5, #4]
   83220:	4648      	mov	r0, r9
   83222:	f7ff ff81 	bl	83128 <__malloc_unlock>
   83226:	4640      	mov	r0, r8
   83228:	b003      	add	sp, #12
   8322a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8322e:	f022 0203 	bic.w	r2, r2, #3
   83232:	eb02 0c05 	add.w	ip, r2, r5
   83236:	458c      	cmp	ip, r1
   83238:	dba6      	blt.n	83188 <_realloc_r+0x5c>
   8323a:	68c2      	ldr	r2, [r0, #12]
   8323c:	6881      	ldr	r1, [r0, #8]
   8323e:	46a0      	mov	r8, r4
   83240:	60ca      	str	r2, [r1, #12]
   83242:	4665      	mov	r5, ip
   83244:	6091      	str	r1, [r2, #8]
   83246:	e7df      	b.n	83208 <_realloc_r+0xdc>
   83248:	19b9      	adds	r1, r7, r6
   8324a:	4333      	orrs	r3, r6
   8324c:	f042 0001 	orr.w	r0, r2, #1
   83250:	607b      	str	r3, [r7, #4]
   83252:	440a      	add	r2, r1
   83254:	6048      	str	r0, [r1, #4]
   83256:	6853      	ldr	r3, [r2, #4]
   83258:	3108      	adds	r1, #8
   8325a:	f043 0301 	orr.w	r3, r3, #1
   8325e:	6053      	str	r3, [r2, #4]
   83260:	4648      	mov	r0, r9
   83262:	f7ff f89f 	bl	823a4 <_free_r>
   83266:	e7db      	b.n	83220 <_realloc_r+0xf4>
   83268:	428b      	cmp	r3, r1
   8326a:	da33      	bge.n	832d4 <_realloc_r+0x1a8>
   8326c:	4641      	mov	r1, r8
   8326e:	4648      	mov	r0, r9
   83270:	f7ff fb96 	bl	829a0 <_malloc_r>
   83274:	4680      	mov	r8, r0
   83276:	2800      	cmp	r0, #0
   83278:	d0d2      	beq.n	83220 <_realloc_r+0xf4>
   8327a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8327e:	f1a0 0108 	sub.w	r1, r0, #8
   83282:	f023 0201 	bic.w	r2, r3, #1
   83286:	443a      	add	r2, r7
   83288:	4291      	cmp	r1, r2
   8328a:	f000 80bc 	beq.w	83406 <_realloc_r+0x2da>
   8328e:	1f2a      	subs	r2, r5, #4
   83290:	2a24      	cmp	r2, #36	; 0x24
   83292:	d86e      	bhi.n	83372 <_realloc_r+0x246>
   83294:	2a13      	cmp	r2, #19
   83296:	d842      	bhi.n	8331e <_realloc_r+0x1f2>
   83298:	4603      	mov	r3, r0
   8329a:	4622      	mov	r2, r4
   8329c:	6811      	ldr	r1, [r2, #0]
   8329e:	6019      	str	r1, [r3, #0]
   832a0:	6851      	ldr	r1, [r2, #4]
   832a2:	6059      	str	r1, [r3, #4]
   832a4:	6892      	ldr	r2, [r2, #8]
   832a6:	609a      	str	r2, [r3, #8]
   832a8:	4621      	mov	r1, r4
   832aa:	4648      	mov	r0, r9
   832ac:	f7ff f87a 	bl	823a4 <_free_r>
   832b0:	e7b6      	b.n	83220 <_realloc_r+0xf4>
   832b2:	4611      	mov	r1, r2
   832b4:	b003      	add	sp, #12
   832b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   832ba:	f7ff bb71 	b.w	829a0 <_malloc_r>
   832be:	f8de 2004 	ldr.w	r2, [lr, #4]
   832c2:	f106 0c10 	add.w	ip, r6, #16
   832c6:	f022 0203 	bic.w	r2, r2, #3
   832ca:	1950      	adds	r0, r2, r5
   832cc:	4560      	cmp	r0, ip
   832ce:	da3d      	bge.n	8334c <_realloc_r+0x220>
   832d0:	4670      	mov	r0, lr
   832d2:	e759      	b.n	83188 <_realloc_r+0x5c>
   832d4:	46d0      	mov	r8, sl
   832d6:	f858 0f08 	ldr.w	r0, [r8, #8]!
   832da:	f8da 100c 	ldr.w	r1, [sl, #12]
   832de:	1f2a      	subs	r2, r5, #4
   832e0:	2a24      	cmp	r2, #36	; 0x24
   832e2:	60c1      	str	r1, [r0, #12]
   832e4:	6088      	str	r0, [r1, #8]
   832e6:	f200 80a0 	bhi.w	8342a <_realloc_r+0x2fe>
   832ea:	2a13      	cmp	r2, #19
   832ec:	f240 809b 	bls.w	83426 <_realloc_r+0x2fa>
   832f0:	6821      	ldr	r1, [r4, #0]
   832f2:	2a1b      	cmp	r2, #27
   832f4:	f8ca 1008 	str.w	r1, [sl, #8]
   832f8:	6861      	ldr	r1, [r4, #4]
   832fa:	f8ca 100c 	str.w	r1, [sl, #12]
   832fe:	f200 80b2 	bhi.w	83466 <_realloc_r+0x33a>
   83302:	3408      	adds	r4, #8
   83304:	f10a 0210 	add.w	r2, sl, #16
   83308:	6821      	ldr	r1, [r4, #0]
   8330a:	461d      	mov	r5, r3
   8330c:	6011      	str	r1, [r2, #0]
   8330e:	6861      	ldr	r1, [r4, #4]
   83310:	4657      	mov	r7, sl
   83312:	6051      	str	r1, [r2, #4]
   83314:	68a3      	ldr	r3, [r4, #8]
   83316:	6093      	str	r3, [r2, #8]
   83318:	f8da 3004 	ldr.w	r3, [sl, #4]
   8331c:	e774      	b.n	83208 <_realloc_r+0xdc>
   8331e:	6823      	ldr	r3, [r4, #0]
   83320:	2a1b      	cmp	r2, #27
   83322:	6003      	str	r3, [r0, #0]
   83324:	6863      	ldr	r3, [r4, #4]
   83326:	6043      	str	r3, [r0, #4]
   83328:	d862      	bhi.n	833f0 <_realloc_r+0x2c4>
   8332a:	f100 0308 	add.w	r3, r0, #8
   8332e:	f104 0208 	add.w	r2, r4, #8
   83332:	e7b3      	b.n	8329c <_realloc_r+0x170>
   83334:	4643      	mov	r3, r8
   83336:	6822      	ldr	r2, [r4, #0]
   83338:	4675      	mov	r5, lr
   8333a:	601a      	str	r2, [r3, #0]
   8333c:	6862      	ldr	r2, [r4, #4]
   8333e:	4657      	mov	r7, sl
   83340:	605a      	str	r2, [r3, #4]
   83342:	68a2      	ldr	r2, [r4, #8]
   83344:	609a      	str	r2, [r3, #8]
   83346:	f8da 3004 	ldr.w	r3, [sl, #4]
   8334a:	e75d      	b.n	83208 <_realloc_r+0xdc>
   8334c:	1b83      	subs	r3, r0, r6
   8334e:	4437      	add	r7, r6
   83350:	f043 0301 	orr.w	r3, r3, #1
   83354:	f8cb 7008 	str.w	r7, [fp, #8]
   83358:	607b      	str	r3, [r7, #4]
   8335a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8335e:	4648      	mov	r0, r9
   83360:	f003 0301 	and.w	r3, r3, #1
   83364:	431e      	orrs	r6, r3
   83366:	f844 6c04 	str.w	r6, [r4, #-4]
   8336a:	f7ff fedd 	bl	83128 <__malloc_unlock>
   8336e:	4620      	mov	r0, r4
   83370:	e75a      	b.n	83228 <_realloc_r+0xfc>
   83372:	4621      	mov	r1, r4
   83374:	f7ff fe70 	bl	83058 <memmove>
   83378:	e796      	b.n	832a8 <_realloc_r+0x17c>
   8337a:	eb02 0c03 	add.w	ip, r2, r3
   8337e:	f106 0210 	add.w	r2, r6, #16
   83382:	4594      	cmp	ip, r2
   83384:	f6ff af70 	blt.w	83268 <_realloc_r+0x13c>
   83388:	4657      	mov	r7, sl
   8338a:	f857 1f08 	ldr.w	r1, [r7, #8]!
   8338e:	f8da 300c 	ldr.w	r3, [sl, #12]
   83392:	1f2a      	subs	r2, r5, #4
   83394:	2a24      	cmp	r2, #36	; 0x24
   83396:	60cb      	str	r3, [r1, #12]
   83398:	6099      	str	r1, [r3, #8]
   8339a:	f200 8086 	bhi.w	834aa <_realloc_r+0x37e>
   8339e:	2a13      	cmp	r2, #19
   833a0:	d977      	bls.n	83492 <_realloc_r+0x366>
   833a2:	6823      	ldr	r3, [r4, #0]
   833a4:	2a1b      	cmp	r2, #27
   833a6:	f8ca 3008 	str.w	r3, [sl, #8]
   833aa:	6863      	ldr	r3, [r4, #4]
   833ac:	f8ca 300c 	str.w	r3, [sl, #12]
   833b0:	f200 8084 	bhi.w	834bc <_realloc_r+0x390>
   833b4:	3408      	adds	r4, #8
   833b6:	f10a 0310 	add.w	r3, sl, #16
   833ba:	6822      	ldr	r2, [r4, #0]
   833bc:	601a      	str	r2, [r3, #0]
   833be:	6862      	ldr	r2, [r4, #4]
   833c0:	605a      	str	r2, [r3, #4]
   833c2:	68a2      	ldr	r2, [r4, #8]
   833c4:	609a      	str	r2, [r3, #8]
   833c6:	ebc6 020c 	rsb	r2, r6, ip
   833ca:	eb0a 0306 	add.w	r3, sl, r6
   833ce:	f042 0201 	orr.w	r2, r2, #1
   833d2:	f8cb 3008 	str.w	r3, [fp, #8]
   833d6:	605a      	str	r2, [r3, #4]
   833d8:	f8da 3004 	ldr.w	r3, [sl, #4]
   833dc:	4648      	mov	r0, r9
   833de:	f003 0301 	and.w	r3, r3, #1
   833e2:	431e      	orrs	r6, r3
   833e4:	f8ca 6004 	str.w	r6, [sl, #4]
   833e8:	f7ff fe9e 	bl	83128 <__malloc_unlock>
   833ec:	4638      	mov	r0, r7
   833ee:	e71b      	b.n	83228 <_realloc_r+0xfc>
   833f0:	68a3      	ldr	r3, [r4, #8]
   833f2:	2a24      	cmp	r2, #36	; 0x24
   833f4:	6083      	str	r3, [r0, #8]
   833f6:	68e3      	ldr	r3, [r4, #12]
   833f8:	60c3      	str	r3, [r0, #12]
   833fa:	d02b      	beq.n	83454 <_realloc_r+0x328>
   833fc:	f100 0310 	add.w	r3, r0, #16
   83400:	f104 0210 	add.w	r2, r4, #16
   83404:	e74a      	b.n	8329c <_realloc_r+0x170>
   83406:	f850 2c04 	ldr.w	r2, [r0, #-4]
   8340a:	46a0      	mov	r8, r4
   8340c:	f022 0203 	bic.w	r2, r2, #3
   83410:	4415      	add	r5, r2
   83412:	e6f9      	b.n	83208 <_realloc_r+0xdc>
   83414:	4621      	mov	r1, r4
   83416:	4640      	mov	r0, r8
   83418:	4675      	mov	r5, lr
   8341a:	4657      	mov	r7, sl
   8341c:	f7ff fe1c 	bl	83058 <memmove>
   83420:	f8da 3004 	ldr.w	r3, [sl, #4]
   83424:	e6f0      	b.n	83208 <_realloc_r+0xdc>
   83426:	4642      	mov	r2, r8
   83428:	e76e      	b.n	83308 <_realloc_r+0x1dc>
   8342a:	4621      	mov	r1, r4
   8342c:	4640      	mov	r0, r8
   8342e:	461d      	mov	r5, r3
   83430:	4657      	mov	r7, sl
   83432:	f7ff fe11 	bl	83058 <memmove>
   83436:	f8da 3004 	ldr.w	r3, [sl, #4]
   8343a:	e6e5      	b.n	83208 <_realloc_r+0xdc>
   8343c:	68a3      	ldr	r3, [r4, #8]
   8343e:	2a24      	cmp	r2, #36	; 0x24
   83440:	f8ca 3010 	str.w	r3, [sl, #16]
   83444:	68e3      	ldr	r3, [r4, #12]
   83446:	f8ca 3014 	str.w	r3, [sl, #20]
   8344a:	d018      	beq.n	8347e <_realloc_r+0x352>
   8344c:	3410      	adds	r4, #16
   8344e:	f10a 0318 	add.w	r3, sl, #24
   83452:	e770      	b.n	83336 <_realloc_r+0x20a>
   83454:	6922      	ldr	r2, [r4, #16]
   83456:	f100 0318 	add.w	r3, r0, #24
   8345a:	6102      	str	r2, [r0, #16]
   8345c:	6961      	ldr	r1, [r4, #20]
   8345e:	f104 0218 	add.w	r2, r4, #24
   83462:	6141      	str	r1, [r0, #20]
   83464:	e71a      	b.n	8329c <_realloc_r+0x170>
   83466:	68a1      	ldr	r1, [r4, #8]
   83468:	2a24      	cmp	r2, #36	; 0x24
   8346a:	f8ca 1010 	str.w	r1, [sl, #16]
   8346e:	68e1      	ldr	r1, [r4, #12]
   83470:	f8ca 1014 	str.w	r1, [sl, #20]
   83474:	d00f      	beq.n	83496 <_realloc_r+0x36a>
   83476:	3410      	adds	r4, #16
   83478:	f10a 0218 	add.w	r2, sl, #24
   8347c:	e744      	b.n	83308 <_realloc_r+0x1dc>
   8347e:	6922      	ldr	r2, [r4, #16]
   83480:	f10a 0320 	add.w	r3, sl, #32
   83484:	f8ca 2018 	str.w	r2, [sl, #24]
   83488:	6962      	ldr	r2, [r4, #20]
   8348a:	3418      	adds	r4, #24
   8348c:	f8ca 201c 	str.w	r2, [sl, #28]
   83490:	e751      	b.n	83336 <_realloc_r+0x20a>
   83492:	463b      	mov	r3, r7
   83494:	e791      	b.n	833ba <_realloc_r+0x28e>
   83496:	6921      	ldr	r1, [r4, #16]
   83498:	f10a 0220 	add.w	r2, sl, #32
   8349c:	f8ca 1018 	str.w	r1, [sl, #24]
   834a0:	6961      	ldr	r1, [r4, #20]
   834a2:	3418      	adds	r4, #24
   834a4:	f8ca 101c 	str.w	r1, [sl, #28]
   834a8:	e72e      	b.n	83308 <_realloc_r+0x1dc>
   834aa:	4621      	mov	r1, r4
   834ac:	4638      	mov	r0, r7
   834ae:	f8cd c004 	str.w	ip, [sp, #4]
   834b2:	f7ff fdd1 	bl	83058 <memmove>
   834b6:	f8dd c004 	ldr.w	ip, [sp, #4]
   834ba:	e784      	b.n	833c6 <_realloc_r+0x29a>
   834bc:	68a3      	ldr	r3, [r4, #8]
   834be:	2a24      	cmp	r2, #36	; 0x24
   834c0:	f8ca 3010 	str.w	r3, [sl, #16]
   834c4:	68e3      	ldr	r3, [r4, #12]
   834c6:	f8ca 3014 	str.w	r3, [sl, #20]
   834ca:	d003      	beq.n	834d4 <_realloc_r+0x3a8>
   834cc:	3410      	adds	r4, #16
   834ce:	f10a 0318 	add.w	r3, sl, #24
   834d2:	e772      	b.n	833ba <_realloc_r+0x28e>
   834d4:	6922      	ldr	r2, [r4, #16]
   834d6:	f10a 0320 	add.w	r3, sl, #32
   834da:	f8ca 2018 	str.w	r2, [sl, #24]
   834de:	6962      	ldr	r2, [r4, #20]
   834e0:	3418      	adds	r4, #24
   834e2:	f8ca 201c 	str.w	r2, [sl, #28]
   834e6:	e768      	b.n	833ba <_realloc_r+0x28e>
   834e8:	20070590 	.word	0x20070590

000834ec <_sbrk_r>:
   834ec:	b538      	push	{r3, r4, r5, lr}
   834ee:	4c07      	ldr	r4, [pc, #28]	; (8350c <_sbrk_r+0x20>)
   834f0:	2300      	movs	r3, #0
   834f2:	4605      	mov	r5, r0
   834f4:	4608      	mov	r0, r1
   834f6:	6023      	str	r3, [r4, #0]
   834f8:	f7fd fb6c 	bl	80bd4 <_sbrk>
   834fc:	1c43      	adds	r3, r0, #1
   834fe:	d000      	beq.n	83502 <_sbrk_r+0x16>
   83500:	bd38      	pop	{r3, r4, r5, pc}
   83502:	6823      	ldr	r3, [r4, #0]
   83504:	2b00      	cmp	r3, #0
   83506:	d0fb      	beq.n	83500 <_sbrk_r+0x14>
   83508:	602b      	str	r3, [r5, #0]
   8350a:	bd38      	pop	{r3, r4, r5, pc}
   8350c:	20070b24 	.word	0x20070b24

00083510 <__sread>:
   83510:	b510      	push	{r4, lr}
   83512:	460c      	mov	r4, r1
   83514:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83518:	f000 f9f2 	bl	83900 <_read_r>
   8351c:	2800      	cmp	r0, #0
   8351e:	db03      	blt.n	83528 <__sread+0x18>
   83520:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83522:	4403      	add	r3, r0
   83524:	6523      	str	r3, [r4, #80]	; 0x50
   83526:	bd10      	pop	{r4, pc}
   83528:	89a3      	ldrh	r3, [r4, #12]
   8352a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8352e:	81a3      	strh	r3, [r4, #12]
   83530:	bd10      	pop	{r4, pc}
   83532:	bf00      	nop

00083534 <__swrite>:
   83534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83538:	460c      	mov	r4, r1
   8353a:	8989      	ldrh	r1, [r1, #12]
   8353c:	461d      	mov	r5, r3
   8353e:	05cb      	lsls	r3, r1, #23
   83540:	4616      	mov	r6, r2
   83542:	4607      	mov	r7, r0
   83544:	d506      	bpl.n	83554 <__swrite+0x20>
   83546:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8354a:	2200      	movs	r2, #0
   8354c:	2302      	movs	r3, #2
   8354e:	f000 f9c3 	bl	838d8 <_lseek_r>
   83552:	89a1      	ldrh	r1, [r4, #12]
   83554:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83558:	81a1      	strh	r1, [r4, #12]
   8355a:	4638      	mov	r0, r7
   8355c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83560:	4632      	mov	r2, r6
   83562:	462b      	mov	r3, r5
   83564:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83568:	f000 b8ce 	b.w	83708 <_write_r>

0008356c <__sseek>:
   8356c:	b510      	push	{r4, lr}
   8356e:	460c      	mov	r4, r1
   83570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83574:	f000 f9b0 	bl	838d8 <_lseek_r>
   83578:	89a3      	ldrh	r3, [r4, #12]
   8357a:	1c42      	adds	r2, r0, #1
   8357c:	bf0e      	itee	eq
   8357e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83582:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83586:	6520      	strne	r0, [r4, #80]	; 0x50
   83588:	81a3      	strh	r3, [r4, #12]
   8358a:	bd10      	pop	{r4, pc}

0008358c <__sclose>:
   8358c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83590:	f000 b922 	b.w	837d8 <_close_r>

00083594 <strlen>:
   83594:	f020 0103 	bic.w	r1, r0, #3
   83598:	f010 0003 	ands.w	r0, r0, #3
   8359c:	f1c0 0000 	rsb	r0, r0, #0
   835a0:	f851 3b04 	ldr.w	r3, [r1], #4
   835a4:	f100 0c04 	add.w	ip, r0, #4
   835a8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   835ac:	f06f 0200 	mvn.w	r2, #0
   835b0:	bf1c      	itt	ne
   835b2:	fa22 f20c 	lsrne.w	r2, r2, ip
   835b6:	4313      	orrne	r3, r2
   835b8:	f04f 0c01 	mov.w	ip, #1
   835bc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   835c0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   835c4:	eba3 020c 	sub.w	r2, r3, ip
   835c8:	ea22 0203 	bic.w	r2, r2, r3
   835cc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   835d0:	bf04      	itt	eq
   835d2:	f851 3b04 	ldreq.w	r3, [r1], #4
   835d6:	3004      	addeq	r0, #4
   835d8:	d0f4      	beq.n	835c4 <strlen+0x30>
   835da:	f013 0fff 	tst.w	r3, #255	; 0xff
   835de:	bf1f      	itttt	ne
   835e0:	3001      	addne	r0, #1
   835e2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   835e6:	3001      	addne	r0, #1
   835e8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   835ec:	bf18      	it	ne
   835ee:	3001      	addne	r0, #1
   835f0:	4770      	bx	lr
   835f2:	bf00      	nop

000835f4 <__swbuf_r>:
   835f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   835f6:	460d      	mov	r5, r1
   835f8:	4614      	mov	r4, r2
   835fa:	4607      	mov	r7, r0
   835fc:	b110      	cbz	r0, 83604 <__swbuf_r+0x10>
   835fe:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83600:	2b00      	cmp	r3, #0
   83602:	d048      	beq.n	83696 <__swbuf_r+0xa2>
   83604:	89a2      	ldrh	r2, [r4, #12]
   83606:	69a0      	ldr	r0, [r4, #24]
   83608:	b293      	uxth	r3, r2
   8360a:	60a0      	str	r0, [r4, #8]
   8360c:	0718      	lsls	r0, r3, #28
   8360e:	d538      	bpl.n	83682 <__swbuf_r+0x8e>
   83610:	6926      	ldr	r6, [r4, #16]
   83612:	2e00      	cmp	r6, #0
   83614:	d035      	beq.n	83682 <__swbuf_r+0x8e>
   83616:	0499      	lsls	r1, r3, #18
   83618:	b2ed      	uxtb	r5, r5
   8361a:	d515      	bpl.n	83648 <__swbuf_r+0x54>
   8361c:	6823      	ldr	r3, [r4, #0]
   8361e:	6962      	ldr	r2, [r4, #20]
   83620:	1b9e      	subs	r6, r3, r6
   83622:	4296      	cmp	r6, r2
   83624:	da1c      	bge.n	83660 <__swbuf_r+0x6c>
   83626:	3601      	adds	r6, #1
   83628:	68a2      	ldr	r2, [r4, #8]
   8362a:	1c59      	adds	r1, r3, #1
   8362c:	3a01      	subs	r2, #1
   8362e:	60a2      	str	r2, [r4, #8]
   83630:	6021      	str	r1, [r4, #0]
   83632:	701d      	strb	r5, [r3, #0]
   83634:	6963      	ldr	r3, [r4, #20]
   83636:	42b3      	cmp	r3, r6
   83638:	d01a      	beq.n	83670 <__swbuf_r+0x7c>
   8363a:	89a3      	ldrh	r3, [r4, #12]
   8363c:	07db      	lsls	r3, r3, #31
   8363e:	d501      	bpl.n	83644 <__swbuf_r+0x50>
   83640:	2d0a      	cmp	r5, #10
   83642:	d015      	beq.n	83670 <__swbuf_r+0x7c>
   83644:	4628      	mov	r0, r5
   83646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83648:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8364a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8364e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   83652:	6663      	str	r3, [r4, #100]	; 0x64
   83654:	6823      	ldr	r3, [r4, #0]
   83656:	81a2      	strh	r2, [r4, #12]
   83658:	6962      	ldr	r2, [r4, #20]
   8365a:	1b9e      	subs	r6, r3, r6
   8365c:	4296      	cmp	r6, r2
   8365e:	dbe2      	blt.n	83626 <__swbuf_r+0x32>
   83660:	4638      	mov	r0, r7
   83662:	4621      	mov	r1, r4
   83664:	f7fe fd3e 	bl	820e4 <_fflush_r>
   83668:	b940      	cbnz	r0, 8367c <__swbuf_r+0x88>
   8366a:	6823      	ldr	r3, [r4, #0]
   8366c:	2601      	movs	r6, #1
   8366e:	e7db      	b.n	83628 <__swbuf_r+0x34>
   83670:	4638      	mov	r0, r7
   83672:	4621      	mov	r1, r4
   83674:	f7fe fd36 	bl	820e4 <_fflush_r>
   83678:	2800      	cmp	r0, #0
   8367a:	d0e3      	beq.n	83644 <__swbuf_r+0x50>
   8367c:	f04f 30ff 	mov.w	r0, #4294967295
   83680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83682:	4638      	mov	r0, r7
   83684:	4621      	mov	r1, r4
   83686:	f7fe fc17 	bl	81eb8 <__swsetup_r>
   8368a:	2800      	cmp	r0, #0
   8368c:	d1f6      	bne.n	8367c <__swbuf_r+0x88>
   8368e:	89a2      	ldrh	r2, [r4, #12]
   83690:	6926      	ldr	r6, [r4, #16]
   83692:	b293      	uxth	r3, r2
   83694:	e7bf      	b.n	83616 <__swbuf_r+0x22>
   83696:	f7fe fd41 	bl	8211c <__sinit>
   8369a:	e7b3      	b.n	83604 <__swbuf_r+0x10>

0008369c <_wcrtomb_r>:
   8369c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   836a0:	461e      	mov	r6, r3
   836a2:	b086      	sub	sp, #24
   836a4:	460c      	mov	r4, r1
   836a6:	4605      	mov	r5, r0
   836a8:	4617      	mov	r7, r2
   836aa:	4b0f      	ldr	r3, [pc, #60]	; (836e8 <_wcrtomb_r+0x4c>)
   836ac:	b191      	cbz	r1, 836d4 <_wcrtomb_r+0x38>
   836ae:	f8d3 8000 	ldr.w	r8, [r3]
   836b2:	f7ff f8f3 	bl	8289c <__locale_charset>
   836b6:	9600      	str	r6, [sp, #0]
   836b8:	4603      	mov	r3, r0
   836ba:	4621      	mov	r1, r4
   836bc:	463a      	mov	r2, r7
   836be:	4628      	mov	r0, r5
   836c0:	47c0      	blx	r8
   836c2:	1c43      	adds	r3, r0, #1
   836c4:	d103      	bne.n	836ce <_wcrtomb_r+0x32>
   836c6:	2200      	movs	r2, #0
   836c8:	238a      	movs	r3, #138	; 0x8a
   836ca:	6032      	str	r2, [r6, #0]
   836cc:	602b      	str	r3, [r5, #0]
   836ce:	b006      	add	sp, #24
   836d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   836d4:	681f      	ldr	r7, [r3, #0]
   836d6:	f7ff f8e1 	bl	8289c <__locale_charset>
   836da:	9600      	str	r6, [sp, #0]
   836dc:	4603      	mov	r3, r0
   836de:	4622      	mov	r2, r4
   836e0:	4628      	mov	r0, r5
   836e2:	a903      	add	r1, sp, #12
   836e4:	47b8      	blx	r7
   836e6:	e7ec      	b.n	836c2 <_wcrtomb_r+0x26>
   836e8:	200709a0 	.word	0x200709a0

000836ec <__ascii_wctomb>:
   836ec:	b121      	cbz	r1, 836f8 <__ascii_wctomb+0xc>
   836ee:	2aff      	cmp	r2, #255	; 0xff
   836f0:	d804      	bhi.n	836fc <__ascii_wctomb+0x10>
   836f2:	700a      	strb	r2, [r1, #0]
   836f4:	2001      	movs	r0, #1
   836f6:	4770      	bx	lr
   836f8:	4608      	mov	r0, r1
   836fa:	4770      	bx	lr
   836fc:	238a      	movs	r3, #138	; 0x8a
   836fe:	6003      	str	r3, [r0, #0]
   83700:	f04f 30ff 	mov.w	r0, #4294967295
   83704:	4770      	bx	lr
   83706:	bf00      	nop

00083708 <_write_r>:
   83708:	b570      	push	{r4, r5, r6, lr}
   8370a:	4c08      	ldr	r4, [pc, #32]	; (8372c <_write_r+0x24>)
   8370c:	4606      	mov	r6, r0
   8370e:	2500      	movs	r5, #0
   83710:	4608      	mov	r0, r1
   83712:	4611      	mov	r1, r2
   83714:	461a      	mov	r2, r3
   83716:	6025      	str	r5, [r4, #0]
   83718:	f7fc fdca 	bl	802b0 <_write>
   8371c:	1c43      	adds	r3, r0, #1
   8371e:	d000      	beq.n	83722 <_write_r+0x1a>
   83720:	bd70      	pop	{r4, r5, r6, pc}
   83722:	6823      	ldr	r3, [r4, #0]
   83724:	2b00      	cmp	r3, #0
   83726:	d0fb      	beq.n	83720 <_write_r+0x18>
   83728:	6033      	str	r3, [r6, #0]
   8372a:	bd70      	pop	{r4, r5, r6, pc}
   8372c:	20070b24 	.word	0x20070b24

00083730 <__register_exitproc>:
   83730:	b5f0      	push	{r4, r5, r6, r7, lr}
   83732:	4c27      	ldr	r4, [pc, #156]	; (837d0 <__register_exitproc+0xa0>)
   83734:	b085      	sub	sp, #20
   83736:	6826      	ldr	r6, [r4, #0]
   83738:	4607      	mov	r7, r0
   8373a:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   8373e:	2c00      	cmp	r4, #0
   83740:	d040      	beq.n	837c4 <__register_exitproc+0x94>
   83742:	6865      	ldr	r5, [r4, #4]
   83744:	2d1f      	cmp	r5, #31
   83746:	dd1e      	ble.n	83786 <__register_exitproc+0x56>
   83748:	4822      	ldr	r0, [pc, #136]	; (837d4 <__register_exitproc+0xa4>)
   8374a:	b918      	cbnz	r0, 83754 <__register_exitproc+0x24>
   8374c:	f04f 30ff 	mov.w	r0, #4294967295
   83750:	b005      	add	sp, #20
   83752:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83754:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83758:	9103      	str	r1, [sp, #12]
   8375a:	9202      	str	r2, [sp, #8]
   8375c:	9301      	str	r3, [sp, #4]
   8375e:	f7ff f917 	bl	82990 <malloc>
   83762:	9903      	ldr	r1, [sp, #12]
   83764:	4604      	mov	r4, r0
   83766:	9a02      	ldr	r2, [sp, #8]
   83768:	9b01      	ldr	r3, [sp, #4]
   8376a:	2800      	cmp	r0, #0
   8376c:	d0ee      	beq.n	8374c <__register_exitproc+0x1c>
   8376e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   83772:	2000      	movs	r0, #0
   83774:	6025      	str	r5, [r4, #0]
   83776:	6060      	str	r0, [r4, #4]
   83778:	4605      	mov	r5, r0
   8377a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8377e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   83782:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   83786:	b93f      	cbnz	r7, 83798 <__register_exitproc+0x68>
   83788:	1c6b      	adds	r3, r5, #1
   8378a:	2000      	movs	r0, #0
   8378c:	3502      	adds	r5, #2
   8378e:	6063      	str	r3, [r4, #4]
   83790:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   83794:	b005      	add	sp, #20
   83796:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83798:	2601      	movs	r6, #1
   8379a:	40ae      	lsls	r6, r5
   8379c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   837a0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   837a4:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   837a8:	2f02      	cmp	r7, #2
   837aa:	ea42 0206 	orr.w	r2, r2, r6
   837ae:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   837b2:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   837b6:	d1e7      	bne.n	83788 <__register_exitproc+0x58>
   837b8:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   837bc:	431e      	orrs	r6, r3
   837be:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   837c2:	e7e1      	b.n	83788 <__register_exitproc+0x58>
   837c4:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   837c8:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   837cc:	e7b9      	b.n	83742 <__register_exitproc+0x12>
   837ce:	bf00      	nop
   837d0:	00083f74 	.word	0x00083f74
   837d4:	00082991 	.word	0x00082991

000837d8 <_close_r>:
   837d8:	b538      	push	{r3, r4, r5, lr}
   837da:	4c07      	ldr	r4, [pc, #28]	; (837f8 <_close_r+0x20>)
   837dc:	2300      	movs	r3, #0
   837de:	4605      	mov	r5, r0
   837e0:	4608      	mov	r0, r1
   837e2:	6023      	str	r3, [r4, #0]
   837e4:	f7fd fa10 	bl	80c08 <_close>
   837e8:	1c43      	adds	r3, r0, #1
   837ea:	d000      	beq.n	837ee <_close_r+0x16>
   837ec:	bd38      	pop	{r3, r4, r5, pc}
   837ee:	6823      	ldr	r3, [r4, #0]
   837f0:	2b00      	cmp	r3, #0
   837f2:	d0fb      	beq.n	837ec <_close_r+0x14>
   837f4:	602b      	str	r3, [r5, #0]
   837f6:	bd38      	pop	{r3, r4, r5, pc}
   837f8:	20070b24 	.word	0x20070b24

000837fc <_fclose_r>:
   837fc:	b570      	push	{r4, r5, r6, lr}
   837fe:	460c      	mov	r4, r1
   83800:	4605      	mov	r5, r0
   83802:	b131      	cbz	r1, 83812 <_fclose_r+0x16>
   83804:	b110      	cbz	r0, 8380c <_fclose_r+0x10>
   83806:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83808:	2b00      	cmp	r3, #0
   8380a:	d02f      	beq.n	8386c <_fclose_r+0x70>
   8380c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83810:	b90b      	cbnz	r3, 83816 <_fclose_r+0x1a>
   83812:	2000      	movs	r0, #0
   83814:	bd70      	pop	{r4, r5, r6, pc}
   83816:	4628      	mov	r0, r5
   83818:	4621      	mov	r1, r4
   8381a:	f7fe fc63 	bl	820e4 <_fflush_r>
   8381e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   83820:	4606      	mov	r6, r0
   83822:	b133      	cbz	r3, 83832 <_fclose_r+0x36>
   83824:	4628      	mov	r0, r5
   83826:	69e1      	ldr	r1, [r4, #28]
   83828:	4798      	blx	r3
   8382a:	2800      	cmp	r0, #0
   8382c:	bfb8      	it	lt
   8382e:	f04f 36ff 	movlt.w	r6, #4294967295
   83832:	89a3      	ldrh	r3, [r4, #12]
   83834:	061b      	lsls	r3, r3, #24
   83836:	d41c      	bmi.n	83872 <_fclose_r+0x76>
   83838:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8383a:	b141      	cbz	r1, 8384e <_fclose_r+0x52>
   8383c:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83840:	4299      	cmp	r1, r3
   83842:	d002      	beq.n	8384a <_fclose_r+0x4e>
   83844:	4628      	mov	r0, r5
   83846:	f7fe fdad 	bl	823a4 <_free_r>
   8384a:	2300      	movs	r3, #0
   8384c:	6323      	str	r3, [r4, #48]	; 0x30
   8384e:	6c61      	ldr	r1, [r4, #68]	; 0x44
   83850:	b121      	cbz	r1, 8385c <_fclose_r+0x60>
   83852:	4628      	mov	r0, r5
   83854:	f7fe fda6 	bl	823a4 <_free_r>
   83858:	2300      	movs	r3, #0
   8385a:	6463      	str	r3, [r4, #68]	; 0x44
   8385c:	f7fe fcd8 	bl	82210 <__sfp_lock_acquire>
   83860:	2300      	movs	r3, #0
   83862:	81a3      	strh	r3, [r4, #12]
   83864:	f7fe fcd6 	bl	82214 <__sfp_lock_release>
   83868:	4630      	mov	r0, r6
   8386a:	bd70      	pop	{r4, r5, r6, pc}
   8386c:	f7fe fc56 	bl	8211c <__sinit>
   83870:	e7cc      	b.n	8380c <_fclose_r+0x10>
   83872:	4628      	mov	r0, r5
   83874:	6921      	ldr	r1, [r4, #16]
   83876:	f7fe fd95 	bl	823a4 <_free_r>
   8387a:	e7dd      	b.n	83838 <_fclose_r+0x3c>

0008387c <fclose>:
   8387c:	4b02      	ldr	r3, [pc, #8]	; (83888 <fclose+0xc>)
   8387e:	4601      	mov	r1, r0
   83880:	6818      	ldr	r0, [r3, #0]
   83882:	f7ff bfbb 	b.w	837fc <_fclose_r>
   83886:	bf00      	nop
   83888:	20070568 	.word	0x20070568

0008388c <_fstat_r>:
   8388c:	b538      	push	{r3, r4, r5, lr}
   8388e:	4c08      	ldr	r4, [pc, #32]	; (838b0 <_fstat_r+0x24>)
   83890:	2300      	movs	r3, #0
   83892:	4605      	mov	r5, r0
   83894:	4608      	mov	r0, r1
   83896:	4611      	mov	r1, r2
   83898:	6023      	str	r3, [r4, #0]
   8389a:	f7fd f9b9 	bl	80c10 <_fstat>
   8389e:	1c43      	adds	r3, r0, #1
   838a0:	d000      	beq.n	838a4 <_fstat_r+0x18>
   838a2:	bd38      	pop	{r3, r4, r5, pc}
   838a4:	6823      	ldr	r3, [r4, #0]
   838a6:	2b00      	cmp	r3, #0
   838a8:	d0fb      	beq.n	838a2 <_fstat_r+0x16>
   838aa:	602b      	str	r3, [r5, #0]
   838ac:	bd38      	pop	{r3, r4, r5, pc}
   838ae:	bf00      	nop
   838b0:	20070b24 	.word	0x20070b24

000838b4 <_isatty_r>:
   838b4:	b538      	push	{r3, r4, r5, lr}
   838b6:	4c07      	ldr	r4, [pc, #28]	; (838d4 <_isatty_r+0x20>)
   838b8:	2300      	movs	r3, #0
   838ba:	4605      	mov	r5, r0
   838bc:	4608      	mov	r0, r1
   838be:	6023      	str	r3, [r4, #0]
   838c0:	f7fd f9ac 	bl	80c1c <_isatty>
   838c4:	1c43      	adds	r3, r0, #1
   838c6:	d000      	beq.n	838ca <_isatty_r+0x16>
   838c8:	bd38      	pop	{r3, r4, r5, pc}
   838ca:	6823      	ldr	r3, [r4, #0]
   838cc:	2b00      	cmp	r3, #0
   838ce:	d0fb      	beq.n	838c8 <_isatty_r+0x14>
   838d0:	602b      	str	r3, [r5, #0]
   838d2:	bd38      	pop	{r3, r4, r5, pc}
   838d4:	20070b24 	.word	0x20070b24

000838d8 <_lseek_r>:
   838d8:	b570      	push	{r4, r5, r6, lr}
   838da:	4c08      	ldr	r4, [pc, #32]	; (838fc <_lseek_r+0x24>)
   838dc:	4606      	mov	r6, r0
   838de:	2500      	movs	r5, #0
   838e0:	4608      	mov	r0, r1
   838e2:	4611      	mov	r1, r2
   838e4:	461a      	mov	r2, r3
   838e6:	6025      	str	r5, [r4, #0]
   838e8:	f7fd f99a 	bl	80c20 <_lseek>
   838ec:	1c43      	adds	r3, r0, #1
   838ee:	d000      	beq.n	838f2 <_lseek_r+0x1a>
   838f0:	bd70      	pop	{r4, r5, r6, pc}
   838f2:	6823      	ldr	r3, [r4, #0]
   838f4:	2b00      	cmp	r3, #0
   838f6:	d0fb      	beq.n	838f0 <_lseek_r+0x18>
   838f8:	6033      	str	r3, [r6, #0]
   838fa:	bd70      	pop	{r4, r5, r6, pc}
   838fc:	20070b24 	.word	0x20070b24

00083900 <_read_r>:
   83900:	b570      	push	{r4, r5, r6, lr}
   83902:	4c08      	ldr	r4, [pc, #32]	; (83924 <_read_r+0x24>)
   83904:	4606      	mov	r6, r0
   83906:	2500      	movs	r5, #0
   83908:	4608      	mov	r0, r1
   8390a:	4611      	mov	r1, r2
   8390c:	461a      	mov	r2, r3
   8390e:	6025      	str	r5, [r4, #0]
   83910:	f7fc fcae 	bl	80270 <_read>
   83914:	1c43      	adds	r3, r0, #1
   83916:	d000      	beq.n	8391a <_read_r+0x1a>
   83918:	bd70      	pop	{r4, r5, r6, pc}
   8391a:	6823      	ldr	r3, [r4, #0]
   8391c:	2b00      	cmp	r3, #0
   8391e:	d0fb      	beq.n	83918 <_read_r+0x18>
   83920:	6033      	str	r3, [r6, #0]
   83922:	bd70      	pop	{r4, r5, r6, pc}
   83924:	20070b24 	.word	0x20070b24

00083928 <__aeabi_uldivmod>:
   83928:	b94b      	cbnz	r3, 8393e <__aeabi_uldivmod+0x16>
   8392a:	b942      	cbnz	r2, 8393e <__aeabi_uldivmod+0x16>
   8392c:	2900      	cmp	r1, #0
   8392e:	bf08      	it	eq
   83930:	2800      	cmpeq	r0, #0
   83932:	d002      	beq.n	8393a <__aeabi_uldivmod+0x12>
   83934:	f04f 31ff 	mov.w	r1, #4294967295
   83938:	4608      	mov	r0, r1
   8393a:	f000 b83b 	b.w	839b4 <__aeabi_idiv0>
   8393e:	b082      	sub	sp, #8
   83940:	46ec      	mov	ip, sp
   83942:	e92d 5000 	stmdb	sp!, {ip, lr}
   83946:	f000 f81d 	bl	83984 <__gnu_uldivmod_helper>
   8394a:	f8dd e004 	ldr.w	lr, [sp, #4]
   8394e:	b002      	add	sp, #8
   83950:	bc0c      	pop	{r2, r3}
   83952:	4770      	bx	lr

00083954 <__gnu_ldivmod_helper>:
   83954:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83958:	9e08      	ldr	r6, [sp, #32]
   8395a:	4614      	mov	r4, r2
   8395c:	461d      	mov	r5, r3
   8395e:	4680      	mov	r8, r0
   83960:	4689      	mov	r9, r1
   83962:	f000 f829 	bl	839b8 <__divdi3>
   83966:	fb04 f301 	mul.w	r3, r4, r1
   8396a:	fba4 ab00 	umull	sl, fp, r4, r0
   8396e:	fb00 3205 	mla	r2, r0, r5, r3
   83972:	4493      	add	fp, r2
   83974:	ebb8 080a 	subs.w	r8, r8, sl
   83978:	eb69 090b 	sbc.w	r9, r9, fp
   8397c:	e9c6 8900 	strd	r8, r9, [r6]
   83980:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083984 <__gnu_uldivmod_helper>:
   83984:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83988:	9e08      	ldr	r6, [sp, #32]
   8398a:	4614      	mov	r4, r2
   8398c:	461d      	mov	r5, r3
   8398e:	4680      	mov	r8, r0
   83990:	4689      	mov	r9, r1
   83992:	f000 f961 	bl	83c58 <__udivdi3>
   83996:	fb00 f505 	mul.w	r5, r0, r5
   8399a:	fba0 ab04 	umull	sl, fp, r0, r4
   8399e:	fb04 5401 	mla	r4, r4, r1, r5
   839a2:	44a3      	add	fp, r4
   839a4:	ebb8 080a 	subs.w	r8, r8, sl
   839a8:	eb69 090b 	sbc.w	r9, r9, fp
   839ac:	e9c6 8900 	strd	r8, r9, [r6]
   839b0:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000839b4 <__aeabi_idiv0>:
   839b4:	4770      	bx	lr
   839b6:	bf00      	nop

000839b8 <__divdi3>:
   839b8:	2900      	cmp	r1, #0
   839ba:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   839be:	f2c0 80a1 	blt.w	83b04 <__divdi3+0x14c>
   839c2:	2400      	movs	r4, #0
   839c4:	2b00      	cmp	r3, #0
   839c6:	f2c0 8098 	blt.w	83afa <__divdi3+0x142>
   839ca:	4615      	mov	r5, r2
   839cc:	4606      	mov	r6, r0
   839ce:	460f      	mov	r7, r1
   839d0:	2b00      	cmp	r3, #0
   839d2:	d13f      	bne.n	83a54 <__divdi3+0x9c>
   839d4:	428a      	cmp	r2, r1
   839d6:	d958      	bls.n	83a8a <__divdi3+0xd2>
   839d8:	fab2 f382 	clz	r3, r2
   839dc:	b14b      	cbz	r3, 839f2 <__divdi3+0x3a>
   839de:	f1c3 0220 	rsb	r2, r3, #32
   839e2:	fa01 f703 	lsl.w	r7, r1, r3
   839e6:	fa20 f202 	lsr.w	r2, r0, r2
   839ea:	409d      	lsls	r5, r3
   839ec:	fa00 f603 	lsl.w	r6, r0, r3
   839f0:	4317      	orrs	r7, r2
   839f2:	0c29      	lsrs	r1, r5, #16
   839f4:	fbb7 f2f1 	udiv	r2, r7, r1
   839f8:	fb01 7712 	mls	r7, r1, r2, r7
   839fc:	b2a8      	uxth	r0, r5
   839fe:	fb00 f302 	mul.w	r3, r0, r2
   83a02:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   83a06:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   83a0a:	42bb      	cmp	r3, r7
   83a0c:	d909      	bls.n	83a22 <__divdi3+0x6a>
   83a0e:	197f      	adds	r7, r7, r5
   83a10:	f102 3cff 	add.w	ip, r2, #4294967295
   83a14:	f080 8105 	bcs.w	83c22 <__divdi3+0x26a>
   83a18:	42bb      	cmp	r3, r7
   83a1a:	f240 8102 	bls.w	83c22 <__divdi3+0x26a>
   83a1e:	3a02      	subs	r2, #2
   83a20:	442f      	add	r7, r5
   83a22:	1aff      	subs	r7, r7, r3
   83a24:	fbb7 f3f1 	udiv	r3, r7, r1
   83a28:	fb01 7113 	mls	r1, r1, r3, r7
   83a2c:	fb00 f003 	mul.w	r0, r0, r3
   83a30:	b2b6      	uxth	r6, r6
   83a32:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   83a36:	4288      	cmp	r0, r1
   83a38:	d908      	bls.n	83a4c <__divdi3+0x94>
   83a3a:	1949      	adds	r1, r1, r5
   83a3c:	f103 37ff 	add.w	r7, r3, #4294967295
   83a40:	f080 80f1 	bcs.w	83c26 <__divdi3+0x26e>
   83a44:	4288      	cmp	r0, r1
   83a46:	f240 80ee 	bls.w	83c26 <__divdi3+0x26e>
   83a4a:	3b02      	subs	r3, #2
   83a4c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83a50:	2300      	movs	r3, #0
   83a52:	e003      	b.n	83a5c <__divdi3+0xa4>
   83a54:	428b      	cmp	r3, r1
   83a56:	d90a      	bls.n	83a6e <__divdi3+0xb6>
   83a58:	2300      	movs	r3, #0
   83a5a:	461a      	mov	r2, r3
   83a5c:	4610      	mov	r0, r2
   83a5e:	4619      	mov	r1, r3
   83a60:	b114      	cbz	r4, 83a68 <__divdi3+0xb0>
   83a62:	4240      	negs	r0, r0
   83a64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83a68:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83a6c:	4770      	bx	lr
   83a6e:	fab3 f883 	clz	r8, r3
   83a72:	f1b8 0f00 	cmp.w	r8, #0
   83a76:	f040 8088 	bne.w	83b8a <__divdi3+0x1d2>
   83a7a:	428b      	cmp	r3, r1
   83a7c:	d302      	bcc.n	83a84 <__divdi3+0xcc>
   83a7e:	4282      	cmp	r2, r0
   83a80:	f200 80e2 	bhi.w	83c48 <__divdi3+0x290>
   83a84:	2300      	movs	r3, #0
   83a86:	2201      	movs	r2, #1
   83a88:	e7e8      	b.n	83a5c <__divdi3+0xa4>
   83a8a:	b912      	cbnz	r2, 83a92 <__divdi3+0xda>
   83a8c:	2301      	movs	r3, #1
   83a8e:	fbb3 f5f2 	udiv	r5, r3, r2
   83a92:	fab5 f285 	clz	r2, r5
   83a96:	2a00      	cmp	r2, #0
   83a98:	d13a      	bne.n	83b10 <__divdi3+0x158>
   83a9a:	1b7f      	subs	r7, r7, r5
   83a9c:	0c28      	lsrs	r0, r5, #16
   83a9e:	fa1f fc85 	uxth.w	ip, r5
   83aa2:	2301      	movs	r3, #1
   83aa4:	fbb7 f1f0 	udiv	r1, r7, r0
   83aa8:	fb00 7711 	mls	r7, r0, r1, r7
   83aac:	fb0c f201 	mul.w	r2, ip, r1
   83ab0:	ea4f 4816 	mov.w	r8, r6, lsr #16
   83ab4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   83ab8:	42ba      	cmp	r2, r7
   83aba:	d907      	bls.n	83acc <__divdi3+0x114>
   83abc:	197f      	adds	r7, r7, r5
   83abe:	f101 38ff 	add.w	r8, r1, #4294967295
   83ac2:	d202      	bcs.n	83aca <__divdi3+0x112>
   83ac4:	42ba      	cmp	r2, r7
   83ac6:	f200 80c4 	bhi.w	83c52 <__divdi3+0x29a>
   83aca:	4641      	mov	r1, r8
   83acc:	1abf      	subs	r7, r7, r2
   83ace:	fbb7 f2f0 	udiv	r2, r7, r0
   83ad2:	fb00 7012 	mls	r0, r0, r2, r7
   83ad6:	fb0c fc02 	mul.w	ip, ip, r2
   83ada:	b2b6      	uxth	r6, r6
   83adc:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   83ae0:	4584      	cmp	ip, r0
   83ae2:	d907      	bls.n	83af4 <__divdi3+0x13c>
   83ae4:	1940      	adds	r0, r0, r5
   83ae6:	f102 37ff 	add.w	r7, r2, #4294967295
   83aea:	d202      	bcs.n	83af2 <__divdi3+0x13a>
   83aec:	4584      	cmp	ip, r0
   83aee:	f200 80ae 	bhi.w	83c4e <__divdi3+0x296>
   83af2:	463a      	mov	r2, r7
   83af4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   83af8:	e7b0      	b.n	83a5c <__divdi3+0xa4>
   83afa:	43e4      	mvns	r4, r4
   83afc:	4252      	negs	r2, r2
   83afe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   83b02:	e762      	b.n	839ca <__divdi3+0x12>
   83b04:	4240      	negs	r0, r0
   83b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83b0a:	f04f 34ff 	mov.w	r4, #4294967295
   83b0e:	e759      	b.n	839c4 <__divdi3+0xc>
   83b10:	4095      	lsls	r5, r2
   83b12:	f1c2 0920 	rsb	r9, r2, #32
   83b16:	fa27 f109 	lsr.w	r1, r7, r9
   83b1a:	fa26 f909 	lsr.w	r9, r6, r9
   83b1e:	4097      	lsls	r7, r2
   83b20:	0c28      	lsrs	r0, r5, #16
   83b22:	fbb1 f8f0 	udiv	r8, r1, r0
   83b26:	fb00 1118 	mls	r1, r0, r8, r1
   83b2a:	fa1f fc85 	uxth.w	ip, r5
   83b2e:	fb0c f308 	mul.w	r3, ip, r8
   83b32:	ea49 0907 	orr.w	r9, r9, r7
   83b36:	ea4f 4719 	mov.w	r7, r9, lsr #16
   83b3a:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   83b3e:	428b      	cmp	r3, r1
   83b40:	fa06 f602 	lsl.w	r6, r6, r2
   83b44:	d908      	bls.n	83b58 <__divdi3+0x1a0>
   83b46:	1949      	adds	r1, r1, r5
   83b48:	f108 32ff 	add.w	r2, r8, #4294967295
   83b4c:	d27a      	bcs.n	83c44 <__divdi3+0x28c>
   83b4e:	428b      	cmp	r3, r1
   83b50:	d978      	bls.n	83c44 <__divdi3+0x28c>
   83b52:	f1a8 0802 	sub.w	r8, r8, #2
   83b56:	4429      	add	r1, r5
   83b58:	1ac9      	subs	r1, r1, r3
   83b5a:	fbb1 f3f0 	udiv	r3, r1, r0
   83b5e:	fb00 1713 	mls	r7, r0, r3, r1
   83b62:	fb0c f203 	mul.w	r2, ip, r3
   83b66:	fa1f f989 	uxth.w	r9, r9
   83b6a:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   83b6e:	42ba      	cmp	r2, r7
   83b70:	d907      	bls.n	83b82 <__divdi3+0x1ca>
   83b72:	197f      	adds	r7, r7, r5
   83b74:	f103 31ff 	add.w	r1, r3, #4294967295
   83b78:	d260      	bcs.n	83c3c <__divdi3+0x284>
   83b7a:	42ba      	cmp	r2, r7
   83b7c:	d95e      	bls.n	83c3c <__divdi3+0x284>
   83b7e:	3b02      	subs	r3, #2
   83b80:	442f      	add	r7, r5
   83b82:	1abf      	subs	r7, r7, r2
   83b84:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83b88:	e78c      	b.n	83aa4 <__divdi3+0xec>
   83b8a:	f1c8 0220 	rsb	r2, r8, #32
   83b8e:	fa25 f102 	lsr.w	r1, r5, r2
   83b92:	fa03 fc08 	lsl.w	ip, r3, r8
   83b96:	fa27 f302 	lsr.w	r3, r7, r2
   83b9a:	fa20 f202 	lsr.w	r2, r0, r2
   83b9e:	fa07 f708 	lsl.w	r7, r7, r8
   83ba2:	ea41 0c0c 	orr.w	ip, r1, ip
   83ba6:	ea4f 491c 	mov.w	r9, ip, lsr #16
   83baa:	fbb3 f1f9 	udiv	r1, r3, r9
   83bae:	fb09 3311 	mls	r3, r9, r1, r3
   83bb2:	fa1f fa8c 	uxth.w	sl, ip
   83bb6:	fb0a fb01 	mul.w	fp, sl, r1
   83bba:	4317      	orrs	r7, r2
   83bbc:	0c3a      	lsrs	r2, r7, #16
   83bbe:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   83bc2:	459b      	cmp	fp, r3
   83bc4:	fa05 f008 	lsl.w	r0, r5, r8
   83bc8:	d908      	bls.n	83bdc <__divdi3+0x224>
   83bca:	eb13 030c 	adds.w	r3, r3, ip
   83bce:	f101 32ff 	add.w	r2, r1, #4294967295
   83bd2:	d235      	bcs.n	83c40 <__divdi3+0x288>
   83bd4:	459b      	cmp	fp, r3
   83bd6:	d933      	bls.n	83c40 <__divdi3+0x288>
   83bd8:	3902      	subs	r1, #2
   83bda:	4463      	add	r3, ip
   83bdc:	ebcb 0303 	rsb	r3, fp, r3
   83be0:	fbb3 f2f9 	udiv	r2, r3, r9
   83be4:	fb09 3312 	mls	r3, r9, r2, r3
   83be8:	fb0a fa02 	mul.w	sl, sl, r2
   83bec:	b2bf      	uxth	r7, r7
   83bee:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   83bf2:	45ba      	cmp	sl, r7
   83bf4:	d908      	bls.n	83c08 <__divdi3+0x250>
   83bf6:	eb17 070c 	adds.w	r7, r7, ip
   83bfa:	f102 33ff 	add.w	r3, r2, #4294967295
   83bfe:	d21b      	bcs.n	83c38 <__divdi3+0x280>
   83c00:	45ba      	cmp	sl, r7
   83c02:	d919      	bls.n	83c38 <__divdi3+0x280>
   83c04:	3a02      	subs	r2, #2
   83c06:	4467      	add	r7, ip
   83c08:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   83c0c:	fba5 0100 	umull	r0, r1, r5, r0
   83c10:	ebca 0707 	rsb	r7, sl, r7
   83c14:	428f      	cmp	r7, r1
   83c16:	f04f 0300 	mov.w	r3, #0
   83c1a:	d30a      	bcc.n	83c32 <__divdi3+0x27a>
   83c1c:	d005      	beq.n	83c2a <__divdi3+0x272>
   83c1e:	462a      	mov	r2, r5
   83c20:	e71c      	b.n	83a5c <__divdi3+0xa4>
   83c22:	4662      	mov	r2, ip
   83c24:	e6fd      	b.n	83a22 <__divdi3+0x6a>
   83c26:	463b      	mov	r3, r7
   83c28:	e710      	b.n	83a4c <__divdi3+0x94>
   83c2a:	fa06 f608 	lsl.w	r6, r6, r8
   83c2e:	4286      	cmp	r6, r0
   83c30:	d2f5      	bcs.n	83c1e <__divdi3+0x266>
   83c32:	1e6a      	subs	r2, r5, #1
   83c34:	2300      	movs	r3, #0
   83c36:	e711      	b.n	83a5c <__divdi3+0xa4>
   83c38:	461a      	mov	r2, r3
   83c3a:	e7e5      	b.n	83c08 <__divdi3+0x250>
   83c3c:	460b      	mov	r3, r1
   83c3e:	e7a0      	b.n	83b82 <__divdi3+0x1ca>
   83c40:	4611      	mov	r1, r2
   83c42:	e7cb      	b.n	83bdc <__divdi3+0x224>
   83c44:	4690      	mov	r8, r2
   83c46:	e787      	b.n	83b58 <__divdi3+0x1a0>
   83c48:	4643      	mov	r3, r8
   83c4a:	4642      	mov	r2, r8
   83c4c:	e706      	b.n	83a5c <__divdi3+0xa4>
   83c4e:	3a02      	subs	r2, #2
   83c50:	e750      	b.n	83af4 <__divdi3+0x13c>
   83c52:	3902      	subs	r1, #2
   83c54:	442f      	add	r7, r5
   83c56:	e739      	b.n	83acc <__divdi3+0x114>

00083c58 <__udivdi3>:
   83c58:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83c5c:	4614      	mov	r4, r2
   83c5e:	4605      	mov	r5, r0
   83c60:	460e      	mov	r6, r1
   83c62:	2b00      	cmp	r3, #0
   83c64:	d143      	bne.n	83cee <__udivdi3+0x96>
   83c66:	428a      	cmp	r2, r1
   83c68:	d953      	bls.n	83d12 <__udivdi3+0xba>
   83c6a:	fab2 f782 	clz	r7, r2
   83c6e:	b157      	cbz	r7, 83c86 <__udivdi3+0x2e>
   83c70:	f1c7 0620 	rsb	r6, r7, #32
   83c74:	fa20 f606 	lsr.w	r6, r0, r6
   83c78:	fa01 f307 	lsl.w	r3, r1, r7
   83c7c:	fa02 f407 	lsl.w	r4, r2, r7
   83c80:	fa00 f507 	lsl.w	r5, r0, r7
   83c84:	431e      	orrs	r6, r3
   83c86:	0c21      	lsrs	r1, r4, #16
   83c88:	fbb6 f2f1 	udiv	r2, r6, r1
   83c8c:	fb01 6612 	mls	r6, r1, r2, r6
   83c90:	b2a0      	uxth	r0, r4
   83c92:	fb00 f302 	mul.w	r3, r0, r2
   83c96:	0c2f      	lsrs	r7, r5, #16
   83c98:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   83c9c:	42b3      	cmp	r3, r6
   83c9e:	d909      	bls.n	83cb4 <__udivdi3+0x5c>
   83ca0:	1936      	adds	r6, r6, r4
   83ca2:	f102 37ff 	add.w	r7, r2, #4294967295
   83ca6:	f080 80fd 	bcs.w	83ea4 <__udivdi3+0x24c>
   83caa:	42b3      	cmp	r3, r6
   83cac:	f240 80fa 	bls.w	83ea4 <__udivdi3+0x24c>
   83cb0:	3a02      	subs	r2, #2
   83cb2:	4426      	add	r6, r4
   83cb4:	1af6      	subs	r6, r6, r3
   83cb6:	fbb6 f3f1 	udiv	r3, r6, r1
   83cba:	fb01 6113 	mls	r1, r1, r3, r6
   83cbe:	fb00 f003 	mul.w	r0, r0, r3
   83cc2:	b2ad      	uxth	r5, r5
   83cc4:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   83cc8:	4288      	cmp	r0, r1
   83cca:	d908      	bls.n	83cde <__udivdi3+0x86>
   83ccc:	1909      	adds	r1, r1, r4
   83cce:	f103 36ff 	add.w	r6, r3, #4294967295
   83cd2:	f080 80e9 	bcs.w	83ea8 <__udivdi3+0x250>
   83cd6:	4288      	cmp	r0, r1
   83cd8:	f240 80e6 	bls.w	83ea8 <__udivdi3+0x250>
   83cdc:	3b02      	subs	r3, #2
   83cde:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83ce2:	2300      	movs	r3, #0
   83ce4:	4610      	mov	r0, r2
   83ce6:	4619      	mov	r1, r3
   83ce8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83cec:	4770      	bx	lr
   83cee:	428b      	cmp	r3, r1
   83cf0:	d84c      	bhi.n	83d8c <__udivdi3+0x134>
   83cf2:	fab3 f683 	clz	r6, r3
   83cf6:	2e00      	cmp	r6, #0
   83cf8:	d14f      	bne.n	83d9a <__udivdi3+0x142>
   83cfa:	428b      	cmp	r3, r1
   83cfc:	d302      	bcc.n	83d04 <__udivdi3+0xac>
   83cfe:	4282      	cmp	r2, r0
   83d00:	f200 80dd 	bhi.w	83ebe <__udivdi3+0x266>
   83d04:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83d08:	2300      	movs	r3, #0
   83d0a:	2201      	movs	r2, #1
   83d0c:	4610      	mov	r0, r2
   83d0e:	4619      	mov	r1, r3
   83d10:	4770      	bx	lr
   83d12:	b912      	cbnz	r2, 83d1a <__udivdi3+0xc2>
   83d14:	2401      	movs	r4, #1
   83d16:	fbb4 f4f2 	udiv	r4, r4, r2
   83d1a:	fab4 f284 	clz	r2, r4
   83d1e:	2a00      	cmp	r2, #0
   83d20:	f040 8082 	bne.w	83e28 <__udivdi3+0x1d0>
   83d24:	1b09      	subs	r1, r1, r4
   83d26:	0c26      	lsrs	r6, r4, #16
   83d28:	b2a7      	uxth	r7, r4
   83d2a:	2301      	movs	r3, #1
   83d2c:	fbb1 f0f6 	udiv	r0, r1, r6
   83d30:	fb06 1110 	mls	r1, r6, r0, r1
   83d34:	fb07 f200 	mul.w	r2, r7, r0
   83d38:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   83d3c:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   83d40:	428a      	cmp	r2, r1
   83d42:	d907      	bls.n	83d54 <__udivdi3+0xfc>
   83d44:	1909      	adds	r1, r1, r4
   83d46:	f100 3cff 	add.w	ip, r0, #4294967295
   83d4a:	d202      	bcs.n	83d52 <__udivdi3+0xfa>
   83d4c:	428a      	cmp	r2, r1
   83d4e:	f200 80c8 	bhi.w	83ee2 <__udivdi3+0x28a>
   83d52:	4660      	mov	r0, ip
   83d54:	1a89      	subs	r1, r1, r2
   83d56:	fbb1 f2f6 	udiv	r2, r1, r6
   83d5a:	fb06 1112 	mls	r1, r6, r2, r1
   83d5e:	fb07 f702 	mul.w	r7, r7, r2
   83d62:	b2ad      	uxth	r5, r5
   83d64:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   83d68:	42af      	cmp	r7, r5
   83d6a:	d908      	bls.n	83d7e <__udivdi3+0x126>
   83d6c:	192c      	adds	r4, r5, r4
   83d6e:	f102 31ff 	add.w	r1, r2, #4294967295
   83d72:	f080 809b 	bcs.w	83eac <__udivdi3+0x254>
   83d76:	42a7      	cmp	r7, r4
   83d78:	f240 8098 	bls.w	83eac <__udivdi3+0x254>
   83d7c:	3a02      	subs	r2, #2
   83d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   83d82:	4610      	mov	r0, r2
   83d84:	4619      	mov	r1, r3
   83d86:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83d8a:	4770      	bx	lr
   83d8c:	2300      	movs	r3, #0
   83d8e:	461a      	mov	r2, r3
   83d90:	4610      	mov	r0, r2
   83d92:	4619      	mov	r1, r3
   83d94:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83d98:	4770      	bx	lr
   83d9a:	f1c6 0520 	rsb	r5, r6, #32
   83d9e:	fa22 f705 	lsr.w	r7, r2, r5
   83da2:	fa03 f406 	lsl.w	r4, r3, r6
   83da6:	fa21 f305 	lsr.w	r3, r1, r5
   83daa:	fa01 fb06 	lsl.w	fp, r1, r6
   83dae:	fa20 f505 	lsr.w	r5, r0, r5
   83db2:	433c      	orrs	r4, r7
   83db4:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83db8:	fbb3 fcf8 	udiv	ip, r3, r8
   83dbc:	fb08 331c 	mls	r3, r8, ip, r3
   83dc0:	fa1f f984 	uxth.w	r9, r4
   83dc4:	fb09 fa0c 	mul.w	sl, r9, ip
   83dc8:	ea45 0b0b 	orr.w	fp, r5, fp
   83dcc:	ea4f 451b 	mov.w	r5, fp, lsr #16
   83dd0:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   83dd4:	459a      	cmp	sl, r3
   83dd6:	fa02 f206 	lsl.w	r2, r2, r6
   83dda:	d904      	bls.n	83de6 <__udivdi3+0x18e>
   83ddc:	191b      	adds	r3, r3, r4
   83dde:	f10c 35ff 	add.w	r5, ip, #4294967295
   83de2:	d36f      	bcc.n	83ec4 <__udivdi3+0x26c>
   83de4:	46ac      	mov	ip, r5
   83de6:	ebca 0303 	rsb	r3, sl, r3
   83dea:	fbb3 f5f8 	udiv	r5, r3, r8
   83dee:	fb08 3315 	mls	r3, r8, r5, r3
   83df2:	fb09 f905 	mul.w	r9, r9, r5
   83df6:	fa1f fb8b 	uxth.w	fp, fp
   83dfa:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   83dfe:	45b9      	cmp	r9, r7
   83e00:	d904      	bls.n	83e0c <__udivdi3+0x1b4>
   83e02:	193f      	adds	r7, r7, r4
   83e04:	f105 33ff 	add.w	r3, r5, #4294967295
   83e08:	d362      	bcc.n	83ed0 <__udivdi3+0x278>
   83e0a:	461d      	mov	r5, r3
   83e0c:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   83e10:	fbac 2302 	umull	r2, r3, ip, r2
   83e14:	ebc9 0707 	rsb	r7, r9, r7
   83e18:	429f      	cmp	r7, r3
   83e1a:	f04f 0500 	mov.w	r5, #0
   83e1e:	d34a      	bcc.n	83eb6 <__udivdi3+0x25e>
   83e20:	d046      	beq.n	83eb0 <__udivdi3+0x258>
   83e22:	4662      	mov	r2, ip
   83e24:	462b      	mov	r3, r5
   83e26:	e75d      	b.n	83ce4 <__udivdi3+0x8c>
   83e28:	4094      	lsls	r4, r2
   83e2a:	f1c2 0920 	rsb	r9, r2, #32
   83e2e:	fa21 fc09 	lsr.w	ip, r1, r9
   83e32:	4091      	lsls	r1, r2
   83e34:	fa20 f909 	lsr.w	r9, r0, r9
   83e38:	0c26      	lsrs	r6, r4, #16
   83e3a:	fbbc f8f6 	udiv	r8, ip, r6
   83e3e:	fb06 cc18 	mls	ip, r6, r8, ip
   83e42:	b2a7      	uxth	r7, r4
   83e44:	fb07 f308 	mul.w	r3, r7, r8
   83e48:	ea49 0901 	orr.w	r9, r9, r1
   83e4c:	ea4f 4119 	mov.w	r1, r9, lsr #16
   83e50:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   83e54:	4563      	cmp	r3, ip
   83e56:	fa00 f502 	lsl.w	r5, r0, r2
   83e5a:	d909      	bls.n	83e70 <__udivdi3+0x218>
   83e5c:	eb1c 0c04 	adds.w	ip, ip, r4
   83e60:	f108 32ff 	add.w	r2, r8, #4294967295
   83e64:	d23b      	bcs.n	83ede <__udivdi3+0x286>
   83e66:	4563      	cmp	r3, ip
   83e68:	d939      	bls.n	83ede <__udivdi3+0x286>
   83e6a:	f1a8 0802 	sub.w	r8, r8, #2
   83e6e:	44a4      	add	ip, r4
   83e70:	ebc3 0c0c 	rsb	ip, r3, ip
   83e74:	fbbc f3f6 	udiv	r3, ip, r6
   83e78:	fb06 c113 	mls	r1, r6, r3, ip
   83e7c:	fb07 f203 	mul.w	r2, r7, r3
   83e80:	fa1f f989 	uxth.w	r9, r9
   83e84:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   83e88:	428a      	cmp	r2, r1
   83e8a:	d907      	bls.n	83e9c <__udivdi3+0x244>
   83e8c:	1909      	adds	r1, r1, r4
   83e8e:	f103 30ff 	add.w	r0, r3, #4294967295
   83e92:	d222      	bcs.n	83eda <__udivdi3+0x282>
   83e94:	428a      	cmp	r2, r1
   83e96:	d920      	bls.n	83eda <__udivdi3+0x282>
   83e98:	3b02      	subs	r3, #2
   83e9a:	4421      	add	r1, r4
   83e9c:	1a89      	subs	r1, r1, r2
   83e9e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83ea2:	e743      	b.n	83d2c <__udivdi3+0xd4>
   83ea4:	463a      	mov	r2, r7
   83ea6:	e705      	b.n	83cb4 <__udivdi3+0x5c>
   83ea8:	4633      	mov	r3, r6
   83eaa:	e718      	b.n	83cde <__udivdi3+0x86>
   83eac:	460a      	mov	r2, r1
   83eae:	e766      	b.n	83d7e <__udivdi3+0x126>
   83eb0:	40b0      	lsls	r0, r6
   83eb2:	4290      	cmp	r0, r2
   83eb4:	d2b5      	bcs.n	83e22 <__udivdi3+0x1ca>
   83eb6:	f10c 32ff 	add.w	r2, ip, #4294967295
   83eba:	2300      	movs	r3, #0
   83ebc:	e712      	b.n	83ce4 <__udivdi3+0x8c>
   83ebe:	4633      	mov	r3, r6
   83ec0:	4632      	mov	r2, r6
   83ec2:	e70f      	b.n	83ce4 <__udivdi3+0x8c>
   83ec4:	459a      	cmp	sl, r3
   83ec6:	d98d      	bls.n	83de4 <__udivdi3+0x18c>
   83ec8:	f1ac 0c02 	sub.w	ip, ip, #2
   83ecc:	4423      	add	r3, r4
   83ece:	e78a      	b.n	83de6 <__udivdi3+0x18e>
   83ed0:	45b9      	cmp	r9, r7
   83ed2:	d99a      	bls.n	83e0a <__udivdi3+0x1b2>
   83ed4:	3d02      	subs	r5, #2
   83ed6:	4427      	add	r7, r4
   83ed8:	e798      	b.n	83e0c <__udivdi3+0x1b4>
   83eda:	4603      	mov	r3, r0
   83edc:	e7de      	b.n	83e9c <__udivdi3+0x244>
   83ede:	4690      	mov	r8, r2
   83ee0:	e7c6      	b.n	83e70 <__udivdi3+0x218>
   83ee2:	3802      	subs	r0, #2
   83ee4:	4421      	add	r1, r4
   83ee6:	e735      	b.n	83d54 <__udivdi3+0xfc>
   83ee8:	6c696146 	.word	0x6c696146
   83eec:	74206465 	.word	0x74206465
   83ef0:	6e69206f 	.word	0x6e69206f
   83ef4:	61697469 	.word	0x61697469
   83ef8:	657a696c 	.word	0x657a696c
   83efc:	73616d20 	.word	0x73616d20
   83f00:	0d726574 	.word	0x0d726574
   83f04:	0000000a 	.word	0x0000000a
   83f08:	74696e49 	.word	0x74696e49
   83f0c:	696c6169 	.word	0x696c6169
   83f10:	2064657a 	.word	0x2064657a
   83f14:	7473616d 	.word	0x7473616d
   83f18:	0a0d7265 	.word	0x0a0d7265
   83f1c:	00000000 	.word	0x00000000
   83f20:	65726548 	.word	0x65726548
   83f24:	31203a20 	.word	0x31203a20
   83f28:	00000a0d 	.word	0x00000a0d
   83f2c:	65726548 	.word	0x65726548
   83f30:	32203a20 	.word	0x32203a20
   83f34:	00000a0d 	.word	0x00000a0d
   83f38:	65726548 	.word	0x65726548
   83f3c:	33203a20 	.word	0x33203a20
   83f40:	00000a0d 	.word	0x00000a0d
   83f44:	6c696146 	.word	0x6c696146
   83f48:	74206465 	.word	0x74206465
   83f4c:	6573206f 	.word	0x6573206f
   83f50:	6420646e 	.word	0x6420646e
   83f54:	0d617461 	.word	0x0d617461
   83f58:	0000000a 	.word	0x0000000a
   83f5c:	65636552 	.word	0x65636552
   83f60:	64657669 	.word	0x64657669
   83f64:	6d6f7320 	.word	0x6d6f7320
   83f68:	69687465 	.word	0x69687465
   83f6c:	0021676e 	.word	0x0021676e
   83f70:	00000043 	.word	0x00000043

00083f74 <_global_impure_ptr>:
   83f74:	20070140 33323130 37363534 42413938     @.. 0123456789AB
   83f84:	46454443 00000000 33323130 37363534     CDEF....01234567
   83f94:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   83fa4:	0000296c                                l)..

00083fa8 <zeroes.6721>:
   83fa8:	30303030 30303030 30303030 30303030     0000000000000000

00083fb8 <blanks.6720>:
   83fb8:	20202020 20202020 20202020 20202020                     

00083fc8 <_init>:
   83fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83fca:	bf00      	nop
   83fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83fce:	bc08      	pop	{r3}
   83fd0:	469e      	mov	lr, r3
   83fd2:	4770      	bx	lr

00083fd4 <__init_array_start>:
   83fd4:	00081f7d 	.word	0x00081f7d

00083fd8 <__frame_dummy_init_array_entry>:
   83fd8:	00080119                                ....

00083fdc <_fini>:
   83fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83fde:	bf00      	nop
   83fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83fe2:	bc08      	pop	{r3}
   83fe4:	469e      	mov	lr, r3
   83fe6:	4770      	bx	lr

00083fe8 <__fini_array_start>:
   83fe8:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070130 	.word	0x20070130

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <g_interrupt_enabled>:
2007012c:	00000001                                ....

20070130 <SystemCoreClock>:
20070130:	003d0900                                ..=.

20070134 <tx_buffer.8080>:
20070134:	6c6c6548 0000006f 00000000              Hello.......

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
20070174:	00083f70 00000000 00000000 00000000     p?..............
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070568 <_impure_ptr>:
20070568:	20070140                                @.. 

2007056c <lc_ctype_charset>:
2007056c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2007058c <__mb_cur_max>:
2007058c:	00000001                                ....

20070590 <__malloc_av_>:
	...
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 

20070998 <__malloc_trim_threshold>:
20070998:	00020000                                ....

2007099c <__malloc_sbrk_base>:
2007099c:	ffffffff                                ....

200709a0 <__wctomb>:
200709a0:	000836ed                                .6..
