<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="scw_hwspec" value="/home/matej/FPGA_prj/final-ass-mp4d/hdl/projects/u96v2_sbc_mp4d_2020_2"/>
	<item key="scw_hwspec_file_selection" value="/home/matej/FPGA_prj/final-ass-mp4d/hdl/projects/u96v2_sbc_mp4d_2020_2"/>
</section>
