Classic Timing Analyzer report for top_de2
Tue Dec  3 11:42:51 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                          ; To                                                                                                  ; From Clock  ; To Clock    ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.438 ns                         ; rst                                                           ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; --          ; clock_50mhz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.898 ns                         ; vga:inst3|vga_read:read_and_output|h_sync_out                 ; vga_hsync                                                                                           ; clock_50mhz ; --          ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.617 ns                         ; rst                                                           ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; --          ; clock_50mhz ; 0            ;
; Clock Setup: 'clock_50mhz'   ; N/A   ; None          ; 153.99 MHz ( period = 6.494 ns ) ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[1] ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                               ;                                                                                                     ;             ;             ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                                                                                                  ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 153.99 MHz ( period = 6.494 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[1]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 154.39 MHz ( period = 6.477 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                                         ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.272 ns                ;
; N/A                                     ; 156.25 MHz ( period = 6.400 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                                ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.193 ns                ;
; N/A                                     ; 157.83 MHz ( period = 6.336 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[0]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.148 ns                ;
; N/A                                     ; 160.77 MHz ( period = 6.220 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[0]                                             ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.032 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[0]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.949 ns                ;
; N/A                                     ; 164.20 MHz ( period = 6.090 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[1]                                             ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 164.91 MHz ( period = 6.064 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[1]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.840 ns                ;
; N/A                                     ; 199.60 MHz ( period = 5.010 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.796 ns                ;
; N/A                                     ; 199.92 MHz ( period = 5.002 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 200.04 MHz ( period = 4.999 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 200.52 MHz ( period = 4.987 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.769 ns                ;
; N/A                                     ; 200.80 MHz ( period = 4.980 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.766 ns                ;
; N/A                                     ; 201.65 MHz ( period = 4.959 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.761 ns                ;
; N/A                                     ; 202.47 MHz ( period = 4.939 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.725 ns                ;
; N/A                                     ; 203.29 MHz ( period = 4.919 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 203.58 MHz ( period = 4.912 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 203.71 MHz ( period = 4.909 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.695 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; 204.04 MHz ( period = 4.901 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; 205.42 MHz ( period = 4.868 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.654 ns                ;
; N/A                                     ; 206.27 MHz ( period = 4.848 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 206.48 MHz ( period = 4.843 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[2]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.655 ns                ;
; N/A                                     ; 206.57 MHz ( period = 4.841 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.627 ns                ;
; N/A                                     ; 206.70 MHz ( period = 4.838 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 208.29 MHz ( period = 4.801 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.587 ns                ;
; N/A                                     ; 208.46 MHz ( period = 4.797 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.583 ns                ;
; N/A                                     ; 209.34 MHz ( period = 4.777 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.563 ns                ;
; N/A                                     ; 209.38 MHz ( period = 4.776 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.571 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.556 ns                ;
; N/A                                     ; 209.78 MHz ( period = 4.767 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.553 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.547 ns                ;
; N/A                                     ; 211.42 MHz ( period = 4.730 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.516 ns                ;
; N/A                                     ; 211.60 MHz ( period = 4.726 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.512 ns                ;
; N/A                                     ; 211.60 MHz ( period = 4.726 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.512 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.492 ns                ;
; N/A                                     ; 212.81 MHz ( period = 4.699 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 212.95 MHz ( period = 4.696 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.482 ns                ;
; N/A                                     ; 213.22 MHz ( period = 4.690 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.82 MHz ( period = 4.655 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 214.82 MHz ( period = 4.655 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 215.75 MHz ( period = 4.635 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.421 ns                ;
; N/A                                     ; 215.89 MHz ( period = 4.632 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 216.08 MHz ( period = 4.628 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.414 ns                ;
; N/A                                     ; 216.22 MHz ( period = 4.625 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.411 ns                ;
; N/A                                     ; 216.50 MHz ( period = 4.619 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 217.77 MHz ( period = 4.592 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[3]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.404 ns                ;
; N/A                                     ; 217.96 MHz ( period = 4.588 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.374 ns                ;
; N/A                                     ; 218.15 MHz ( period = 4.584 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.370 ns                ;
; N/A                                     ; 218.15 MHz ( period = 4.584 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.370 ns                ;
; N/A                                     ; 218.44 MHz ( period = 4.578 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[2]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.379 ns                ;
; N/A                                     ; 219.11 MHz ( period = 4.564 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 219.44 MHz ( period = 4.557 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.343 ns                ;
; N/A                                     ; 219.44 MHz ( period = 4.557 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.343 ns                ;
; N/A                                     ; 219.59 MHz ( period = 4.554 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.340 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.334 ns                ;
; N/A                                     ; 221.04 MHz ( period = 4.524 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.317 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.303 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.299 ns                ;
; N/A                                     ; 221.58 MHz ( period = 4.513 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.299 ns                ;
; N/A                                     ; 222.27 MHz ( period = 4.499 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.275 ns                ;
; N/A                                     ; 222.57 MHz ( period = 4.493 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.279 ns                ;
; N/A                                     ; 222.72 MHz ( period = 4.490 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.287 ns                ;
; N/A                                     ; 222.92 MHz ( period = 4.486 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.272 ns                ;
; N/A                                     ; 223.06 MHz ( period = 4.483 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.269 ns                ;
; N/A                                     ; 223.36 MHz ( period = 4.477 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.263 ns                ;
; N/A                                     ; 223.56 MHz ( period = 4.473 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.261 ns                ;
; N/A                                     ; 223.66 MHz ( period = 4.471 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.266 ns                ;
; N/A                                     ; 223.86 MHz ( period = 4.467 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[2]                                             ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.279 ns                ;
; N/A                                     ; 224.37 MHz ( period = 4.457 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.254 ns                ;
; N/A                                     ; 224.92 MHz ( period = 4.446 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.232 ns                ;
; N/A                                     ; 225.12 MHz ( period = 4.442 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; 226.14 MHz ( period = 4.422 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.208 ns                ;
; N/A                                     ; 226.24 MHz ( period = 4.420 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.188 ns                ;
; N/A                                     ; 226.50 MHz ( period = 4.415 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.201 ns                ;
; N/A                                     ; 226.96 MHz ( period = 4.406 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.188 ns                ;
; N/A                                     ; 227.38 MHz ( period = 4.398 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.184 ns                ;
; N/A                                     ; 227.69 MHz ( period = 4.392 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.160 ns                ;
; N/A                                     ; 228.47 MHz ( period = 4.377 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.162 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.161 ns                ;
; N/A                                     ; 228.78 MHz ( period = 4.371 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.157 ns                ;
; N/A                                     ; 229.67 MHz ( period = 4.354 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.140 ns                ;
; N/A                                     ; 230.20 MHz ( period = 4.344 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.130 ns                ;
; N/A                                     ; 230.52 MHz ( period = 4.338 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.122 ns                ;
; N/A                                     ; 230.68 MHz ( period = 4.335 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; 231.27 MHz ( period = 4.324 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.110 ns                ;
; N/A                                     ; 231.32 MHz ( period = 4.323 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.107 ns                ;
; N/A                                     ; 231.75 MHz ( period = 4.315 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 231.75 MHz ( period = 4.315 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.091 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.090 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.086 ns                ;
; N/A                                     ; 232.88 MHz ( period = 4.294 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.080 ns                ;
; N/A                                     ; 233.26 MHz ( period = 4.287 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.084 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.065 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.065 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.065 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.065 ns                ;
; N/A                                     ; 234.03 MHz ( period = 4.273 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.059 ns                ;
; N/A                                     ; 234.36 MHz ( period = 4.267 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.051 ns                ;
; N/A                                     ; 234.52 MHz ( period = 4.264 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.050 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.049 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.051 ns                ;
; N/A                                     ; 234.96 MHz ( period = 4.256 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.066 ns                ;
; N/A                                     ; 234.96 MHz ( period = 4.256 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.066 ns                ;
; N/A                                     ; 235.02 MHz ( period = 4.255 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.065 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; 236.35 MHz ( period = 4.231 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.031 ns                ;
; N/A                                     ; 236.35 MHz ( period = 4.231 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.031 ns                ;
; N/A                                     ; 236.46 MHz ( period = 4.229 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.015 ns                ;
; N/A                                     ; 236.74 MHz ( period = 4.224 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 236.80 MHz ( period = 4.223 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.009 ns                ;
; N/A                                     ; 236.85 MHz ( period = 4.222 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 237.25 MHz ( period = 4.215 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 237.42 MHz ( period = 4.212 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; 237.70 MHz ( period = 4.207 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[4]                                             ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 237.98 MHz ( period = 4.202 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.988 ns                ;
; N/A                                     ; 238.21 MHz ( period = 4.198 ns )                    ; vga:inst3|vga_score_trans:score_translation|mem_addr_state[3]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.999 ns                ;
; N/A                                     ; 238.32 MHz ( period = 4.196 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 238.55 MHz ( period = 4.192 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; 238.89 MHz ( period = 4.186 ns )                    ; vga:inst3|vga_np_trans:np_translation|mem_addr_state[3]                                             ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.998 ns                ;
; N/A                                     ; 239.12 MHz ( period = 4.182 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.971 ns                ;
; N/A                                     ; 239.18 MHz ( period = 4.181 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 239.23 MHz ( period = 4.180 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.962 ns                ;
; N/A                                     ; 239.41 MHz ( period = 4.177 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 239.41 MHz ( period = 4.177 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.965 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.972 ns                ;
; N/A                                     ; 240.04 MHz ( period = 4.166 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.966 ns                ;
; N/A                                     ; 240.44 MHz ( period = 4.159 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.955 ns                ;
; N/A                                     ; 240.85 MHz ( period = 4.152 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 240.96 MHz ( period = 4.150 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.956 ns                ;
; N/A                                     ; 240.96 MHz ( period = 4.150 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.943 ns                ;
; N/A                                     ; 241.25 MHz ( period = 4.145 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.927 ns                ;
; N/A                                     ; 242.07 MHz ( period = 4.131 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.917 ns                ;
; N/A                                     ; 242.42 MHz ( period = 4.125 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.909 ns                ;
; N/A                                     ; 242.66 MHz ( period = 4.121 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.911 ns                ;
; N/A                                     ; 242.95 MHz ( period = 4.116 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.888 ns                ;
; N/A                                     ; 243.31 MHz ( period = 4.110 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.894 ns                ;
; N/A                                     ; 243.55 MHz ( period = 4.106 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.888 ns                ;
; N/A                                     ; 243.61 MHz ( period = 4.105 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.891 ns                ;
; N/A                                     ; 243.90 MHz ( period = 4.100 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.893 ns                ;
; N/A                                     ; 244.32 MHz ( period = 4.093 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; 245.04 MHz ( period = 4.081 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.867 ns                ;
; N/A                                     ; 245.70 MHz ( period = 4.070 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; 246.31 MHz ( period = 4.060 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.846 ns                ;
; N/A                                     ; 246.55 MHz ( period = 4.056 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 246.67 MHz ( period = 4.054 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.838 ns                ;
; N/A                                     ; 246.91 MHz ( period = 4.050 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.838 ns                ;
; N/A                                     ; 247.34 MHz ( period = 4.043 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.811 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.823 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 249.13 MHz ( period = 4.014 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.800 ns                ;
; N/A                                     ; 249.25 MHz ( period = 4.012 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.796 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.796 ns                ;
; N/A                                     ; 249.94 MHz ( period = 4.001 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.787 ns                ;
; N/A                                     ; 251.07 MHz ( period = 3.983 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; 252.02 MHz ( period = 3.968 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.02 MHz ( period = 3.968 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.753 ns                ;
; N/A                                     ; 252.08 MHz ( period = 3.967 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.08 MHz ( period = 3.967 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 252.72 MHz ( period = 3.957 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 253.10 MHz ( period = 3.951 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.735 ns                ;
; N/A                                     ; 253.10 MHz ( period = 3.951 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 253.23 MHz ( period = 3.949 ns )                    ; vga:inst3|vga_field_trans:field_translation|mem_addr_state[7]                                       ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 253.29 MHz ( period = 3.948 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 253.61 MHz ( period = 3.943 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.729 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.736 ns                ;
; N/A                                     ; 253.74 MHz ( period = 3.941 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 253.74 MHz ( period = 3.941 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 253.87 MHz ( period = 3.939 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 255.04 MHz ( period = 3.921 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.710 ns                ;
; N/A                                     ; 255.04 MHz ( period = 3.921 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 255.04 MHz ( period = 3.921 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 255.89 MHz ( period = 3.908 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.697 ns                ;
; N/A                                     ; 255.95 MHz ( period = 3.907 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.701 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; depiece_simple:inst5|write_state[0]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.685 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 256.48 MHz ( period = 3.899 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.679 ns                ;
; N/A                                     ; 256.61 MHz ( period = 3.897 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.681 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.678 ns                ;
; N/A                                     ; 256.87 MHz ( period = 3.893 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; depiece_simple:inst5|write_state[4]                                                                 ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.692 ns                ;
; N/A                                     ; 257.14 MHz ( period = 3.889 ns )                    ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 3.673 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                                                                                     ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                          ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                                  ; To Clock    ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A   ; None         ; 0.438 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ;
; N/A   ; None         ; 0.438 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz ;
; N/A   ; None         ; 0.438 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ;
; N/A   ; None         ; 0.438 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ;
; N/A   ; None         ; 0.438 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ;
; N/A   ; None         ; 0.438 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ;
; N/A   ; None         ; 0.438 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ;
; N/A   ; None         ; 0.438 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ;
; N/A   ; None         ; 0.438 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ;
; N/A   ; None         ; 0.438 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ;
; N/A   ; None         ; -0.185 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; clock_50mhz ;
; N/A   ; None         ; -0.185 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; clock_50mhz ;
; N/A   ; None         ; -0.185 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; clock_50mhz ;
; N/A   ; None         ; -0.185 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; clock_50mhz ;
; N/A   ; None         ; -0.185 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; clock_50mhz ;
; N/A   ; None         ; -0.185 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; clock_50mhz ;
; N/A   ; None         ; -0.185 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; clock_50mhz ;
; N/A   ; None         ; -0.185 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                               ; clock_50mhz ;
; N/A   ; None         ; -0.778 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.778 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.778 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.815 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.844 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.972 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.972 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.972 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.972 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.980 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.980 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.980 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.980 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.990 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.990 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.990 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -0.990 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.016 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.016 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.016 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.016 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.016 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.016 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.016 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.022 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.022 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.022 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.022 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.022 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.023 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.023 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.023 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.023 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.040 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.040 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.040 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.041 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.041 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.041 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.041 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.054 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.054 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.054 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.054 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.073 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.073 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.073 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.326 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.340 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.343 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.344 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.344 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.344 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.345 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.345 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.345 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.346 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.346 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.346 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.346 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.350 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.387 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.387 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A   ; None         ; -1.387 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 9.898 ns   ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 9.391 ns   ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 9.334 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.314 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.314 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.309 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.309 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.082 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.082 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.078 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.067 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.057 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.052 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.052 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 8.839 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 8.839 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 8.822 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 8.822 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 8.819 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 8.813 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 8.813 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 8.799 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.667 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 8.657 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 8.638 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 8.638 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 8.613 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 8.603 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 8.356 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.356 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 8.346 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 8.346 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 7.306 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                 ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                                  ; To Clock    ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A           ; None        ; 1.617 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.617 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.617 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.580 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.576 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.576 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.576 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.576 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.575 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.575 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.575 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.574 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.574 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.574 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.573 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.570 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.556 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.303 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.303 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.303 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.284 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.284 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.284 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.284 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.271 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.271 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.271 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.271 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.270 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.270 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.270 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.253 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.253 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.253 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.253 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.252 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.252 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.252 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.252 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.252 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.246 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.246 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.246 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.246 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.246 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.246 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.246 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.220 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.220 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.220 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.220 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.210 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.210 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.210 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.210 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.202 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.202 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.202 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.202 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.074 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.045 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.008 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.008 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 1.008 ns  ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A           ; None        ; 0.415 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; clock_50mhz ;
; N/A           ; None        ; 0.415 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; clock_50mhz ;
; N/A           ; None        ; 0.415 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; clock_50mhz ;
; N/A           ; None        ; 0.415 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; clock_50mhz ;
; N/A           ; None        ; 0.415 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; clock_50mhz ;
; N/A           ; None        ; 0.415 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; clock_50mhz ;
; N/A           ; None        ; 0.415 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; clock_50mhz ;
; N/A           ; None        ; 0.415 ns  ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                               ; clock_50mhz ;
; N/A           ; None        ; -0.208 ns ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ;
; N/A           ; None        ; -0.208 ns ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz ;
; N/A           ; None        ; -0.208 ns ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ;
; N/A           ; None        ; -0.208 ns ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ;
; N/A           ; None        ; -0.208 ns ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ;
; N/A           ; None        ; -0.208 ns ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ;
; N/A           ; None        ; -0.208 ns ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ;
; N/A           ; None        ; -0.208 ns ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ;
; N/A           ; None        ; -0.208 ns ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ;
; N/A           ; None        ; -0.208 ns ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec  3 11:42:50 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 153.99 MHz between source register "vga:inst3|vga_field_trans:field_translation|mem_addr_state[1]" and destination register "sr_if:inst2|do2" (period= 6.494 ns)
    Info: + Longest register to register delay is 6.306 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y27_N19; Fanout = 3; REG Node = 'vga:inst3|vga_field_trans:field_translation|mem_addr_state[1]'
        Info: 2: + IC(0.794 ns) + CELL(0.420 ns) = 1.214 ns; Loc. = LCCOMB_X36_Y26_N28; Fanout = 1; COMB Node = 'vga:inst3|vga_demux:mem_addr_demux|do[1]~4'
        Info: 3: + IC(0.251 ns) + CELL(0.149 ns) = 1.614 ns; Loc. = LCCOMB_X36_Y26_N30; Fanout = 16; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13|Y~1'
        Info: 4: + IC(0.790 ns) + CELL(0.275 ns) = 2.679 ns; Loc. = LCCOMB_X37_Y24_N0; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13|Y~0'
        Info: 5: + IC(0.240 ns) + CELL(0.150 ns) = 3.069 ns; Loc. = LCCOMB_X37_Y24_N10; Fanout = 2; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13|Y~1'
        Info: 6: + IC(0.447 ns) + CELL(0.275 ns) = 3.791 ns; Loc. = LCCOMB_X36_Y24_N20; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do2~4'
        Info: 7: + IC(0.255 ns) + CELL(0.275 ns) = 4.321 ns; Loc. = LCCOMB_X36_Y24_N22; Fanout = 1; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|do2~5'
        Info: 8: + IC(0.254 ns) + CELL(0.420 ns) = 4.995 ns; Loc. = LCCOMB_X36_Y24_N4; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~6'
        Info: 9: + IC(0.251 ns) + CELL(0.271 ns) = 5.517 ns; Loc. = LCCOMB_X36_Y24_N6; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~7'
        Info: 10: + IC(0.267 ns) + CELL(0.438 ns) = 6.222 ns; Loc. = LCCOMB_X36_Y24_N8; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do2|Mux0~8'
        Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 6.306 ns; Loc. = LCFF_X36_Y24_N9; Fanout = 1; REG Node = 'sr_if:inst2|do2'
        Info: Total cell delay = 2.757 ns ( 43.72 % )
        Info: Total interconnect delay = 3.549 ns ( 56.28 % )
    Info: - Smallest clock skew is 0.026 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 4.290 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 154; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 4.290 ns; Loc. = LCFF_X36_Y24_N9; Fanout = 1; REG Node = 'sr_if:inst2|do2'
            Info: Total cell delay = 2.323 ns ( 54.15 % )
            Info: Total interconnect delay = 1.967 ns ( 45.85 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 4.264 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 154; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(0.977 ns) + CELL(0.537 ns) = 4.264 ns; Loc. = LCFF_X35_Y27_N19; Fanout = 3; REG Node = 'vga:inst3|vga_field_trans:field_translation|mem_addr_state[1]'
            Info: Total cell delay = 2.323 ns ( 54.48 % )
            Info: Total interconnect delay = 1.941 ns ( 45.52 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]" (data pin = "rst", clock pin = "clock_50mhz") is 0.438 ns
    Info: + Longest pin to register delay is 4.755 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 67; PIN Node = 'rst'
        Info: 2: + IC(2.158 ns) + CELL(0.438 ns) = 3.595 ns; Loc. = LCCOMB_X35_Y29_N30; Fanout = 10; COMB Node = 'vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|process_0~2'
        Info: 3: + IC(0.650 ns) + CELL(0.510 ns) = 4.755 ns; Loc. = LCFF_X33_Y29_N29; Fanout = 9; REG Node = 'vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]'
        Info: Total cell delay = 1.947 ns ( 40.95 % )
        Info: Total interconnect delay = 2.808 ns ( 59.05 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 4.281 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 154; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 4.281 ns; Loc. = LCFF_X33_Y29_N29; Fanout = 9; REG Node = 'vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]'
        Info: Total cell delay = 2.323 ns ( 54.26 % )
        Info: Total interconnect delay = 1.958 ns ( 45.74 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_hsync" through register "vga:inst3|vga_read:read_and_output|h_sync_out" is 9.898 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 4.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 154; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.997 ns) + CELL(0.537 ns) = 4.284 ns; Loc. = LCFF_X36_Y29_N9; Fanout = 1; REG Node = 'vga:inst3|vga_read:read_and_output|h_sync_out'
        Info: Total cell delay = 2.323 ns ( 54.23 % )
        Info: Total interconnect delay = 1.961 ns ( 45.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.364 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y29_N9; Fanout = 1; REG Node = 'vga:inst3|vga_read:read_and_output|h_sync_out'
        Info: 2: + IC(2.556 ns) + CELL(2.808 ns) = 5.364 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'vga_hsync'
        Info: Total cell delay = 2.808 ns ( 52.35 % )
        Info: Total interconnect delay = 2.556 ns ( 47.65 % )
Info: th for register "sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT" (data pin = "rst", clock pin = "clock_50mhz") is 1.617 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 4.308 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 154; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.021 ns) + CELL(0.537 ns) = 4.308 ns; Loc. = LCFF_X40_Y22_N25; Fanout = 2; REG Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT'
        Info: Total cell delay = 2.323 ns ( 53.92 % )
        Info: Total interconnect delay = 1.985 ns ( 46.08 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.957 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 67; PIN Node = 'rst'
        Info: 2: + IC(1.448 ns) + CELL(0.510 ns) = 2.957 ns; Loc. = LCFF_X40_Y22_N25; Fanout = 2; REG Node = 'sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT'
        Info: Total cell delay = 1.509 ns ( 51.03 % )
        Info: Total interconnect delay = 1.448 ns ( 48.97 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Tue Dec  3 11:42:51 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


