
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26052
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'd:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70' bound to instance 'clock' of component 'clk_wiz_0' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/top.vhd:116]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [d:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [d:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Vivado/installation/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/Vivado/installation/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Vivado/installation/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [D:/Vivado/installation/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Vivado/installation/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Vivado/installation/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [d:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [d:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-3491] module 'VGA_drive' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/VGA_drive.vhd:36' bound to instance 'driver' of component 'VGA_drive' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'VGA_drive' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/VGA_drive.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'VGA_drive' (6#1) [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/VGA_drive.vhd:45]
INFO: [Synth 8-3491] module 'compAdd' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compAdd.vhd:36' bound to instance 'comp1' of component 'compAdd' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/top.vhd:120]
INFO: [Synth 8-638] synthesizing module 'compAdd' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compAdd.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'compAdd' (7#1) [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compAdd.vhd:44]
INFO: [Synth 8-3491] module 'mult_gen_0' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.runs/synth_1/.Xil/Vivado-11832-LAPTOP-8P1599A7/realtime/mult_gen_0_stub.vhdl:5' bound to instance 'mul' of component 'mult_gen_0' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.runs/synth_1/.Xil/Vivado-11832-LAPTOP-8P1599A7/realtime/mult_gen_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'compAddress_final' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compAddress_final.vhd:36' bound to instance 'comp2' of component 'compAddress_final' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'compAddress_final' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compAddress_final.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'compAddress_final' (8#1) [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compAddress_final.vhd:44]
INFO: [Synth 8-3491] module 'compEnable' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compEnable.vhd:36' bound to instance 'compE' of component 'compEnable' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/top.vhd:139]
INFO: [Synth 8-638] synthesizing module 'compEnable' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compEnable.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'compEnable' (9#1) [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compEnable.vhd:41]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.runs/synth_1/.Xil/Vivado-11832-LAPTOP-8P1599A7/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'imageRom' of component 'blk_mem_gen_0' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.runs/synth_1/.Xil/Vivado-11832-LAPTOP-8P1599A7/realtime/blk_mem_gen_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'compRGB' declared at 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compRGB.vhd:36' bound to instance 'comp_rgb' of component 'compRGB' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/top.vhd:146]
INFO: [Synth 8-638] synthesizing module 'compRGB' [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compRGB.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'compRGB' (10#1) [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/compRGB.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.051 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1015.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'imageRom'
Finished Parsing XDC File [d:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'imageRom'
Parsing XDC File [d:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul'
Finished Parsing XDC File [d:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'mul'
Parsing XDC File [d:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Finished Parsing XDC File [d:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock/inst'
Parsing XDC File [d:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
Finished Parsing XDC File [d:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/constrs_1/new/VGA_display.xdc]
Finished Parsing XDC File [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/constrs_1/new/VGA_display.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.srcs/constrs_1/new/VGA_display.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1067.508 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mul' at clock pin 'CLK' is different from the actual clock period '25.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1067.508 ; gain = 52.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1067.508 ; gain = 52.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for clock/inst. (constraint file  {D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.runs/synth_1/dont_touch.xdc}, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for clock. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for imageRom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mul. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1067.508 ; gain = 52.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1067.508 ; gain = 52.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 8     
+---Registers : 
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1067.508 ; gain = 52.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1067.508 ; gain = 52.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1072.539 ; gain = 57.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1073.359 ; gain = 58.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1079.168 ; gain = 64.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1079.168 ; gain = 64.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1079.168 ; gain = 64.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1079.168 ; gain = 64.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1079.168 ; gain = 64.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1079.168 ; gain = 64.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_0    |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |mult_gen_0_bbox    |     1|
|3     |BUFG               |     2|
|4     |CARRY4             |     5|
|5     |LUT1               |     2|
|6     |LUT2               |    21|
|7     |LUT3               |    10|
|8     |LUT4               |    23|
|9     |LUT5               |    33|
|10    |LUT6               |    34|
|11    |MMCME2_ADV         |     1|
|12    |FDCE               |    60|
|13    |IBUF               |     2|
|14    |OBUF               |    14|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1079.168 ; gain = 64.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1079.168 ; gain = 11.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1079.168 ; gain = 64.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1079.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1094.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1094.035 ; gain = 78.984
INFO: [Common 17-1381] The checkpoint 'D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/project/VGA_display/VGA_display.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  2 02:50:56 2023...
