drm/nouveau/mmu/gv100: initial support

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-957.el7
commit-author Ben Skeggs <bskeggs@redhat.com>
commit edf50395c7c5e8563843eb586aae57c7ac1214ed
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-957.el7/edf50395.failed

VEID support hacked in here, as it's the most convenient place for now.

Will be refined once it's better understood.

	Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
(cherry picked from commit edf50395c7c5e8563843eb586aae57c7ac1214ed)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/nouveau/include/nvkm/subdev/mmu.h
#	drivers/gpu/drm/nouveau/nvkm/subdev/mmu/Kbuild
#	drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmm.h
diff --cc drivers/gpu/drm/nouveau/include/nvkm/subdev/mmu.h
index dcd3deff27a4,688595545e21..000000000000
--- a/drivers/gpu/drm/nouveau/include/nvkm/subdev/mmu.h
+++ b/drivers/gpu/drm/nouveau/include/nvkm/subdev/mmu.h
@@@ -64,5 -120,14 +64,15 @@@ int nv04_mmu_new(struct nvkm_device *, 
  int nv41_mmu_new(struct nvkm_device *, int, struct nvkm_mmu **);
  int nv44_mmu_new(struct nvkm_device *, int, struct nvkm_mmu **);
  int nv50_mmu_new(struct nvkm_device *, int, struct nvkm_mmu **);
 -int g84_mmu_new(struct nvkm_device *, int, struct nvkm_mmu **);
 -int mcp77_mmu_new(struct nvkm_device *, int, struct nvkm_mmu **);
  int gf100_mmu_new(struct nvkm_device *, int, struct nvkm_mmu **);
++<<<<<<< HEAD
++=======
+ int gk104_mmu_new(struct nvkm_device *, int, struct nvkm_mmu **);
+ int gk20a_mmu_new(struct nvkm_device *, int, struct nvkm_mmu **);
+ int gm200_mmu_new(struct nvkm_device *, int, struct nvkm_mmu **);
+ int gm20b_mmu_new(struct nvkm_device *, int, struct nvkm_mmu **);
+ int gp100_mmu_new(struct nvkm_device *, int, struct nvkm_mmu **);
+ int gp10b_mmu_new(struct nvkm_device *, int, struct nvkm_mmu **);
+ int gv100_mmu_new(struct nvkm_device *, int, struct nvkm_mmu **);
++>>>>>>> edf50395c7c5 (drm/nouveau/mmu/gv100: initial support)
  #endif
diff --cc drivers/gpu/drm/nouveau/nvkm/subdev/mmu/Kbuild
index 012c9db687b2,58a24e3a0598..000000000000
--- a/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/Kbuild
+++ b/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/Kbuild
@@@ -3,4 -3,37 +3,38 @@@ nvkm-y += nvkm/subdev/mmu/nv04.
  nvkm-y += nvkm/subdev/mmu/nv41.o
  nvkm-y += nvkm/subdev/mmu/nv44.o
  nvkm-y += nvkm/subdev/mmu/nv50.o
 -nvkm-y += nvkm/subdev/mmu/g84.o
 -nvkm-y += nvkm/subdev/mmu/mcp77.o
  nvkm-y += nvkm/subdev/mmu/gf100.o
++<<<<<<< HEAD
++=======
+ nvkm-y += nvkm/subdev/mmu/gk104.o
+ nvkm-y += nvkm/subdev/mmu/gk20a.o
+ nvkm-y += nvkm/subdev/mmu/gm200.o
+ nvkm-y += nvkm/subdev/mmu/gm20b.o
+ nvkm-y += nvkm/subdev/mmu/gp100.o
+ nvkm-y += nvkm/subdev/mmu/gp10b.o
+ nvkm-y += nvkm/subdev/mmu/gv100.o
+ 
+ nvkm-y += nvkm/subdev/mmu/mem.o
+ nvkm-y += nvkm/subdev/mmu/memnv04.o
+ nvkm-y += nvkm/subdev/mmu/memnv50.o
+ nvkm-y += nvkm/subdev/mmu/memgf100.o
+ 
+ nvkm-y += nvkm/subdev/mmu/vmm.o
+ nvkm-y += nvkm/subdev/mmu/vmmnv04.o
+ nvkm-y += nvkm/subdev/mmu/vmmnv41.o
+ nvkm-y += nvkm/subdev/mmu/vmmnv44.o
+ nvkm-y += nvkm/subdev/mmu/vmmnv50.o
+ nvkm-y += nvkm/subdev/mmu/vmmmcp77.o
+ nvkm-y += nvkm/subdev/mmu/vmmgf100.o
+ nvkm-y += nvkm/subdev/mmu/vmmgk104.o
+ nvkm-y += nvkm/subdev/mmu/vmmgk20a.o
+ nvkm-y += nvkm/subdev/mmu/vmmgm200.o
+ nvkm-y += nvkm/subdev/mmu/vmmgm20b.o
+ nvkm-y += nvkm/subdev/mmu/vmmgp100.o
+ nvkm-y += nvkm/subdev/mmu/vmmgp10b.o
+ nvkm-y += nvkm/subdev/mmu/vmmgv100.o
+ 
+ nvkm-y += nvkm/subdev/mmu/umem.o
+ nvkm-y += nvkm/subdev/mmu/ummu.o
+ nvkm-y += nvkm/subdev/mmu/uvmm.o
++>>>>>>> edf50395c7c5 (drm/nouveau/mmu/gv100: initial support)
* Unmerged path drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmm.h
* Unmerged path drivers/gpu/drm/nouveau/include/nvkm/subdev/mmu.h
diff --git a/drivers/gpu/drm/nouveau/nvkm/engine/device/base.c b/drivers/gpu/drm/nouveau/nvkm/engine/device/base.c
index 18039e16cdc5..a91c6878f07e 100644
--- a/drivers/gpu/drm/nouveau/nvkm/engine/device/base.c
+++ b/drivers/gpu/drm/nouveau/nvkm/engine/device/base.c
@@ -2395,6 +2395,7 @@ nv140_chipset = {
 	.imem = nv50_instmem_new,
 	.ltc = gp102_ltc_new,
 	.mc = gp100_mc_new,
+	.mmu = gv100_mmu_new,
 	.pci = gp100_pci_new,
 	.timer = gk20a_timer_new,
 	.top = gk104_top_new,
* Unmerged path drivers/gpu/drm/nouveau/nvkm/subdev/mmu/Kbuild
diff --git a/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/gv100.c b/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/gv100.c
new file mode 100644
index 000000000000..f666cb57f69e
--- /dev/null
+++ b/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/gv100.c
@@ -0,0 +1,43 @@
+/*
+ * Copyright 2018 Red Hat Inc.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in
+ * all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
+ * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
+ * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
+ * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ * OTHER DEALINGS IN THE SOFTWARE.
+ */
+#include "mem.h"
+#include "vmm.h"
+
+#include <core/option.h>
+
+#include <nvif/class.h>
+
+static const struct nvkm_mmu_func
+gv100_mmu = {
+	.dma_bits = 47,
+	.mmu = {{ -1, -1, NVIF_CLASS_MMU_GF100}},
+	.mem = {{ -1,  0, NVIF_CLASS_MEM_GF100}, gf100_mem_new, gf100_mem_map },
+	.vmm = {{ -1, -1, NVIF_CLASS_VMM_GP100}, gv100_vmm_new },
+	.kind = gm200_mmu_kind,
+	.kind_sys = true,
+};
+
+int
+gv100_mmu_new(struct nvkm_device *device, int index, struct nvkm_mmu **pmmu)
+{
+	return nvkm_mmu_new_(&gv100_mmu, device, index, pmmu);
+}
* Unmerged path drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmm.h
diff --git a/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgv100.c b/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgv100.c
new file mode 100644
index 000000000000..2fa40c16e6d2
--- /dev/null
+++ b/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/vmmgv100.c
@@ -0,0 +1,87 @@
+/*
+ * Copyright 2018 Red Hat Inc.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in
+ * all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
+ * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
+ * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
+ * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ * OTHER DEALINGS IN THE SOFTWARE.
+ */
+#include "vmm.h"
+
+#include <subdev/fb.h>
+#include <subdev/ltc.h>
+
+#include <nvif/ifc00d.h>
+#include <nvif/unpack.h>
+
+int
+gv100_vmm_join(struct nvkm_vmm *vmm, struct nvkm_memory *inst)
+{
+	u64 data[2], mask;
+	int ret = gp100_vmm_join(vmm, inst), i;
+	if (ret)
+		return ret;
+
+	nvkm_kmap(inst);
+	data[0] = nvkm_ro32(inst, 0x200);
+	data[1] = nvkm_ro32(inst, 0x204);
+	mask = BIT_ULL(0);
+
+	nvkm_wo32(inst, 0x21c, 0x00000000);
+
+	for (i = 0; i < 64; i++) {
+		if (mask & BIT_ULL(i)) {
+			nvkm_wo32(inst, 0x2a4 + (i * 0x10), data[1]);
+			nvkm_wo32(inst, 0x2a0 + (i * 0x10), data[0]);
+		} else {
+			nvkm_wo32(inst, 0x2a4 + (i * 0x10), 0x00000001);
+			nvkm_wo32(inst, 0x2a0 + (i * 0x10), 0x00000001);
+		}
+		nvkm_wo32(inst, 0x2a8 + (i * 0x10), 0x00000000);
+	}
+
+	nvkm_wo32(inst, 0x298, lower_32_bits(mask));
+	nvkm_wo32(inst, 0x29c, upper_32_bits(mask));
+	nvkm_done(inst);
+	return 0;
+}
+
+static const struct nvkm_vmm_func
+gv100_vmm = {
+	.join = gv100_vmm_join,
+	.part = gf100_vmm_part,
+	.aper = gf100_vmm_aper,
+	.valid = gp100_vmm_valid,
+	.flush = gp100_vmm_flush,
+	.page = {
+		{ 47, &gp100_vmm_desc_16[4], NVKM_VMM_PAGE_Sxxx },
+		{ 38, &gp100_vmm_desc_16[3], NVKM_VMM_PAGE_Sxxx },
+		{ 29, &gp100_vmm_desc_16[2], NVKM_VMM_PAGE_Sxxx },
+		{ 21, &gp100_vmm_desc_16[1], NVKM_VMM_PAGE_SVxC },
+		{ 16, &gp100_vmm_desc_16[0], NVKM_VMM_PAGE_SVxC },
+		{ 12, &gp100_vmm_desc_12[0], NVKM_VMM_PAGE_SVHx },
+		{}
+	}
+};
+
+int
+gv100_vmm_new(struct nvkm_mmu *mmu, u64 addr, u64 size, void *argv, u32 argc,
+	      struct lock_class_key *key, const char *name,
+	      struct nvkm_vmm **pvmm)
+{
+	return nv04_vmm_new_(&gv100_vmm, mmu, 0, addr, size,
+			     argv, argc, key, name, pvmm);
+}
