Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Sep  6 15:01:05 2022
| Host         : vxserver running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu250figd2104-2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR3 <-> SLR2                    |  2761 |       |     23040 | 11.98 |
|   SLR2 -> SLR3                   |  1310 |       |           |  5.69 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR3 -> SLR2                   |  1451 |       |           |  6.30 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |    25 |    25 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR2 <-> SLR1                    |  2658 |       |     23040 | 11.54 |
|   SLR1 -> SLR2                   |  1280 |       |           |  5.56 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     9 |     9 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  1378 |       |           |  5.98 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |    23 |    23 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  5261 |       |     23040 | 22.83 |
|   SLR0 -> SLR1                   |  2242 |       |           |  9.73 |
|     Using TX_REG only            |    70 |    70 |           |       |
|     Using RX_REG only            |   144 |   144 |           |       |
|     Using Both TX_REG and RX_REG |    70 |    70 |           |       |
|   SLR1 -> SLR0                   |  3019 |       |           | 13.10 |
|     Using TX_REG only            |    32 |    32 |           |       |
|     Using RX_REG only            |    39 |    39 |           |       |
|     Using Both TX_REG and RX_REG |    32 |    32 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 10680 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 | 1451 |    0 |    0 |
| SLR2      | 1305 |    0 | 1337 |   41 |
| SLR1      |    3 | 1201 |    0 | 2978 |
| SLR0      |    2 |   74 | 2166 |    0 |
+-----------+------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 |  SLR3 | SLR0 % | SLR1 % | SLR2 % | SLR3 % |
+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
| CLB                        |  52113 |  41993 | 13949 |  4421 |  96.51 |  77.76 |  25.83 |   8.19 |
|   CLBL                     |  28345 |  22646 |  7302 |  2356 |  96.81 |  77.34 |  24.94 |   8.05 |
|   CLBM                     |  23768 |  19347 |  6647 |  2065 |  96.15 |  78.26 |  26.89 |   8.35 |
| CLB LUTs                   | 312022 | 196704 | 69179 | 19557 |  72.23 |  45.53 |  16.01 |   4.53 |
|   LUT as Logic             | 274844 | 164698 | 62539 | 17311 |  63.62 |  38.12 |  14.48 |   4.01 |
|     using O5 output only   |   2675 |   3301 |  1021 |   269 |   0.62 |   0.76 |   0.24 |   0.06 |
|     using O6 output only   | 172665 | 102582 | 38506 | 13069 |  39.97 |  23.75 |   8.91 |   3.03 |
|     using O5 and O6        |  99504 |  58815 | 23012 |  3973 |  23.03 |  13.61 |   5.33 |   0.92 |
|   LUT as Memory            |  37178 |  32006 |  6640 |  2246 |  18.80 |  16.18 |   3.36 |   1.14 |
|     LUT as Distributed RAM |   3656 |   3392 |  4674 |  2203 |   1.85 |   1.72 |   2.36 |   1.11 |
|       using O5 output only |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    124 |      4 |   184 |    35 |   0.06 |  <0.01 |   0.09 |   0.02 |
|       using O5 and O6      |   3532 |   3388 |  4490 |  2168 |   1.79 |   1.71 |   2.27 |   1.10 |
|     LUT as Shift Register  |  33522 |  28614 |  1966 |    43 |  16.95 |  14.47 |   0.99 |   0.02 |
|       using O5 output only |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  20678 |  16769 |  1899 |    43 |  10.46 |   8.48 |   0.96 |   0.02 |
|       using O5 and O6      |  12844 |  11845 |    67 |     0 |   6.49 |   5.99 |   0.03 |   0.00 |
| CLB Registers              | 411875 | 304402 | 96003 | 22292 |  47.67 |  35.23 |  11.11 |   2.58 |
| CARRY8                     |   4704 |   3935 |   359 |   352 |   8.71 |   7.29 |   0.66 |   0.65 |
| F7 Muxes                   |   1516 |    688 |   887 |   183 |   0.70 |   0.32 |   0.41 |   0.08 |
| F8 Muxes                   |     47 |     47 |   154 |    16 |   0.04 |   0.04 |   0.14 |   0.01 |
| F9 Muxes                   |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  442.5 |    473 | 115.5 |    28 |  65.85 |  70.39 |  17.19 |   4.17 |
|   RAMB36/FIFO              |    427 |    459 |   114 |    28 |  63.54 |  68.30 |  16.96 |   4.17 |
|     RAMB36E2 only          |    427 |    459 |   114 |    28 |  63.54 |  68.30 |  16.96 |   4.17 |
|   RAMB18                   |     31 |     28 |     3 |     0 |   2.31 |   2.08 |   0.22 |   0.00 |
| URAM                       |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| DSPs                       |   1603 |   1207 |     3 |     0 |  52.18 |  39.29 |   0.10 |   0.00 |
| PLL                        |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| MMCM                       |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   8708 |   7383 |  2708 |   573 |   8.06 |   6.84 |   2.51 |   0.53 |
+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |       161 |   77.40 |          0 |     0.00 |          0 |     0.00 |  16 |
| SLR0      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       439 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


