
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 59828 
WARNING: [Synth 8-2611] redeclaration of ansi port lose is not allowed [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/top.v:56]
WARNING: [Synth 8-2611] redeclaration of ansi port win is not allowed [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/top.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1893.324 ; gain = 156.656 ; free physical = 350 ; free virtual = 16384
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/top.v:23]
	Parameter PRESCALER bound to: 50000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ClockDivder' [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/imports/ECE2700/Lab2/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivder.v:22]
	Parameter PRESCALER bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivder' (1#1) [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/imports/ECE2700/Lab2/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivder.v:22]
INFO: [Synth 8-6157] synthesizing module 'mealy' [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/imports/ECE2700/Lab6/debouncer/debouncer.srcs/sources_1/new/mealy.v:23]
INFO: [Synth 8-226] default block is never used [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/imports/ECE2700/Lab6/debouncer/debouncer.srcs/sources_1/new/mealy.v:30]
INFO: [Synth 8-6155] done synthesizing module 'mealy' (2#1) [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/imports/ECE2700/Lab6/debouncer/debouncer.srcs/sources_1/new/mealy.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparer' [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/comparer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'comparer' (3#1) [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/comparer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (4#1) [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm' [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/fsm.v:23]
	Parameter OFF bound to: 2'b00 
	Parameter ON bound to: 2'b01 
	Parameter PLAYER bound to: 2'b10 
	Parameter NPC bound to: 2'b11 
	Parameter IDLE bound to: 3'b000 
	Parameter INCR_COUNT bound to: 3'b001 
	Parameter ROUND_LIMIT bound to: 3'b010 
	Parameter DELAY bound to: 3'b011 
	Parameter ALL_ON bound to: 3'b100 
	Parameter PLAYER_TURN bound to: 3'b101 
	Parameter ROUND_LIMIT_PL bound to: 3'b110 
	Parameter WAITING bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/fsm.v:64]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (5#1) [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/fsm.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (6#1) [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/imports/ECE2700/Lab6/debouncer/debouncer.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/imports/ECE2700/Lab6/debouncer/debouncer.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentTop' [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/imports/ECE2700/Lab2/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTop.v:23]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentTruthTable' [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/imports/new/SevenSegementTruthTable.v:23]
INFO: [Synth 8-226] default block is never used [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/imports/new/SevenSegementTruthTable.v:48]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentTruthTable' (8#1) [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/imports/new/SevenSegementTruthTable.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentTop' (9#1) [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/imports/ECE2700/Lab2/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTop.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux' [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/4_1Mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (10#1) [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/4_1Mux.v:23]
WARNING: [Synth 8-3848] Net rst in module/entity top does not have driver. [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/top.v:33]
INFO: [Synth 8-6155] done synthesizing module 'top' (11#1) [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design SevenSegmentTop has unconnected port sw[7]
WARNING: [Synth 8-3331] design SevenSegmentTop has unconnected port sw[6]
WARNING: [Synth 8-3331] design SevenSegmentTop has unconnected port sw[5]
WARNING: [Synth 8-3331] design SevenSegmentTop has unconnected port sw[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1923.230 ; gain = 186.562 ; free physical = 391 ; free virtual = 16427
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1941.043 ; gain = 204.375 ; free physical = 389 ; free virtual = 16425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1941.043 ; gain = 204.375 ; free physical = 389 ; free virtual = 16425
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]
Finished Parsing XDC File [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.srcs/constrs_1/imports/ECE2700/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.715 ; gain = 0.000 ; free physical = 279 ; free virtual = 16330
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2089.715 ; gain = 0.000 ; free physical = 279 ; free virtual = 16330
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 352 ; free virtual = 16402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 352 ; free virtual = 16401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 352 ; free virtual = 16401
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              INCR_COUNT |                              001 |                              001
             ROUND_LIMIT |                              010 |                              010
                   DELAY |                              011 |                              011
                  ALL_ON |                              100 |                              100
             PLAYER_TURN |                              101 |                              101
          ROUND_LIMIT_PL |                              110 |                              110
                 WAITING |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 343 ; free virtual = 16393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClockDivder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module mealy 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module comparer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 12    
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 330 ; free virtual = 16383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 201 ; free virtual = 16261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 200 ; free virtual = 16260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 201 ; free virtual = 16260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 201 ; free virtual = 16261
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 201 ; free virtual = 16261
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 201 ; free virtual = 16261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 201 ; free virtual = 16261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 201 ; free virtual = 16261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 201 ; free virtual = 16261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     7|
|5     |LUT3   |    20|
|6     |LUT4   |    27|
|7     |LUT5   |    16|
|8     |LUT6   |    25|
|9     |FDRE   |    70|
|10    |FDSE   |     1|
|11    |IBUF   |     6|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   198|
|2     |  c1     |comparer    |     4|
|3     |  cd     |ClockDivder |    45|
|4     |  cn1    |counter     |    15|
|5     |  db0    |mealy       |     6|
|6     |  db1    |mealy_0     |     6|
|7     |  db2    |mealy_1     |     6|
|8     |  db3    |mealy_2     |     6|
|9     |  fsm0   |fsm         |    70|
|10    |  m1     |memory      |     6|
|11    |  t1     |Timer       |    10|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2089.715 ; gain = 353.047 ; free physical = 201 ; free virtual = 16261
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2089.715 ; gain = 204.375 ; free physical = 252 ; free virtual = 16312
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2089.723 ; gain = 353.047 ; free physical = 252 ; free virtual = 16312
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.723 ; gain = 0.000 ; free physical = 202 ; free virtual = 16262
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 2089.723 ; gain = 509.219 ; free physical = 300 ; free virtual = 16360
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.723 ; gain = 0.000 ; free physical = 300 ; free virtual = 16360
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ecestudent/ECE2700/Simon_game/Simon_game/Simon_game.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 29 06:47:00 2021...
