# Synopsys Constraint Checker(syntax only), version maplat, Build 1682R, built Mar 10 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Tue Jun 27 13:04:21 2017


##### DESIGN INFO #######################################################

Top View:                "FPGA10"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                            Requested     Requested     Clock        Clock                     Clock
Clock                            Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------
System                           1.0 MHz       1000.000      system       system_clkgroup           0    
sys_pll|CLKOP_inferred_clock     517.2 MHz     1.933         inferred     Autoconstr_clkgroup_1     39   
sys_pll|CLKOS_inferred_clock     496.5 MHz     2.014         inferred     Autoconstr_clkgroup_0     60   
=========================================================================================================
