/*
 * Copyright (c) 2018 Nuvoton Technology corporation.
 *
 * Released under the GPLv2 only.
 * SPDX-License-Identifier: GPL-2.0
 */

#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/io.h>
#include <linux/uaccess.h>
#include <linux/fs.h>
#include <linux/cdev.h>
#include <linux/slab.h>
#include <linux/device.h>
#include <linux/platform_device.h>
#include <linux/unistd.h>
#include <linux/sched.h>
#include <linux/file.h>
#include <linux/mm.h>
#include <linux/of_platform.h>
#include <linux/of_address.h>
#include <linux/of.h>
#include <linux/of_irq.h>
#include <linux/interrupt.h>
#include <linux/delay.h>
#include <linux/dma-mapping.h>
#include <asm/fb.h>

#define ECE_VERSION "0.0.4"

/* ECE Register */
#define DDA_CTRL	0x0000
#define  DDA_CTRL_ECEEN BIT(0)
#define  DDA_CTRL_INTEN BIT(8)
#define  DDA_CTRL_FIFO_NF_IE BIT(9)
#define  DDA_CTRL_ACDRDY_IE BIT(10)

#define DDA_STS	0x0004
#define  DDA_STS_FIFOSTSI GENMASK(2, 0)
#define  DDA_STS_FIFOSTSE GENMASK(6, 4)
#define  DDA_STS_CDREADY BIT(8)
#define  DDA_STS_FIFO_NF BIT(9)
#define  DDA_STS_ACDRDY BIT(10)

#define FBR_BA	0x0008
#define ED_BA	0x000C
#define RECT_XY	0x0010

#define RECT_DIMEN	0x0014
#define	 RECT_DIMEN_HLTR_OFFSET	27
#define	 RECT_DIMEN_HR_OFFSET	16
#define	 RECT_DIMEN_WLTR_OFFSET	11
#define	 RECT_DIMEN_WR_OFFSET	0

#define RESOL	0x001C
#define  RESOL_FB_LP_512	0
#define  RESOL_FB_LP_1024	1
#define  RESOL_FB_LP_2048	2
#define  RESOL_FB_LP_2560	3
#define  RESOL_FB_LP_4096	4

#define HEX_CTRL	0x0040
#define  HEX_CTRL_ENCDIS BIT(0)
#define  HEX_CTRL_ENC_GAP 0x1f00
#define  HEX_CTRL_ENC_GAP_OFFSET 8
#define  HEX_CTRL_ENC_MIN_GAP_SIZE 4

#define HEX_RECT_OFFSET 0x0048

#define DEFAULT_WIDTH 640
#define DEFAULT_HEIGHT 640
#define DEFAULT_LP 2048

#define ECE_MIN_LP	512
#define ECE_MAX_LP	4096
#define ECE_TILE_W	16
#define ECE_TILE_H	16

#define ECE_IOC_MAGIC 'k'
#define ECE_IOCGETED _IOR(ECE_IOC_MAGIC, 1, struct ece_ioctl_cmd)
#define ECE_IOCSETFB _IOW(ECE_IOC_MAGIC, 2, struct ece_ioctl_cmd)
#define ECE_IOCSETLP _IOW(ECE_IOC_MAGIC, 3, struct ece_ioctl_cmd)
#define ECE_IOCGET_OFFSET _IOR(ECE_IOC_MAGIC, 4, u32)
#define ECE_IOCCLEAR_OFFSET _IO(ECE_IOC_MAGIC, 5)
#define ECE_IOCENCADDR_RESET _IO(ECE_IOC_MAGIC, 6)
#define ECE_RESET _IO(ECE_IOC_MAGIC, 7)
#define ECE_IOC_MAXNR 7

#define ECE_OP_TIMEOUT msecs_to_jiffies(100)

static const char ece_name[] = "NPCM750 ECE";

struct ece_ioctl_cmd {
	unsigned int framebuf;
	unsigned int gap_len;
	char *buf;
	int len;
	int x;
	int y;
	int w;
	int h;
	int lp;
};

struct npcm750_ece {
	void __iomem *base;
	char __iomem *ed_buffer;
	struct mutex mlock; /* for ioctl*/
	spinlock_t lock;	/*for irq*/
	struct device *dev;
	struct device *dev_p;
	struct cdev dev_cdev;
	struct class *ece_class;
	dev_t dev_t;
	u32 comp_len;
	u32 comp_start;
	u32 lin_pitch;
	u32 enc_gap;
	u32 status;
	atomic_t clients;
	int irq;
	struct completion complete;
};

static void npcm750_ece_update_bits(struct npcm750_ece *ece, u32 offset,
				    unsigned long mask, u32 bits)
{
	u32 t = readl(ece->base + offset);

	t &= ~mask;
	t |= bits & mask;
	writel(t, ece->base + offset);
}

static u32 npcm750_ece_read(struct npcm750_ece *ece, u32 reg)
{
	u32 t = readl(ece->base + reg);

	return t;
}

static void npcm750_ece_write(struct npcm750_ece *ece, u32 reg, u32 val)
{
	writel(val, ece->base + reg);
}

/* Clear Offset of Compressed Rectangle*/
static void npcm750_ece_clear_rect_offset(struct npcm750_ece *ece)
{
	npcm750_ece_write(ece, HEX_RECT_OFFSET, 0);
}

/* Read Offset of Compressed Rectangle*/
static u32 npcm750_ece_read_rect_offset(struct npcm750_ece *ece)
{
	return npcm750_ece_read(ece, HEX_RECT_OFFSET);
}

/* Return data if a rectangle finished to be compressed */
static u32 npcm750_ece_get_ed_size(struct npcm750_ece *ece, u32 offset)
{
	u32 size;
	int timeout;
	char *buffer = ece->ed_buffer + offset;

	reinit_completion(&ece->complete);

	timeout = wait_for_completion_interruptible_timeout(&ece->complete,
		ECE_OP_TIMEOUT);
	if (!timeout || !(ece->status & DDA_STS_CDREADY)) {
		dev_dbg(ece->dev, "ece compress timeout\n");
		return 0;
	}

	size = (u32)(buffer[0]
			| (buffer[1] << 8)
			| (buffer[2] << 16)
			| (buffer[3] << 24));

	ece->enc_gap =
		(npcm750_ece_read(ece, HEX_CTRL) & HEX_CTRL_ENC_GAP)
		>> HEX_CTRL_ENC_GAP_OFFSET;

	if (ece->enc_gap == 0)
		ece->enc_gap = HEX_CTRL_ENC_MIN_GAP_SIZE;

	return size;
}

/* This routine reset the FIFO as a bypass for Z1 chip */
static void npcm750_ece_fifo_reset_bypass(struct npcm750_ece *ece)
{
	npcm750_ece_update_bits(ece, DDA_CTRL, DDA_CTRL_ECEEN, ~DDA_CTRL_ECEEN);
	npcm750_ece_update_bits(ece, DDA_CTRL, DDA_CTRL_ECEEN, DDA_CTRL_ECEEN);
}

/* This routine Encode the desired rectangle */
static void npcm750_ece_enc_rect(struct npcm750_ece *ece,
				 u32 r_off_x, u32 r_off_y, u32 r_w, u32 r_h)
{
	u32 rect_offset =
		(r_off_y * ece->lin_pitch) + (r_off_x * 2);
	u32 temp;
	u32 w_tile;
	u32 h_tile;
	u32 w_size = ECE_TILE_W;
	u32 h_size = ECE_TILE_H;

	npcm750_ece_fifo_reset_bypass(ece);

	npcm750_ece_write(ece, RECT_XY, rect_offset);

	w_tile = r_w / ECE_TILE_W;
	h_tile = r_h / ECE_TILE_H;

	if (r_w % ECE_TILE_W) {
		w_tile += 1;
		w_size = r_w % ECE_TILE_W;
	}

	if (r_h % ECE_TILE_H || !h_tile) {
		h_tile += 1;
		h_size = r_h % ECE_TILE_H;
	}

	temp = ((w_size - 1) << RECT_DIMEN_WLTR_OFFSET)
		| ((h_size - 1) << RECT_DIMEN_HLTR_OFFSET)
		| ((w_tile - 1) << RECT_DIMEN_WR_OFFSET)
		| ((h_tile - 1) << RECT_DIMEN_HR_OFFSET);

	npcm750_ece_write(ece, RECT_DIMEN, temp);
}

/* This routine sets the Encoded Data base address */
static u32 npcm750_ece_set_enc_dba(struct npcm750_ece *ece, u32 addr)
{
	npcm750_ece_write(ece, ED_BA, addr);

	return 0;
}

/* This routine sets the Frame Buffer base address */
static u32 npcm750_ece_set_fb_addr(struct npcm750_ece *ece, u32 buffer)
{
	npcm750_ece_write(ece, FBR_BA, buffer);

	return 0;
}

/* Set the line pitch (in bytes) for the frame buffers. */
/* Can be on of those values: 512, 1024, 2048, 2560 or 4096 bytes */
static void npcm750_ece_set_lp(struct npcm750_ece *ece, u32 pitch)
{
	u32 lp;

	switch (pitch) {
	case 512:
		lp = RESOL_FB_LP_512;
		break;
	case 1024:
		lp = RESOL_FB_LP_1024;
		break;
	case 2048:
		lp = RESOL_FB_LP_2048;
		break;
	case 2560:
		lp = RESOL_FB_LP_2560;
		break;
	case 4096:
		lp = RESOL_FB_LP_4096;
		break;
	default:
		return;
	}

	ece->lin_pitch = pitch;
	npcm750_ece_write(ece, RESOL, lp);
}

/* Stop and reset the ECE state machine */
static void npcm750_ece_reset(struct npcm750_ece *ece)
{
	npcm750_ece_update_bits(ece,
				DDA_CTRL, DDA_CTRL_ECEEN, ~DDA_CTRL_ECEEN);
	npcm750_ece_update_bits(ece,
				HEX_CTRL, HEX_CTRL_ENCDIS, HEX_CTRL_ENCDIS);
	npcm750_ece_update_bits(ece,
				DDA_CTRL, DDA_CTRL_ECEEN, DDA_CTRL_ECEEN);
	npcm750_ece_update_bits(ece,
				HEX_CTRL, HEX_CTRL_ENCDIS, ~HEX_CTRL_ENCDIS);

	npcm750_ece_clear_rect_offset(ece);
}

/* Initialise the ECE block and interface library */
static int npcm750_ece_init(struct npcm750_ece *ece)
{
	npcm750_ece_reset(ece);

	npcm750_ece_set_enc_dba(ece, ece->comp_start);

	ece->lin_pitch = DEFAULT_LP;

	return 0;
}

/* Disable the ECE block*/
static int npcm750_ece_stop(struct npcm750_ece *ece)
{
	npcm750_ece_update_bits(ece,
				DDA_CTRL, DDA_CTRL_ECEEN, ~DDA_CTRL_ECEEN);
	npcm750_ece_update_bits(ece,
				DDA_CTRL, DDA_CTRL_INTEN, ~DDA_CTRL_INTEN);
	npcm750_ece_update_bits(ece,
				HEX_CTRL, HEX_CTRL_ENCDIS, HEX_CTRL_ENCDIS);
	npcm750_ece_clear_rect_offset(ece);

	return 0;
}

static int
npcm750_ece_mmap(struct file *file, struct vm_area_struct *vma)
{
	struct npcm750_ece *ece = file->private_data;
	unsigned long start;
	u32 len;

	if (!ece)
		return -ENODEV;

	start = ece->comp_start;
	len = ece->comp_len;

	vma->vm_page_prot = vm_get_page_prot(vma->vm_flags);
	fb_pgprotect(file, vma, start);
	return vm_iomap_memory(vma, start, len);
}

static int npcm750_ece_open(struct inode *inode, struct file *file)
{
	struct npcm750_ece *ece =
		container_of(inode->i_cdev, struct npcm750_ece, dev_cdev);

	if (!ece)
		return -ENODEV;

	file->private_data = ece;

	if (atomic_inc_return(&ece->clients) == 1)
		npcm750_ece_init(ece);

	dev_dbg(ece->dev, "open: client %d\n", atomic_read(&ece->clients));

	return 0;
}

static int npcm750_ece_close(struct inode *inode, struct file *file)
{
	struct npcm750_ece *ece = file->private_data;

	if (atomic_dec_return(&ece->clients) == 0)
		npcm750_ece_stop(ece);

	dev_dbg(ece->dev, "close: client %d\n", atomic_read(&ece->clients));
	return 0;
}

long npcm750_ece_ioctl(struct file *filp, unsigned int cmd, unsigned long args)
{
	int err = 0;
	struct npcm750_ece *ece = filp->private_data;

	mutex_lock(&ece->mlock);

	switch (cmd) {
	case ECE_IOCCLEAR_OFFSET:

		npcm750_ece_clear_rect_offset(ece);

		break;
	case ECE_IOCGET_OFFSET:
	{
		u32 offset = npcm750_ece_read_rect_offset(ece);

		err = copy_to_user((int __user *)args, &offset, sizeof(offset))
			? -EFAULT : 0;
		break;
	}
	case ECE_IOCSETLP:
	{
		struct ece_ioctl_cmd data;

		err = copy_from_user(&data, (int __user *)args, sizeof(data))
			? -EFAULT : 0;
		if (err)
			break;

		if (!(data.lp % ECE_MIN_LP) && data.lp <= ECE_MAX_LP)
			npcm750_ece_set_lp(ece, data.lp);

		break;
	}
	case ECE_IOCSETFB:
	{
		struct ece_ioctl_cmd data;

		err = copy_from_user(&data, (int __user *)args, sizeof(data))
			? -EFAULT : 0;
		if (err)
			break;

		if (!data.framebuf) {
			err = -EFAULT;
			break;
		}

		npcm750_ece_set_fb_addr(ece, data.framebuf);
		break;
	}
	case ECE_IOCGETED:
	{
		struct ece_ioctl_cmd data;
		u32 ed_size = 0;
		u32 offset = 0;

		err = copy_from_user(&data, (int __user *)args, sizeof(data))
			? -EFAULT : 0;
		if (err)
			break;

		offset = npcm750_ece_read_rect_offset(ece);

		if ((offset + (data.w * data.h * 2) + 12) >= ece->comp_len) {
			err = -EFAULT;
			dev_dbg(ece->dev, "ece may reach beyond memory region\n");
			break;
		}

		npcm750_ece_write(ece, DDA_STS,
			DDA_STS_CDREADY | DDA_STS_ACDRDY);

		npcm750_ece_update_bits(ece,
			DDA_CTRL, DDA_CTRL_INTEN, DDA_CTRL_INTEN);

		npcm750_ece_enc_rect(ece, data.x, data.y, data.w, data.h);

		ed_size = npcm750_ece_get_ed_size(ece, offset);

		npcm750_ece_update_bits(ece,
			DDA_CTRL, DDA_CTRL_INTEN, ~DDA_CTRL_INTEN);

		if (ed_size == 0) {
			err = -EFAULT;
			break;
		}

		data.gap_len = ece->enc_gap;
		data.len = ed_size;
		err = copy_to_user((int __user *)args, &data, sizeof(data))
			? -EFAULT : 0;
		break;
	}
	case ECE_IOCENCADDR_RESET:
	{
		npcm750_ece_clear_rect_offset(ece);
		npcm750_ece_set_enc_dba(ece, ece->comp_start);
		ece->lin_pitch = DEFAULT_LP;
		break;
	}
	case ECE_RESET:
	{
		npcm750_ece_reset(ece);
		npcm750_ece_set_enc_dba(ece, ece->comp_start);

		ece->enc_gap =
			(npcm750_ece_read(ece, HEX_CTRL) & HEX_CTRL_ENC_GAP)
			>> HEX_CTRL_ENC_GAP_OFFSET;

		if (ece->enc_gap == 0)
			ece->enc_gap = HEX_CTRL_ENC_MIN_GAP_SIZE;

		break;
	}
	default:
		break;
	}

	mutex_unlock(&ece->mlock);

	return err;
}

static irqreturn_t npcm750_ece_irq_handler(int irq, void *dev_instance)
{
	struct device *dev = dev_instance;
	struct npcm750_ece *ece = (struct npcm750_ece *)dev->driver_data;
	u32 status_ack = 0;
	u32 status;

	spin_lock(&ece->lock);

	status = npcm750_ece_read(ece, DDA_STS);

	ece->status = status;

	if (status & DDA_STS_CDREADY) {
		dev_dbg(ece->dev, "DDA_STS_CDREADY\n");
		status_ack |= DDA_STS_CDREADY;
	}

	if (status & DDA_STS_ACDRDY) {
		dev_dbg(ece->dev, "DDA_STS_ACDRDY\n");
		status_ack |= DDA_STS_ACDRDY;
	}

	npcm750_ece_write(ece, DDA_STS, status_ack);

	spin_unlock(&ece->lock);

	complete(&ece->complete);

	return IRQ_HANDLED;
}

struct file_operations const npcm750_ece_fops = {
	.unlocked_ioctl = npcm750_ece_ioctl,
	.open = npcm750_ece_open,
	.release = npcm750_ece_close,
	.mmap = npcm750_ece_mmap,
};

static int npcm750_ece_device_create(struct npcm750_ece *ece)
{
	int ret;
	dev_t dev;
	struct cdev *dev_cdev = &ece->dev_cdev;

	ret = alloc_chrdev_region(&dev, 0, 1, "hextile");
	if (ret < 0) {
		pr_err("alloc_chrdev_region() failed for ece\n");
		goto err;
	}

	cdev_init(dev_cdev, &npcm750_ece_fops);
	dev_cdev->owner = THIS_MODULE;
	ece->dev_t = dev;
	ret = cdev_add(dev_cdev, MKDEV(MAJOR(dev),  MINOR(dev)), 1);
	if (ret < 0) {
		pr_err("add chr dev failed\n");
		goto err;
	}

	ece->ece_class = class_create(THIS_MODULE, "hextile");
	if (IS_ERR(ece->ece_class)) {
		ret = PTR_ERR(ece->ece_class);
		pr_err("Unable to create ece class; errno = %d\n", ret);
		ece->ece_class = NULL;
		goto err;
	}

	ece->dev = device_create(ece->ece_class, ece->dev_p,
				 MKDEV(MAJOR(dev),  MINOR(dev)),
				 ece, "hextile");
	if (IS_ERR(ece->dev)) {
		/* Not fatal */
		pr_err("Unable to create device for ece; errno = %ld\n",
		       PTR_ERR(ece->dev));
		ece->dev = NULL;
		goto err;
	}
	return 0;

err:
	return ret;
}

static int npcm750_ece_probe(struct platform_device *pdev)
{
	int ret = 0;
	struct npcm750_ece *ece = NULL;

	ece = kzalloc(sizeof(*ece), GFP_KERNEL);
	if (!ece)
		return -ENOMEM;

	mutex_init(&ece->mlock);
	spin_lock_init(&ece->lock);
	init_completion(&ece->complete);

	of_property_read_u32_index(pdev->dev.of_node,
			     "phy-memory", 0, &ece->comp_start);
	of_property_read_u32_index(pdev->dev.of_node,
			     "phy-memory", 1, &ece->comp_len);

	if (request_mem_region(ece->comp_start,
			       ece->comp_len, "npcm750-ece") == NULL) {
		dev_err(&pdev->dev, "%s: failed to request ece memory region\n",
			__func__);
		ret = -EBUSY;
		goto err;
	}

	ece->ed_buffer = ioremap(ece->comp_start, ece->comp_len);
	if (!ece->ed_buffer) {
		dev_err(&pdev->dev, "%s: cannot map ece memory region\n",
			__func__);
		ret = -EIO;
		goto err;
	}

	ece->base = of_iomap(pdev->dev.of_node, 0);
	if (IS_ERR(ece->base)) {
		dev_err(&pdev->dev, "%s: failed to ioremap ece base address\n",
			__func__);
		ret = PTR_ERR(ece->base);
		goto err;
	}

	ece->dev_p = &pdev->dev;

	ret = npcm750_ece_device_create(ece);
	if (ret) {
		dev_err(&pdev->dev, "%s: failed to create device\n",
			__func__);
		goto err;
	}

	ece->irq = of_irq_get(pdev->dev.of_node, 0);
	ret = request_irq(ece->irq, npcm750_ece_irq_handler,
			  IRQF_SHARED, ece_name, ece->dev);
	if (ret) {
		dev_err(&pdev->dev, "%s: failed to request irq for ece\n",
			__func__);
		goto irq_err;
	}

	pr_info("NPCM750 ECE Driver probed %s\n", ECE_VERSION);
	return 0;

irq_err:
	device_destroy(ece->ece_class, ece->dev_t);
err:
	kfree(ece);
	return ret;
}

static int npcm750_ece_remove(struct platform_device *pdev)
{
	struct npcm750_ece *ece = platform_get_drvdata(pdev);

	npcm750_ece_stop(ece);

	device_destroy(ece->ece_class, ece->dev_t);

	class_destroy(ece->ece_class);

	cdev_del(&ece->dev_cdev);

	unregister_chrdev_region(ece->dev_t, 1);

	mutex_destroy(&ece->mlock);

	kfree(ece);

	return 0;
}

static const struct of_device_id npcm750_ece_of_match_table[] = {
	{ .compatible = "nuvoton,npcm750-ece"},
	{}
};
MODULE_DEVICE_TABLE(of, npcm750_ece_of_match_table);

static struct platform_driver npcm750_ece_driver = {
	.driver		= {
		.name	= ece_name,
		.of_match_table = npcm750_ece_of_match_table,
	},
	.probe		= npcm750_ece_probe,
	.remove		= npcm750_ece_remove,
};

module_platform_driver(npcm750_ece_driver);
MODULE_DESCRIPTION("Nuvoton NPCM750 ECE Driver");
MODULE_AUTHOR("KW Liu <kwliu@nuvoton.com>");
MODULE_LICENSE("GPL v2");
