// Seed: 2945577252
`timescale 1 ps / 1 ps
module module_0 ();
  logic id_0 = id_0;
  always @(posedge {id_0 - id_0{id_0}});
  logic id_1;
  logic id_2;
  logic id_3;
  assign id_0 = 1;
  assign id_1 = 1;
endmodule
