// Seed: 3101724791
module module_0 (
    input  tri0  id_0
    , id_8,
    output wor   id_1,
    output tri1  id_2,
    input  uwire id_3,
    output uwire id_4,
    output uwire id_5,
    output uwire id_6
);
  wire id_9 = id_8;
  assign id_8 = 1;
  assign id_6 = id_9;
  wire id_10;
  wand id_11;
  supply1 id_12 = 1;
  always id_5 = id_0;
  wire id_13;
  supply1 id_14;
  wire id_15;
  assign id_14 = 1 - id_11;
  wire id_16 = id_15;
  wire id_17 = id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input wand id_3,
    input tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    input supply1 id_7
);
  tri0  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  =  1  ,  id_34  ,  id_35  ;
  wire id_36;
  id_37(
      .id_0(id_24), .id_1(1)
  );
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_3,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.type_22 = 0;
endmodule
