#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 17 21:47:38 2024
# Process ID: 21468
# Current directory: C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.runs/synth_1/top.vds
# Journal file: C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17468
WARNING: [Synth 8-2611] redeclaration of ansi port speaker is not allowed [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/alarm.v:6]
WARNING: [Synth 8-6901] identifier 'speaker' is used before its declaration [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top.v:45]
WARNING: [Synth 8-6901] identifier 'voice_fre' is used before its declaration [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top.v:45]
WARNING: [Synth 8-6901] identifier 'o_top_vga_red1' is used before its declaration [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top.v:103]
WARNING: [Synth 8-6901] identifier 'o_top_vga_green1' is used before its declaration [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top.v:104]
WARNING: [Synth 8-6901] identifier 'o_top_vga_blue1' is used before its declaration [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top.v:105]
WARNING: [Synth 8-6901] identifier 'o_top_vga_vsync1' is used before its declaration [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-6901] identifier 'o_top_vga_hsync1' is used before its declaration [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top.v:107]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'top_bgm' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:1]
	Parameter INIT bound to: 3'b000 
	Parameter MODE bound to: 3'b001 
	Parameter RUNNING bound to: 3'b010 
	Parameter P1_SCORE bound to: 3'b011 
	Parameter P2_SCORE bound to: 3'b100 
	Parameter OVER bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'fre_divider' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:624]
INFO: [Synth 8-6155] done synthesizing module 'fre_divider' (1#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:624]
INFO: [Synth 8-6157] synthesizing module 'bps' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:201]
INFO: [Synth 8-6155] done synthesizing module 'bps' (2#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:201]
INFO: [Synth 8-6157] synthesizing module 'music_1' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:217]
INFO: [Synth 8-6157] synthesizing module 'fre_divider_inv' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:181]
INFO: [Synth 8-6155] done synthesizing module 'fre_divider_inv' (3#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:181]
INFO: [Synth 8-6155] done synthesizing module 'music_1' (4#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:217]
INFO: [Synth 8-6157] synthesizing module 'music_2' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:351]
INFO: [Synth 8-6155] done synthesizing module 'music_2' (5#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:351]
INFO: [Synth 8-6157] synthesizing module 'music_3' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:421]
INFO: [Synth 8-6155] done synthesizing module 'music_3' (6#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:421]
INFO: [Synth 8-6157] synthesizing module 'music_4' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:490]
INFO: [Synth 8-6155] done synthesizing module 'music_4' (7#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:490]
INFO: [Synth 8-6157] synthesizing module 'music_5' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:643]
INFO: [Synth 8-6155] done synthesizing module 'music_5' (8#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:643]
INFO: [Synth 8-6157] synthesizing module 'music_6' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:703]
INFO: [Synth 8-6155] done synthesizing module 'music_6' (9#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:703]
INFO: [Synth 8-6157] synthesizing module 'music_7' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:763]
INFO: [Synth 8-6155] done synthesizing module 'music_7' (10#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:763]
WARNING: [Synth 8-689] width (1) of port connection 'counter' does not match port width (4) of module 'music_7' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:62]
INFO: [Synth 8-6155] done synthesizing module 'top_bgm' (11#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_vgm.v:1]
INFO: [Synth 8-6157] synthesizing module 'top_temp' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_temp.v:3]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/i2c_master.v:3]
	Parameter sensor_address_plus_read bound to: 8'b10010111 
	Parameter POWER_UP bound to: 5'b00000 
	Parameter START bound to: 5'b00001 
	Parameter SEND_ADDR6 bound to: 5'b00010 
	Parameter SEND_ADDR5 bound to: 5'b00011 
	Parameter SEND_ADDR4 bound to: 5'b00100 
	Parameter SEND_ADDR3 bound to: 5'b00101 
	Parameter SEND_ADDR2 bound to: 5'b00110 
	Parameter SEND_ADDR1 bound to: 5'b00111 
	Parameter SEND_ADDR0 bound to: 5'b01000 
	Parameter SEND_RW bound to: 5'b01001 
	Parameter REC_ACK bound to: 5'b01010 
	Parameter REC_MSB7 bound to: 5'b01011 
	Parameter REC_MSB6 bound to: 5'b01100 
	Parameter REC_MSB5 bound to: 5'b01101 
	Parameter REC_MSB4 bound to: 5'b01110 
	Parameter REC_MSB3 bound to: 5'b01111 
	Parameter REC_MSB2 bound to: 5'b10000 
	Parameter REC_MSB1 bound to: 5'b10001 
	Parameter REC_MSB0 bound to: 5'b10010 
	Parameter SEND_ACK bound to: 5'b10011 
	Parameter REC_LSB7 bound to: 5'b10100 
	Parameter REC_LSB6 bound to: 5'b10101 
	Parameter REC_LSB5 bound to: 5'b10110 
	Parameter REC_LSB4 bound to: 5'b10111 
	Parameter REC_LSB3 bound to: 5'b11000 
	Parameter REC_LSB2 bound to: 5'b11001 
	Parameter REC_LSB1 bound to: 5'b11010 
	Parameter REC_LSB0 bound to: 5'b11011 
	Parameter NACK bound to: 5'b11100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/i2c_master.v:74]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (12#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/i2c_master.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkgen_200KHz' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/clkgen_200KHz.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clkgen_200KHz' (13#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/clkgen_200KHz.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg7c' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/seg7c.v:2]
	Parameter ZERO bound to: 7'b0000001 
	Parameter ONE bound to: 7'b1001111 
	Parameter TWO bound to: 7'b0010010 
	Parameter THREE bound to: 7'b0000110 
	Parameter FOUR bound to: 7'b1001100 
	Parameter FIVE bound to: 7'b0100100 
	Parameter SIX bound to: 7'b0100000 
	Parameter SEVEN bound to: 7'b0001111 
	Parameter EIGHT bound to: 7'b0000000 
	Parameter NINE bound to: 7'b0000100 
	Parameter DEG bound to: 7'b0011100 
	Parameter C bound to: 7'b0110001 
	Parameter F bound to: 7'b0111000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/seg7c.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/seg7c.v:85]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/seg7c.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/seg7c.v:119]
INFO: [Synth 8-6155] done synthesizing module 'seg7c' (14#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/seg7c.v:2]
INFO: [Synth 8-6157] synthesizing module 'temp_converter' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/temp_converter.v:3]
INFO: [Synth 8-6157] synthesizing module 'multiply_by_9' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/multiply_by_9.v:3]
INFO: [Synth 8-6155] done synthesizing module 'multiply_by_9' (15#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/multiply_by_9.v:3]
INFO: [Synth 8-6157] synthesizing module 'divide_by_5' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/divide_by_5.v:3]
INFO: [Synth 8-6155] done synthesizing module 'divide_by_5' (16#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/divide_by_5.v:3]
INFO: [Synth 8-6157] synthesizing module 'add_32' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/add_32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'add_32' (17#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/add_32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'temp_converter' (18#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/temp_converter.v:3]
INFO: [Synth 8-6157] synthesizing module 'alarm' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/alarm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alarm' (19#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/alarm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_temp' (20#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_temp.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_cam' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_cam.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.runs/synth_1/.Xil/Vivado-21468-DESKTOP-0S0F0DE/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (21#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.runs/synth_1/.Xil/Vivado-21468-DESKTOP-0S0F0DE/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/debouncer.v:16]
	Parameter DELAY bound to: 240000 - type: integer 
	Parameter MAX_COUNT bound to: 18 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/debouncer.v:32]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (22#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/debouncer.v:16]
INFO: [Synth 8-6157] synthesizing module 'cam_top' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/cam_top.v:13]
	Parameter CAM_CONFIG_CLK bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cam_init' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/cam_init.v:16]
	Parameter CLK_F bound to: 100000000 - type: integer 
	Parameter SCCB_F bound to: 400000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cam_rom' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/cam_rom.v:15]
INFO: [Synth 8-6155] done synthesizing module 'cam_rom' (23#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/cam_rom.v:15]
INFO: [Synth 8-6157] synthesizing module 'cam_config' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/cam_config.v:15]
	Parameter CLK_F bound to: 100000000 - type: integer 
	Parameter ten_ms_delay bound to: 1000000 - type: integer 
	Parameter timer_size bound to: 20 - type: integer 
	Parameter SM_IDLE bound to: 0 - type: integer 
	Parameter SM_SEND bound to: 1 - type: integer 
	Parameter SM_DONE bound to: 2 - type: integer 
	Parameter SM_TIMER bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/cam_config.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cam_config' (24#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/cam_config.v:15]
INFO: [Synth 8-6157] synthesizing module 'sccb_master' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/sccb_master.v:10]
	Parameter CLK_F bound to: 100000000 - type: integer 
	Parameter SCCB_F bound to: 400000 - type: integer 
	Parameter CAM_ADDR bound to: 7'b0100001 
	Parameter IDLE bound to: 4'b0000 
	Parameter START_1 bound to: 4'b0001 
	Parameter START_2 bound to: 4'b0010 
	Parameter WAIT bound to: 4'b0011 
	Parameter DATA_1 bound to: 4'b0100 
	Parameter DATA_2 bound to: 4'b0101 
	Parameter DATA_3 bound to: 4'b0110 
	Parameter DATA_4 bound to: 4'b0111 
	Parameter DATA_DONE bound to: 4'b1000 
	Parameter RESTART bound to: 4'b1001 
	Parameter END_1 bound to: 4'b1010 
	Parameter END_2 bound to: 4'b1011 
	Parameter TIMER_WIDTH bound to: 8 - type: integer 
	Parameter HALF bound to: 125 - type: integer 
	Parameter QUARTER bound to: 62 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/sccb_master.v:115]
INFO: [Synth 8-6155] done synthesizing module 'sccb_master' (25#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/sccb_master.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cam_init' (26#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/cam_init.v:16]
INFO: [Synth 8-6157] synthesizing module 'cam_capture' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/cam_capture.v:21]
	Parameter WAIT bound to: 2'b00 
	Parameter IDLE bound to: 2'b01 
	Parameter CAPTURE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/cam_capture.v:67]
INFO: [Synth 8-6155] done synthesizing module 'cam_capture' (27#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/cam_capture.v:21]
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/async_fifo.v:20]
	Parameter DW bound to: 12 - type: integer 
	Parameter AW bound to: 4 - type: integer 
	Parameter AF bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (28#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/async_fifo.v:20]
INFO: [Synth 8-6155] done synthesizing module 'cam_top' (29#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/cam_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_user_control' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_user_control.v:4]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ACTIVE_INC bound to: 1 - type: integer 
	Parameter ACTIVE_DEC bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'top_user_control' (30#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_user_control.v:4]
INFO: [Synth 8-6157] synthesizing module 'vp_top' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/vp_top.v:15]
	Parameter DW bound to: 8 - type: integer 
	Parameter RL bound to: 640 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter TRANSFER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'grayscale' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/grayscale.v:21]
INFO: [Synth 8-6155] done synthesizing module 'grayscale' (31#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/grayscale.v:21]
INFO: [Synth 8-6157] synthesizing module 'vp_control' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/vp_control.v:15]
	Parameter DW bound to: 8 - type: integer 
	Parameter RL bound to: 640 - type: integer 
	Parameter CW bound to: 10 - type: integer 
	Parameter RL_T bound to: 1920 - type: integer 
	Parameter CW_T bound to: 11 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'linebuffer' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/linebuffer.v:13]
	Parameter DW bound to: 8 - type: integer 
	Parameter RL bound to: 640 - type: integer 
	Parameter PW bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'linebuffer' (32#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/linebuffer.v:13]
INFO: [Synth 8-6155] done synthesizing module 'vp_control' (33#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/vp_control.v:15]
INFO: [Synth 8-6157] synthesizing module 'conv' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/conv.v:13]
	Parameter DW bound to: 8 - type: integer 
	Parameter KW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv' (34#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/conv.v:13]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/sync_fifo.v:23]
	Parameter DW bound to: 8 - type: integer 
	Parameter AW bound to: 10 - type: integer 
	Parameter AFW bound to: 9 - type: integer 
	Parameter AEW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (35#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/sync_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vp_top' (36#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/vp_top.v:15]
INFO: [Synth 8-6157] synthesizing module 'mem_top' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/mem_top.v:12]
	Parameter DW bound to: 8 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter TRANSFER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_bram' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/mem_bram.v:12]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 307200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_bram' (37#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/mem_bram.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mem_top' (38#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/mem_top.v:12]
INFO: [Synth 8-6157] synthesizing module 'vga_top' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/vga_top.v:23]
	Parameter WAIT_1 bound to: 2'b00 
	Parameter WAIT_2 bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/vga_driver.v:19]
	Parameter hDisp bound to: 640 - type: integer 
	Parameter hFp bound to: 16 - type: integer 
	Parameter hPulse bound to: 96 - type: integer 
	Parameter hBp bound to: 48 - type: integer 
	Parameter vDisp bound to: 480 - type: integer 
	Parameter vFp bound to: 10 - type: integer 
	Parameter vPulse bound to: 2 - type: integer 
	Parameter vBp bound to: 33 - type: integer 
	Parameter hEND bound to: 800 - type: integer 
	Parameter hSyncStart bound to: 656 - type: integer 
	Parameter hSyncEnd bound to: 752 - type: integer 
	Parameter vEND bound to: 525 - type: integer 
	Parameter vSyncStart bound to: 490 - type: integer 
	Parameter vSyncEnd bound to: 492 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (39#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/vga_driver.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/vga_top.v:76]
INFO: [Synth 8-6155] done synthesizing module 'vga_top' (40#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/vga_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_cam' (41#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top_cam.v:3]
INFO: [Synth 8-6157] synthesizing module 'VGA_mem_top' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/VGA_mem_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.runs/synth_1/.Xil/Vivado-21468-DESKTOP-0S0F0DE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (42#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.runs/synth_1/.Xil/Vivado-21468-DESKTOP-0S0F0DE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.runs/synth_1/.Xil/Vivado-21468-DESKTOP-0S0F0DE/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (43#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.runs/synth_1/.Xil/Vivado-21468-DESKTOP-0S0F0DE/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'TOP_VGA' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/TOP_VGA.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter XRES bound to: 10'b1010000000 
	Parameter YRES bound to: 9'b111100000 
INFO: [Synth 8-6157] synthesizing module 'VGA_module' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/VGA_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_display' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/vga_display.v:3]
	Parameter ACTIVE_VIDEO_TIC bound to: 10'b1010000000 
	Parameter FRONT_PORCH_TIC bound to: 10'b0000010000 
	Parameter HRZ_SYNC_TIC bound to: 10'b0001100000 
	Parameter BACK_PORCH_TIC bound to: 10'b0000110000 
	Parameter ACTIVE_VERT_LINE bound to: 10'b0111100000 
	Parameter FRONT_PORCH_LINE bound to: 10'b0000001010 
	Parameter VERT_SYNC_LINE bound to: 10'b0000000010 
	Parameter BACK_PORCH_LINE bound to: 10'b0000011101 
	Parameter SCAN_LINE_TIME_MAX_TIC bound to: 10'b1100100000 
	Parameter LINE_NUM_LIM bound to: 10'b1000001001 
INFO: [Synth 8-6155] done synthesizing module 'vga_display' (44#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/vga_display.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_data' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/vga_data.v:3]
	Parameter BACK_PORCH_TIC bound to: 10'b0000110000 
INFO: [Synth 8-6155] done synthesizing module 'vga_data' (45#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/vga_data.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_module' (46#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/VGA_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_VGA' (47#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/TOP_VGA.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_mem_top' (48#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/VGA_mem_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (49#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.008 ; gain = 21.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1037.008 ; gain = 21.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1037.008 ; gain = 21.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1037.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'top_vga_ready/clk_inst'
Finished Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'top_vga_ready/clk_inst'
Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'cam/clk_gen'
WARNING: [Constraints 18-619] A clock with name 'i_top_clk' already exists, overwriting the previous clock with the same name. [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'cam/clk_gen'
Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'top_vga_ready/frame_buffer_1'
Finished Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'top_vga_ready/frame_buffer_1'
Parsing XDC File [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/constrs_1/new/Nexys-A7-100T.xdc]
Finished Parsing XDC File [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/constrs_1/new/Nexys-A7-100T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/constrs_1/new/Nexys-A7-100T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1112.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1112.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1112.855 ; gain = 97.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1112.855 ; gain = 97.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_top_clk. (constraint file  c:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_top_clk. (constraint file  c:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for top_vga_ready/clk_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cam/clk_gen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top_vga_ready/frame_buffer_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1112.855 ; gain = 97.137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sccb_master'
INFO: [Synth 8-802] inferred FSM for state register 'SM_state_reg' in module 'cam_capture'
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_state_reg' in module 'vga_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                POWER_UP |                            10100 |                            00000
                   START |                            00011 |                            00001
              SEND_ADDR6 |                            01100 |                            00010
              SEND_ADDR5 |                            01001 |                            00011
              SEND_ADDR4 |                            01010 |                            00100
              SEND_ADDR3 |                            11100 |                            00101
              SEND_ADDR2 |                            11010 |                            00110
              SEND_ADDR1 |                            10111 |                            00111
              SEND_ADDR0 |                            11000 |                            01000
                 SEND_RW |                            11011 |                            01001
                 REC_ACK |                            10110 |                            01010
                REC_MSB7 |                            10011 |                            01011
                REC_MSB6 |                            00101 |                            01100
                REC_MSB5 |                            00100 |                            01101
                REC_MSB4 |                            00000 |                            01110
                REC_MSB3 |                            00001 |                            01111
                REC_MSB2 |                            01110 |                            10000
                REC_MSB1 |                            01011 |                            10001
                REC_MSB0 |                            01000 |                            10010
                SEND_ACK |                            00110 |                            10011
                REC_LSB7 |                            00111 |                            10100
                REC_LSB6 |                            11001 |                            10101
                REC_LSB5 |                            10010 |                            10110
                REC_LSB4 |                            10000 |                            10111
                REC_LSB3 |                            10001 |                            11000
                REC_LSB2 |                            10101 |                            11001
                REC_LSB1 |                            01111 |                            11010
                REC_LSB0 |                            01101 |                            11011
                    NACK |                            00010 |                            11100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'i2c_master'
WARNING: [Synth 8-327] inferring latch for variable 'SEG_reg' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.srcs/sources_1/new/seg7c.v:65]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                 START_1 |                             0001 |                             0001
                 START_2 |                             0010 |                             0010
                    WAIT |                             0011 |                             0011
                   END_1 |                             0100 |                             1010
                   END_2 |                             0101 |                             1011
                 RESTART |                             0110 |                             1001
                  DATA_1 |                             0111 |                             0100
                  DATA_2 |                             1000 |                             0101
                  DATA_3 |                             1001 |                             0110
                  DATA_4 |                             1010 |                             0111
               DATA_DONE |                             1011 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sccb_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                               00 |                               00
                    IDLE |                               01 |                               01
                 CAPTURE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_state_reg' using encoding 'sequential' in module 'cam_capture'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WAIT_1 |                               00 |                               00
                  WAIT_2 |                               01 |                               01
                    READ |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_state_reg' using encoding 'sequential' in module 'vga_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1112.855 ; gain = 97.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   23 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   6 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 21    
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    5 Bit       Adders := 4     
	   4 Input    5 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 14    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 113   
+---RAMs : 
	            2400K Bit	(307200 X 8 bit)          RAMs := 1     
	               8K Bit	(1024 X 8 bit)          RAMs := 1     
	              192 Bit	(16 X 12 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   4 Input   72 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   7 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	  29 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   4 Input    9 Bit        Muxes := 1     
	  12 Input    9 Bit        Muxes := 2     
	  29 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	  29 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	  12 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   3 Input    2 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 44    
	   3 Input    1 Bit        Muxes := 14    
	   7 Input    1 Bit        Muxes := 9     
	  29 Input    1 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 1     
	  18 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP convolved_data_int2_reg, operation Mode is: (A2*B2)'.
DSP Report: register sumData2_reg is absorbed into DSP convolved_data_int2_reg.
DSP Report: register sumData2_reg is absorbed into DSP convolved_data_int2_reg.
DSP Report: register convolved_data_int2_reg is absorbed into DSP convolved_data_int2_reg.
DSP Report: operator convolved_data_int20 is absorbed into DSP convolved_data_int2_reg.
DSP Report: Generating DSP convolved_data_int1_reg, operation Mode is: (A2*B2)'.
DSP Report: register sumData1_reg is absorbed into DSP convolved_data_int1_reg.
DSP Report: register sumData1_reg is absorbed into DSP convolved_data_int1_reg.
DSP Report: register convolved_data_int1_reg is absorbed into DSP convolved_data_int1_reg.
DSP Report: operator convolved_data_int10 is absorbed into DSP convolved_data_int1_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1112.855 ; gain = 97.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+--------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                       | Depth x Width | Implemented As | 
+------------+--------------------------------------------------+---------------+----------------+
|top_cam     | OV7670_cam/configure_cam/OV7670_Registers/o_dout | 256x16        | LUT            | 
+------------+--------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cam         | videoprocessing_sobel/vp_outputFIFO/mem_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|cam         | memory/pixel_memory/ram_reg                 | 300 K x 4(NO_CHANGE)   | W |   | 300 K x 4(WRITE_FIRST) |   | R | Port A and B     | 0      | 40     | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------------------------+-----------+----------------------+----------------------------+
|Module Name | RTL Object                               | Inference | Size (Depth x Width) | Primitives                 | 
+------------+------------------------------------------+-----------+----------------------+----------------------------+
|cam         | videoprocessing_sobel/vp_lb/lB3/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|cam         | videoprocessing_sobel/vp_lb/lB0/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|cam         | videoprocessing_sobel/vp_lb/lB1/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|cam         | videoprocessing_sobel/vp_lb/lB2/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|cam         | OV7670_cam/cam_afifo/mem_reg             | Implied   | 16 x 12              | RAM32M x 2	                | 
+------------+------------------------------------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv        | (A2*B2)'    | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|conv        | (A2*B2)'    | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'i_top_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1138.258 ; gain = 122.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1154.863 ; gain = 139.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cam         | videoprocessing_sobel/vp_outputFIFO/mem_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|cam         | memory/pixel_memory/ram_reg                 | 300 K x 4(NO_CHANGE)   | W |   | 300 K x 4(WRITE_FIRST) |   | R | Port A and B     | 0      | 40     | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+------------------------------------------+-----------+----------------------+----------------------------+
|Module Name | RTL Object                               | Inference | Size (Depth x Width) | Primitives                 | 
+------------+------------------------------------------+-----------+----------------------+----------------------------+
|cam         | videoprocessing_sobel/vp_lb/lB3/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|cam         | videoprocessing_sobel/vp_lb/lB0/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|cam         | videoprocessing_sobel/vp_lb/lB1/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|cam         | videoprocessing_sobel/vp_lb/lB2/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|cam         | OV7670_cam/cam_afifo/mem_reg             | Implied   | 16 x 12              | RAM32M x 2	                | 
+------------+------------------------------------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance cam/videoprocessing_sobel/vp_outputFIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_5_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_5_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_7_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_7_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_9_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cam/memory/pixel_memory/ram_reg_9_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1209.902 ; gain = 194.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1222.676 ; gain = 206.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1222.676 ; gain = 206.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1222.676 ; gain = 206.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1222.676 ; gain = 206.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1222.711 ; gain = 206.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1222.711 ; gain = 206.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_1     |         1|
|2     |clk_wiz_0     |         1|
|3     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     2|
|4     |BUFG        |     2|
|5     |CARRY4      |   123|
|6     |DSP48E1     |     2|
|7     |LUT1        |    82|
|8     |LUT2        |   237|
|9     |LUT3        |   179|
|10    |LUT4        |   261|
|11    |LUT5        |   321|
|12    |LUT6        |   553|
|13    |RAM32M      |     2|
|14    |RAM64M      |   240|
|15    |RAM64X1D    |   120|
|16    |RAMB18E1    |     1|
|17    |RAMB36E1    |    40|
|19    |FDCE        |   265|
|20    |FDPE        |     9|
|21    |FDRE        |   559|
|22    |FDSE        |    15|
|23    |LD          |     7|
|24    |IBUF        |    15|
|25    |IOBUF       |     1|
|26    |OBUF        |    52|
|27    |OBUFT       |     2|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1222.711 ; gain = 206.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1222.711 ; gain = 131.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1222.711 ; gain = 206.992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1234.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 536 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 370 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE: 7 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 240 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 120 instances

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1234.738 ; gain = 219.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/ddoihyun/24-2/DigitalSystemDesign/Projects/DSD_FinalProject/DSD_FinalProject_Temp_Camera_revised.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 21:48:32 2024...
