
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
Ì
Running: %s
333*	simulator2 
‹D:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot test_LUT_twiddle_behav --prj E:/DSPIC_final/DSPIC_final.sim/sim_1/behav/test_LUT_twiddle.prj work.test_LUT_twiddle work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
´
+Analyzing Verilog file "%s" into library %s165*xsimverific2O
;E:/DSPIC_final/DSPIC_final.srcs/sources_1/new/LUT_twiddle.v2default:default2
work2default:defaultZ10-165
µ
+Analyzing Verilog file "%s" into library %s165*xsimverific2P
<E:/DSPIC_final/DSPIC_final.srcs/sim_1/new/test_LUT_twiddle.v2default:default2
work2default:defaultZ10-165
¨
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/D:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
W
Compiling module %s405*	simulator2%
work.LUT_twiddle
2default:defaultZ43-3953
\
Compiling module %s405*	simulator2*
work.test_LUT_twiddle
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
f
Built simulation snapshot %s
278*	simulator2*
test_LUT_twiddle_behav2default:defaultZ43-3394


End Record