<root><simulation><result_generated_time />2023-05-17 18:46:44<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 50, 'OX': 50, 'IY': 150, 'IX': 150, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 36864, 'I': 5760000, 'O': 40000}<total_data_reuse />{'W': 2500, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'K_16']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [512, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 16), ('K', 2)], [('C', 16)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 16), ('OY', 2)]], [], []]<O />[[[('C', 16)], [('C', 16)]], [[('K', 2)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 10), ('K', 2), ('FX', 3), ('K', 4), ('OY', 5), ('OX', 5), ('OY', 5)], [], [('FY', 3)]]<I />[[('OX', 10), ('K', 2), ('FX', 3), ('K', 4)], [('OY', 5), ('OX', 5), ('OY', 5)], [('FY', 3)]]<O />[[('OX', 10), ('K', 2), ('FX', 3)], [('K', 4), ('OY', 5), ('OX', 5), ('OY', 5), ('FY', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [2.0, 1250, 1, 1], 'I': [2.0, 8.0, 1.0, 1.0], 'O': [256.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [192, 98304, 294912], 'I': [240, 15360000, 46080000], 'O': [160, 320000, 320000], 'O_partial': [160, 320000, 0], 'O_final': [0, 0, 320000]}<actual_mem_utilization_individual />{'W': [0.38, 0.0, 0.0], 'I': [0.47, 0.46, 0.0], 'O': [0.31, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.47, 0.0], 'I': [0.47, 0.47, 0.0], 'O': [0.31, 0.47, 0.0]}<effective_mem_size_bit />{'W': [192, 98304, 98304], 'I': [240, 15360000, 46080000], 'O': [160, 320000, 320000], 'O_partial': [160, 320000, 0], 'O_final': [0, 0, 320000]}<total_unit_count />{'W': [1024, 512, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [512, 512, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[4608000, 36864], [36864, 36864], [36864, 0]]<I />[[46080000, 5760000], [5760000, 5760000], [5760000, 0]]<O />[[(320000, 360000), (120000, 80000)], [(80000, 120000), (40000, 0)], [(0, 40000), (0, 0)]]<O_partial />[[(320000, 360000), (120000, 80000)], [(80000, 120000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (40000, 0)], [(0, 40000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[576000, 4608], [576, 576], [144, 0]]<I />[[5760000, 720000], [90000, 90000], [22500, 0]]<O />[[(40000, 45000), (15000, 10000)], [(1250, 1875), (625, 0)], [(0, 156), (0, 0)]]<O_partial />[([40000, 45000], [15000, 10000]), ([1250, 1875], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [625, 0]), ([0, 156], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />0</mac_count></basic_info><energy><total_energy />201512880.9<mem_energy_breakdown><W />[195.2, 114.2, 191.8]<I />[2198.0, 17836.9, 29966.6]<O />[38.5, 371.6, 208.1]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />0.0<total />201461760.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7286<utilization_without_data_loading />0.9662<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7286<mac_utilize_temporal_without_data_loading />0.9662</mac_array_utilization><latency><latency_cycle_with_data_loading />123528<latency_cycle_without_data_loading />93144<ideal_computing_cycle />90000<data_loading><load_cycle_total />30384<load_cycle_individual />{'W': [192, 192, 0], 'I': [240, 30000, 0]}<load_cycle_combined />{'W': 193, 'I': 30000}</data_loading><mem_stalling><mem_stall_cycle_total />3144<mem_stall_cycle_individual />{'W': [[-89999], [-59994, -59616], [-59616, -59904]], 'I': [[-89999], [-88264, 0], [0, -45000]], 'O': [[-90000], [-87000, -88500], [-89375, -89844]]}<mem_stall_cycle_shared />{'W': [[-89999], [-59994, 3144], [0, 0]], 'I': [[-89999], [-88264, 3144], [0, 0]], 'O': [[-90000], [-87000, -88500], [-89375, -89844]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 98304, 294912], 'I': [240, 15360000, 46080000], 'O': [160, 320000, 320000], 'O_partial': [160, 320000, 0], 'O_final': [0, 0, 320000]}<data_size_each_level_total />{'W': [98304, 98304, 294912], 'I': [122880, 15360000, 46080000], 'O': [640, 320000, 320000]}<loop_cycles_each_level />{'W': [30000, 30000, 90000], 'I': [240, 30000, 90000], 'O': [60, 90000, 90000]}<top_ir_loop_size />{'W': [125, 1, 1], 'I': [24, 1, 3], 'O': [3, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [3.3, 3.3], [3.3, 3.3]], 'I': [[8.0, 1.0], [512.0, 512.0], [512.0, 512.0]], 'O': [[8.0, 2.7], [10.7, 3.6], [3.6, 3.6]]}<req_inst_mem_bw />{'W': [[8.0, 0.8], [409.6, 3.3], [3.3, 3.3]], 'I': [[8.0, 24.0], [12288.0, 512.0], [512.0, 1536.0]], 'O': [[8.0, 8.0], [32.0, 10.7], [10.7, 3.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [3.3, 3.3], [3.3, 0]], 'I': [[8.0, 1.0], [512.0, 512.0], [512.0, 0]], 'O': [[8.0, 2.7], [10.7, 3.6], [3.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [529.5, 525.9], [515.3, 3.6]], 'I': [[8.0, 1.0], [529.5, 525.9], [515.3, 3.6]], 'O': [[8.0, 2.7], [529.5, 525.9], [515.3, 3.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 90000], [30000, 30000, 3], [30000, 30000, 3]], 'I': [[1, 1, 90000], [240, 240, 375], [30000, 30000, 3]], 'O': [[1, 1, 90000], [60, 60, 1500], [90000, 90000, 1]]}<trans_time_real />{'W': [[0, 1, 90000], [[3, 30000, 3], [192, 30000, 3]], [[192, 30000, 3], [48, 30000, 3]]], 'I': [[0, 1, 90000], [[4, 240, 375], [240, 240, 375]], [[30000, 30000, 3], [7500, 30000, 3]]], 'O': [[0, 1, 90000], [[2, 60, 1500], [1, 60, 1500]], [[625, 90000, 1], [156, 90000, 1]]]}<single_stall_cycle />{'W': [[-1], [-29997, -29808], [-29808, -29952]], 'I': [[-1], [-236, 0], [0, -22500]], 'O': [[-1], [-58, -59], [-89375, -89844]]}<single_stall_count />{'W': [89999, 2, 2], 'I': [89999, 374, 2], 'O': [90000, 1500, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [384, 0], 'I': [60000, 0], 'O': [625, 0]}, 1: {'W': [384, 384], 'I': [89760, 60000], 'O': [3000, 625]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-29616, -90000], [-89375, -90000]], 1: [[3144, -29616], [-87000, -89375]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.0<mem_area />121.0<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>