================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.2
  Build 1266856 on Fri Jun 26 16:57:37 PM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [ap_opencl]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2015.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'bkhusain' on host 'bkhusain-HP-Z420-Workstation' (Linux_x86_64 version 4.4.0-64-generic) on Wed Mar 08 13:56:40 GMT 2017
            in directory '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_1'
@I [HLS-10] Opening and resetting project '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_1/ip_design/build/prj/my_project0'.
@I [HLS-10] Adding design file '../../src/foo_data.h' to the project
@I [HLS-10] Adding design file '../../src/foo_user.cpp' to the project
@I [HLS-10] Adding design file '../../src/foo.cpp' to the project
@I [HLS-10] Opening and resetting solution '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_1/ip_design/build/prj/my_project0/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to '{xc7z020clg484-1}'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file '../../src/foo.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/foo_user.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/user_mv_mult_prescaled_HW.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_block' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_out_block' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_x_in' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'output_cast_loop_y_out' does not exist in function 'foo'. 
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'mv_mult_prescaled_HW' into 'foo_user' (../../src/foo_user.cpp:20).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'interface_loop_block' (../../src/foo.cpp:41) in function 'foo' for pipelining.
@W [XFORM-505] Ignored pipeline directive for loop 'memcpy..memory_inout' because its parent loop or function is pipelined.
@I [XFORM-502] Unrolling all sub-loops inside loop 'interface_loop_x_in' (../../src/foo.cpp:69) in function 'foo' for pipelining.
@W [XFORM-505] Ignored pipeline directive for loop 'memcpy..memory_inout' because its parent loop or function is pipelined.
@I [XFORM-502] Unrolling all sub-loops inside loop 'interface_loop_y_out' (../../src/foo.cpp:97) in function 'foo' for pipelining.
@W [XFORM-505] Ignored pipeline directive for loop 'memcpy.memory_inout.' because its parent loop or function is pipelined.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2' (../../src/user_mv_mult_prescaled_HW.cpp:27) in function 'foo_user' for pipelining.
@I [XFORM-501] Unrolling loop 'memcpy..memory_inout' in function 'foo' completely.
@I [XFORM-501] Unrolling loop 'memcpy.memory_inout.' in function 'foo' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1' (../../src/user_mv_mult_prescaled_HW.cpp:30) in function 'foo_user' completely.
@I [XFORM-501] Unrolling loop 'Loop-11.1.1' (../../src/user_mv_mult_prescaled_HW.cpp:126) in function 'foo_user' completely.
@I [XFORM-101] Partitioning array 'block_in_int.mat'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'x_in_in_int.vec' (../../src/foo.cpp:31) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'y_out_out_int.vec'  in dimension 1 completely.
@I [XFORM-401] Performing if-conversion on hyperblock from (../../src/user_mv_mult_prescaled_HW.cpp:61:4) to (../../src/user_mv_mult_prescaled_HW.cpp:64:2) in function 'foo_user'... converting 4 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (../../src/user_mv_mult_prescaled_HW.cpp:65:4) to (../../src/user_mv_mult_prescaled_HW.cpp:65:4) in function 'foo_user'... converting 4 basic blocks.
@I [XFORM-541] Flattening a loop nest 'Loop-6' (../../src/user_mv_mult_prescaled_HW.cpp:59:6) in function 'foo_user'.
@I [XFORM-541] Flattening a loop nest 'Loop-7.1' (../../src/user_mv_mult_prescaled_HW.cpp:70:7) in function 'foo_user'.
@I [XFORM-541] Flattening a loop nest 'Loop-7' (../../src/user_mv_mult_prescaled_HW.cpp:69:6) in function 'foo_user'.
@I [XFORM-811] Inferring bus burst read of length 83 on port 'memory_inout' (../../src/foo.cpp:47:3).
@I [XFORM-811] Inferring bus burst read of length 8 on port 'memory_inout' (../../src/foo.cpp:49:3).
@I [XFORM-811] Inferring bus burst read of length 66 on port 'memory_inout' (../../src/foo.cpp:61:3).
@I [XFORM-811] Inferring bus burst read of length 6 on port 'memory_inout' (../../src/foo.cpp:67:3).
@I [XFORM-811] Inferring bus burst read of length 40 on port 'memory_inout' (../../src/foo.cpp:75:3).
@I [XFORM-811] Inferring bus burst read of length 8 on port 'memory_inout' (../../src/foo.cpp:77:3).
@I [XFORM-811] Inferring bus burst write of length 6 on port 'memory_inout' (../../src/foo.cpp:95:3).
@I [XFORM-811] Inferring bus burst write of length 40 on port 'memory_inout' (../../src/foo.cpp:103:3).
@I [XFORM-811] Inferring bus burst write of length 8 on port 'memory_inout' (../../src/foo.cpp:105:3).
@I [XFORM-811] Inferring bus burst write of length 120 on port 'memory_inout' (../../src/foo.cpp:99:2).
@I [HLS-111] Elapsed time: 125.595 seconds; current memory usage: 246 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'foo' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 4'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 5'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Loop 6'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
@I [SCHED-61] Pipelining loop 'Loop 7'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between 'store' operation (../../src/user_mv_mult_prescaled_HW.cpp:76->../../src/foo_user.cpp:20) of variable 'tmp_75', ../../src/user_mv_mult_prescaled_HW.cpp:76->../../src/foo_user.cpp:20 on array 'y_out_out_int_vec_0' and 'store' operation (../../src/user_mv_mult_prescaled_HW.cpp:75->../../src/foo_user.cpp:20) of variable 'tmp_74', ../../src/user_mv_mult_prescaled_HW.cpp:75->../../src/foo_user.cpp:20 on array 'y_out_out_int_vec_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 7.
@I [SCHED-61] Pipelining loop 'Loop 8'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Loop 9'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 18.7226 seconds; current memory usage: 439 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.344262 seconds; current memory usage: 441 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'interface_loop_block'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:43) and bus request on port 'memory_inout' (../../src/foo.cpp:43).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:43) and bus request on port 'memory_inout' (../../src/foo.cpp:43).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:43) and bus request on port 'memory_inout' (../../src/foo.cpp:43).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 4, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:43) and bus request on port 'memory_inout' (../../src/foo.cpp:43).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 10, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:43) and bus request on port 'memory_inout' (../../src/foo.cpp:43).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 22, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:43) and bus request on port 'memory_inout' (../../src/foo.cpp:43).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 46, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:43) and bus request on port 'memory_inout' (../../src/foo.cpp:43).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 94, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:43) and bus request on port 'memory_inout' (../../src/foo.cpp:43).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 190, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:43) and bus request on port 'memory_inout' (../../src/foo.cpp:43).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 238, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:43) and bus request on port 'memory_inout' (../../src/foo.cpp:43).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 244, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:43) and bus request on port 'memory_inout' (../../src/foo.cpp:43).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 247, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:43) and bus request on port 'memory_inout' (../../src/foo.cpp:43).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 248, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:43) and bus request on port 'memory_inout' (../../src/foo.cpp:43).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 249, Depth: 257.
@I [SCHED-61] Pipelining loop 'memcpy..memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy..memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::out_block_in_int.memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.x_in_in_int.vec0.gep.memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'interface_loop_x_in'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:71) and bus request on port 'memory_inout' (../../src/foo.cpp:71).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:71) and bus request on port 'memory_inout' (../../src/foo.cpp:71).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:71) and bus request on port 'memory_inout' (../../src/foo.cpp:71).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 4, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:71) and bus request on port 'memory_inout' (../../src/foo.cpp:71).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 10, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:71) and bus request on port 'memory_inout' (../../src/foo.cpp:71).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 22, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:71) and bus request on port 'memory_inout' (../../src/foo.cpp:71).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 46, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:71) and bus request on port 'memory_inout' (../../src/foo.cpp:71).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 94, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:71) and bus request on port 'memory_inout' (../../src/foo.cpp:71).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 118, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:71) and bus request on port 'memory_inout' (../../src/foo.cpp:71).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 119, distance = 1)
   between bus request on port 'memory_inout' (../../src/foo.cpp:71) and bus request on port 'memory_inout' (../../src/foo.cpp:71).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 120, Depth: 128.
@I [SCHED-61] Pipelining loop 'memcpy..memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy..memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.memory_inout.y_out_out_int.vec0.gep'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'interface_loop_y_out'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)
   between bus write on port 'memory_inout' (../../src/foo.cpp:99) and bus write on port 'memory_inout' (../../src/foo.cpp:99).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 2, distance = 1)
   between bus write on port 'memory_inout' (../../src/foo.cpp:99) and bus write on port 'memory_inout' (../../src/foo.cpp:99).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 3, distance = 1)
   between bus write on port 'memory_inout' (../../src/foo.cpp:99) and bus write on port 'memory_inout' (../../src/foo.cpp:99).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 4, distance = 1)
   between bus write on port 'memory_inout' (../../src/foo.cpp:99) and bus write on port 'memory_inout' (../../src/foo.cpp:99).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 10, distance = 1)
   between bus write on port 'memory_inout' (../../src/foo.cpp:99) and bus write on port 'memory_inout' (../../src/foo.cpp:99).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 22, distance = 1)
   between bus write on port 'memory_inout' (../../src/foo.cpp:99) and bus write on port 'memory_inout' (../../src/foo.cpp:99).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 46, distance = 1)
   between bus write on port 'memory_inout' (../../src/foo.cpp:99) and bus write on port 'memory_inout' (../../src/foo.cpp:99).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 94, distance = 1)
   between bus write on port 'memory_inout' (../../src/foo.cpp:99) and bus write on port 'memory_inout' (../../src/foo.cpp:99).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 118, distance = 1)
   between bus write on port 'memory_inout' (../../src/foo.cpp:99) and bus write on port 'memory_inout' (../../src/foo.cpp:99).
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 119, distance = 1)
   between bus write on port 'memory_inout' (../../src/foo.cpp:99) and bus write on port 'memory_inout' (../../src/foo.cpp:99).
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 120, Depth: 126.
@I [SCHED-61] Pipelining loop 'memcpy.memory_inout.'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.memory_inout.'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
