create_pblock {pblock_gn_htr_1[0].htr_1}
add_cells_to_pblock [get_pblocks {pblock_gn_htr_1[0].htr_1}] [get_cells -quiet [list {TCDS_1/gen_heater_1[0].heater_1}]]
resize_pblock [get_pblocks {pblock_gn_htr_1[0].htr_1}] -add {SLICE_X22Y89:SLICE_X104Y180}
resize_pblock [get_pblocks {pblock_gn_htr_1[0].htr_1}] -add {DSP48E2_X2Y36:DSP48E2_X7Y71}
resize_pblock [get_pblocks {pblock_gn_htr_1[0].htr_1}] -add {RAMB18_X2Y36:RAMB18_X7Y71}
resize_pblock [get_pblocks {pblock_gn_htr_1[0].htr_1}] -add {RAMB36_X2Y18:RAMB36_X7Y35}
create_pblock {pblock_gn_htr_1[1].htr_1}
add_cells_to_pblock [get_pblocks {pblock_gn_htr_1[1].htr_1}] [get_cells -quiet [list {TCDS_1/gen_heater_1[1].heater_1}]]
resize_pblock [get_pblocks {pblock_gn_htr_1[1].htr_1}] -add {SLICE_X23Y0:SLICE_X104Y87}
resize_pblock [get_pblocks {pblock_gn_htr_1[1].htr_1}] -add {DSP48E2_X2Y0:DSP48E2_X7Y33}
resize_pblock [get_pblocks {pblock_gn_htr_1[1].htr_1}] -add {RAMB18_X2Y0:RAMB18_X7Y33}
resize_pblock [get_pblocks {pblock_gn_htr_1[1].htr_1}] -add {RAMB36_X2Y0:RAMB36_X7Y16}
create_pblock {pblock_gn_htr_1[2].htr_1}
add_cells_to_pblock [get_pblocks {pblock_gn_htr_1[2].htr_1}] [get_cells -quiet [list {TCDS_1/gen_heater_1[2].heater_1}]]
resize_pblock [get_pblocks {pblock_gn_htr_1[2].htr_1}] -add {SLICE_X0Y574:SLICE_X104Y651}
resize_pblock [get_pblocks {pblock_gn_htr_1[2].htr_1}] -add {DSP48E2_X0Y230:DSP48E2_X7Y259}
resize_pblock [get_pblocks {pblock_gn_htr_1[2].htr_1}] -add {RAMB18_X0Y230:RAMB18_X7Y259}
resize_pblock [get_pblocks {pblock_gn_htr_1[2].htr_1}] -add {RAMB36_X0Y115:RAMB36_X7Y129}
resize_pblock [get_pblocks {pblock_gn_htr_1[2].htr_1}] -add {URAM288_X0Y108:URAM288_X0Y123}
create_pblock {pblock_gn_htr_1[3].htr_1}
add_cells_to_pblock [get_pblocks {pblock_gn_htr_1[3].htr_1}] [get_cells -quiet [list {TCDS_1/gen_heater_1[3].heater_1}]]
resize_pblock [get_pblocks {pblock_gn_htr_1[3].htr_1}] -add {SLICE_X0Y502:SLICE_X104Y574}
resize_pblock [get_pblocks {pblock_gn_htr_1[3].htr_1}] -add {DSP48E2_X0Y202:DSP48E2_X7Y229}
resize_pblock [get_pblocks {pblock_gn_htr_1[3].htr_1}] -add {RAMB18_X0Y202:RAMB18_X7Y229}
resize_pblock [get_pblocks {pblock_gn_htr_1[3].htr_1}] -add {RAMB36_X0Y101:RAMB36_X7Y114}
resize_pblock [get_pblocks {pblock_gn_htr_1[3].htr_1}] -add {URAM288_X0Y88:URAM288_X0Y103}
create_pblock {pblock_gn_htr_1[4].htr_1}
add_cells_to_pblock [get_pblocks {pblock_gn_htr_1[4].htr_1}] [get_cells -quiet [list {TCDS_1/gen_heater_1[4].heater_1}]]
resize_pblock [get_pblocks {pblock_gn_htr_1[4].htr_1}] -add {SLICE_X0Y417:SLICE_X104Y500}
resize_pblock [get_pblocks {pblock_gn_htr_1[4].htr_1}] -add {DSP48E2_X0Y168:DSP48E2_X7Y199}
resize_pblock [get_pblocks {pblock_gn_htr_1[4].htr_1}] -add {RAMB18_X0Y168:RAMB18_X7Y199}
resize_pblock [get_pblocks {pblock_gn_htr_1[4].htr_1}] -add {RAMB36_X0Y84:RAMB36_X7Y99}
resize_pblock [get_pblocks {pblock_gn_htr_1[4].htr_1}] -add {URAM288_X0Y64:URAM288_X0Y83}
create_pblock {pblock_gn_htr_1[5].htr_1}
add_cells_to_pblock [get_pblocks {pblock_gn_htr_1[5].htr_1}] [get_cells -quiet [list {TCDS_1/gen_heater_1[5].heater_1}]]
resize_pblock [get_pblocks {pblock_gn_htr_1[5].htr_1}] -add {SLICE_X0Y335:SLICE_X104Y416}
resize_pblock [get_pblocks {pblock_gn_htr_1[5].htr_1}] -add {DSP48E2_X0Y134:DSP48E2_X7Y165}
resize_pblock [get_pblocks {pblock_gn_htr_1[5].htr_1}] -add {RAMB18_X0Y134:RAMB18_X7Y165}
resize_pblock [get_pblocks {pblock_gn_htr_1[5].htr_1}] -add {RAMB36_X0Y67:RAMB36_X7Y82}
resize_pblock [get_pblocks {pblock_gn_htr_1[5].htr_1}] -add {URAM288_X0Y44:URAM288_X0Y59}
create_pblock {pblock_gn_htr_1[6].htr_1}
add_cells_to_pblock [get_pblocks {pblock_gn_htr_1[6].htr_1}] [get_cells -quiet [list {TCDS_1/gen_heater_1[6].heater_1}]]
resize_pblock [get_pblocks {pblock_gn_htr_1[6].htr_1}] -add {SLICE_X0Y265:SLICE_X104Y336}
resize_pblock [get_pblocks {pblock_gn_htr_1[6].htr_1}] -add {DSP48E2_X0Y106:DSP48E2_X7Y133}
resize_pblock [get_pblocks {pblock_gn_htr_1[6].htr_1}] -add {RAMB18_X0Y106:RAMB18_X7Y133}
resize_pblock [get_pblocks {pblock_gn_htr_1[6].htr_1}] -add {RAMB36_X0Y53:RAMB36_X7Y66}
resize_pblock [get_pblocks {pblock_gn_htr_1[6].htr_1}] -add {URAM288_X0Y24:URAM288_X0Y39}
create_pblock {pblock_gn_htr_1[7].htr_1}
add_cells_to_pblock [get_pblocks {pblock_gn_htr_1[7].htr_1}] [get_cells -quiet [list {TCDS_1/gen_heater_1[7].heater_1}]]
resize_pblock [get_pblocks {pblock_gn_htr_1[7].htr_1}] -add {SLICE_X0Y180:SLICE_X104Y265}
resize_pblock [get_pblocks {pblock_gn_htr_1[7].htr_1}] -add {DSP48E2_X0Y72:DSP48E2_X7Y105}
resize_pblock [get_pblocks {pblock_gn_htr_1[7].htr_1}] -add {RAMB18_X0Y72:RAMB18_X7Y105}
resize_pblock [get_pblocks {pblock_gn_htr_1[7].htr_1}] -add {RAMB36_X0Y36:RAMB36_X7Y52}
resize_pblock [get_pblocks {pblock_gn_htr_1[7].htr_1}] -add {URAM288_X0Y0:URAM288_X0Y19}



set_property C_CLK_INPUT_FREQ_HZ 50000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets AXI_CLK]
