\hypertarget{struct_s_p_d_i_f_r_x___type_def}{}\doxysection{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_p_d_i_f_r_x___type_def}\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}


S\+P\+D\+I\+F-\/\+RX Interface.  




{\ttfamily \#include $<$stm32f779xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_af97c3ae3a1ced6864b75ee530d96e2d7}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a215b72b46132acd63634cd950c1f81c4}{I\+MR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_ad3ff338b3b53a2d26d0154b0037e2a20}{SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a380aef459d7c44683aae4cd6e9710a7d}{I\+F\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_aaffe413c3f6f3153b8b0b953df96e924}{DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a8d811e4f5a16f36d6cb45d1369eec51b}{C\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a76f50bd37d940fd507da3fec5326c96a}{D\+IR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
S\+P\+D\+I\+F-\/\+RX Interface. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_af97c3ae3a1ced6864b75ee530d96e2d7}\label{struct_s_p_d_i_f_r_x___type_def_af97c3ae3a1ced6864b75ee530d96e2d7}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!CR@{CR}}
\index{CR@{CR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def\+::\+CR}

Control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a8d811e4f5a16f36d6cb45d1369eec51b}\label{struct_s_p_d_i_f_r_x___type_def_a8d811e4f5a16f36d6cb45d1369eec51b}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def\+::\+C\+SR}

Channel Status register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a76f50bd37d940fd507da3fec5326c96a}\label{struct_s_p_d_i_f_r_x___type_def_a76f50bd37d940fd507da3fec5326c96a}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!DIR@{DIR}}
\index{DIR@{DIR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIR}{DIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def\+::\+D\+IR}

Debug Information register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_aaffe413c3f6f3153b8b0b953df96e924}\label{struct_s_p_d_i_f_r_x___type_def_aaffe413c3f6f3153b8b0b953df96e924}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!DR@{DR}}
\index{DR@{DR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def\+::\+DR}

Data input register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a380aef459d7c44683aae4cd6e9710a7d}\label{struct_s_p_d_i_f_r_x___type_def_a380aef459d7c44683aae4cd6e9710a7d}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!IFCR@{IFCR}}
\index{IFCR@{IFCR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFCR}{IFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def\+::\+I\+F\+CR}

Interrupt Flag Clear register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a215b72b46132acd63634cd950c1f81c4}\label{struct_s_p_d_i_f_r_x___type_def_a215b72b46132acd63634cd950c1f81c4}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!IMR@{IMR}}
\index{IMR@{IMR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR}{IMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def\+::\+I\+MR}

Interrupt mask register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_ad3ff338b3b53a2d26d0154b0037e2a20}\label{struct_s_p_d_i_f_r_x___type_def_ad3ff338b3b53a2d26d0154b0037e2a20}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!SR@{SR}}
\index{SR@{SR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def\+::\+SR}

Status register, Address offset\+: 0x08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+H\+E\+R\+M\+E\+S\+S\+\_\+\+S\+P\+Software/\+Micro\+Controller/\+Cube/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f779xx_8h}{stm32f779xx.\+h}}\end{DoxyCompactItemize}
