{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541611498926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541611498927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  7 12:24:58 2018 " "Processing started: Wed Nov  7 12:24:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541611498927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541611498927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541611498928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1541611499479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/media/TONI/Lab5/sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541611500093 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/media/TONI/Lab5/sseg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541611500093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541611500093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-machine " "Found design unit 1: fsm-machine" {  } { { "fsm.vhd" "" { Text "/media/TONI/Lab5/fsm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541611500194 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "/media/TONI/Lab5/fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541611500194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541611500194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541611500339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541611500339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541611500467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst6 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst6\"" {  } { { "Lab5.bdf" "inst6" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 216 760 936 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541611500470 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg sseg.vhd(40) " "VHDL Process Statement warning at sseg.vhd(40): signal \"neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sseg.vhd" "" { Text "/media/TONI/Lab5/sseg.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1541611500471 "|Lab5|sseg:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst\"" {  } { { "Lab5.bdf" "inst" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 248 296 496 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541611500472 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 240 936 1112 256 "leds\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negOut\[1\] VCC " "Pin \"negOut\[1\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negOut\[2\] VCC " "Pin \"negOut\[2\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negOut\[3\] VCC " "Pin \"negOut\[3\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negOut\[4\] VCC " "Pin \"negOut\[4\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negOut\[5\] VCC " "Pin \"negOut\[5\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negOut\[6\] VCC " "Pin \"negOut\[6\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negOut\[7\] VCC " "Pin \"negOut\[7\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negStates\[1\] VCC " "Pin \"negStates\[1\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negStates[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negStates\[2\] VCC " "Pin \"negStates\[2\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negStates[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negStates\[3\] VCC " "Pin \"negStates\[3\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negStates[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negStates\[4\] VCC " "Pin \"negStates\[4\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negStates[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negStates\[5\] VCC " "Pin \"negStates\[5\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negStates[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negStates\[6\] VCC " "Pin \"negStates\[6\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negStates[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "negStates\[7\] VCC " "Pin \"negStates\[7\]\" is stuck at VCC" {  } { { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1541611500794 "|Lab5|negStates[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1541611500794 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541611500945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541611500945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541611501011 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541611501011 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541611501011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541611501011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541611501027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  7 12:25:01 2018 " "Processing ended: Wed Nov  7 12:25:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541611501027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541611501027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541611501027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541611501027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541611503289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541611503290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  7 12:25:02 2018 " "Processing started: Wed Nov  7 12:25:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541611503290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541611503290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541611503291 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541611503412 ""}
{ "Info" "0" "" "Project  = Lab5" {  } {  } 0 0 "Project  = Lab5" 0 0 "Fitter" 0 0 1541611503414 ""}
{ "Info" "0" "" "Revision = Lab5" {  } {  } 0 0 "Revision = Lab5" 0 0 "Fitter" 0 0 1541611503414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1541611503774 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab5 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541611503825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541611503848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541611503848 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541611504040 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541611504645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541611504645 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541611504645 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541611504651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541611504651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541611504651 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541611504651 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 31 " "No exact pin location assignment(s) for 14 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negOut\[1\] " "Pin negOut\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negOut[1] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negOut\[2\] " "Pin negOut\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negOut[2] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negOut\[3\] " "Pin negOut\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negOut[3] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negOut\[4\] " "Pin negOut\[4\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negOut[4] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negOut\[5\] " "Pin negOut\[5\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negOut[5] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negOut\[6\] " "Pin negOut\[6\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negOut[6] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negOut\[7\] " "Pin negOut\[7\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negOut[7] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 256 936 1112 272 "negOut" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negStates\[1\] " "Pin negStates\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negStates[1] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negStates[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negStates\[2\] " "Pin negStates\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negStates[2] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negStates[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negStates\[3\] " "Pin negStates\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negStates[3] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negStates[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negStates\[4\] " "Pin negStates\[4\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negStates[4] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negStates[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negStates\[5\] " "Pin negStates\[5\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negStates[5] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negStates[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negStates\[6\] " "Pin negStates\[6\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negStates[6] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negStates[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "negStates\[7\] " "Pin negStates\[7\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { negStates[7] } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 392 936 1112 408 "negStates" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { negStates[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541611504708 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1541611504708 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab5.sdc " "Synopsys Design Constraints File file not found: 'Lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1541611504812 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1541611504812 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1541611504815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node clk (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541611504825 ""}  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clk } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Lab5.bdf" "" { Schematic "/media/TONI/Lab5/Lab5.bdf" { { 272 128 296 288 "clk" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/TONI/Lab5/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541611504825 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541611504877 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541611504877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541611504878 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541611504879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541611504880 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1541611504880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1541611504880 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541611504880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541611504880 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1541611504881 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541611504881 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 0 14 0 " "Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 0 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1541611504883 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1541611504883 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1541611504883 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541611504885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541611504885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541611504885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541611504885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541611504885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 8 51 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541611504885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541611504885 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 49 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541611504885 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1541611504885 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1541611504885 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541611504895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541611505681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541611505887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541611505897 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541611506537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541611506538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541611506591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "/media/TONI/Lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1541611507294 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541611507294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541611507538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1541611507540 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541611507540 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1541611507549 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541611507553 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[1\] 0 " "Pin \"leds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[2\] 0 " "Pin \"leds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[3\] 0 " "Pin \"leds\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[4\] 0 " "Pin \"leds\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[5\] 0 " "Pin \"leds\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[6\] 0 " "Pin \"leds\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[7\] 0 " "Pin \"leds\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negOut\[1\] 0 " "Pin \"negOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negOut\[2\] 0 " "Pin \"negOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negOut\[3\] 0 " "Pin \"negOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negOut\[4\] 0 " "Pin \"negOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negOut\[5\] 0 " "Pin \"negOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negOut\[6\] 0 " "Pin \"negOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negOut\[7\] 0 " "Pin \"negOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negStates\[1\] 0 " "Pin \"negStates\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negStates\[2\] 0 " "Pin \"negStates\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negStates\[3\] 0 " "Pin \"negStates\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negStates\[4\] 0 " "Pin \"negStates\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negStates\[5\] 0 " "Pin \"negStates\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negStates\[6\] 0 " "Pin \"negStates\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "negStates\[7\] 0 " "Pin \"negStates\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "states\[1\] 0 " "Pin \"states\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "states\[2\] 0 " "Pin \"states\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "states\[3\] 0 " "Pin \"states\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "states\[4\] 0 " "Pin \"states\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "states\[5\] 0 " "Pin \"states\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "states\[6\] 0 " "Pin \"states\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "states\[7\] 0 " "Pin \"states\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541611507556 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1541611507556 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541611507667 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541611507679 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541611507790 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541611508220 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1541611508254 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/TONI/Lab5/output_files/Lab5.fit.smsg " "Generated suppressed messages file /media/TONI/Lab5/output_files/Lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541611508545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541611509446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  7 12:25:09 2018 " "Processing ended: Wed Nov  7 12:25:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541611509446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541611509446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541611509446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541611509446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1541611511603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541611511604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  7 12:25:11 2018 " "Processing started: Wed Nov  7 12:25:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541611511604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1541611511604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1541611511604 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1541611513082 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1541611513260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541611514533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  7 12:25:14 2018 " "Processing ended: Wed Nov  7 12:25:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541611514533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541611514533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541611514533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1541611514533 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1541611514639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1541611516088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  7 12:25:15 2018 " "Processing started: Wed Nov  7 12:25:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541611516089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541611516089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab5 -c Lab5 " "Command: quartus_sta Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541611516089 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1541611516427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1541611516715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1541611516740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1541611516740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab5.sdc " "Synopsys Design Constraints File file not found: 'Lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1541611516820 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1541611516820 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516821 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516821 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1541611516823 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1541611516831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.097 " "Worst-case setup slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097         0.000 clk  " "    0.097         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541611516846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.525 " "Worst-case hold slack is 0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525         0.000 clk  " "    0.525         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541611516855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1541611516857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1541611516867 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1541611516868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -10.380 clk  " "   -1.380       -10.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541611516869 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1541611516900 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1541611516901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.547 " "Worst-case setup slack is 0.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547         0.000 clk  " "    0.547         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541611516912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245         0.000 clk  " "    0.245         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541611516919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1541611516921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1541611516931 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1541611516931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -10.380 clk  " "   -1.380       -10.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1541611516932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1541611516932 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1541611516960 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1541611516983 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1541611516983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541611517043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  7 12:25:17 2018 " "Processing ended: Wed Nov  7 12:25:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541611517043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541611517043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541611517043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541611517043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541611519468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541611519469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  7 12:25:19 2018 " "Processing started: Wed Nov  7 12:25:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541611519469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541611519469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541611519470 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Lab5.vho\", \"Lab5_fast.vho Lab5_vhd.sdo Lab5_vhd_fast.sdo /media/TONI/Lab5/simulation/modelsim/ simulation " "Generated files \"Lab5.vho\", \"Lab5_fast.vho\", \"Lab5_vhd.sdo\" and \"Lab5_vhd_fast.sdo\" in directory \"/media/TONI/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1541611519953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541611519995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  7 12:25:19 2018 " "Processing ended: Wed Nov  7 12:25:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541611519995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541611519995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541611519995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541611519995 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541611520089 ""}
