Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Dec 31 14:40:16 2025
| Host         : DESKTOP-783OFR0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  61          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (61)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (163)
5. checking no_input_delay (67)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (61)
-------------------------
 There are 61 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (163)
--------------------------------------------------
 There are 163 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  227          inf        0.000                      0                  227           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           227 Endpoints
Min Delay           227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WDATA[25]
                            (input port)
  Destination:            BRESP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.687ns  (logic 3.550ns (36.646%)  route 6.137ns (63.354%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  WDATA[25] (IN)
                         net (fo=0)                   0.000     0.000    WDATA[25]
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 r  WDATA_IBUF[25]_inst/O
                         net (fo=3, routed)           2.122     2.971    WDATA_IBUF[25]
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.053     3.024 f  BRESP_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.992     4.016    BRESP_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.053     4.069 f  BRESP_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.523     5.592    BRESP_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.053     5.645 r  BRESP_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          1.500     7.145    BRESP_OBUF[1]
    A25                  OBUF (Prop_obuf_I_O)         2.542     9.687 r  BRESP_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.687    BRESP[1]
    A25                                                               r  BRESP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WDATA[25]
                            (input port)
  Destination:            BRESP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.520ns  (logic 3.525ns (37.028%)  route 5.995ns (62.972%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  WDATA[25] (IN)
                         net (fo=0)                   0.000     0.000    WDATA[25]
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 r  WDATA_IBUF[25]_inst/O
                         net (fo=3, routed)           2.122     2.971    WDATA_IBUF[25]
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.053     3.024 f  BRESP_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.992     4.016    BRESP_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.053     4.069 f  BRESP_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.525     5.594    BRESP_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.053     5.647 r  BRESP_OBUF[0]_inst_i_1/O
                         net (fo=12, routed)          1.356     7.003    BRESP_OBUF[0]
    B22                  OBUF (Prop_obuf_I_O)         2.517     9.520 r  BRESP_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.520    BRESP[0]
    B22                                                               r  BRESP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WDATA[25]
                            (input port)
  Destination:            ival_fifo_ctr_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 1.061ns (12.431%)  route 7.475ns (87.569%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  WDATA[25] (IN)
                         net (fo=0)                   0.000     0.000    WDATA[25]
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 f  WDATA_IBUF[25]_inst/O
                         net (fo=3, routed)           2.122     2.971    WDATA_IBUF[25]
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.053     3.024 r  BRESP_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.992     4.016    BRESP_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.053     4.069 r  BRESP_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.523     5.592    BRESP_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.053     5.645 f  BRESP_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          1.297     6.942    BRESP_OBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.053     6.995 r  ival_fifo_ctr[9]_i_1/O
                         net (fo=10, routed)          1.541     8.536    ival_fifo_ctr0
    SLICE_X0Y134         FDRE                                         r  ival_fifo_ctr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WDATA[25]
                            (input port)
  Destination:            ival_fifo_ctr_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 1.061ns (12.431%)  route 7.475ns (87.569%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  WDATA[25] (IN)
                         net (fo=0)                   0.000     0.000    WDATA[25]
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 f  WDATA_IBUF[25]_inst/O
                         net (fo=3, routed)           2.122     2.971    WDATA_IBUF[25]
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.053     3.024 r  BRESP_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.992     4.016    BRESP_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.053     4.069 r  BRESP_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.523     5.592    BRESP_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.053     5.645 f  BRESP_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          1.297     6.942    BRESP_OBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.053     6.995 r  ival_fifo_ctr[9]_i_1/O
                         net (fo=10, routed)          1.541     8.536    ival_fifo_ctr0
    SLICE_X0Y134         FDRE                                         r  ival_fifo_ctr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WDATA[25]
                            (input port)
  Destination:            ival_fifo_ctr_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 1.061ns (12.431%)  route 7.475ns (87.569%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  WDATA[25] (IN)
                         net (fo=0)                   0.000     0.000    WDATA[25]
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 f  WDATA_IBUF[25]_inst/O
                         net (fo=3, routed)           2.122     2.971    WDATA_IBUF[25]
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.053     3.024 r  BRESP_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.992     4.016    BRESP_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.053     4.069 r  BRESP_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.523     5.592    BRESP_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.053     5.645 f  BRESP_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          1.297     6.942    BRESP_OBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.053     6.995 r  ival_fifo_ctr[9]_i_1/O
                         net (fo=10, routed)          1.541     8.536    ival_fifo_ctr0
    SLICE_X0Y134         FDRE                                         r  ival_fifo_ctr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WDATA[25]
                            (input port)
  Destination:            ival_fifo_ctr_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 1.061ns (12.431%)  route 7.475ns (87.569%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  WDATA[25] (IN)
                         net (fo=0)                   0.000     0.000    WDATA[25]
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 f  WDATA_IBUF[25]_inst/O
                         net (fo=3, routed)           2.122     2.971    WDATA_IBUF[25]
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.053     3.024 r  BRESP_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.992     4.016    BRESP_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.053     4.069 r  BRESP_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.523     5.592    BRESP_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.053     5.645 f  BRESP_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          1.297     6.942    BRESP_OBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.053     6.995 r  ival_fifo_ctr[9]_i_1/O
                         net (fo=10, routed)          1.541     8.536    ival_fifo_ctr0
    SLICE_X0Y134         FDRE                                         r  ival_fifo_ctr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ival_fifo_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ival_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.392ns  (logic 2.953ns (35.193%)  route 5.439ns (64.807%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE                         0.000     0.000 r  ival_fifo_ctr_reg[7]/C
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.246     0.246 f  ival_fifo_ctr_reg[7]/Q
                         net (fo=5, routed)           0.695     0.941    ival_fifo_ctr_OBUF[7]
    SLICE_X0Y134         LUT5 (Prop_lut5_I2_O)        0.158     1.099 r  ival_full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.563     1.663    ival_full_OBUF_inst_i_2_n_0
    SLICE_X0Y133         LUT6 (Prop_lut6_I5_O)        0.053     1.716 r  ival_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.180     5.896    ival_full_OBUF
    M26                  OBUF (Prop_obuf_I_O)         2.496     8.392 r  ival_full_OBUF_inst/O
                         net (fo=0)                   0.000     8.392    ival_full
    M26                                                               r  ival_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WDATA[25]
                            (input port)
  Destination:            ival_fifo_ctr_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.392ns  (logic 1.061ns (12.644%)  route 7.331ns (87.356%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  WDATA[25] (IN)
                         net (fo=0)                   0.000     0.000    WDATA[25]
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 f  WDATA_IBUF[25]_inst/O
                         net (fo=3, routed)           2.122     2.971    WDATA_IBUF[25]
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.053     3.024 r  BRESP_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.992     4.016    BRESP_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.053     4.069 r  BRESP_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.523     5.592    BRESP_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.053     5.645 f  BRESP_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          1.297     6.942    BRESP_OBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.053     6.995 r  ival_fifo_ctr[9]_i_1/O
                         net (fo=10, routed)          1.397     8.392    ival_fifo_ctr0
    SLICE_X1Y134         FDRE                                         r  ival_fifo_ctr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WDATA[25]
                            (input port)
  Destination:            ival_fifo_ctr_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.392ns  (logic 1.061ns (12.644%)  route 7.331ns (87.356%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  WDATA[25] (IN)
                         net (fo=0)                   0.000     0.000    WDATA[25]
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 f  WDATA_IBUF[25]_inst/O
                         net (fo=3, routed)           2.122     2.971    WDATA_IBUF[25]
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.053     3.024 r  BRESP_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.992     4.016    BRESP_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.053     4.069 r  BRESP_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.523     5.592    BRESP_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.053     5.645 f  BRESP_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          1.297     6.942    BRESP_OBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.053     6.995 r  ival_fifo_ctr[9]_i_1/O
                         net (fo=10, routed)          1.397     8.392    ival_fifo_ctr0
    SLICE_X1Y134         FDRE                                         r  ival_fifo_ctr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WDATA[25]
                            (input port)
  Destination:            ival_fifo_ctr_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.392ns  (logic 1.061ns (12.644%)  route 7.331ns (87.356%))
  Logic Levels:           5  (IBUF=1 LUT4=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  WDATA[25] (IN)
                         net (fo=0)                   0.000     0.000    WDATA[25]
    N22                  IBUF (Prop_ibuf_I_O)         0.849     0.849 f  WDATA_IBUF[25]_inst/O
                         net (fo=3, routed)           2.122     2.971    WDATA_IBUF[25]
    SLICE_X0Y57          LUT4 (Prop_lut4_I0_O)        0.053     3.024 r  BRESP_OBUF[1]_inst_i_13/O
                         net (fo=1, routed)           0.992     4.016    BRESP_OBUF[1]_inst_i_13_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.053     4.069 r  BRESP_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.523     5.592    BRESP_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.053     5.645 f  BRESP_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          1.297     6.942    BRESP_OBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I0_O)        0.053     6.995 r  ival_fifo_ctr[9]_i_1/O
                         net (fo=10, routed)          1.397     8.392    ival_fifo_ctr0
    SLICE_X1Y134         FDRE                                         r  ival_fifo_ctr_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ival_fifo_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ival_fifo_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.295%)  route 0.148ns (53.705%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE                         0.000     0.000 r  ival_fifo_ctr_reg[1]/C
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ival_fifo_ctr_reg[1]/Q
                         net (fo=9, routed)           0.148     0.248    ival_fifo_ctr_OBUF[1]
    SLICE_X1Y134         LUT6 (Prop_lut6_I1_O)        0.028     0.276 r  ival_fifo_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.276    p_0_in__0[5]
    SLICE_X1Y134         FDRE                                         r  ival_fifo_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_fifo_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            val_fifo_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.128ns (45.750%)  route 0.152ns (54.250%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  val_fifo_ctr_reg[5]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  val_fifo_ctr_reg[5]/Q
                         net (fo=4, routed)           0.152     0.252    val_fifo_ctr_OBUF[5]
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.028     0.280 r  val_fifo_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.280    val_fifo_ctr[5]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  val_fifo_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_fifo_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            val_fifo_ctr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.128ns (44.546%)  route 0.159ns (55.454%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  val_fifo_ctr_reg[6]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  val_fifo_ctr_reg[6]/Q
                         net (fo=5, routed)           0.159     0.259    val_fifo_ctr_OBUF[6]
    SLICE_X0Y92          LUT6 (Prop_lut6_I0_O)        0.028     0.287 r  val_fifo_ctr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.287    val_fifo_ctr[7]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  val_fifo_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ival_fifo_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ival_fifo_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.128ns (44.238%)  route 0.161ns (55.762%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE                         0.000     0.000 r  ival_fifo_ctr_reg[3]/C
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ival_fifo_ctr_reg[3]/Q
                         net (fo=7, routed)           0.161     0.261    ival_fifo_ctr_OBUF[3]
    SLICE_X1Y133         LUT4 (Prop_lut4_I3_O)        0.028     0.289 r  ival_fifo_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.289    p_0_in__0[3]
    SLICE_X1Y133         FDRE                                         r  ival_fifo_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_fifo_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            val_fifo_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.128ns (44.129%)  route 0.162ns (55.871%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  val_fifo_ctr_reg[4]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  val_fifo_ctr_reg[4]/Q
                         net (fo=6, routed)           0.162     0.262    val_fifo_ctr_OBUF[4]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.028     0.290 r  val_fifo_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.290    val_fifo_ctr[4]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  val_fifo_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_fifo_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            val_fifo_ctr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.128ns (44.129%)  route 0.162ns (55.871%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  val_fifo_ctr_reg[8]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  val_fifo_ctr_reg[8]/Q
                         net (fo=4, routed)           0.162     0.262    val_fifo_ctr_OBUF[8]
    SLICE_X1Y92          LUT5 (Prop_lut5_I4_O)        0.028     0.290 r  val_fifo_ctr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.290    val_fifo_ctr[8]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  val_fifo_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ival_fifo_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ival_fifo_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.129ns (44.430%)  route 0.161ns (55.570%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDRE                         0.000     0.000 r  ival_fifo_ctr_reg[3]/C
    SLICE_X1Y133         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ival_fifo_ctr_reg[3]/Q
                         net (fo=7, routed)           0.161     0.261    ival_fifo_ctr_OBUF[3]
    SLICE_X1Y133         LUT5 (Prop_lut5_I3_O)        0.029     0.290 r  ival_fifo_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.290    p_0_in__0[4]
    SLICE_X1Y133         FDRE                                         r  ival_fifo_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 val_fifo_ctr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            val_fifo_ctr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.128ns (43.826%)  route 0.164ns (56.174%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  val_fifo_ctr_reg[8]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  val_fifo_ctr_reg[8]/Q
                         net (fo=4, routed)           0.164     0.264    val_fifo_ctr_OBUF[8]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.028     0.292 r  val_fifo_ctr[9]_i_1/O
                         net (fo=1, routed)           0.000     0.292    val_fifo_ctr[9]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  val_fifo_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ival_fifo_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ival_fifo_ctr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.128ns (43.508%)  route 0.166ns (56.492%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE                         0.000     0.000 r  ival_fifo_ctr_reg[6]/C
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ival_fifo_ctr_reg[6]/Q
                         net (fo=6, routed)           0.166     0.266    ival_fifo_ctr_OBUF[6]
    SLICE_X0Y134         LUT4 (Prop_lut4_I0_O)        0.028     0.294 r  ival_fifo_ctr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.294    p_0_in__0[8]
    SLICE_X0Y134         FDRE                                         r  ival_fifo_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ival_fifo_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ival_fifo_ctr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.130ns (43.890%)  route 0.166ns (56.110%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE                         0.000     0.000 r  ival_fifo_ctr_reg[6]/C
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  ival_fifo_ctr_reg[6]/Q
                         net (fo=6, routed)           0.166     0.266    ival_fifo_ctr_OBUF[6]
    SLICE_X0Y134         LUT5 (Prop_lut5_I2_O)        0.030     0.296 r  ival_fifo_ctr[9]_i_2/O
                         net (fo=1, routed)           0.000     0.296    p_0_in__0[9]
    SLICE_X0Y134         FDRE                                         r  ival_fifo_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------





