dict set slaves Axi_lite {ports {base_addr_0 {type i_ap_none width 32} base_addr_1 {type i_ap_none width 32} base_addr_2 {type i_ap_none width 32} base_addr_3 {type i_ap_none width 32} width_img {type i_ap_none width 32} total_size {type i_ap_none width 32} processed_elem {type o_ap_vld width 32}} mems {} has_ctrl 0}
set datawidth 32
set addrwidth 64
set intr_clr_mode TOW
