<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li><li class="navelem"><a class="el" href="dir_cf44463199b27892dde3423ece3eca95.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVDisassembler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVDisassembler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVDisassembler.cpp - Disassembler for RISCV --------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the RISCVDisassembler class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVMCTargetDesc_8h.html">MCTargetDesc/RISCVMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetInfo_8h.html">TargetInfo/RISCVTargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVBaseInfo_8h.html">Utils/RISCVBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Register_8h.html">llvm/CodeGen/Register.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCDisassembler_8h.html">llvm/MC/MCDisassembler/MCDisassembler.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCFixedLenDisassembler_8h.html">llvm/MC/MCFixedLenDisassembler.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Endian_8h.html">llvm/Support/Endian.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   28</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;riscv-disassembler&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a1ea537a84670ffb15a7db2a440e155a5">   30</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a1ea537a84670ffb15a7db2a440e155a5">DecodeStatus</a>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>RISCVDisassembler : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  RISCVDisassembler(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx)</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;      : <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>(STI, Ctx) {}</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> getInstruction(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Instr, uint64_t &amp;<a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes, uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                              <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CStream) <span class="keyword">const override</span>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;};</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ac15f395f3c65aed01fb279674771fc4e">   45</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<a class="code" href="RISCVDisassembler_8cpp.html#ac15f395f3c65aed01fb279674771fc4e">createRISCVDisassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                               <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> RISCVDisassembler(STI, Ctx);</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;}</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ad982bc371e77bd90d8c3ef90909379a3">   51</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code" href="RISCVDisassembler_8cpp.html#ad982bc371e77bd90d8c3ef90909379a3">LLVMInitializeRISCVDisassembler</a>() {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// Register the disassembler for each target.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#a3568b368ff108cf4afed7b8ae32ded70">getTheRISCV32Target</a>(),</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                         <a class="code" href="RISCVDisassembler_8cpp.html#ac15f395f3c65aed01fb279674771fc4e">createRISCVDisassembler</a>);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#ab86cdf9a38a9729ea849bcb012fc075d">getTheRISCV64Target</a>(),</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                         <a class="code" href="RISCVDisassembler_8cpp.html#ac15f395f3c65aed01fb279674771fc4e">createRISCVDisassembler</a>);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;}</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ae46676fb838a31d9287a1552d16833ca">   59</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#ae46676fb838a31d9287a1552d16833ca">DecodeGPRRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t RegNo,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                           uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FeatureBits =</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<span class="keyword">&gt;</span>(Decoder)</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;          -&gt;getSubtargetInfo()</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;          .getFeatureBits();</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordtype">bool</span> IsRV32E = FeatureBits[RISCV::FeatureRV32E];</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 32 || (IsRV32E &amp;&amp; RegNo &gt;= 16))</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::X0 + RegNo;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Reg));</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ae6ac67498536799f072edd7d385a2dba">   76</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#ae6ac67498536799f072edd7d385a2dba">DecodeFPR32RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t RegNo,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                             uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 32)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::F0_F + RegNo;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Reg));</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#acc2340df6777402552aa75640c32ed64">   87</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#acc2340df6777402552aa75640c32ed64">DecodeFPR32CRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t RegNo,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                              uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 8) {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  }</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::F8_F + RegNo;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Reg));</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a83b05ace872c4514bdd33aefc6aee168">   98</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a83b05ace872c4514bdd33aefc6aee168">DecodeFPR64RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t RegNo,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                             uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 32)</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::F0_D + RegNo;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Reg));</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;}</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a6dedeccfd5a674280b9b1dc8972a8b58">  109</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a6dedeccfd5a674280b9b1dc8972a8b58">DecodeFPR64CRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t RegNo,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                              uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 8) {</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::F8_D + RegNo;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Reg));</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;}</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ad2acf2f965b7ea3295747f73339a145d">  120</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#ad2acf2f965b7ea3295747f73339a145d">DecodeGPRNoX0RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t RegNo,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                               uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">if</span> (RegNo == 0) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="RISCVDisassembler_8cpp.html#ae46676fb838a31d9287a1552d16833ca">DecodeGPRRegisterClass</a>(Inst, RegNo, Address, Decoder);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ad7665bc48df5ddfe49eb6c7f0ca3be33">  130</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#ad7665bc48df5ddfe49eb6c7f0ca3be33">DecodeGPRNoX0X2RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t RegNo,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                                 uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                                 <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">if</span> (RegNo == 2) {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="RISCVDisassembler_8cpp.html#ad2acf2f965b7ea3295747f73339a145d">DecodeGPRNoX0RegisterClass</a>(Inst, RegNo, Address, Decoder);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ab168f2cc235a8c4f29a662f50f824024">  140</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#ab168f2cc235a8c4f29a662f50f824024">DecodeGPRCRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t RegNo,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                            uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt;= 8)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = RISCV::X8 + RegNo;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(Reg));</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;}</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// Add implied SP operand for instructions *SP compressed instructions. The SP</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// operand isn&#39;t explicitly encoded in the instruction.</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ae9655dd6833882a9a31981296a4cc92e">  153</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="RISCVDisassembler_8cpp.html#ae9655dd6833882a9a31981296a4cc92e">addImplySP</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, int64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">if</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_LWSP || Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_SWSP ||</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_LDSP || Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_SDSP ||</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_FLWSP ||</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_FSWSP ||</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_FLDSP ||</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_FSDSP ||</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_ADDI4SPN) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="RISCVDisassembler_8cpp.html#ae46676fb838a31d9287a1552d16833ca">DecodeGPRRegisterClass</a>(Inst, 2, Address, Decoder);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">if</span> (Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == RISCV::C_ADDI16SP) {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="RISCVDisassembler_8cpp.html#ae46676fb838a31d9287a1552d16833ca">DecodeGPRRegisterClass</a>(Inst, 2, Address, Decoder);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="RISCVDisassembler_8cpp.html#ae46676fb838a31d9287a1552d16833ca">DecodeGPRRegisterClass</a>(Inst, 2, Address, Decoder);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> N&gt;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a3a33a80bee608f9092a67a73a7448370">  170</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a3a33a80bee608f9092a67a73a7448370">decodeUImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t Imm,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                      int64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;N&gt;(Imm) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#ae9655dd6833882a9a31981296a4cc92e">addImplySP</a>(Inst, Address, Decoder);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;}</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> N&gt;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a9165fa3e5a44adc63157a6972e691705">  179</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a9165fa3e5a44adc63157a6972e691705">decodeUImmNonZeroOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t Imm,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                             int64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">if</span> (Imm == 0)</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">return</span> decodeUImmOperand&lt;N&gt;(Inst, Imm, <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, Decoder);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> N&gt;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ac1b52699bfeba161e8bbf8efc756bd46">  188</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#ac1b52699bfeba161e8bbf8efc756bd46">decodeSImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t Imm,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                      int64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;N&gt;(Imm) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#ae9655dd6833882a9a31981296a4cc92e">addImplySP</a>(Inst, Address, Decoder);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="comment">// Sign-extend the number in the bottom N bits of Imm</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(SignExtend64&lt;N&gt;(Imm)));</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> N&gt;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a14a100b51a8d99b4462c6e9aa42136b1">  198</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a14a100b51a8d99b4462c6e9aa42136b1">decodeSImmNonZeroOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t Imm,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                             int64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordflow">if</span> (Imm == 0)</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordflow">return</span> decodeSImmOperand&lt;N&gt;(Inst, Imm, <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, Decoder);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">unsigned</span> N&gt;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a951e0fcfd82fe790a63883fa02d445f5">  207</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a951e0fcfd82fe790a63883fa02d445f5">decodeSImmOperandAndLsl1</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t Imm,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                             int64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;N&gt;(Imm) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">// Sign-extend the number in the bottom N bits of Imm after accounting for</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="comment">// the fact that the N bit immediate is stored in N-1 bits (the LSB is</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="comment">// always zero)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(SignExtend64&lt;N&gt;(Imm &lt;&lt; 1)));</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#aaf6dc6b1c6bb8fa991967fb8bb34a491">  218</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#aaf6dc6b1c6bb8fa991967fb8bb34a491">decodeCLUIImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t Imm,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                         int64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                         <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;6&gt;(Imm) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">if</span> (Imm &gt; 31) {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    Imm = (SignExtend64&lt;6&gt;(Imm) &amp; 0xfffff);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#aca04b5ace48a1cad3c182fe275b63435">  229</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#aca04b5ace48a1cad3c182fe275b63435">decodeFRMArg</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t Imm,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                 int64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                 <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isUInt&lt;3&gt;(Imm) &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1RISCVFPRndMode.html#a4585a4281eeceb0ebb18437056cdfc85">llvm::RISCVFPRndMode::isValidRoundingMode</a>(Imm))</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a6ed4432ea27385c38caf00b4f88ddd79">decodeRVCInstrSImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                       uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#aec13a47fb8260e372c0d74b67e8bfa2e">decodeRVCInstrRdSImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                         uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#aa25c4c5177d95388ce75ade578b16f17">decodeRVCInstrRdRs1UImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                            uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#acb617e874305197c300c1bc3d0790082">decodeRVCInstrRdRs2</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                        uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#ae8d8c81213099361840f55163ff0906f">decodeRVCInstrRdRs1Rs2</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                                           uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#include &quot;RISCVGenDisassemblerTables.inc&quot;</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#a6ed4432ea27385c38caf00b4f88ddd79">  259</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#a6ed4432ea27385c38caf00b4f88ddd79">decodeRVCInstrSImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                       uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  uint64_t SImm6 =</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      fieldFromInstruction(Insn, 12, 1) &lt;&lt; 5 | fieldFromInstruction(Insn, 2, 5);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Result = decodeSImmOperand&lt;6&gt;(Inst, SImm6, <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, Decoder);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  (void)Result;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Result == <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;}</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#aec13a47fb8260e372c0d74b67e8bfa2e">  269</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#aec13a47fb8260e372c0d74b67e8bfa2e">decodeRVCInstrRdSImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                         uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                         <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#ae46676fb838a31d9287a1552d16833ca">DecodeGPRRegisterClass</a>(Inst, 0, Address, Decoder);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  uint64_t SImm6 =</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      fieldFromInstruction(Insn, 12, 1) &lt;&lt; 5 | fieldFromInstruction(Insn, 2, 5);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Result = decodeSImmOperand&lt;6&gt;(Inst, SImm6, <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, Decoder);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  (void)Result;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Result == <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;}</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#aa25c4c5177d95388ce75ade578b16f17">  281</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#aa25c4c5177d95388ce75ade578b16f17">decodeRVCInstrRdRs1UImm</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                                            uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#ae46676fb838a31d9287a1552d16833ca">DecodeGPRRegisterClass</a>(Inst, 0, Address, Decoder);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0));</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  uint64_t UImm6 =</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      fieldFromInstruction(Insn, 12, 1) &lt;&lt; 5 | fieldFromInstruction(Insn, 2, 5);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Result = decodeUImmOperand&lt;6&gt;(Inst, UImm6, <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, Decoder);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  (void)Result;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Result == <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> &amp;&amp; <span class="stringliteral">&quot;Invalid immediate&quot;</span>);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;}</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#acb617e874305197c300c1bc3d0790082">  294</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#acb617e874305197c300c1bc3d0790082">decodeRVCInstrRdRs2</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                        uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(Insn, 7, 5);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordtype">unsigned</span> Rs2 = fieldFromInstruction(Insn, 2, 5);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#ae46676fb838a31d9287a1552d16833ca">DecodeGPRRegisterClass</a>(Inst, Rd, Address, Decoder);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#ae46676fb838a31d9287a1552d16833ca">DecodeGPRRegisterClass</a>(Inst, Rs2, Address, Decoder);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;}</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="RISCVDisassembler_8cpp.html#ae8d8c81213099361840f55163ff0906f">  303</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="RISCVDisassembler_8cpp.html#ae8d8c81213099361840f55163ff0906f">decodeRVCInstrRdRs1Rs2</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                           uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(Insn, 7, 5);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordtype">unsigned</span> Rs2 = fieldFromInstruction(Insn, 2, 5);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#ae46676fb838a31d9287a1552d16833ca">DecodeGPRRegisterClass</a>(Inst, Rd, Address, Decoder);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(0));</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="RISCVDisassembler_8cpp.html#ae46676fb838a31d9287a1552d16833ca">DecodeGPRRegisterClass</a>(Inst, Rs2, Address, Decoder);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;}</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> RISCVDisassembler::getInstruction(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64_t &amp;<a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                               <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                               uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                               <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">// TODO: This will need modification when supporting instruction set</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="comment">// extensions with instructions &gt; 32-bits (up to 176 bits wide).</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> Insn;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Result;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="comment">// It&#39;s a 32 bit instruction if bit 0 and 1 are 1.</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordflow">if</span> ((Bytes[0] &amp; 0x3) == 0x3) {</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">if</span> (Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4) {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = 0;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    }</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    Insn = <a class="code" href="namespacellvm_1_1support_1_1endian.html#ae865d5defb8785b365f342375822beaa">support::endian::read32le</a>(Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">data</a>());</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying RISCV32 table :\n&quot;</span>);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    Result = decodeInstruction(DecoderTable32, MI, Insn, <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <span class="keyword">this</span>, STI);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = 4;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordflow">if</span> (Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 2) {</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = 0;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    }</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    Insn = <a class="code" href="namespacellvm_1_1support_1_1endian.html#a17a3ace88f2bb1abf73bf887cdc88e5f">support::endian::read16le</a>(Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">data</a>());</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordflow">if</span> (!STI.getFeatureBits()[RISCV::Feature64Bit]) {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying RISCV32Only_16 table (16-bit Instruction):\n&quot;</span>);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      <span class="comment">// Calling the auto-generated decoder function.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      Result = decodeInstruction(DecoderTableRISCV32Only_16, MI, Insn, <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                 <span class="keyword">this</span>, STI);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      <span class="keywordflow">if</span> (Result != <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>) {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = 2;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      }</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    }</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying RISCV_C table (16-bit Instruction):\n&quot;</span>);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="comment">// Calling the auto-generated decoder function.</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    Result = decodeInstruction(DecoderTable16, MI, Insn, <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <span class="keyword">this</span>, STI);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = 2;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;}</div><div class="ttc" id="RISCVDisassembler_8cpp_html_ac15f395f3c65aed01fb279674771fc4e"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#ac15f395f3c65aed01fb279674771fc4e">createRISCVDisassembler</a></div><div class="ttdeci">static MCDisassembler * createRISCVDisassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00045">RISCVDisassembler.cpp:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFPRndMode_html_a4585a4281eeceb0ebb18437056cdfc85"><div class="ttname"><a href="namespacellvm_1_1RISCVFPRndMode.html#a4585a4281eeceb0ebb18437056cdfc85">llvm::RISCVFPRndMode::isValidRoundingMode</a></div><div class="ttdeci">static bool isValidRoundingMode(unsigned Mode)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00141">RISCVBaseInfo.h:141</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_acc2340df6777402552aa75640c32ed64"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#acc2340df6777402552aa75640c32ed64">DecodeFPR32CRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR32CRegisterClass(MCInst &amp;Inst, uint64_t RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00087">RISCVDisassembler.cpp:87</a></div></div>
<div class="ttc" id="MCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_ae46676fb838a31d9287a1552d16833ca"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#ae46676fb838a31d9287a1552d16833ca">DecodeGPRRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPRRegisterClass(MCInst &amp;Inst, uint64_t RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00059">RISCVDisassembler.cpp:59</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdoc">Ternary decode status. </div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00051">MCDisassembler.h:51</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_a1ea537a84670ffb15a7db2a440e155a5"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a1ea537a84670ffb15a7db2a440e155a5">DecodeStatus</a></div><div class="ttdeci">MCDisassembler::DecodeStatus DecodeStatus</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00030">RISCVDisassembler.cpp:30</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdoc">Superclass for all disassemblers. </div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00027">MCDisassembler.h:27</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="RISCVBaseInfo_8h_html"><div class="ttname"><a href="RISCVBaseInfo_8h.html">RISCVBaseInfo.h</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_ab168f2cc235a8c4f29a662f50f824024"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#ab168f2cc235a8c4f29a662f50f824024">DecodeGPRCRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPRCRegisterClass(MCInst &amp;Inst, uint64_t RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00140">RISCVDisassembler.cpp:140</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">llvm::MCDisassembler::Success</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00054">MCDisassembler.h:54</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_a83b05ace872c4514bdd33aefc6aee168"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a83b05ace872c4514bdd33aefc6aee168">DecodeFPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR64RegisterClass(MCInst &amp;Inst, uint64_t RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00098">RISCVDisassembler.cpp:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1support_1_1endian_html_a17a3ace88f2bb1abf73bf887cdc88e5f"><div class="ttname"><a href="namespacellvm_1_1support_1_1endian.html#a17a3ace88f2bb1abf73bf887cdc88e5f">llvm::support::endian::read16le</a></div><div class="ttdeci">uint16_t read16le(const void *P)</div><div class="ttdef"><b>Definition:</b> <a href="Endian_8h_source.html#l00382">Endian.h:382</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a8d3c3e977776517a7c1a82060b16da9f"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">llvm::TargetRegistry::RegisterMCDisassembler</a></div><div class="ttdeci">static void RegisterMCDisassembler(Target &amp;T, Target::MCDisassemblerCtorTy Fn)</div><div class="ttdoc">RegisterMCDisassembler - Register a MCDisassembler implementation for the given target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00817">TargetRegistry.h:817</a></div></div>
<div class="ttc" id="Register_8h_html"><div class="ttname"><a href="Register_8h.html">Register.h</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_a14a100b51a8d99b4462c6e9aa42136b1"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a14a100b51a8d99b4462c6e9aa42136b1">decodeSImmNonZeroOperand</a></div><div class="ttdeci">static DecodeStatus decodeSImmNonZeroOperand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00198">RISCVDisassembler.cpp:198</a></div></div>
<div class="ttc" id="Endian_8h_html"><div class="ttname"><a href="Endian_8h.html">Endian.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a1005b6b527af4d982305f28b559b709d"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">llvm::MCOperand::createReg</a></div><div class="ttdeci">static MCOperand createReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00115">MCInst.h:115</a></div></div>
<div class="ttc" id="namespacellvm_html_a3568b368ff108cf4afed7b8ae32ded70"><div class="ttname"><a href="namespacellvm.html#a3568b368ff108cf4afed7b8ae32ded70">llvm::getTheRISCV32Target</a></div><div class="ttdeci">Target &amp; getTheRISCV32Target()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetInfo_8cpp_source.html#l00013">RISCVTargetInfo.cpp:13</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_ae8d8c81213099361840f55163ff0906f"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#ae8d8c81213099361840f55163ff0906f">decodeRVCInstrRdRs1Rs2</a></div><div class="ttdeci">static DecodeStatus decodeRVCInstrRdRs1Rs2(MCInst &amp;Inst, unsigned Insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00303">RISCVDisassembler.cpp:303</a></div></div>
<div class="ttc" id="RISCVTargetInfo_8h_html"><div class="ttname"><a href="RISCVTargetInfo_8h.html">RISCVTargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; uint8_t &gt;</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_a6ed4432ea27385c38caf00b4f88ddd79"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a6ed4432ea27385c38caf00b4f88ddd79">decodeRVCInstrSImm</a></div><div class="ttdeci">static DecodeStatus decodeRVCInstrSImm(MCInst &amp;Inst, unsigned Insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00259">RISCVDisassembler.cpp:259</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="RISCVMCTargetDesc_8h_html"><div class="ttname"><a href="RISCVMCTargetDesc_8h.html">RISCVMCTargetDesc.h</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_acb617e874305197c300c1bc3d0790082"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#acb617e874305197c300c1bc3d0790082">decodeRVCInstrRdRs2</a></div><div class="ttdeci">static DecodeStatus decodeRVCInstrRdRs2(MCInst &amp;Inst, unsigned Insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00294">RISCVDisassembler.cpp:294</a></div></div>
<div class="ttc" id="classllvm_1_1FeatureBitset_html"><div class="ttname"><a href="classllvm_1_1FeatureBitset.html">llvm::FeatureBitset</a></div><div class="ttdoc">Container class for subtarget features. </div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00040">SubtargetFeature.h:40</a></div></div>
<div class="ttc" id="MCDisassembler_8h_html"><div class="ttname"><a href="MCDisassembler_8h.html">MCDisassembler.h</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_ad2acf2f965b7ea3295747f73339a145d"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#ad2acf2f965b7ea3295747f73339a145d">DecodeGPRNoX0RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPRNoX0RegisterClass(MCInst &amp;Inst, uint64_t RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00120">RISCVDisassembler.cpp:120</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="namespacellvm_html_ab86cdf9a38a9729ea849bcb012fc075d"><div class="ttname"><a href="namespacellvm.html#ab86cdf9a38a9729ea849bcb012fc075d">llvm::getTheRISCV64Target</a></div><div class="ttdeci">Target &amp; getTheRISCV64Target()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetInfo_8cpp_source.html#l00018">RISCVTargetInfo.cpp:18</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_a6dedeccfd5a674280b9b1dc8972a8b58"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a6dedeccfd5a674280b9b1dc8972a8b58">DecodeFPR64CRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR64CRegisterClass(MCInst &amp;Inst, uint64_t RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00109">RISCVDisassembler.cpp:109</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_aca04b5ace48a1cad3c182fe275b63435"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#aca04b5ace48a1cad3c182fe275b63435">decodeFRMArg</a></div><div class="ttdeci">static DecodeStatus decodeFRMArg(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00229">RISCVDisassembler.cpp:229</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_a3a33a80bee608f9092a67a73a7448370"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a3a33a80bee608f9092a67a73a7448370">decodeUImmOperand</a></div><div class="ttdeci">static DecodeStatus decodeUImmOperand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00170">RISCVDisassembler.cpp:170</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_aab4ee03ca6b2da653029520515a0491e"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">llvm::ArrayRef::data</a></div><div class="ttdeci">const T * data() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00155">ArrayRef.h:155</a></div></div>
<div class="ttc" id="namespacellvm_html_ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27"><div class="ttname"><a href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::HighlightColor::Address</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_a951e0fcfd82fe790a63883fa02d445f5"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a951e0fcfd82fe790a63883fa02d445f5">decodeSImmOperandAndLsl1</a></div><div class="ttdeci">static DecodeStatus decodeSImmOperandAndLsl1(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00207">RISCVDisassembler.cpp:207</a></div></div>
<div class="ttc" id="MCFixedLenDisassembler_8h_html"><div class="ttname"><a href="MCFixedLenDisassembler_8h.html">MCFixedLenDisassembler.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00180">MCInst.h:180</a></div></div>
<div class="ttc" id="Compiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00130">Compiler.h:130</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_aec13a47fb8260e372c0d74b67e8bfa2e"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#aec13a47fb8260e372c0d74b67e8bfa2e">decodeRVCInstrRdSImm</a></div><div class="ttdeci">static DecodeStatus decodeRVCInstrRdSImm(MCInst &amp;Inst, unsigned Insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00269">RISCVDisassembler.cpp:269</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_ad7665bc48df5ddfe49eb6c7f0ca3be33"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#ad7665bc48df5ddfe49eb6c7f0ca3be33">DecodeGPRNoX0X2RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPRNoX0X2RegisterClass(MCInst &amp;Inst, uint64_t RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00130">RISCVDisassembler.cpp:130</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_ad982bc371e77bd90d8c3ef90909379a3"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#ad982bc371e77bd90d8c3ef90909379a3">LLVMInitializeRISCVDisassembler</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeRISCVDisassembler()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00051">RISCVDisassembler.cpp:51</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_ae9655dd6833882a9a31981296a4cc92e"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#ae9655dd6833882a9a31981296a4cc92e">addImplySP</a></div><div class="ttdeci">static void addImplySP(MCInst &amp;Inst, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00153">RISCVDisassembler.cpp:153</a></div></div>
<div class="ttc" id="namespacellvm_1_1support_1_1endian_html_ae865d5defb8785b365f342375822beaa"><div class="ttname"><a href="namespacellvm_1_1support_1_1endian.html#ae865d5defb8785b365f342375822beaa">llvm::support::endian::read32le</a></div><div class="ttdeci">uint32_t read32le(const void *P)</div><div class="ttdef"><b>Definition:</b> <a href="Endian_8h_source.html#l00383">Endian.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_aa25c4c5177d95388ce75ade578b16f17"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#aa25c4c5177d95388ce75ade578b16f17">decodeRVCInstrRdRs1UImm</a></div><div class="ttdeci">static DecodeStatus decodeRVCInstrRdRs1UImm(MCInst &amp;Inst, unsigned Insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00281">RISCVDisassembler.cpp:281</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_a9165fa3e5a44adc63157a6972e691705"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#a9165fa3e5a44adc63157a6972e691705">decodeUImmNonZeroOperand</a></div><div class="ttdeci">static DecodeStatus decodeUImmNonZeroOperand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00179">RISCVDisassembler.cpp:179</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">llvm::MCDisassembler::Fail</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00052">MCDisassembler.h:52</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_ae6ac67498536799f072edd7d385a2dba"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#ae6ac67498536799f072edd7d385a2dba">DecodeFPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR32RegisterClass(MCInst &amp;Inst, uint64_t RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00076">RISCVDisassembler.cpp:76</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00172">MCInst.h:172</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_ac1b52699bfeba161e8bbf8efc756bd46"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#ac1b52699bfeba161e8bbf8efc756bd46">decodeSImmOperand</a></div><div class="ttdeci">static DecodeStatus decodeSImmOperand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00188">RISCVDisassembler.cpp:188</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00122">MCInst.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="RISCVDisassembler_8cpp_html_aaf6dc6b1c6bb8fa991967fb8bb34a491"><div class="ttname"><a href="RISCVDisassembler_8cpp.html#aaf6dc6b1c6bb8fa991967fb8bb34a491">decodeCLUIImmOperand</a></div><div class="ttdeci">static DecodeStatus decodeCLUIImmOperand(MCInst &amp;Inst, uint64_t Imm, int64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVDisassembler_8cpp_source.html#l00218">RISCVDisassembler.cpp:218</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:44 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
