<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>link_capture_AXI</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXI_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">S_AXI_ARESETN</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>bram_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.BRAM_CLK.ASSOCIATED_BUSIF">BRAM</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.BRAM_CLK.ASSOCIATED_RESET">bram_rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>BRAM</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_din</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_dout</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_we</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>CONFIG.MASTER_TYPE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.BRAM.CONFIG.MASTER_TYPE">BRAM_CTRL</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CONFIG.READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.BRAM.CONFIG.READ_WRITE_MODE">READ_WRITE</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>bram_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bram_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>link_capture_AXI</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1fe3c458</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>link_capture_AXI</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1fe3c458</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>capture_test</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1e4342d3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8eb2a6ea</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk640</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk160</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk40</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>link_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_renametest</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DAQrsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>linkReset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>l1accept</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>orbitSync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_we</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_din</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>delay_init</spirit:name>
        <spirit:displayName>Delay Init</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.delay_init">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">7</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../ip_repo/word_fifo/word_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ip_repo/blk_mem_data/blk_mem_data.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/bitslip.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/bram_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/capture_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/deserializer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/register_handshake.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/word_aligner.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/link_capture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8fffad23</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../ip_repo/word_fifo/word_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../ip_repo/blk_mem_data/blk_mem_data.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/bitslip.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/bram_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/capture_top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/deserializer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/register_handshake.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/word_aligner.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../src/hdl/link_capture.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../src/test/capture_test.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/link_capture_AXI_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c7a96d21</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>link_capture_AXI_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>delay_init</spirit:name>
      <spirit:displayName>Delay Init</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.delay_init">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">link_capture_AXI_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>link_capture_AXI_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-10-28T21:01:06Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b11a00_ARCHIVE_LOCATION">c:/users/pastika/xilinx/hgc/link_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a352bf5_ARCHIVE_LOCATION">c:/users/pastika/xilinx/hgc/link_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8731d8_ARCHIVE_LOCATION">c:/users/pastika/xilinx/hgc/link_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363bd37e_ARCHIVE_LOCATION">c:/users/pastika/xilinx/hgc/link_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd6a304_ARCHIVE_LOCATION">c:/users/pastika/xilinx/hgc/link_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f75f402_ARCHIVE_LOCATION">c:/users/pastika/xilinx/hgc/link_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c1069a_ARCHIVE_LOCATION">c:/users/pastika/xilinx/hgc/link_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe5420c_ARCHIVE_LOCATION">c:/users/pastika/xilinx/hgc/link_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19eb021e_ARCHIVE_LOCATION">c:/users/pastika/xilinx/hgc/link_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5759958_ARCHIVE_LOCATION">c:/users/pastika/xilinx/hgc/link_capture</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e6413e_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27359eba_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0b0729_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297c9f65_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41033ba6_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9e6db5_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56708367_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15398d53_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63d32956_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402c242f_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a79936_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4daa1134_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ed4169_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f32c022_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b80863d_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1d09bc_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696e256b_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d479cc9_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58720f78_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41384f2c_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb1e12f_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3d63a2_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb6dd8_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ee50dc_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63453f3a_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4b1ce7_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9e5bbb_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf5c7e8_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5904ddd0_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29eb3412_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c7a07f_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4907ab6e_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41055f6b_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@354ac43_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353204d9_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4f5431_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e03c6aa_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c609f2_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a95ef1_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641683e9_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782e411d_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1f4a27_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c77124b_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17fa5376_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133b5a65_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e6a965_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b46f813_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f89ebb_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dbe17b9_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241cd86d_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c63476_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e15c3d8_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5611f02f_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d672467_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136afd0c_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38cc20c6_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ef73e8_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b921c3_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a472f0_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4081db15_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a27b37d_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0cc9f9_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f5990a_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d84d2d_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d0d12a_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf323a3_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de845c8_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524e21b5_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4120008a_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f19440b_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c8d2bf_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e64d8e8_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66dfd0bd_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d64855_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611a0432_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/hgc/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5519262b_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7b8157_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e91d20_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758669f9_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501f2314_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9b0394_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f612111_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5273484e_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e00bbfb_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273cd922_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b1d00e_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c41cf3_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38afab8b_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d045e9_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36793633_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2294ff3b_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f6ba90_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3911b6_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d7838d_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2615067c_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48603d3a_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595c6b04_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f39976_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70bde0c2_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498a738_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2f73f2_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f01b589_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487a2901_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7465e8_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717e9f02_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a415ac_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fbd670_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3920a_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0ec539_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2235258_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe1b1da_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457c82c8_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7deea32b_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6abaf2_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e1cc41_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b6d0ba_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ece169_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19082184_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a5bafe_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69da23a4_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab25164_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f9283c6_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0e6be_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e56dc4c_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45af80e6_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5152b338_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15467b27_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32273ac6_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d61375b_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78bbf12a_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73bfdf41_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316601a7_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7feca118_ARCHIVE_LOCATION">c:/Users/pastika/Xilinx/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4533370f_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c8ea2f_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4414e9f8_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658a1d01_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f76b237_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304ee9_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b091f8_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9543881_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7f29fa_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65339ea1_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5f3251_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c796445_ARCHIVE_LOCATION">/home/revering/HGcal/tileboard-tester/ip_repo/link_capture/ip</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="3ebe6176"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871a59ce"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a668ae89"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8c2907f0"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6e6528c5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="dde14ddb"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
