{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 17:14:01 2016 " "Info: Processing started: Wed Dec 07 17:14:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projekt_ASK_2 -c Projekt_ASK_2 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projekt_ASK_2 -c Projekt_ASK_2 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projekt_ask_2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file projekt_ask_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projekt_ASK_2 " "Info: Found entity 1: Projekt_ASK_2" {  } { { "Projekt_ASK_2.bdf" "" { Schematic "C:/Users/Bart³omiej Osak/Desktop/PLIKI/INFORMATYKA SEMESTR III/Architektura Systemów Komputerowych 2/Projekt dr inz. Wiœniewski/ASK_2_Projekt_Nr_5/Projekt_ASK_2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_rejestrów.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bank_rejestrów.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bank_rejestrów " "Info: Found entity 1: Bank_rejestrów" {  } { { "Bank_rejestrów.bdf" "" { Schematic "C:/Users/Bart³omiej Osak/Desktop/PLIKI/INFORMATYKA SEMESTR III/Architektura Systemów Komputerowych 2/Projekt dr inz. Wiœniewski/ASK_2_Projekt_Nr_5/Bank_rejestrów.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wykonawczy.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file wykonawczy.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Wykonawczy " "Info: Found entity 1: Wykonawczy" {  } { { "Wykonawczy.bdf" "" { Schematic "C:/Users/Bart³omiej Osak/Desktop/PLIKI/INFORMATYKA SEMESTR III/Architektura Systemów Komputerowych 2/Projekt dr inz. Wiœniewski/ASK_2_Projekt_Nr_5/Wykonawczy.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Bart³omiej Osak/Desktop/PLIKI/INFORMATYKA SEMESTR III/Architektura Systemów Komputerowych 2/Projekt dr inz. Wiœniewski/ASK_2_Projekt_Nr_5/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Bart³omiej Osak/Desktop/PLIKI/INFORMATYKA SEMESTR III/Architektura Systemów Komputerowych 2/Projekt dr inz. Wiœniewski/ASK_2_Projekt_Nr_5/PC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file procesor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Procesor " "Info: Found entity 1: Procesor" {  } { { "Procesor.bdf" "" { Schematic "C:/Users/Bart³omiej Osak/Desktop/PLIKI/INFORMATYKA SEMESTR III/Architektura Systemów Komputerowych 2/Projekt dr inz. Wiœniewski/ASK_2_Projekt_Nr_5/Procesor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projekt_ASK_2 " "Info: Elaborating entity \"Projekt_ASK_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name " "Warning: Pin \"pin_name\" is missing source" {  } { { "Projekt_ASK_2.bdf" "" { Schematic "C:/Users/Bart³omiej Osak/Desktop/PLIKI/INFORMATYKA SEMESTR III/Architektura Systemów Komputerowych 2/Projekt dr inz. Wiœniewski/ASK_2_Projekt_Nr_5/Projekt_ASK_2.bdf" { { 152 400 576 168 "pin_name" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Warning: Pin \"clk\" not connected" {  } { { "Projekt_ASK_2.bdf" "" { Schematic "C:/Users/Bart³omiej Osak/Desktop/PLIKI/INFORMATYKA SEMESTR III/Architektura Systemów Komputerowych 2/Projekt dr inz. Wiœniewski/ASK_2_Projekt_Nr_5/Projekt_ASK_2.bdf" { { 128 136 304 144 "clk" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "reset " "Warning: Pin \"reset\" not connected" {  } { { "Projekt_ASK_2.bdf" "" { Schematic "C:/Users/Bart³omiej Osak/Desktop/PLIKI/INFORMATYKA SEMESTR III/Architektura Systemów Komputerowych 2/Projekt dr inz. Wiœniewski/ASK_2_Projekt_Nr_5/Projekt_ASK_2.bdf" { { 176 136 304 192 "reset" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 17:14:01 2016 " "Info: Processing ended: Wed Dec 07 17:14:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
