 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Fri Dec  9 13:18:33 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[19] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[19] (in)                            0.000      0.000 f
  U345/Y (OR2X1)                       2121027.500
                                                  2121027.500 f
  U269/Y (AND2X1)                      2434300.500
                                                  4555328.000 f
  U270/Y (INVX1)                       -1328194.250
                                                  3227133.750 r
  U213/Y (AND2X1)                      2198921.250
                                                  5426055.000 r
  U214/Y (INVX1)                       708080.500 6134135.500 f
  U348/Y (NAND2X1)                     918767.500 7052903.000 r
  U273/Y (AND2X1)                      2174743.000
                                                  9227646.000 r
  U274/Y (INVX1)                       715947.000 9943593.000 f
  U349/Y (NAND2X1)                     1285884.000
                                                  11229477.000 r
  U295/Y (AND2X1)                      1818723.000
                                                  13048200.000 r
  U296/Y (INVX1)                       708151.000 13756351.000 f
  U205/Y (XNOR2X1)                     6580933.000
                                                  20337284.000 f
  U206/Y (INVX1)                       -1292138.000
                                                  19045146.000 r
  U237/Y (AND2X1)                      1881406.000
                                                  20926552.000 r
  U238/Y (INVX1)                       707868.000 21634420.000 f
  U225/Y (NAND2X1)                     1285772.000
                                                  22920192.000 r
  U283/Y (AND2X1)                      1830414.000
                                                  24750606.000 r
  U284/Y (INVX1)                       713082.000 25463688.000 f
  U364/Y (NAND2X1)                     1285612.000
                                                  26749300.000 r
  U249/Y (AND2X1)                      1818782.000
                                                  28568082.000 r
  U250/Y (INVX1)                       707638.000 29275720.000 f
  U251/Y (AND2X1)                      2458076.000
                                                  31733796.000 f
  U252/Y (INVX1)                       -1187266.000
                                                  30546530.000 r
  U227/Y (NAND2X1)                     1049994.000
                                                  31596524.000 f
  U319/Y (AND2X1)                      2044132.000
                                                  33640656.000 f
  U320/Y (INVX1)                       -1329264.000
                                                  32311392.000 r
  U371/Y (AND2X1)                      1320080.000
                                                  33631472.000 r
  U263/Y (AND2X1)                      1860888.000
                                                  35492360.000 r
  U264/Y (INVX1)                       707996.000 36200356.000 f
  U372/Y (NOR2X1)                      1157576.000
                                                  37357932.000 r
  U376/Y (NOR2X1)                      156884.000 37514816.000 f
  U309/Y (AND2X1)                      2044156.000
                                                  39558972.000 f
  U310/Y (INVX1)                       -1360556.000
                                                  38198416.000 r
  U377/Y (NAND2X1)                     1049876.000
                                                  39248292.000 f
  U378/Y (NOR2X1)                      1184404.000
                                                  40432696.000 r
  out[0] (out)                            0.000   40432696.000 r
  data arrival time                               40432696.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -40432696.000
  -----------------------------------------------------------
  slack (MET)                                     159567296.000


1
