<h1><span style="font-size: 18pt;">UVM Clock Agent</span></h1>
<p><span style="font-size: 12pt;">This repository contains an implementation of a Clock agent, which is used for testbench clock generation, written in UVM 1.1d and SystemVerilog-2012.</span><br />
<span style="font-size: 12pt;">Also, a complete user guide with the agent description, instructions and usage, is provided (TBD).</span><br /><br /><span style="font-size: 12pt;">The main features of the Clock agent are:</span></p>
<ul>
<li><span style="font-size: 12pt;">generating up to 32 unique clock sources</span></li>
<li><span style="font-size: 12pt;">run-time changing of each clock phase and period</span></li>
<li><span style="font-size: 12pt;">starting/stoping individual clock sources</span></li>
<li><span style="font-size: 12pt;">changing each clocks polarity value</span></li>
</ul>
