(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2020-05-29T13:04:01Z")
 (DESIGN "Manchester encoder-decoder")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Manchester encoder-decoder")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb My_wire_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb My_wire_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb My_wire_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_1037.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_10457.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_10511.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_10749.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_10925.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_12420.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_686.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_860.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Start\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Start\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BitCounterEnc\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BitCounterEnc\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BitCounterEnc\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\FrameAllow\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\CAPT_HIGH\:sts\:sts_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\CAPT_LOW\:sts\:sts_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\CAPT_MID\:sts\:sts_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GlitchFilter_3\:genblk1\[0\]\:sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GlitchFilter_3\:genblk1\[1\]\:sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GlitchFilter_3\:genblk1\[2\]\:sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:StsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:load_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:StsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:StsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:load_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cydff_5.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cydff_8.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cydff_9__SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb cydff_9__SYNC_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb preouts_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb TransmitWordShift.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Load_TrShReg.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\StartTransmit\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LED_ON\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Period\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_rx.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ControlReg_Regim\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:SyncCtl\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_comp.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Capture\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_tc.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_FREQ\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockEnc\(0\).pad_out ClockEnc\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockEncDelay\(0\).pad_out ClockEncDelay\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak\(0\).pad_out Clock_tiktak\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_1\(0\).pad_out Clock_tiktak_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_2\(0\).pad_out Clock_tiktak_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_3\(0\).pad_out Clock_tiktak_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_4\(0\).pad_out Clock_tiktak_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Compare\(0\).pad_out Compare\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH1_N\(0\).pad_out DOut_CH1_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH1_P\(0\).pad_out DOut_CH1_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH2_N\(0\).pad_out DOut_CH2_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH2_P\(0\).pad_out DOut_CH2_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH3_N\(0\).pad_out DOut_CH3_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH3_P\(0\).pad_out DOut_CH3_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH4_N\(0\).pad_out DOut_CH4_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH4_P\(0\).pad_out DOut_CH4_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT EN1\(0\).pad_out EN1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HI_0.q HI_0.main_1 (2.311:2.311:2.311))
    (INTERCONNECT HI_0.q HI_1.main_2 (5.824:5.824:5.824))
    (INTERCONNECT HI_0.q HI_2.main_3 (5.824:5.824:5.824))
    (INTERCONNECT HI_0.q HI_3.main_4 (5.824:5.824:5.824))
    (INTERCONNECT HI_0.q HI_4.main_5 (5.824:5.824:5.824))
    (INTERCONNECT HI_0.q HI_5.main_6 (5.424:5.424:5.424))
    (INTERCONNECT HI_0.q HI_6.main_7 (5.424:5.424:5.424))
    (INTERCONNECT HI_0.q HI_7.main_8 (5.424:5.424:5.424))
    (INTERCONNECT HI_0.q \\CAPT_LOW\:sts\:sts_reg\\.status_0 (6.388:6.388:6.388))
    (INTERCONNECT HI_0.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_7 (5.424:5.424:5.424))
    (INTERCONNECT HI_1.q HI_1.main_1 (7.045:7.045:7.045))
    (INTERCONNECT HI_1.q HI_2.main_2 (7.045:7.045:7.045))
    (INTERCONNECT HI_1.q HI_3.main_3 (7.045:7.045:7.045))
    (INTERCONNECT HI_1.q HI_4.main_4 (7.045:7.045:7.045))
    (INTERCONNECT HI_1.q HI_5.main_5 (4.100:4.100:4.100))
    (INTERCONNECT HI_1.q HI_6.main_6 (4.100:4.100:4.100))
    (INTERCONNECT HI_1.q HI_7.main_7 (4.100:4.100:4.100))
    (INTERCONNECT HI_1.q \\CAPT_LOW\:sts\:sts_reg\\.status_1 (7.061:7.061:7.061))
    (INTERCONNECT HI_1.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_6 (4.100:4.100:4.100))
    (INTERCONNECT HI_10.q HI_10.main_2 (3.086:3.086:3.086))
    (INTERCONNECT HI_10.q HI_11.main_3 (5.671:5.671:5.671))
    (INTERCONNECT HI_10.q HI_12.main_4 (5.671:5.671:5.671))
    (INTERCONNECT HI_10.q HI_13.main_5 (2.936:2.936:2.936))
    (INTERCONNECT HI_10.q HI_14.main_6 (2.936:2.936:2.936))
    (INTERCONNECT HI_10.q HI_15.main_7 (2.936:2.936:2.936))
    (INTERCONNECT HI_10.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_6 (5.660:5.660:5.660))
    (INTERCONNECT HI_10.q \\CAPT_MID\:sts\:sts_reg\\.status_3 (3.098:3.098:3.098))
    (INTERCONNECT HI_10.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_6 (2.936:2.936:2.936))
    (INTERCONNECT HI_11.q HI_11.main_2 (2.771:2.771:2.771))
    (INTERCONNECT HI_11.q HI_12.main_3 (2.771:2.771:2.771))
    (INTERCONNECT HI_11.q HI_13.main_4 (6.546:6.546:6.546))
    (INTERCONNECT HI_11.q HI_14.main_5 (6.546:6.546:6.546))
    (INTERCONNECT HI_11.q HI_15.main_6 (6.546:6.546:6.546))
    (INTERCONNECT HI_11.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_5 (2.780:2.780:2.780))
    (INTERCONNECT HI_11.q \\CAPT_MID\:sts\:sts_reg\\.status_4 (6.574:6.574:6.574))
    (INTERCONNECT HI_11.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_5 (6.546:6.546:6.546))
    (INTERCONNECT HI_12.q HI_12.main_2 (2.790:2.790:2.790))
    (INTERCONNECT HI_12.q HI_13.main_3 (6.087:6.087:6.087))
    (INTERCONNECT HI_12.q HI_14.main_4 (6.087:6.087:6.087))
    (INTERCONNECT HI_12.q HI_15.main_5 (6.087:6.087:6.087))
    (INTERCONNECT HI_12.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_4 (2.785:2.785:2.785))
    (INTERCONNECT HI_12.q \\CAPT_MID\:sts\:sts_reg\\.status_5 (6.661:6.661:6.661))
    (INTERCONNECT HI_12.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_4 (6.087:6.087:6.087))
    (INTERCONNECT HI_13.q HI_13.main_2 (3.140:3.140:3.140))
    (INTERCONNECT HI_13.q HI_14.main_3 (3.140:3.140:3.140))
    (INTERCONNECT HI_13.q HI_15.main_4 (3.140:3.140:3.140))
    (INTERCONNECT HI_13.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_3 (5.354:5.354:5.354))
    (INTERCONNECT HI_13.q \\CAPT_MID\:sts\:sts_reg\\.status_6 (3.157:3.157:3.157))
    (INTERCONNECT HI_13.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_3 (3.140:3.140:3.140))
    (INTERCONNECT HI_14.q HI_14.main_2 (2.307:2.307:2.307))
    (INTERCONNECT HI_14.q HI_15.main_3 (2.307:2.307:2.307))
    (INTERCONNECT HI_14.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_2 (5.912:5.912:5.912))
    (INTERCONNECT HI_14.q \\CAPT_HIGH\:sts\:sts_reg\\.status_0 (3.829:3.829:3.829))
    (INTERCONNECT HI_14.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_2 (2.307:2.307:2.307))
    (INTERCONNECT HI_15.q HI_15.main_2 (2.304:2.304:2.304))
    (INTERCONNECT HI_15.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_1 (5.909:5.909:5.909))
    (INTERCONNECT HI_15.q \\CAPT_HIGH\:sts\:sts_reg\\.status_1 (3.826:3.826:3.826))
    (INTERCONNECT HI_15.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT HI_16.q HI_16.main_1 (3.815:3.815:3.815))
    (INTERCONNECT HI_16.q HI_17.main_2 (3.803:3.803:3.803))
    (INTERCONNECT HI_16.q HI_18.main_3 (3.803:3.803:3.803))
    (INTERCONNECT HI_16.q HI_19.main_4 (3.803:3.803:3.803))
    (INTERCONNECT HI_16.q Net_12170.main_3 (4.728:4.728:4.728))
    (INTERCONNECT HI_16.q \\CAPT_HIGH\:sts\:sts_reg\\.status_2 (4.818:4.818:4.818))
    (INTERCONNECT HI_16.q \\Counter_1\:CounterUDB\:count_stored_i\\.main_3 (4.728:4.728:4.728))
    (INTERCONNECT HI_17.q HI_17.main_1 (2.796:2.796:2.796))
    (INTERCONNECT HI_17.q HI_18.main_2 (2.796:2.796:2.796))
    (INTERCONNECT HI_17.q HI_19.main_3 (2.796:2.796:2.796))
    (INTERCONNECT HI_17.q Net_12170.main_2 (3.703:3.703:3.703))
    (INTERCONNECT HI_17.q \\CAPT_HIGH\:sts\:sts_reg\\.status_3 (2.798:2.798:2.798))
    (INTERCONNECT HI_17.q \\Counter_1\:CounterUDB\:count_stored_i\\.main_2 (3.703:3.703:3.703))
    (INTERCONNECT HI_18.q HI_18.main_1 (4.824:4.824:4.824))
    (INTERCONNECT HI_18.q HI_19.main_2 (4.824:4.824:4.824))
    (INTERCONNECT HI_18.q Net_12170.main_1 (4.419:4.419:4.419))
    (INTERCONNECT HI_18.q \\CAPT_HIGH\:sts\:sts_reg\\.status_4 (4.797:4.797:4.797))
    (INTERCONNECT HI_18.q \\Counter_1\:CounterUDB\:count_stored_i\\.main_1 (4.419:4.419:4.419))
    (INTERCONNECT HI_19.q HI_19.main_1 (2.791:2.791:2.791))
    (INTERCONNECT HI_19.q Net_12170.main_0 (3.717:3.717:3.717))
    (INTERCONNECT HI_19.q \\CAPT_HIGH\:sts\:sts_reg\\.status_5 (2.803:2.803:2.803))
    (INTERCONNECT HI_19.q \\Counter_1\:CounterUDB\:count_stored_i\\.main_0 (3.717:3.717:3.717))
    (INTERCONNECT HI_2.q HI_2.main_1 (3.506:3.506:3.506))
    (INTERCONNECT HI_2.q HI_3.main_2 (3.506:3.506:3.506))
    (INTERCONNECT HI_2.q HI_4.main_3 (3.506:3.506:3.506))
    (INTERCONNECT HI_2.q HI_5.main_4 (3.936:3.936:3.936))
    (INTERCONNECT HI_2.q HI_6.main_5 (3.936:3.936:3.936))
    (INTERCONNECT HI_2.q HI_7.main_6 (3.936:3.936:3.936))
    (INTERCONNECT HI_2.q \\CAPT_LOW\:sts\:sts_reg\\.status_2 (4.505:4.505:4.505))
    (INTERCONNECT HI_2.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_5 (3.936:3.936:3.936))
    (INTERCONNECT HI_3.q HI_3.main_1 (3.111:3.111:3.111))
    (INTERCONNECT HI_3.q HI_4.main_2 (3.111:3.111:3.111))
    (INTERCONNECT HI_3.q HI_5.main_3 (3.108:3.108:3.108))
    (INTERCONNECT HI_3.q HI_6.main_4 (3.108:3.108:3.108))
    (INTERCONNECT HI_3.q HI_7.main_5 (3.108:3.108:3.108))
    (INTERCONNECT HI_3.q \\CAPT_LOW\:sts\:sts_reg\\.status_3 (2.969:2.969:2.969))
    (INTERCONNECT HI_3.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_4 (3.108:3.108:3.108))
    (INTERCONNECT HI_4.q HI_4.main_1 (4.905:4.905:4.905))
    (INTERCONNECT HI_4.q HI_5.main_2 (3.881:3.881:3.881))
    (INTERCONNECT HI_4.q HI_6.main_3 (3.881:3.881:3.881))
    (INTERCONNECT HI_4.q HI_7.main_4 (3.881:3.881:3.881))
    (INTERCONNECT HI_4.q \\CAPT_LOW\:sts\:sts_reg\\.status_4 (6.428:6.428:6.428))
    (INTERCONNECT HI_4.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_3 (3.881:3.881:3.881))
    (INTERCONNECT HI_5.q HI_5.main_1 (2.790:2.790:2.790))
    (INTERCONNECT HI_5.q HI_6.main_2 (2.790:2.790:2.790))
    (INTERCONNECT HI_5.q HI_7.main_3 (2.790:2.790:2.790))
    (INTERCONNECT HI_5.q \\CAPT_LOW\:sts\:sts_reg\\.status_5 (2.803:2.803:2.803))
    (INTERCONNECT HI_5.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_2 (2.790:2.790:2.790))
    (INTERCONNECT HI_6.q HI_6.main_1 (3.731:3.731:3.731))
    (INTERCONNECT HI_6.q HI_7.main_2 (3.731:3.731:3.731))
    (INTERCONNECT HI_6.q StartOfFrame.main_3 (4.620:4.620:4.620))
    (INTERCONNECT HI_6.q \\CAPT_LOW\:sts\:sts_reg\\.status_6 (5.981:5.981:5.981))
    (INTERCONNECT HI_6.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_1 (3.731:3.731:3.731))
    (INTERCONNECT HI_7.q HI_7.main_1 (2.628:2.628:2.628))
    (INTERCONNECT HI_7.q StartOfFrame.main_2 (3.515:3.515:3.515))
    (INTERCONNECT HI_7.q \\CAPT_MID\:sts\:sts_reg\\.status_0 (5.658:5.658:5.658))
    (INTERCONNECT HI_7.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.main_0 (2.628:2.628:2.628))
    (INTERCONNECT HI_8.q HI_10.main_3 (7.623:7.623:7.623))
    (INTERCONNECT HI_8.q HI_11.main_4 (12.579:12.579:12.579))
    (INTERCONNECT HI_8.q HI_12.main_5 (12.579:12.579:12.579))
    (INTERCONNECT HI_8.q HI_13.main_6 (7.605:7.605:7.605))
    (INTERCONNECT HI_8.q HI_14.main_7 (7.605:7.605:7.605))
    (INTERCONNECT HI_8.q HI_15.main_8 (7.605:7.605:7.605))
    (INTERCONNECT HI_8.q HI_8.main_1 (3.777:3.777:3.777))
    (INTERCONNECT HI_8.q HI_9.main_2 (7.623:7.623:7.623))
    (INTERCONNECT HI_8.q StartOfFrame.main_1 (11.734:11.734:11.734))
    (INTERCONNECT HI_8.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_7 (12.601:12.601:12.601))
    (INTERCONNECT HI_8.q \\CAPT_MID\:sts\:sts_reg\\.status_1 (7.481:7.481:7.481))
    (INTERCONNECT HI_8.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_7 (7.605:7.605:7.605))
    (INTERCONNECT HI_9.q HI_10.main_1 (3.701:3.701:3.701))
    (INTERCONNECT HI_9.q HI_11.main_1 (7.909:7.909:7.909))
    (INTERCONNECT HI_9.q HI_12.main_1 (7.909:7.909:7.909))
    (INTERCONNECT HI_9.q HI_13.main_1 (3.988:3.988:3.988))
    (INTERCONNECT HI_9.q HI_14.main_1 (3.988:3.988:3.988))
    (INTERCONNECT HI_9.q HI_15.main_1 (3.988:3.988:3.988))
    (INTERCONNECT HI_9.q HI_9.main_1 (3.701:3.701:3.701))
    (INTERCONNECT HI_9.q Out_TikTak_3\(0\).pin_input (9.631:9.631:9.631))
    (INTERCONNECT HI_9.q StartOfFrame.main_0 (9.542:9.542:9.542))
    (INTERCONNECT HI_9.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_0 (7.900:7.900:7.900))
    (INTERCONNECT HI_9.q \\CAPT_MID\:sts\:sts_reg\\.status_2 (3.304:3.304:3.304))
    (INTERCONNECT HI_9.q \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.main_0 (3.988:3.988:3.988))
    (INTERCONNECT LED\(0\).pad_out LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LOAD\(0\).pad_out LOAD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LOAD_1\(0\).pad_out LOAD_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT My_wire_0.q My_wire_0.main_4 (4.457:4.457:4.457))
    (INTERCONNECT My_wire_0.q Net_11501.main_0 (6.367:6.367:6.367))
    (INTERCONNECT My_wire_0.q Net_11504.main_0 (8.011:8.011:8.011))
    (INTERCONNECT My_wire_0.q Net_11515.main_0 (7.767:7.767:7.767))
    (INTERCONNECT My_wire_0.q Net_11518.main_0 (4.317:4.317:4.317))
    (INTERCONNECT My_wire_1.q My_wire_1.main_4 (3.726:3.726:3.726))
    (INTERCONNECT My_wire_1.q Net_11562.main_0 (6.930:6.930:6.930))
    (INTERCONNECT My_wire_1.q Net_11565.main_0 (9.279:9.279:9.279))
    (INTERCONNECT My_wire_1.q Net_11568.main_0 (4.707:4.707:4.707))
    (INTERCONNECT My_wire_1.q Net_11571.main_0 (6.934:6.934:6.934))
    (INTERCONNECT My_wire_2.q EN1\(0\).pin_input (5.666:5.666:5.666))
    (INTERCONNECT My_wire_2.q My_wire_2.main_2 (3.439:3.439:3.439))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.interrupt TransmitWordShift.interrupt (7.800:7.800:7.800))
    (INTERCONNECT Net_1037.q Net_1037.main_1 (2.804:2.804:2.804))
    (INTERCONNECT Net_1037.q cydff_5.main_0 (2.809:2.809:2.809))
    (INTERCONNECT Net_1037.q cydff_8.clk_en (5.240:5.240:5.240))
    (INTERCONNECT Net_10457.q Net_10511.ap_0 (4.521:4.521:4.521))
    (INTERCONNECT Net_10457.q Net_10625.main_0 (3.754:3.754:3.754))
    (INTERCONNECT Net_10457.q \\TransmitShiftReg\:bSR\:load_reg\\.main_0 (3.158:3.158:3.158))
    (INTERCONNECT Net_10457.q \\TransmitShiftReg\:bSR\:status_0\\.main_1 (3.158:3.158:3.158))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:StsReg\\.interrupt LOAD_1\(0\).pin_input (6.724:6.724:6.724))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:StsReg\\.interrupt isr_Load_TrShReg.interrupt (7.921:7.921:7.921))
    (INTERCONNECT Net_10511.q Net_1037.ap_0 (6.800:6.800:6.800))
    (INTERCONNECT Net_10511.q Net_10749.ap_0 (5.868:5.868:5.868))
    (INTERCONNECT Net_10511.q \\BitCounterEnc\:CounterUDB\:count_enable\\.main_1 (5.290:5.290:5.290))
    (INTERCONNECT Net_10511.q cydff_5.ap_0 (6.800:6.800:6.800))
    (INTERCONNECT Net_10511.q cydff_8.ap_0 (7.615:7.615:7.615))
    (INTERCONNECT Net_10511.q preouts_2.ar_0 (5.121:5.121:5.121))
    (INTERCONNECT Net_10625.q LOAD\(0\).pin_input (9.153:9.153:9.153))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.so_comb My_wire_0.main_0 (3.425:3.425:3.425))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.so_comb My_wire_1.main_0 (6.256:6.256:6.256))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.so_comb Sh_out\(0\).pin_input (7.883:7.883:7.883))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.so_comb \\GlitchFilter_3\:genblk1\[0\]\:sample\\.main_0 (5.111:5.111:5.111))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.so_comb \\GlitchFilter_3\:genblk1\[1\]\:sample\\.main_0 (3.425:3.425:3.425))
    (INTERCONNECT Net_10749.q ClockEnc\(0\).pin_input (11.585:11.585:11.585))
    (INTERCONNECT Net_10749.q ClockEncDelay\(0\).pin_input (16.462:16.462:16.462))
    (INTERCONNECT Net_10749.q My_wire_0.main_1 (12.480:12.480:12.480))
    (INTERCONNECT Net_10749.q My_wire_1.main_1 (14.842:14.842:14.842))
    (INTERCONNECT Net_10749.q \\BitCounterEnc\:CounterUDB\:count_enable\\.main_0 (2.617:2.617:2.617))
    (INTERCONNECT Net_10749.q \\BitCounterEnc\:CounterUDB\:count_stored_i\\.main_0 (6.576:6.576:6.576))
    (INTERCONNECT Net_10749.q \\GlitchFilter_3\:genblk1\[0\]\:sample\\.main_1 (6.576:6.576:6.576))
    (INTERCONNECT Net_10749.q \\GlitchFilter_3\:genblk1\[1\]\:sample\\.main_1 (12.480:12.480:12.480))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:StsReg\\.clk_en (9.133:9.133:9.133))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.clk_en (9.133:9.133:9.133))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:load_reg\\.clk_en (9.856:9.856:9.856))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.clk_en (9.856:9.856:9.856))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.clk_en (8.847:8.847:8.847))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.clk_en (13.035:13.035:13.035))
    (INTERCONNECT Net_10749.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.clk_en (10.729:10.729:10.729))
    (INTERCONNECT Net_10749.q preouts_2.clk_en (13.035:13.035:13.035))
    (INTERCONNECT \\LED_ON\:Sync\:ctrl_reg\\.control_0 LED\(0\).pin_input (6.432:6.432:6.432))
    (INTERCONNECT Net_10925.q Clock_tiktak_4\(0\).pin_input (7.952:7.952:7.952))
    (INTERCONNECT Net_10925.q \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.route_si (6.068:6.068:6.068))
    (INTERCONNECT Net_10925.q \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.route_si (6.583:6.583:6.583))
    (INTERCONNECT Net_10925.q \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.route_si (3.574:3.574:3.574))
    (INTERCONNECT Net_10925.q \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.route_si (4.309:4.309:4.309))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.so_comb Net_10925.main_0 (2.824:2.824:2.824))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.so_comb Net_12420.main_2 (3.747:3.747:3.747))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.so_comb Net_686.main_2 (3.747:3.747:3.747))
    (INTERCONNECT Net_11403.q Clock_tiktak_1\(0\).pin_input (6.581:6.581:6.581))
    (INTERCONNECT Net_11408.q Tx_1\(0\).pin_input (5.551:5.551:5.551))
    (INTERCONNECT Rx_1\(0\).fb Rx_1\(0\)_SYNC.in (5.333:5.333:5.333))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:pollcount_0\\.main_3 (7.517:7.517:7.517))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:pollcount_1\\.main_4 (7.517:7.517:7.517))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:rx_last\\.main_0 (7.201:7.201:7.201))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:rx_postpoll\\.main_2 (4.009:4.009:4.009))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART\:BUART\:rx_state_2\\.main_11 (7.559:7.559:7.559))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt isr_rx.interrupt (5.041:5.041:5.041))
    (INTERCONNECT \\StartTransmit\:Sync\:ctrl_reg\\.control_0 Net_10457.ar_0 (3.651:3.651:3.651))
    (INTERCONNECT Net_11501.q DOut_CH4_N\(0\).pin_input (7.307:7.307:7.307))
    (INTERCONNECT Net_11504.q DOut_CH3_N\(0\).pin_input (6.412:6.412:6.412))
    (INTERCONNECT Net_11515.q DOut_CH2_N\(0\).pin_input (7.372:7.372:7.372))
    (INTERCONNECT Net_11518.q DOut_CH1_N\(0\).pin_input (7.093:7.093:7.093))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_0 Net_11518.main_1 (2.275:2.275:2.275))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_0 Net_11571.main_1 (2.275:2.275:2.275))
    (INTERCONNECT Net_11562.q DOut_CH4_P\(0\).pin_input (6.172:6.172:6.172))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_3 Net_11501.main_1 (4.056:4.056:4.056))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_3 Net_11562.main_1 (2.553:2.553:2.553))
    (INTERCONNECT Net_11565.q DOut_CH3_P\(0\).pin_input (6.591:6.591:6.591))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_2 Net_11504.main_1 (5.371:5.371:5.371))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_2 Net_11565.main_1 (4.640:4.640:4.640))
    (INTERCONNECT Net_11568.q DOut_CH2_P\(0\).pin_input (6.605:6.605:6.605))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_1 Net_11515.main_1 (6.562:6.562:6.562))
    (INTERCONNECT \\ControlReg_Regim\:Sync\:ctrl_reg\\.control_1 Net_11568.main_1 (7.323:7.323:7.323))
    (INTERCONNECT Net_11571.q DOut_CH1_P\(0\).pin_input (7.059:7.059:7.059))
    (INTERCONNECT PPS\(0\).fb cydff_14.clock_0 (7.425:7.425:7.425))
    (INTERCONNECT \\Control_FREQ\:Sync\:ctrl_reg\\.control_0 StartOfFrame.main_5 (2.266:2.266:2.266))
    (INTERCONNECT \\Control_FREQ\:Sync\:ctrl_reg\\.control_1 StartOfFrame.main_4 (2.248:2.248:2.248))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sSTSReg\:stsreg\\.interrupt \\CAPT_HIGH\:sts\:sts_reg\\.clk_en (4.236:4.236:4.236))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sSTSReg\:stsreg\\.interrupt \\CAPT_LOW\:sts\:sts_reg\\.clk_en (5.645:5.645:5.645))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sSTSReg\:stsreg\\.interrupt \\CAPT_MID\:sts\:sts_reg\\.clk_en (4.139:4.139:4.139))
    (INTERCONNECT Net_12170.q HI_0.main_0 (3.395:3.395:3.395))
    (INTERCONNECT Net_12170.q HI_1.main_0 (4.334:4.334:4.334))
    (INTERCONNECT Net_12170.q HI_10.main_0 (6.080:6.080:6.080))
    (INTERCONNECT Net_12170.q HI_11.main_0 (3.244:3.244:3.244))
    (INTERCONNECT Net_12170.q HI_12.main_0 (3.244:3.244:3.244))
    (INTERCONNECT Net_12170.q HI_13.main_0 (6.630:6.630:6.630))
    (INTERCONNECT Net_12170.q HI_14.main_0 (6.630:6.630:6.630))
    (INTERCONNECT Net_12170.q HI_15.main_0 (6.630:6.630:6.630))
    (INTERCONNECT Net_12170.q HI_16.main_0 (3.395:3.395:3.395))
    (INTERCONNECT Net_12170.q HI_17.main_0 (3.375:3.375:3.375))
    (INTERCONNECT Net_12170.q HI_18.main_0 (3.375:3.375:3.375))
    (INTERCONNECT Net_12170.q HI_19.main_0 (3.375:3.375:3.375))
    (INTERCONNECT Net_12170.q HI_2.main_0 (4.334:4.334:4.334))
    (INTERCONNECT Net_12170.q HI_3.main_0 (4.334:4.334:4.334))
    (INTERCONNECT Net_12170.q HI_4.main_0 (4.334:4.334:4.334))
    (INTERCONNECT Net_12170.q HI_5.main_0 (4.346:4.346:4.346))
    (INTERCONNECT Net_12170.q HI_6.main_0 (4.346:4.346:4.346))
    (INTERCONNECT Net_12170.q HI_7.main_0 (4.346:4.346:4.346))
    (INTERCONNECT Net_12170.q HI_8.main_0 (8.449:8.449:8.449))
    (INTERCONNECT Net_12170.q HI_9.main_0 (6.080:6.080:6.080))
    (INTERCONNECT Net_12170.q Out_TikTak_1\(0\).pin_input (12.200:12.200:12.200))
    (INTERCONNECT Net_12170.q \\Counter_1\:CounterUDB\:count_enable\\.main_0 (2.320:2.320:2.320))
    (INTERCONNECT Net_12170.q isr_tc.interrupt (12.362:12.362:12.362))
    (INTERCONNECT \\Period\:bSR\:StsReg\\.interrupt Net_860.ar_0 (2.238:2.238:2.238))
    (INTERCONNECT Net_12420.q \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.route_si (4.635:4.635:4.635))
    (INTERCONNECT Net_12420.q \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.route_si (5.181:5.181:5.181))
    (INTERCONNECT Net_12420.q \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.route_si (2.791:2.791:2.791))
    (INTERCONNECT Net_12420.q \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.route_si (2.788:2.788:2.788))
    (INTERCONNECT \\Control_Capture\:Sync\:ctrl_reg\\.control_0 cydff_14.ar_0 (2.289:2.289:2.289))
    (INTERCONNECT \\Boundary32bit\:CounterHW\\.tc Net_11403.main_0 (5.267:5.267:5.267))
    (INTERCONNECT \\Boundary32bit\:CounterHW\\.tc TC_word\(0\).pin_input (9.106:9.106:9.106))
    (INTERCONNECT \\Boundary32bit\:CounterHW\\.tc cydff_10.clock_0 (6.906:6.906:6.906))
    (INTERCONNECT \\Boundary32bit\:CounterHW\\.tc cydff_9.clock_0 (7.138:7.138:7.138))
    (INTERCONNECT \\Control_Period\:Sync\:ctrl_reg\\.control_1 Net_860.clk_en (2.240:2.240:2.240))
    (INTERCONNECT \\Control_Period\:Sync\:ctrl_reg\\.control_0 Net_860.main_0 (2.259:2.259:2.259))
    (INTERCONNECT Net_686.q Clock_tiktak_3\(0\).pin_input (8.208:8.208:8.208))
    (INTERCONNECT Net_686.q Net_12420.main_0 (3.773:3.773:3.773))
    (INTERCONNECT Net_686.q Net_686.main_0 (3.773:3.773:3.773))
    (INTERCONNECT Net_686.q cydff_9.main_0 (6.531:6.531:6.531))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.so_comb Net_12420.main_1 (2.911:2.911:2.911))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.so_comb Net_686.main_1 (2.911:2.911:2.911))
    (INTERCONNECT \\FrameAllow\:Sync\:ctrl_reg\\.control_0 preouts_2.main_0 (2.891:2.891:2.891))
    (INTERCONNECT Net_860.q Clock_tiktak_2\(0\).pin_input (8.111:8.111:8.111))
    (INTERCONNECT Net_860.q cydff_10.main_0 (5.725:5.725:5.725))
    (INTERCONNECT Net_9761.q \\StartButton\:sts\:sts_reg\\.status_0 (3.607:3.607:3.607))
    (INTERCONNECT Start\(0\).fb Start\(0\)_SYNC.in (5.989:5.989:5.989))
    (INTERCONNECT Start\(0\)_SYNC.out Net_9761.main_0 (6.879:6.879:6.879))
    (INTERCONNECT Out_TikTak\(0\).pad_out Out_TikTak\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak_1\(0\).pad_out Out_TikTak_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak_3\(0\).pad_out Out_TikTak_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Sh_out\(0\).pad_out Sh_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT StartOfFrame.q Net_10457.clk_en (3.672:3.672:3.672))
    (INTERCONNECT StartOfFrame.q Out_TikTak\(0\).pin_input (6.449:6.449:6.449))
    (INTERCONNECT StartOfFrame.q isr_comp.interrupt (9.429:9.429:9.429))
    (INTERCONNECT TC\(0\).pad_out TC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TC_word\(0\).pad_out TC_word\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.q HI_16.main_2 (4.588:4.588:4.588))
    (INTERCONNECT \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.q HI_17.main_3 (5.144:5.144:5.144))
    (INTERCONNECT \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.q HI_18.main_4 (5.144:5.144:5.144))
    (INTERCONNECT \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.q HI_19.main_5 (5.144:5.144:5.144))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\BitCounterEnc\:CounterUDB\:prevCompare\\.main_0 (3.235:3.235:3.235))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\BitCounterEnc\:CounterUDB\:status_0\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:count_enable\\.q \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (2.316:2.316:2.316))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:count_stored_i\\.q \\BitCounterEnc\:CounterUDB\:count_enable\\.main_2 (2.902:2.902:2.902))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:overflow_reg_i\\.q Net_10511.clk_en (3.616:3.616:3.616))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:overflow_reg_i\\.q TC\(0\).pin_input (7.903:7.903:7.903))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:overflow_reg_i\\.q \\BitCounterEnc\:CounterUDB\:status_2\\.main_1 (5.188:5.188:5.188))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:prevCompare\\.q Compare\(0\).pin_input (6.579:6.579:6.579))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:prevCompare\\.q Net_10625.main_1 (3.797:3.797:3.797))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:prevCompare\\.q \\BitCounterEnc\:CounterUDB\:status_0\\.main_1 (2.921:2.921:2.921))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:prevCompare\\.q \\TransmitShiftReg\:bSR\:load_reg\\.main_1 (2.915:2.915:2.915))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:prevCompare\\.q \\TransmitShiftReg\:bSR\:status_0\\.main_2 (2.915:2.915:2.915))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\BitCounterEnc\:CounterUDB\:overflow_reg_i\\.main_0 (5.043:5.043:5.043))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (2.940:2.940:2.940))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\BitCounterEnc\:CounterUDB\:status_2\\.main_0 (2.942:2.942:2.942))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:status_0\\.q \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.324:2.324:2.324))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.587:5.587:5.587))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:status_2\\.q \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\BitCounterEnc\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_1\:CounterUDB\:prevCompare\\.main_0 (2.305:2.305:2.305))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_1\:CounterUDB\:status_0\\.main_0 (2.305:2.305:2.305))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Counter_1\:CounterUDB\:count_enable\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\Counter_1\:CounterUDB\:count_enable\\.q \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (3.859:3.859:3.859))
    (INTERCONNECT \\Counter_1\:CounterUDB\:count_enable\\.q \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (4.428:4.428:4.428))
    (INTERCONNECT \\Counter_1\:CounterUDB\:count_enable\\.q \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (5.517:5.517:5.517))
    (INTERCONNECT \\Counter_1\:CounterUDB\:count_enable\\.q \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (5.521:5.521:5.521))
    (INTERCONNECT \\Counter_1\:CounterUDB\:count_stored_i\\.q \\Counter_1\:CounterUDB\:count_enable\\.main_2 (2.298:2.298:2.298))
    (INTERCONNECT \\Counter_1\:CounterUDB\:hwCapture\\.q \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (3.989:3.989:3.989))
    (INTERCONNECT \\Counter_1\:CounterUDB\:hwCapture\\.q \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (3.454:3.454:3.454))
    (INTERCONNECT \\Counter_1\:CounterUDB\:hwCapture\\.q \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (4.373:4.373:4.373))
    (INTERCONNECT \\Counter_1\:CounterUDB\:hwCapture\\.q \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (4.908:4.908:4.908))
    (INTERCONNECT \\Counter_1\:CounterUDB\:hwCapture\\.q \\Counter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (4.987:4.987:4.987))
    (INTERCONNECT \\Counter_1\:CounterUDB\:overflow_reg_i\\.q \\Counter_1\:CounterUDB\:status_2\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\Counter_1\:CounterUDB\:prevCapture\\.q \\Counter_1\:CounterUDB\:hwCapture\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\Counter_1\:CounterUDB\:prevCompare\\.q \\Counter_1\:CounterUDB\:status_0\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_1\:CounterUDB\:overflow_reg_i\\.main_0 (5.649:5.649:5.649))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (4.036:4.036:4.036))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (4.310:4.310:4.310))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (2.602:2.602:2.602))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (2.602:2.602:2.602))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_1\:CounterUDB\:status_2\\.main_0 (5.649:5.649:5.649))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:status_0\\.q \\Counter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.216:5.216:5.216))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Counter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.902:5.902:5.902))
    (INTERCONNECT \\Counter_1\:CounterUDB\:status_2\\.q \\Counter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.928:2.928:2.928))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Counter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.902:2.902:2.902))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Counter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.904:2.904:2.904))
    (INTERCONNECT \\GlitchFilter_3\:genblk1\[0\]\:sample\\.q My_wire_0.main_3 (3.628:3.628:3.628))
    (INTERCONNECT \\GlitchFilter_3\:genblk1\[1\]\:sample\\.q My_wire_1.main_3 (5.999:5.999:5.999))
    (INTERCONNECT \\GlitchFilter_3\:genblk1\[2\]\:sample\\.q My_wire_2.main_1 (2.246:2.246:2.246))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.q Net_12170.main_5 (3.674:3.674:3.674))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_15\\.q \\Counter_1\:CounterUDB\:count_stored_i\\.main_5 (3.674:3.674:3.674))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_10.main_4 (8.600:8.600:8.600))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_11.main_5 (3.232:3.232:3.232))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_12.main_6 (3.232:3.232:3.232))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_13.main_7 (9.153:9.153:9.153))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_14.main_8 (9.153:9.153:9.153))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_15.main_9 (9.153:9.153:9.153))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_8.main_2 (10.973:10.973:10.973))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q HI_9.main_3 (8.600:8.600:8.600))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q Net_12170.main_4 (4.743:4.743:4.743))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q \\BasicCounter\:MODULE_6\:g2\:a0\:g1\:z1\:s0\:g1\:u0\:b_16\\.main_8 (3.238:3.238:3.238))
    (INTERCONNECT \\MODULE_7\:g1\:a0\:gx\:u0\:eq_7\\.q \\Counter_1\:CounterUDB\:count_stored_i\\.main_4 (4.743:4.743:4.743))
    (INTERCONNECT \\Period\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.cs_addr_2 (2.527:2.527:2.527))
    (INTERCONNECT \\Period\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cs_addr_2 (2.531:2.531:2.531))
    (INTERCONNECT \\Period\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cs_addr_2 (3.602:3.602:3.602))
    (INTERCONNECT \\Period\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.cs_addr_2 (3.598:3.598:3.598))
    (INTERCONNECT \\Period\:bSR\:load_reg\\.q \\Period\:bSR\:status_0\\.main_1 (2.287:2.287:2.287))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ce0 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ce0 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:status_0\\.q \\Period\:bSR\:StsReg\\.status_0 (5.208:5.208:5.208))
    (INTERCONNECT \\Period\:bSR\:status_0\\.q \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.cs_addr_1 (4.687:4.687:4.687))
    (INTERCONNECT \\Period\:bSR\:status_0\\.q \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cs_addr_1 (4.291:4.291:4.291))
    (INTERCONNECT \\Period\:bSR\:status_0\\.q \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cs_addr_1 (2.792:2.792:2.792))
    (INTERCONNECT \\Period\:bSR\:status_0\\.q \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.cs_addr_1 (2.785:2.785:2.785))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.f0_blk_stat_comb \\Period\:bSR\:StsReg\\.status_3 (2.866:2.866:2.866))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.f0_bus_stat_comb \\Period\:bSR\:StsReg\\.status_4 (2.879:2.879:2.879))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.f1_blk_stat_comb \\Period\:bSR\:StsReg\\.status_5 (2.879:2.879:2.879))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.f1_bus_stat_comb \\Period\:bSR\:StsReg\\.status_6 (2.874:2.874:2.874))
    (INTERCONNECT \\SigmaReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cs_addr_2 (5.094:5.094:5.094))
    (INTERCONNECT \\SigmaReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cs_addr_2 (5.642:5.642:5.642))
    (INTERCONNECT \\SigmaReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cs_addr_2 (3.241:3.241:3.241))
    (INTERCONNECT \\SigmaReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cs_addr_2 (3.238:3.238:3.238))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.ce0 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f0_blk_stat_comb \\SigmaReg\:bSR\:StsReg\\.status_3 (2.902:2.902:2.902))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f0_bus_stat_comb \\SigmaReg\:bSR\:StsReg\\.status_4 (2.913:2.913:2.913))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f1_blk_stat_comb \\SigmaReg\:bSR\:StsReg\\.status_5 (2.912:2.912:2.912))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f1_bus_stat_comb \\SigmaReg\:bSR\:StsReg\\.status_6 (2.900:2.900:2.900))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cs_addr_2 (3.085:3.085:3.085))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cs_addr_2 (3.088:3.088:3.088))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cs_addr_2 (4.138:4.138:4.138))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:SyncCtl\:CtrlReg\\.control_0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cs_addr_2 (4.135:4.135:4.135))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:load_reg\\.q \\TransmitShiftReg\:bSR\:status_0\\.main_0 (2.286:2.286:2.286))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ce0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:status_0\\.q \\TransmitShiftReg\:bSR\:StsReg\\.status_0 (7.027:7.027:7.027))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:status_0\\.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cs_addr_1 (4.036:4.036:4.036))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:status_0\\.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cs_addr_1 (4.039:4.039:4.039))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:status_0\\.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cs_addr_1 (5.067:5.067:5.067))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:status_0\\.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cs_addr_1 (5.064:5.064:5.064))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f0_blk_stat_comb \\TransmitShiftReg\:bSR\:StsReg\\.status_3 (6.205:6.205:6.205))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f0_bus_stat_comb \\TransmitShiftReg\:bSR\:StsReg\\.status_4 (3.601:3.601:3.601))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f1_blk_stat_comb \\TransmitShiftReg\:bSR\:StsReg\\.status_5 (3.600:3.600:3.600))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.f1_bus_stat_comb \\TransmitShiftReg\:bSR\:StsReg\\.status_6 (3.605:3.605:3.605))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_2 \\UART\:BUART\:tx_ctrl_mark_last\\.main_2 (2.315:2.315:2.315))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_2 \\UART\:BUART\:tx_mark\\.main_2 (3.244:3.244:3.244))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:rx_load_fifo\\.main_1 (3.657:3.657:3.657))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:rx_markspace_pre\\.main_1 (7.290:7.290:7.290))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:rx_parity_bit\\.main_1 (6.745:6.745:6.745))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:rx_parity_error_pre\\.main_1 (7.300:7.300:7.300))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:rx_state_2\\.main_1 (3.657:3.657:3.657))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:rx_status_2\\.main_1 (7.300:7.300:7.300))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:tx_ctrl_mark_last\\.main_1 (2.645:2.645:2.645))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:tx_mark\\.main_1 (3.572:3.572:3.572))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:tx_parity_bit\\.main_1 (2.645:2.645:2.645))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:tx_state_0\\.main_1 (3.667:3.667:3.667))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:tx_state_1\\.main_1 (3.572:3.572:3.572))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:tx_state_2\\.main_1 (3.572:3.572:3.572))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_3 \\UART\:BUART\:txn_split\\.main_1 (4.125:4.125:4.125))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:rx_load_fifo\\.main_0 (4.018:4.018:4.018))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:rx_markspace_pre\\.main_0 (6.001:6.001:6.001))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:rx_parity_bit\\.main_0 (6.017:6.017:6.017))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:rx_parity_error_pre\\.main_0 (5.998:5.998:5.998))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:rx_state_2\\.main_0 (4.018:4.018:4.018))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:rx_status_2\\.main_0 (5.998:5.998:5.998))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:tx_ctrl_mark_last\\.main_0 (3.158:3.158:3.158))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:tx_mark\\.main_0 (5.066:5.066:5.066))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:tx_parity_bit\\.main_0 (3.158:3.158:3.158))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:tx_state_0\\.main_0 (5.053:5.053:5.053))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:tx_state_1\\.main_0 (5.066:5.066:5.066))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:tx_state_2\\.main_0 (5.066:5.066:5.066))
    (INTERCONNECT \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.control_4 \\UART\:BUART\:txn_split\\.main_0 (5.961:5.961:5.961))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (3.673:3.673:3.673))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_2 (2.314:2.314:2.314))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_3 (2.314:2.314:2.314))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_1 (3.958:3.958:3.958))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_2 (2.299:2.299:2.299))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_0 (3.947:3.947:3.947))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (6.037:6.037:6.037))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_markspace_pre\\.main_4 (7.143:7.143:7.143))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_parity_bit\\.main_4 (6.589:6.589:6.589))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_4 (7.159:7.159:7.159))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_2 (6.023:6.023:6.023))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_4 (6.037:6.037:6.037))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (5.076:5.076:5.076))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_2\\.main_4 (7.159:7.159:7.159))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_2 (7.143:7.143:7.143))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.522:4.522:4.522))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_1 (4.158:4.158:4.158))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_1 (4.158:4.158:4.158))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (2.641:2.641:2.641))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_0 (4.159:4.159:4.159))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_0 (4.159:4.159:4.159))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (2.633:2.633:2.633))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_load_fifo\\.main_9 (3.594:3.594:3.594))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_8 (3.579:3.579:3.579))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_2\\.main_9 (3.594:3.594:3.594))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (2.637:2.637:2.637))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_load_fifo\\.main_8 (3.412:3.412:3.412))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_7 (3.399:3.399:3.399))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_2\\.main_8 (3.412:3.412:3.412))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (2.307:2.307:2.307))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_load_fifo\\.main_7 (5.915:5.915:5.915))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_6 (4.442:4.442:4.442))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_2\\.main_7 (5.915:5.915:5.915))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (2.306:2.306:2.306))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (2.307:2.307:2.307))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (3.672:3.672:3.672))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (2.332:2.332:2.332))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_10 (6.846:6.846:6.846))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (5.023:5.023:5.023))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (6.259:6.259:6.259))
    (INTERCONNECT \\UART\:BUART\:rx_markspace_pre\\.q \\UART\:BUART\:rx_markspace_pre\\.main_8 (2.288:2.288:2.288))
    (INTERCONNECT \\UART\:BUART\:rx_parity_bit\\.q \\UART\:BUART\:rx_parity_bit\\.main_8 (2.795:2.795:2.795))
    (INTERCONNECT \\UART\:BUART\:rx_parity_bit\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_9 (2.783:2.783:2.783))
    (INTERCONNECT \\UART\:BUART\:rx_parity_error_pre\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_8 (2.308:2.308:2.308))
    (INTERCONNECT \\UART\:BUART\:rx_parity_error_pre\\.q \\UART\:BUART\:rx_status_2\\.main_7 (2.308:2.308:2.308))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_markspace_pre\\.main_5 (5.907:5.907:5.907))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_parity_bit\\.main_5 (5.338:5.338:5.338))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_5 (5.382:5.382:5.382))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_state_0\\.main_3 (3.867:3.867:3.867))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:rx_status_3\\.main_3 (5.907:5.907:5.907))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (4.480:4.480:4.480))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (5.756:5.756:5.756))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (2.775:2.775:2.775))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_markspace_pre\\.main_3 (7.225:7.225:7.225))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_parity_bit\\.main_3 (7.237:7.237:7.237))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_3 (7.847:7.847:7.847))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_1 (2.789:2.789:2.789))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_3 (2.775:2.775:2.775))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (5.756:5.756:5.756))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (2.775:2.775:2.775))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_2\\.main_3 (7.847:7.847:7.847))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_1 (7.225:7.225:7.225))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (7.091:7.091:7.091))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (5.401:5.401:5.401))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (6.886:6.886:6.886))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_markspace_pre\\.main_2 (3.072:3.072:3.072))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_parity_bit\\.main_2 (3.072:3.072:3.072))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_2 (2.933:2.933:2.933))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_state_0\\.main_0 (6.751:6.751:6.751))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_state_2\\.main_2 (6.886:6.886:6.886))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_state_3\\.main_0 (5.401:5.401:5.401))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (6.886:6.886:6.886))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_status_2\\.main_2 (2.933:2.933:2.933))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:rx_status_3\\.main_0 (3.072:3.072:3.072))
    (INTERCONNECT \\UART\:BUART\:rx_state_1\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.964:5.964:5.964))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (3.530:3.530:3.530))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_6 (2.618:2.618:2.618))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_markspace_pre\\.main_7 (5.077:5.077:5.077))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_parity_bit\\.main_7 (5.522:5.522:5.522))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_7 (6.087:6.087:6.087))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_5 (2.615:2.615:2.615))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_6 (2.618:2.618:2.618))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (3.530:3.530:3.530))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_2\\.main_6 (6.087:6.087:6.087))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_5 (5.077:5.077:5.077))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (2.604:2.604:2.604))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_5 (10.808:10.808:10.808))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_markspace_pre\\.main_6 (8.174:8.174:8.174))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_parity_bit\\.main_6 (7.621:7.621:7.621))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_parity_error_pre\\.main_6 (4.968:4.968:4.968))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_4 (11.374:11.374:11.374))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_5 (10.808:10.808:10.808))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (2.604:2.604:2.604))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (10.808:10.808:10.808))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_2\\.main_5 (4.968:4.968:4.968))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_4 (8.174:8.174:8.174))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (2.900:2.900:2.900))
    (INTERCONNECT \\UART\:BUART\:rx_status_2\\.q \\UART\:BUART\:sRX\:RxSts\\.status_2 (2.316:2.316:2.316))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (2.312:2.312:2.312))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (5.666:5.666:5.666))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (2.931:2.931:2.931))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_mark\\.main_7 (4.295:4.295:4.295))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_parity_bit\\.main_6 (5.203:5.203:5.203))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_8 (6.270:6.270:6.270))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_7 (4.295:4.295:4.295))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_7 (4.295:4.295:4.295))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_3 (6.294:6.294:6.294))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn_split\\.main_8 (3.013:3.013:3.013))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (5.056:5.056:5.056))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.460:4.460:4.460))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (8.531:8.531:8.531))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_4 (5.056:5.056:5.056))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_4 (8.627:8.627:8.627))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_4 (8.627:8.627:8.627))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (8.531:8.531:8.531))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_mark\\.main_6 (5.356:5.356:5.356))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_0\\.main_7 (3.683:3.683:3.683))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_1\\.main_6 (5.356:5.356:5.356))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_2\\.main_6 (5.356:5.356:5.356))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn_split\\.main_7 (6.242:6.242:6.242))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:tx_ctrl_mark_last\\.main_3 (2.300:2.300:2.300))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:tx_mark\\.main_8 (3.226:3.226:3.226))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (6.173:6.173:6.173))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_5 (3.253:3.253:3.253))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (6.090:6.090:6.090))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (8.145:8.145:8.145))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (4.279:4.279:4.279))
    (INTERCONNECT \\UART\:BUART\:tx_mark\\.q \\UART\:BUART\:tx_mark\\.main_9 (2.621:2.621:2.621))
    (INTERCONNECT \\UART\:BUART\:tx_mark\\.q \\UART\:BUART\:txn_split\\.main_9 (3.382:3.382:3.382))
    (INTERCONNECT \\UART\:BUART\:tx_parity_bit\\.q \\UART\:BUART\:tx_parity_bit\\.main_7 (2.303:2.303:2.303))
    (INTERCONNECT \\UART\:BUART\:tx_parity_bit\\.q \\UART\:BUART\:txn_split\\.main_10 (3.938:3.938:3.938))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn_split\\.main_5 (5.140:5.140:5.140))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (3.175:3.175:3.175))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.517:4.517:4.517))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (5.806:5.806:5.806))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_mark\\.main_4 (4.750:4.750:4.750))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_parity_bit\\.main_4 (3.825:3.825:3.825))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_3 (3.175:3.175:3.175))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_3 (4.750:4.750:4.750))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_3 (4.750:4.750:4.750))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (5.806:5.806:5.806))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn_split\\.main_4 (5.815:5.815:5.815))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (5.034:5.034:5.034))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (6.375:6.375:6.375))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (3.523:3.523:3.523))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_mark\\.main_3 (2.626:2.626:2.626))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_parity_bit\\.main_3 (3.374:3.374:3.374))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_2 (5.034:5.034:5.034))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_2 (2.626:2.626:2.626))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_2 (2.626:2.626:2.626))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (3.523:3.523:3.523))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (4.774:4.774:4.774))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn_split\\.main_3 (3.534:3.534:3.534))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (6.842:6.842:6.842))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (6.113:6.113:6.113))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_mark\\.main_5 (3.466:3.466:3.466))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_parity_bit\\.main_5 (5.928:5.928:5.928))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_6 (6.842:6.842:6.842))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_5 (3.466:3.466:3.466))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_5 (3.466:3.466:3.466))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (6.113:6.113:6.113))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_2 (6.852:6.852:6.852))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn_split\\.main_6 (6.118:6.118:6.118))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (2.862:2.862:2.862))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (2.892:2.892:2.892))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_11408.main_0 (3.222:3.222:3.222))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:tx_parity_bit\\.main_2 (3.227:3.227:3.227))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn_split\\.main_2 (4.860:4.860:4.860))
    (INTERCONNECT \\UART\:BUART\:txn_split\\.q \\UART\:BUART\:txn\\.main_4 (4.344:4.344:4.344))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_markspace_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_parity_error_pre\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_status_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sCR_SyncCtl\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_mark\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_parity_bit\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\BitCounterEnc\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.route_si (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.route_si (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.route_si (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.route_si (0.000:0.000:0.000))
    (INTERCONNECT __ZERO__.q \\Boundary32bit\:CounterHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT cydff_10.q \\Period\:bSR\:load_reg\\.main_0 (4.417:4.417:4.417))
    (INTERCONNECT cydff_10.q \\Period\:bSR\:status_0\\.main_0 (4.417:4.417:4.417))
    (INTERCONNECT cydff_14.q \\Counter_1\:CounterUDB\:hwCapture\\.main_0 (7.591:7.591:7.591))
    (INTERCONNECT cydff_14.q \\Counter_1\:CounterUDB\:prevCapture\\.main_0 (7.591:7.591:7.591))
    (INTERCONNECT cydff_5.q Net_1037.main_0 (2.298:2.298:2.298))
    (INTERCONNECT cydff_8.q Net_10749.clk_en (6.249:6.249:6.249))
    (INTERCONNECT cydff_9.q Clock_tiktak\(0\).pin_input (8.716:8.716:8.716))
    (INTERCONNECT cydff_9.q HI_0.clock_0 (8.076:8.076:8.076))
    (INTERCONNECT cydff_9.q HI_1.clock_0 (7.085:7.085:7.085))
    (INTERCONNECT cydff_9.q HI_10.clock_0 (9.796:9.796:9.796))
    (INTERCONNECT cydff_9.q HI_11.clock_0 (6.385:6.385:6.385))
    (INTERCONNECT cydff_9.q HI_12.clock_0 (6.385:6.385:6.385))
    (INTERCONNECT cydff_9.q HI_13.clock_0 (9.796:9.796:9.796))
    (INTERCONNECT cydff_9.q HI_14.clock_0 (9.796:9.796:9.796))
    (INTERCONNECT cydff_9.q HI_15.clock_0 (9.796:9.796:9.796))
    (INTERCONNECT cydff_9.q HI_16.clock_0 (8.076:8.076:8.076))
    (INTERCONNECT cydff_9.q HI_17.clock_0 (8.076:8.076:8.076))
    (INTERCONNECT cydff_9.q HI_18.clock_0 (8.076:8.076:8.076))
    (INTERCONNECT cydff_9.q HI_19.clock_0 (8.076:8.076:8.076))
    (INTERCONNECT cydff_9.q HI_2.clock_0 (7.085:7.085:7.085))
    (INTERCONNECT cydff_9.q HI_3.clock_0 (7.085:7.085:7.085))
    (INTERCONNECT cydff_9.q HI_4.clock_0 (7.085:7.085:7.085))
    (INTERCONNECT cydff_9.q HI_5.clock_0 (7.085:7.085:7.085))
    (INTERCONNECT cydff_9.q HI_6.clock_0 (7.085:7.085:7.085))
    (INTERCONNECT cydff_9.q HI_7.clock_0 (7.085:7.085:7.085))
    (INTERCONNECT cydff_9.q HI_8.clock_0 (12.479:12.479:12.479))
    (INTERCONNECT cydff_9.q HI_9.clock_0 (9.796:9.796:9.796))
    (INTERCONNECT cydff_9.q cydff_9__SYNC.in (10.087:10.087:10.087))
    (INTERCONNECT cydff_9.q cydff_9__SYNC_1.in (8.766:8.766:8.766))
    (INTERCONNECT cydff_9__SYNC.out \\Counter_1\:CounterUDB\:count_stored_i\\.clk_en (5.175:5.175:5.175))
    (INTERCONNECT cydff_9__SYNC.out \\Counter_1\:CounterUDB\:overflow_reg_i\\.clk_en (4.622:4.622:4.622))
    (INTERCONNECT cydff_9__SYNC.out \\Counter_1\:CounterUDB\:prevCapture\\.clk_en (6.096:6.096:6.096))
    (INTERCONNECT cydff_9__SYNC.out \\Counter_1\:CounterUDB\:prevCompare\\.clk_en (7.326:7.326:7.326))
    (INTERCONNECT cydff_9__SYNC.out \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.clk_en (6.096:6.096:6.096))
    (INTERCONNECT cydff_9__SYNC.out \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.clk_en (6.652:6.652:6.652))
    (INTERCONNECT cydff_9__SYNC.out \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.clk_en (8.302:8.302:8.302))
    (INTERCONNECT cydff_9__SYNC.out \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.clk_en (7.326:7.326:7.326))
    (INTERCONNECT cydff_9__SYNC.out \\Counter_1\:CounterUDB\:sSTSReg\:stsreg\\.clk_en (6.096:6.096:6.096))
    (INTERCONNECT cydff_9__SYNC_1.out \\Counter_1\:CounterUDB\:sCTRLReg\:ctrlreg\\.clk_en (2.917:2.917:2.917))
    (INTERCONNECT preouts_2.q My_wire_0.main_2 (3.168:3.168:3.168))
    (INTERCONNECT preouts_2.q My_wire_1.main_2 (6.480:6.480:6.480))
    (INTERCONNECT preouts_2.q My_wire_2.main_0 (6.480:6.480:6.480))
    (INTERCONNECT preouts_2.q \\GlitchFilter_3\:genblk1\[0\]\:sample\\.main_2 (4.831:4.831:4.831))
    (INTERCONNECT preouts_2.q \\GlitchFilter_3\:genblk1\[1\]\:sample\\.main_2 (3.168:3.168:3.168))
    (INTERCONNECT preouts_2.q \\GlitchFilter_3\:genblk1\[2\]\:sample\\.main_0 (6.480:6.480:6.480))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\Boundary32bit\:CounterHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ce0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cl0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.z0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ff0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ce1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cl1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.z1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ff1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.co_msb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.sol_msb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cfbo \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sor \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cmsbo \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.co_msb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sol_msb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cfbo \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sor \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cmsbo \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff0 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff1 \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.co_msb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sol_msb \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cfbo \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.sor \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cmsbo \\TransmitShiftReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cl0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.z0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ff0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ce1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cl1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.z1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.ff1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.co_msb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.sol_msb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cfbo \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sor \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cmsbo \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ce1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cl1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.z1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.ff1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.co_msb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sol_msb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cfbo \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sor \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cmsbo \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff0 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ce1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cl1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.z1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.ff1 \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.co_msb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sol_msb \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cfbo \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.sor \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u3\\.cmsbo \\SigmaReg\:bSR\:sC32\:BShiftRegDp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.cl0 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.z0 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.ff0 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.ce1 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.cl1 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.z1 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.ff1 \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.co_msb \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.sol_msb \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.cfbo \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.sor \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cmsbo \\Period\:bSR\:sC32\:BShiftRegDp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cl0 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.z0 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ff0 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ce1 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cl1 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.z1 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.ff1 \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.co_msb \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.sol_msb \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cfbo \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.sor \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cmsbo \\Period\:bSR\:sC32\:BShiftRegDp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cl0 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.z0 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ff0 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ce1 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cl1 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.z1 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.ff1 \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.co_msb \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.sol_msb \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cfbo \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.sor \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Period\:bSR\:sC32\:BShiftRegDp\:u3\\.cmsbo \\Period\:bSR\:sC32\:BShiftRegDp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Counter_1\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Counter_1\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_1\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Counter_1\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT LOAD\(0\).pad_out LOAD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LOAD\(0\)_PAD LOAD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Sh_out\(0\).pad_out Sh_out\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Sh_out\(0\)_PAD Sh_out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TC\(0\).pad_out TC\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TC\(0\)_PAD TC\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Compare\(0\).pad_out Compare\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Compare\(0\)_PAD Compare\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockEncDelay\(0\).pad_out ClockEncDelay\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ClockEncDelay\(0\)_PAD ClockEncDelay\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH1_N\(0\).pad_out DOut_CH1_N\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH1_N\(0\)_PAD DOut_CH1_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT EN1\(0\).pad_out EN1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT EN1\(0\)_PAD EN1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH1_P\(0\).pad_out DOut_CH1_P\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH1_P\(0\)_PAD DOut_CH1_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Start\(0\)_PAD Start\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockEnc\(0\).pad_out ClockEnc\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ClockEnc\(0\)_PAD ClockEnc\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LOAD_1\(0\).pad_out LOAD_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LOAD_1\(0\)_PAD LOAD_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\).pad_out LED\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak\(0\).pad_out Clock_tiktak\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak\(0\)_PAD Clock_tiktak\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak_1\(0\).pad_out Out_TikTak_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak_1\(0\)_PAD Out_TikTak_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TC_word\(0\).pad_out TC_word\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT TC_word\(0\)_PAD TC_word\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CH32kHZ_IN\(0\)_PAD CH32kHZ_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CH32kHZ_OUT\(0\)_PAD CH32kHZ_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH2_P\(0\).pad_out DOut_CH2_P\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH2_P\(0\)_PAD DOut_CH2_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH2_N\(0\).pad_out DOut_CH2_N\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH2_N\(0\)_PAD DOut_CH2_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH3_N\(0\).pad_out DOut_CH3_N\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH3_N\(0\)_PAD DOut_CH3_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH3_P\(0\).pad_out DOut_CH3_P\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH3_P\(0\)_PAD DOut_CH3_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH4_P\(0\).pad_out DOut_CH4_P\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH4_P\(0\)_PAD DOut_CH4_P\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH4_N\(0\).pad_out DOut_CH4_N\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT DOut_CH4_N\(0\)_PAD DOut_CH4_N\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak_3\(0\).pad_out Out_TikTak_3\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak_3\(0\)_PAD Out_TikTak_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PPS\(0\)_PAD PPS\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak\(0\).pad_out Out_TikTak\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Out_TikTak\(0\)_PAD Out_TikTak\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_1\(0\).pad_out Clock_tiktak_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_1\(0\)_PAD Clock_tiktak_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_2\(0\).pad_out Clock_tiktak_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_2\(0\)_PAD Clock_tiktak_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_3\(0\).pad_out Clock_tiktak_3\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_3\(0\)_PAD Clock_tiktak_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_4\(0\).pad_out Clock_tiktak_4\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Clock_tiktak_4\(0\)_PAD Clock_tiktak_4\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
