

================================================================
== Vitis HLS Report for 'addRoundKey'
================================================================
* Date:           Fri Jun 17 13:14:50 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.588 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.600 us|  0.600 us|   16|   16|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 16, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%round_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %round" [src/aes.cpp:179]   --->   Operation 17 'read' 'round_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%array_addr = getelementptr i32 %array_r, i64 0, i64 0" [src/aes.cpp:179]   --->   Operation 18 'getelementptr' 'array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%array_addr_16 = getelementptr i32 %array_r, i64 0, i64 4" [src/aes.cpp:179]   --->   Operation 19 'getelementptr' 'array_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %round_read, i2 0" [src/aes.cpp:174]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i6 %shl_ln" [src/aes.cpp:174]   --->   Operation 21 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln174" [src/aes.cpp:176]   --->   Operation 22 'getelementptr' 'w_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:176]   --->   Operation 23 'load' 'w_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 24 [2/2] (0.67ns)   --->   "%array_load = load i4 %array_addr" [src/aes.cpp:179]   --->   Operation 24 'load' 'array_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%array_load_16 = load i4 %array_addr_16" [src/aes.cpp:179]   --->   Operation 25 'load' 'array_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln176 = or i6 %shl_ln, i6 1" [src/aes.cpp:176]   --->   Operation 26 'or' 'or_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i6 %or_ln176" [src/aes.cpp:176]   --->   Operation 27 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%w_addr_6 = getelementptr i32 %w, i64 0, i64 %zext_ln176" [src/aes.cpp:176]   --->   Operation 28 'getelementptr' 'w_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%w_load_2 = load i6 %w_addr_6" [src/aes.cpp:176]   --->   Operation 29 'load' 'w_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%array_addr_17 = getelementptr i32 %array_r, i64 0, i64 8" [src/aes.cpp:179]   --->   Operation 30 'getelementptr' 'array_addr_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%array_addr_18 = getelementptr i32 %array_r, i64 0, i64 12" [src/aes.cpp:179]   --->   Operation 31 'getelementptr' 'array_addr_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:176]   --->   Operation 32 'load' 'w_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i32 %w_load" [src/aes.cpp:176]   --->   Operation 33 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 34 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %lshr_ln" [src/aes.cpp:95]   --->   Operation 35 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 36 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i8 %lshr_ln5" [src/aes.cpp:99]   --->   Operation 37 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 38 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.67ns)   --->   "%array_load = load i4 %array_addr" [src/aes.cpp:179]   --->   Operation 39 'load' 'array_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (0.35ns)   --->   "%xor_ln179 = xor i32 %array_load, i32 %zext_ln95" [src/aes.cpp:179]   --->   Operation 40 'xor' 'xor_ln179' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/2] (0.67ns)   --->   "%array_load_16 = load i4 %array_addr_16" [src/aes.cpp:179]   --->   Operation 41 'load' 'array_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.35ns)   --->   "%xor_ln179_6 = xor i32 %array_load_16, i32 %zext_ln99" [src/aes.cpp:179]   --->   Operation 42 'xor' 'xor_ln179_6' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (0.67ns)   --->   "%array_load_17 = load i4 %array_addr_17" [src/aes.cpp:179]   --->   Operation 43 'load' 'array_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 44 [2/2] (0.67ns)   --->   "%array_load_18 = load i4 %array_addr_18" [src/aes.cpp:179]   --->   Operation 44 'load' 'array_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%w_load_2 = load i6 %w_addr_6" [src/aes.cpp:176]   --->   Operation 45 'load' 'w_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_134 = trunc i32 %w_load_2" [src/aes.cpp:176]   --->   Operation 46 'trunc' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln95_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 47 'partselect' 'lshr_ln95_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln97_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 48 'partselect' 'lshr_ln97_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln99_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_2, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 49 'partselect' 'lshr_ln99_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln176_1 = or i6 %shl_ln, i6 2" [src/aes.cpp:176]   --->   Operation 50 'or' 'or_ln176_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln176_1 = zext i6 %or_ln176_1" [src/aes.cpp:176]   --->   Operation 51 'zext' 'zext_ln176_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%w_addr_7 = getelementptr i32 %w, i64 0, i64 %zext_ln176_1" [src/aes.cpp:176]   --->   Operation 52 'getelementptr' 'w_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%w_load_3 = load i6 %w_addr_7" [src/aes.cpp:176]   --->   Operation 53 'load' 'w_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln176_2 = or i6 %shl_ln, i6 3" [src/aes.cpp:176]   --->   Operation 54 'or' 'or_ln176_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln176_2 = zext i6 %or_ln176_2" [src/aes.cpp:176]   --->   Operation 55 'zext' 'zext_ln176_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%w_addr_8 = getelementptr i32 %w, i64 0, i64 %zext_ln176_2" [src/aes.cpp:176]   --->   Operation 56 'getelementptr' 'w_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (1.23ns)   --->   "%w_load_4 = load i6 %w_addr_8" [src/aes.cpp:176]   --->   Operation 57 'load' 'w_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%array_addr_19 = getelementptr i32 %array_r, i64 0, i64 1" [src/aes.cpp:179]   --->   Operation 58 'getelementptr' 'array_addr_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%array_addr_20 = getelementptr i32 %array_r, i64 0, i64 5" [src/aes.cpp:179]   --->   Operation 59 'getelementptr' 'array_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %lshr_ln6" [src/aes.cpp:101]   --->   Operation 60 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i8 %empty" [src/aes.cpp:179]   --->   Operation 61 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (0.67ns)   --->   "%array_load_17 = load i4 %array_addr_17" [src/aes.cpp:179]   --->   Operation 62 'load' 'array_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/1] (0.35ns)   --->   "%xor_ln179_7 = xor i32 %array_load_17, i32 %zext_ln101" [src/aes.cpp:179]   --->   Operation 63 'xor' 'xor_ln179_7' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (0.67ns)   --->   "%array_load_18 = load i4 %array_addr_18" [src/aes.cpp:179]   --->   Operation 64 'load' 'array_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 65 [1/1] (0.35ns)   --->   "%xor_ln179_8 = xor i32 %array_load_18, i32 %zext_ln179" [src/aes.cpp:179]   --->   Operation 65 'xor' 'xor_ln179_8' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [2/2] (0.67ns)   --->   "%array_load_19 = load i4 %array_addr_19" [src/aes.cpp:179]   --->   Operation 66 'load' 'array_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 67 [2/2] (0.67ns)   --->   "%array_load_20 = load i4 %array_addr_20" [src/aes.cpp:179]   --->   Operation 67 'load' 'array_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/2] (1.23ns)   --->   "%w_load_3 = load i6 %w_addr_7" [src/aes.cpp:176]   --->   Operation 68 'load' 'w_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty_135 = trunc i32 %w_load_3" [src/aes.cpp:176]   --->   Operation 69 'trunc' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln95_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 70 'partselect' 'lshr_ln95_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln97_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 71 'partselect' 'lshr_ln97_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln99_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_3, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 72 'partselect' 'lshr_ln99_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (1.23ns)   --->   "%w_load_4 = load i6 %w_addr_8" [src/aes.cpp:176]   --->   Operation 73 'load' 'w_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty_136 = trunc i32 %w_load_4" [src/aes.cpp:176]   --->   Operation 74 'trunc' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln95_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_4, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 75 'partselect' 'lshr_ln95_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%lshr_ln97_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_4, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 76 'partselect' 'lshr_ln97_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln99_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load_4, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 77 'partselect' 'lshr_ln99_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.02>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%array_addr_21 = getelementptr i32 %array_r, i64 0, i64 9" [src/aes.cpp:179]   --->   Operation 78 'getelementptr' 'array_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%array_addr_22 = getelementptr i32 %array_r, i64 0, i64 13" [src/aes.cpp:179]   --->   Operation 79 'getelementptr' 'array_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln95_4 = zext i8 %lshr_ln95_1" [src/aes.cpp:95]   --->   Operation 80 'zext' 'zext_ln95_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln99_4 = zext i8 %lshr_ln97_1" [src/aes.cpp:99]   --->   Operation 81 'zext' 'zext_ln99_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (0.67ns)   --->   "%array_load_19 = load i4 %array_addr_19" [src/aes.cpp:179]   --->   Operation 82 'load' 'array_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 83 [1/1] (0.35ns)   --->   "%xor_ln179_9 = xor i32 %array_load_19, i32 %zext_ln95_4" [src/aes.cpp:179]   --->   Operation 83 'xor' 'xor_ln179_9' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (0.67ns)   --->   "%array_load_20 = load i4 %array_addr_20" [src/aes.cpp:179]   --->   Operation 84 'load' 'array_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 85 [1/1] (0.35ns)   --->   "%xor_ln179_10 = xor i32 %array_load_20, i32 %zext_ln99_4" [src/aes.cpp:179]   --->   Operation 85 'xor' 'xor_ln179_10' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [2/2] (0.67ns)   --->   "%array_load_21 = load i4 %array_addr_21" [src/aes.cpp:179]   --->   Operation 86 'load' 'array_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 87 [2/2] (0.67ns)   --->   "%array_load_22 = load i4 %array_addr_22" [src/aes.cpp:179]   --->   Operation 87 'load' 'array_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 1.02>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%array_addr_23 = getelementptr i32 %array_r, i64 0, i64 2" [src/aes.cpp:179]   --->   Operation 88 'getelementptr' 'array_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%array_addr_24 = getelementptr i32 %array_r, i64 0, i64 6" [src/aes.cpp:179]   --->   Operation 89 'getelementptr' 'array_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i8 %lshr_ln99_1" [src/aes.cpp:101]   --->   Operation 90 'zext' 'zext_ln101_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i8 %empty_134" [src/aes.cpp:179]   --->   Operation 91 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/2] (0.67ns)   --->   "%array_load_21 = load i4 %array_addr_21" [src/aes.cpp:179]   --->   Operation 92 'load' 'array_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 93 [1/1] (0.35ns)   --->   "%xor_ln179_11 = xor i32 %array_load_21, i32 %zext_ln101_4" [src/aes.cpp:179]   --->   Operation 93 'xor' 'xor_ln179_11' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/2] (0.67ns)   --->   "%array_load_22 = load i4 %array_addr_22" [src/aes.cpp:179]   --->   Operation 94 'load' 'array_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 95 [1/1] (0.35ns)   --->   "%xor_ln179_12 = xor i32 %array_load_22, i32 %zext_ln179_2" [src/aes.cpp:179]   --->   Operation 95 'xor' 'xor_ln179_12' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [2/2] (0.67ns)   --->   "%array_load_23 = load i4 %array_addr_23" [src/aes.cpp:179]   --->   Operation 96 'load' 'array_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 97 [2/2] (0.67ns)   --->   "%array_load_24 = load i4 %array_addr_24" [src/aes.cpp:179]   --->   Operation 97 'load' 'array_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 1.02>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%array_addr_25 = getelementptr i32 %array_r, i64 0, i64 10" [src/aes.cpp:179]   --->   Operation 98 'getelementptr' 'array_addr_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%array_addr_26 = getelementptr i32 %array_r, i64 0, i64 14" [src/aes.cpp:179]   --->   Operation 99 'getelementptr' 'array_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln95_5 = zext i8 %lshr_ln95_2" [src/aes.cpp:95]   --->   Operation 100 'zext' 'zext_ln95_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln99_5 = zext i8 %lshr_ln97_2" [src/aes.cpp:99]   --->   Operation 101 'zext' 'zext_ln99_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/2] (0.67ns)   --->   "%array_load_23 = load i4 %array_addr_23" [src/aes.cpp:179]   --->   Operation 102 'load' 'array_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 103 [1/1] (0.35ns)   --->   "%xor_ln179_13 = xor i32 %array_load_23, i32 %zext_ln95_5" [src/aes.cpp:179]   --->   Operation 103 'xor' 'xor_ln179_13' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/2] (0.67ns)   --->   "%array_load_24 = load i4 %array_addr_24" [src/aes.cpp:179]   --->   Operation 104 'load' 'array_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 105 [1/1] (0.35ns)   --->   "%xor_ln179_14 = xor i32 %array_load_24, i32 %zext_ln99_5" [src/aes.cpp:179]   --->   Operation 105 'xor' 'xor_ln179_14' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [2/2] (0.67ns)   --->   "%array_load_25 = load i4 %array_addr_25" [src/aes.cpp:179]   --->   Operation 106 'load' 'array_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 107 [2/2] (0.67ns)   --->   "%array_load_26 = load i4 %array_addr_26" [src/aes.cpp:179]   --->   Operation 107 'load' 'array_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 1.02>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%array_addr_27 = getelementptr i32 %array_r, i64 0, i64 3" [src/aes.cpp:179]   --->   Operation 108 'getelementptr' 'array_addr_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%array_addr_28 = getelementptr i32 %array_r, i64 0, i64 7" [src/aes.cpp:179]   --->   Operation 109 'getelementptr' 'array_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln101_5 = zext i8 %lshr_ln99_2" [src/aes.cpp:101]   --->   Operation 110 'zext' 'zext_ln101_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i8 %empty_135" [src/aes.cpp:179]   --->   Operation 111 'zext' 'zext_ln179_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/2] (0.67ns)   --->   "%array_load_25 = load i4 %array_addr_25" [src/aes.cpp:179]   --->   Operation 112 'load' 'array_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 113 [1/1] (0.35ns)   --->   "%xor_ln179_15 = xor i32 %array_load_25, i32 %zext_ln101_5" [src/aes.cpp:179]   --->   Operation 113 'xor' 'xor_ln179_15' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/2] (0.67ns)   --->   "%array_load_26 = load i4 %array_addr_26" [src/aes.cpp:179]   --->   Operation 114 'load' 'array_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 115 [1/1] (0.35ns)   --->   "%xor_ln179_16 = xor i32 %array_load_26, i32 %zext_ln179_3" [src/aes.cpp:179]   --->   Operation 115 'xor' 'xor_ln179_16' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [2/2] (0.67ns)   --->   "%array_load_27 = load i4 %array_addr_27" [src/aes.cpp:179]   --->   Operation 116 'load' 'array_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 117 [2/2] (0.67ns)   --->   "%array_load_28 = load i4 %array_addr_28" [src/aes.cpp:179]   --->   Operation 117 'load' 'array_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 1.02>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%array_addr_29 = getelementptr i32 %array_r, i64 0, i64 11" [src/aes.cpp:179]   --->   Operation 118 'getelementptr' 'array_addr_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%array_addr_30 = getelementptr i32 %array_r, i64 0, i64 15" [src/aes.cpp:179]   --->   Operation 119 'getelementptr' 'array_addr_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln95_6 = zext i8 %lshr_ln95_3" [src/aes.cpp:95]   --->   Operation 120 'zext' 'zext_ln95_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln99_6 = zext i8 %lshr_ln97_3" [src/aes.cpp:99]   --->   Operation 121 'zext' 'zext_ln99_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/2] (0.67ns)   --->   "%array_load_27 = load i4 %array_addr_27" [src/aes.cpp:179]   --->   Operation 122 'load' 'array_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 123 [1/1] (0.35ns)   --->   "%xor_ln179_17 = xor i32 %array_load_27, i32 %zext_ln95_6" [src/aes.cpp:179]   --->   Operation 123 'xor' 'xor_ln179_17' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/2] (0.67ns)   --->   "%array_load_28 = load i4 %array_addr_28" [src/aes.cpp:179]   --->   Operation 124 'load' 'array_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 125 [1/1] (0.35ns)   --->   "%xor_ln179_18 = xor i32 %array_load_28, i32 %zext_ln99_6" [src/aes.cpp:179]   --->   Operation 125 'xor' 'xor_ln179_18' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [2/2] (0.67ns)   --->   "%array_load_29 = load i4 %array_addr_29" [src/aes.cpp:179]   --->   Operation 126 'load' 'array_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 127 [2/2] (0.67ns)   --->   "%array_load_30 = load i4 %array_addr_30" [src/aes.cpp:179]   --->   Operation 127 'load' 'array_load_30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 1.02>
ST_9 : Operation 128 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179, i4 %array_addr" [src/aes.cpp:179]   --->   Operation 128 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 129 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_6, i4 %array_addr_16" [src/aes.cpp:179]   --->   Operation 129 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln101_6 = zext i8 %lshr_ln99_3" [src/aes.cpp:101]   --->   Operation 130 'zext' 'zext_ln101_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln179_4 = zext i8 %empty_136" [src/aes.cpp:179]   --->   Operation 131 'zext' 'zext_ln179_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/2] (0.67ns)   --->   "%array_load_29 = load i4 %array_addr_29" [src/aes.cpp:179]   --->   Operation 132 'load' 'array_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 133 [1/1] (0.35ns)   --->   "%xor_ln179_19 = xor i32 %array_load_29, i32 %zext_ln101_6" [src/aes.cpp:179]   --->   Operation 133 'xor' 'xor_ln179_19' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/2] (0.67ns)   --->   "%array_load_30 = load i4 %array_addr_30" [src/aes.cpp:179]   --->   Operation 134 'load' 'array_load_30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 135 [1/1] (0.35ns)   --->   "%xor_ln179_20 = xor i32 %array_load_30, i32 %zext_ln179_4" [src/aes.cpp:179]   --->   Operation 135 'xor' 'xor_ln179_20' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.67>
ST_10 : Operation 136 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_7, i4 %array_addr_17" [src/aes.cpp:179]   --->   Operation 136 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 137 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_8, i4 %array_addr_18" [src/aes.cpp:179]   --->   Operation 137 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 0.67>
ST_11 : Operation 138 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_9, i4 %array_addr_19" [src/aes.cpp:179]   --->   Operation 138 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 139 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_10, i4 %array_addr_20" [src/aes.cpp:179]   --->   Operation 139 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 140 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_11, i4 %array_addr_21" [src/aes.cpp:179]   --->   Operation 140 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 141 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_12, i4 %array_addr_22" [src/aes.cpp:179]   --->   Operation 141 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 0.67>
ST_13 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_13, i4 %array_addr_23" [src/aes.cpp:179]   --->   Operation 142 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 143 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_14, i4 %array_addr_24" [src/aes.cpp:179]   --->   Operation 143 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 0.67>
ST_14 : Operation 144 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_15, i4 %array_addr_25" [src/aes.cpp:179]   --->   Operation 144 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 145 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_16, i4 %array_addr_26" [src/aes.cpp:179]   --->   Operation 145 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 0.67>
ST_15 : Operation 146 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_17, i4 %array_addr_27" [src/aes.cpp:179]   --->   Operation 146 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 147 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_18, i4 %array_addr_28" [src/aes.cpp:179]   --->   Operation 147 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 0.67>
ST_16 : Operation 148 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_19, i4 %array_addr_29" [src/aes.cpp:179]   --->   Operation 148 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 149 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_20, i4 %array_addr_30" [src/aes.cpp:179]   --->   Operation 149 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln182 = ret" [src/aes.cpp:182]   --->   Operation 150 'ret' 'ret_ln182' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	wire read operation ('round', src/aes.cpp:179) on port 'round' (src/aes.cpp:179) [4]  (0 ns)
	'getelementptr' operation ('w_addr', src/aes.cpp:176) [23]  (0 ns)
	'load' operation ('w_load', src/aes.cpp:176) on array 'w' [24]  (1.24 ns)

 <State 2>: 1.59ns
The critical path consists of the following:
	'load' operation ('w_load', src/aes.cpp:176) on array 'w' [24]  (1.24 ns)
	'xor' operation ('xor_ln179', src/aes.cpp:179) [34]  (0.351 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'load' operation ('w_load_3', src/aes.cpp:176) on array 'w' [72]  (1.24 ns)

 <State 4>: 1.03ns
The critical path consists of the following:
	'load' operation ('array_load_19', src/aes.cpp:179) on array 'array_r' [57]  (0.677 ns)
	'xor' operation ('xor_ln179_9', src/aes.cpp:179) [58]  (0.351 ns)

 <State 5>: 1.03ns
The critical path consists of the following:
	'load' operation ('array_load_21', src/aes.cpp:179) on array 'array_r' [63]  (0.677 ns)
	'xor' operation ('xor_ln179_11', src/aes.cpp:179) [64]  (0.351 ns)

 <State 6>: 1.03ns
The critical path consists of the following:
	'load' operation ('array_load_23', src/aes.cpp:179) on array 'array_r' [81]  (0.677 ns)
	'xor' operation ('xor_ln179_13', src/aes.cpp:179) [82]  (0.351 ns)

 <State 7>: 1.03ns
The critical path consists of the following:
	'load' operation ('array_load_25', src/aes.cpp:179) on array 'array_r' [87]  (0.677 ns)
	'xor' operation ('xor_ln179_15', src/aes.cpp:179) [88]  (0.351 ns)

 <State 8>: 1.03ns
The critical path consists of the following:
	'load' operation ('array_load_27', src/aes.cpp:179) on array 'array_r' [105]  (0.677 ns)
	'xor' operation ('xor_ln179_17', src/aes.cpp:179) [106]  (0.351 ns)

 <State 9>: 1.03ns
The critical path consists of the following:
	'load' operation ('array_load_29', src/aes.cpp:179) on array 'array_r' [111]  (0.677 ns)
	'xor' operation ('xor_ln179_19', src/aes.cpp:179) [112]  (0.351 ns)

 <State 10>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln179', src/aes.cpp:179) of variable 'xor_ln179_7', src/aes.cpp:179 on array 'array_r' [41]  (0.677 ns)

 <State 11>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln179', src/aes.cpp:179) of variable 'xor_ln179_9', src/aes.cpp:179 on array 'array_r' [59]  (0.677 ns)

 <State 12>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln179', src/aes.cpp:179) of variable 'xor_ln179_11', src/aes.cpp:179 on array 'array_r' [65]  (0.677 ns)

 <State 13>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln179', src/aes.cpp:179) of variable 'xor_ln179_13', src/aes.cpp:179 on array 'array_r' [83]  (0.677 ns)

 <State 14>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln179', src/aes.cpp:179) of variable 'xor_ln179_15', src/aes.cpp:179 on array 'array_r' [89]  (0.677 ns)

 <State 15>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln179', src/aes.cpp:179) of variable 'xor_ln179_17', src/aes.cpp:179 on array 'array_r' [107]  (0.677 ns)

 <State 16>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln179', src/aes.cpp:179) of variable 'xor_ln179_19', src/aes.cpp:179 on array 'array_r' [113]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
