digraph "CFG for '_Z10matrixNormPfS_S_S_i' function" {
	label="CFG for '_Z10matrixNormPfS_S_S_i' function";

	Node0x56ab630 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %22 = add i32 %20, %21\l  %23 = mul nsw i32 %22, %4\l  %24 = add nsw i32 %14, %23\l  %25 = zext i32 %15 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %3, i64 %25\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %28 = fcmp contract oeq float %27, 0.000000e+00\l  %29 = zext i32 %24 to i64\l  br i1 %28, label %40, label %30\l|{<s0>T|<s1>F}}"];
	Node0x56ab630:s0 -> Node0x56afe80;
	Node0x56ab630:s1 -> Node0x56aff10;
	Node0x56aff10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%30:\l30:                                               \l  %31 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %33 = zext i32 %6 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %2, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %36 = fsub contract float %32, %35\l  %37 = getelementptr inbounds float, float addrspace(1)* %3, i64 %33\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %39 = fdiv contract float %36, %38\l  br label %40\l}"];
	Node0x56aff10 -> Node0x56afe80;
	Node0x56afe80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  %41 = phi float [ %39, %30 ], [ 0.000000e+00, %5 ]\l  %42 = getelementptr inbounds float, float addrspace(1)* %1, i64 %29\l  store float %41, float addrspace(1)* %42, align 4, !tbaa !7\l  ret void\l}"];
}
