.. _publications:

=============
Publications
=============

13. Biruk Seyoum, Marco Pagani, Alessandro Biondi, Sara Balleri, and Giorgio Buttazzo, *"Spatio-Temporal Optimization of Deep Neural Networks for Reconfigurable FPGA SoCs"*, IEEE Transactions on Computers, to appear;

12. Biruk Seyoum, Alessandro Biondi, Marco Pagani, and Giorgio Buttazzo, *"Automating the Design Flow under Dynamic Partial Reconfiguration for Hardware-Software Co-design in FPGA SoC"*, In Proceedings of the 36th ACM/SIGAPP Symposium on Applied Computing (SAC 2021), March 22-26, 2021;

11. Francesco Restuccia, Marco Pagani, Alessandro Biondi, Mauro Marinoni, and Giorgio Buttazzo, *"Modeling and Analysis of Bus Contention for Hardware Accelerators in FPGA SoCs"*, In Proceedings of the 32nd Euromicro Conference on Real-Time Systems (ECRTS 2020), July 7-10, 2020;

10. Francesco Restuccia, Alessandro Biondi, Mauro Marinoni, Giorgiomaria Cicero, and Giorgio Buttazzo, *"AXI HyperConnect: A Predictable, Hypervisor-level AXI Interconnect for Hardware Accelerators in FPGA SoC"*, In Proceedings of the 57th ACM/ESDA/IEEE Design Automation Conference (DAC 2020), San Francisco, CA, USA, July 19-23, 2020;

9. Francesco Restuccia, Alessandro Biondi, Mauro Marinoni, and Giorgio Buttazzo, *"Safely Preventing Unbounded Delays During Bus Transactions in FPGA-based SoC"*, To be presented at the 28th IEEE International Symposium On Field-Programmable Custom Computing Machines (FCCM 2020), Fayetteville, Arkansas, USA, May 3-6, 2020;

8. Francesco Restuccia, Marco Pagani, Alessandro Biondi, Mauro Marinoni, and Giorgio Buttazzo, *"Is Your Bus Arbiter Really Fair? Restoring Fairness in AXI Interconnects for FPGA SoCs"*, ACM Transactions on Embedded Computing Systems, to appear. To be presented at the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES 2019), New York, USA, October 13 - 18, 2019;

7. Biruk Seyoum, Alessandro Biondi, and Giorgio Buttazzo, *"FLORA: FLoorplan Optimizer for Reconfigurable Areas in FPGAs"*, ACM Transactions on Embedded Computing Systems, to appear. To be presented at the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2019), New York, USA, October 13 - 18, 2019;

6. Marco Pagani, E. Rossi, A. Biondi, M. Marinoni, and G. Buttazzo, *"A Bandwidth Reservation Mechanism for AXI-based Hardware Accelerators on FPGAs"*, Proc. of the Euromicro Conference on Real-Time Systems (ECRTS 2019), Stuttgart, Germany, July 9-12, 2019;

5. Enrico Rossi, M. Damschen, L. Bauer, G. Buttazzo, J. Henkel, *"Preemption of the Partial Reconfiguration Process to Enable Real-Time Computing with FPGAs"*, ACM Transactions on Reconfigurable Technology and Systems, Vol. 11, Issue 2, pp. 10:1&ndash;10:24, November 2018;

4. Alessandro Biondi and G. Buttazzo, *"Timing-aware FPGA Partitioning for Real-Time Applications Under Dynamic Partial Reconfiguration"*, Proc. of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2017), Pasadena, CA, USA, July 24-27, 2017;

3. Marco Pagani, A. Balsini, A. Biondi, M. Marinoni, and G. Buttazzo, *"A Linux-based Support for Developing Real-Time Applications on Heterogeneous Platforms with Dynamic FPGA Reconfiguration"*, Proc. of the 30th IEEE Int. System-on-Chip Conference (SOCC 2017), Munich, Germany, September 5-8, 2017;

2. Marco Pagani, M. Marinoni, A. Biondi, A. Balsini, and G. Buttazzo, *"Towards Real-Time Operating Systems for Heterogeneous Reconfigurable Platforms"*, Proc. of the 12th Annual Workshop on Operating Systems Platforms for Embedded Real-Time Applications (OSPERT16), in conjunction with ECRTS16, Toulouse, France, July 5, 2016;

1. Alessandro Biondi, A. Balsini, M. Pagani, E. Rossi, M. Marinoni, and G. Buttazzo, *"A Framework for Supporting Real-Time Applications on Dynamic Reconfigurable FPGAs"*, Proc. of the IEEE Real-Time Systems Symposium (RTSS 2016), Porto, Portugal, Nov. 29 - Dec. 2, 2016;
