INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_add_function_top -prj add_function.prj --initfile C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s add_function 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch0_adder/adder/solution2/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch0_adder/adder/solution2/sim/vhdl/add_function.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_add_function_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch0_adder/adder/solution2/sim/vhdl/add_function.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_function
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch0_adder/adder/solution2/sim/vhdl/add_function_control_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_function_control_s_axi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch0_adder/adder/solution2/sim/vhdl/AESL_axi_slave_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_control
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behave of entity xil_defaultlib.add_function_control_s_axi [add_function_control_s_axi_defau...]
Compiling architecture behav of entity xil_defaultlib.add_function [add_function_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_control [aesl_axi_slave_control_default]
Compiling architecture behav of entity xil_defaultlib.apatb_add_function_top
Built simulation snapshot add_function
