This is a sample CRC module, 16-bit data field, generator polynomial is x^9 + x^8 + x^5 + x^4 + x^1 + 1. Run the
tb on any verilog emulator (Cadence NCsim is used for this sample) to get the .out file test report.

Design file generated by 
$ python CRC.py 16 110011011

Testbench file generated by
$ python CRC_tb.py 16 1100110011
