#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c26e80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c27010 .scope module, "tb" "tb" 3 96;
 .timescale -12 -12;
L_0x1c17b20 .functor NOT 1, L_0x1c5f5e0, C4<0>, C4<0>, C4<0>;
L_0x1c18600 .functor XOR 512, L_0x1c5f240, L_0x1c5f300, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1c18a30 .functor XOR 512, L_0x1c18600, L_0x1c5f4c0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1c5e320_0 .net *"_ivl_10", 511 0, L_0x1c5f4c0;  1 drivers
v0x1c5e420_0 .net *"_ivl_12", 511 0, L_0x1c18a30;  1 drivers
v0x1c5e500_0 .net *"_ivl_2", 511 0, L_0x1c5f170;  1 drivers
v0x1c5e5c0_0 .net *"_ivl_4", 511 0, L_0x1c5f240;  1 drivers
v0x1c5e6a0_0 .net *"_ivl_6", 511 0, L_0x1c5f300;  1 drivers
v0x1c5e7d0_0 .net *"_ivl_8", 511 0, L_0x1c18600;  1 drivers
v0x1c5e8b0_0 .var "clk", 0 0;
v0x1c5e950_0 .net "data", 511 0, v0x1c1a140_0;  1 drivers
v0x1c5ea10_0 .net "load", 0 0, v0x1c5d2d0_0;  1 drivers
v0x1c5eb40_0 .net "q_dut", 511 0, v0x1c5df50_0;  1 drivers
v0x1c5ec00_0 .net "q_ref", 511 0, v0x1c18710_0;  1 drivers
v0x1c5eca0_0 .var/2u "stats1", 159 0;
v0x1c5ed60_0 .var/2u "strobe", 0 0;
v0x1c5ee20_0 .net "tb_match", 0 0, L_0x1c5f5e0;  1 drivers
v0x1c5eee0_0 .net "tb_mismatch", 0 0, L_0x1c17b20;  1 drivers
v0x1c5efa0_0 .net "wavedrom_enable", 0 0, v0x1c5d3d0_0;  1 drivers
v0x1c5f040_0 .net "wavedrom_title", 511 0, v0x1c5d470_0;  1 drivers
E_0x1c23570/0 .event negedge, v0x1c173e0_0;
E_0x1c23570/1 .event posedge, v0x1c173e0_0;
E_0x1c23570 .event/or E_0x1c23570/0, E_0x1c23570/1;
L_0x1c5f170 .concat [ 512 0 0 0], v0x1c18710_0;
L_0x1c5f240 .concat [ 512 0 0 0], v0x1c18710_0;
L_0x1c5f300 .concat [ 512 0 0 0], v0x1c5df50_0;
L_0x1c5f4c0 .concat [ 512 0 0 0], v0x1c18710_0;
L_0x1c5f5e0 .cmp/eeq 512, L_0x1c5f170, L_0x1c18a30;
S_0x1c271a0 .scope module, "good1" "reference_module" 3 137, 3 4 0, S_0x1c27010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 512 "data";
    .port_info 3 /OUTPUT 512 "q";
v0x1c173e0_0 .net "clk", 0 0, v0x1c5e8b0_0;  1 drivers
v0x1c17940_0 .net "data", 511 0, v0x1c1a140_0;  alias, 1 drivers
v0x1c17c30_0 .net "load", 0 0, v0x1c5d2d0_0;  alias, 1 drivers
v0x1c18710_0 .var "q", 511 0;
E_0x1c23150 .event posedge, v0x1c173e0_0;
S_0x1c5cc90 .scope module, "stim1" "stimulus_gen" 3 132, 3 24 0, S_0x1c27010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "load";
    .port_info 2 /OUTPUT 512 "data";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1c19e30_0 .net "clk", 0 0, v0x1c5e8b0_0;  alias, 1 drivers
v0x1c1a140_0 .var "data", 511 0;
v0x1c5d2d0_0 .var "load", 0 0;
v0x1c5d3d0_0 .var "wavedrom_enable", 0 0;
v0x1c5d470_0 .var "wavedrom_title", 511 0;
S_0x1c5ce90 .scope task, "wavedrom_start" "wavedrom_start" 3 37, 3 37 0, S_0x1c5cc90;
 .timescale -12 -12;
v0x1c18b40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c5d0d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 40, 3 40 0, S_0x1c5cc90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c5d600 .scope module, "top_module1" "top_module" 3 143, 4 1 0, S_0x1c27010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 512 "data";
    .port_info 3 /OUTPUT 512 "q";
v0x1c5db80_0 .net "clk", 0 0, v0x1c5e8b0_0;  alias, 1 drivers
v0x1c5dc90_0 .net "data", 511 0, v0x1c1a140_0;  alias, 1 drivers
v0x1c5dda0_0 .net "load", 0 0, v0x1c5d2d0_0;  alias, 1 drivers
v0x1c5de90_0 .var "next_q", 511 0;
v0x1c5df50_0 .var "q", 511 0;
S_0x1c5d8a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 14, 4 14 0, S_0x1c5d600;
 .timescale 0 0;
v0x1c5da80_0 .var/2s "i", 31 0;
S_0x1c5e100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1c27010;
 .timescale -12 -12;
E_0x1c23a00 .event anyedge, v0x1c5ed60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c5ed60_0;
    %nor/r;
    %assign/vec4 v0x1c5ed60_0, 0;
    %wait E_0x1c23a00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c5cc90;
T_3 ;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x1c1a140_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1c1a140_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c5d2d0_0, 0;
    %wait E_0x1c23150;
    %wait E_0x1c23150;
    %wait E_0x1c23150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c5d2d0_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c23150;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c5d0d0;
    %join;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x1c1a140_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 256, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1c1a140_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c5d2d0_0, 0;
    %wait E_0x1c23150;
    %wait E_0x1c23150;
    %wait E_0x1c23150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c5d2d0_0, 0;
    %pushi/vec4 1000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c23150;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 1247, 0, 512;
    %assign/vec4 v0x1c1a140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c5d2d0_0, 0;
    %wait E_0x1c23150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c5d2d0_0, 0;
    %pushi/vec4 1000, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c23150;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %vpi_func 3 72 "$random" 32 {0 0 0};
    %pad/s 512;
    %assign/vec4 v0x1c1a140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c5d2d0_0, 0;
    %wait E_0x1c23150;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c5d2d0_0, 0;
    %pushi/vec4 1000, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c23150;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x1c1a140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c5d2d0_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c23150;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %wait E_0x1c23150;
    %pushi/vec4 2, 0, 512;
    %assign/vec4 v0x1c1a140_0, 0;
    %wait E_0x1c23150;
    %pushi/vec4 4, 0, 512;
    %assign/vec4 v0x1c1a140_0, 0;
    %wait E_0x1c23150;
    %pushi/vec4 9, 0, 512;
    %assign/vec4 v0x1c1a140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c5d2d0_0, 0;
    %wait E_0x1c23150;
    %pushi/vec4 12, 0, 512;
    %assign/vec4 v0x1c1a140_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c23150;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 91 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c271a0;
T_4 ;
    %wait E_0x1c23150;
    %load/vec4 v0x1c17c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1c17940_0;
    %assign/vec4 v0x1c18710_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1c18710_0;
    %parti/s 511, 1, 2;
    %pad/u 512;
    %load/vec4 v0x1c18710_0;
    %and;
    %load/vec4 v0x1c18710_0;
    %parti/s 511, 0, 2;
    %concati/vec4 0, 0, 1;
    %and;
    %load/vec4 v0x1c18710_0;
    %parti/s 511, 1, 2;
    %pad/u 512;
    %inv;
    %load/vec4 v0x1c18710_0;
    %inv;
    %and;
    %load/vec4 v0x1c18710_0;
    %parti/s 511, 0, 2;
    %concati/vec4 0, 0, 1;
    %inv;
    %and;
    %or;
    %load/vec4 v0x1c18710_0;
    %parti/s 511, 1, 2;
    %pad/u 512;
    %load/vec4 v0x1c18710_0;
    %inv;
    %and;
    %load/vec4 v0x1c18710_0;
    %parti/s 511, 0, 2;
    %concati/vec4 0, 0, 1;
    %inv;
    %and;
    %or;
    %inv;
    %assign/vec4 v0x1c18710_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c5d600;
T_5 ;
    %wait E_0x1c23150;
    %load/vec4 v0x1c5dda0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1c5dc90_0;
    %assign/vec4 v0x1c5df50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1c5df50_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1c5df50_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1c5df50_0, 4, 5;
    %fork t_1, S_0x1c5d8a0;
    %jmp t_0;
    .scope S_0x1c5d8a0;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1c5da80_0, 0, 32;
T_5.4 ; Top of for-loop 
    %load/vec4 v0x1c5da80_0;
    %cmpi/s 511, 0, 32;
    %jmp/0xz T_5.5, 5;
    %load/vec4 v0x1c5df50_0;
    %load/vec4 v0x1c5da80_0;
    %subi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x1c5df50_0;
    %load/vec4 v0x1c5da80_0;
    %part/s 1;
    %and;
    %load/vec4 v0x1c5df50_0;
    %load/vec4 v0x1c5da80_0;
    %addi 1, 0, 32;
    %part/s 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x1c5da80_0;
    %assign/vec4/off/d v0x1c5de90_0, 4, 5;
T_5.6 ; for-loop step statement
    %load/vec4 v0x1c5da80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1c5da80_0, 0, 32;
    %jmp T_5.4;
T_5.5 ; for-loop exit label
    %end;
    .scope S_0x1c5d600;
t_0 %join;
    %load/vec4 v0x1c5df50_0;
    %parti/s 1, 510, 10;
    %load/vec4 v0x1c5df50_0;
    %parti/s 1, 511, 10;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %ix/load 4, 511, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1c5df50_0, 4, 5;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1c27010;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5e8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c5ed60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1c27010;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c5e8b0_0;
    %inv;
    %store/vec4 v0x1c5e8b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1c27010;
T_8 ;
    %vpi_call/w 3 124 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 125 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c19e30_0, v0x1c5eee0_0, v0x1c5e8b0_0, v0x1c5ea10_0, v0x1c5e950_0, v0x1c5ec00_0, v0x1c5eb40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1c27010;
T_9 ;
    %load/vec4 v0x1c5eca0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c5eca0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c5eca0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c5eca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c5eca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c5eca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c5eca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1c27010;
T_10 ;
    %wait E_0x1c23570;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5eca0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5eca0_0, 4, 32;
    %load/vec4 v0x1c5ee20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c5eca0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5eca0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c5eca0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5eca0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c5ec00_0;
    %load/vec4 v0x1c5ec00_0;
    %load/vec4 v0x1c5eb40_0;
    %xor;
    %load/vec4 v0x1c5ec00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c5eca0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5eca0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c5eca0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c5eca0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/rule110/rule110_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/rule110/iter2/response0/top_module.sv";
