{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698727037800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698727037801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 22:37:17 2023 " "Processing started: Mon Oct 30 22:37:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698727037801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1698727037801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPIlave -c SPIlave --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPIlave -c SPIlave --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1698727037801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1698727038285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1698727038286 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "SPIlave.v(55) " "Verilog HDL Event Control warning at SPIlave.v(55): Event Control contains a complex event expression" {  } { { "SPIlave.v" "" { Text "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 55 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Design Software" 0 -1 1698727047693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spilave.v 1 1 " "Found 1 design units, including 1 entities, in source file spilave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIlave " "Found entity 1: SPIlave" {  } { { "SPIlave.v" "" { Text "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698727047695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698727047695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_module " "Found entity 1: PWM_module" {  } { { "PWM_module.v" "" { Text "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/PWM_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698727047697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698727047697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_module " "Found entity 1: BCD_module" {  } { { "BCD_module.v" "" { Text "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/BCD_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698727047699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698727047699 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "WriteToMaster.v(29) " "Verilog HDL Event Control warning at WriteToMaster.v(29): Event Control contains a complex event expression" {  } { { "WriteToMaster.v" "" { Text "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/WriteToMaster.v" 29 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Design Software" 0 -1 1698727047702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writetomaster.v 1 1 " "Found 1 design units, including 1 entities, in source file writetomaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteToMaster " "Found entity 1: WriteToMaster" {  } { { "WriteToMaster.v" "" { Text "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/WriteToMaster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698727047703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698727047703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/divideclock.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/divideclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideClock " "Found entity 1: divideClock" {  } { { "output_files/divideClock.v" "" { Text "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/output_files/divideClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698727047704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698727047704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/spilave.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/spilave.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698727047706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pwm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pwm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_tb " "Found entity 1: PWM_tb" {  } { { "output_files/PWM_tb.v" "" { Text "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/output_files/PWM_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698727047708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698727047708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM_tb " "Elaborating entity \"PWM_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1698727047745 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "SLK PWM_tb.v(9) " "Verilog HDL warning at PWM_tb.v(9): initial value for variable SLK should be constant" {  } { { "output_files/PWM_tb.v" "" { Text "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/output_files/PWM_tb.v" 9 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1698727047746 "|PWM_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "PWM_tb.v(259) " "Verilog HDL warning at PWM_tb.v(259): ignoring unsupported system task" {  } { { "output_files/PWM_tb.v" "" { Text "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/output_files/PWM_tb.v" 259 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1698727047746 "|PWM_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_module PWM_module:test " "Elaborating entity \"PWM_module\" for hierarchy \"PWM_module:test\"" {  } { { "output_files/PWM_tb.v" "test" { Text "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/output_files/PWM_tb.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698727047747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698727047829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 22:37:27 2023 " "Processing ended: Mon Oct 30 22:37:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698727047829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698727047829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698727047829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1698727047829 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1698727048503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698727049059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698727049059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 22:37:28 2023 " "Processing started: Mon Oct 30 22:37:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698727049059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1698727049059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim SPIlave SPIlave " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim SPIlave SPIlave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1698727049059 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim SPIlave SPIlave " "Quartus(args): --rtl_sim SPIlave SPIlave" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1698727049059 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1698727049244 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1698727049363 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1698727049365 ""}
{ "Warning" "0" "" "Warning: File SPIlave_run_msim_rtl_verilog.do already exists - backing up current file as SPIlave_run_msim_rtl_verilog.do.bak6" {  } {  } 0 0 "Warning: File SPIlave_run_msim_rtl_verilog.do already exists - backing up current file as SPIlave_run_msim_rtl_verilog.do.bak6" 0 0 "Shell" 0 0 1698727049464 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/simulation/modelsim/SPIlave_run_msim_rtl_verilog.do" {  } { { "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/simulation/modelsim/SPIlave_run_msim_rtl_verilog.do" "0" { Text "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/simulation/modelsim/SPIlave_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/simulation/modelsim/SPIlave_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1698727049481 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1698727049482 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1698727049488 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1698727049488 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave_nativelink_simulation.rpt" {  } { { "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave_nativelink_simulation.rpt" "0" { Text "C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/camf/OneDrive/Documents/GitHub/aarroyo_compu_archi_found_2G1_2023/FPGA/TallerSPI/SPIlave_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1698727049489 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1698727049489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698727049490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 22:37:29 2023 " "Processing ended: Mon Oct 30 22:37:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698727049490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698727049490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698727049490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1698727049490 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1698727103066 ""}
