
*** Running vivado
    with args -log instruction_decoder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source instruction_decoder.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source instruction_decoder.tcl -notrace
Command: synth_design -top instruction_decoder -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 944 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 491.164 ; gain = 188.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'instruction_decoder' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:41]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:20' bound to instance 'regfile' of component 'register_file' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:76]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:35]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_decoder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_decoder.vhd:20' bound to instance 'decode' of component 'generic_decoder' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:82]
INFO: [Synth 8-638] synthesizing module 'generic_decoder' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_decoder.vhd:29]
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_decoder' (1#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_decoder.vhd:29]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-638] synthesizing module 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'two_and' (2#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:26]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
INFO: [Synth 8-3491] module 'two_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/two_and.vhd:18' bound to instance 'and_gate' of component 'two_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:90]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
INFO: [Synth 8-638] synthesizing module 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:30]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_module' (3#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:30]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_module' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_module.vhd:20' bound to instance 'module' of component 'register_module' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:99]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_mux' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_mux.vhd:21' bound to instance 'mux1' of component 'generic_mux' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:110]
INFO: [Synth 8-638] synthesizing module 'generic_mux' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_mux.vhd:33]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_mux' (4#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_mux.vhd:33]
	Parameter BIT_DEPTH bound to: 32 - type: integer 
	Parameter LOG_PORT_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_mux' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/generic_mux.vhd:21' bound to instance 'mux2' of component 'generic_mux' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'register_file' (5#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/register_file.vhd:35]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/control_unit.vhd:19' bound to instance 'controlUnit' of component 'control_unit' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:93]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/control_unit.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (6#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/control_unit.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'instruction_decoder' (7#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.srcs/sources_1/new/instruction_decoder.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 553.355 ; gain = 250.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 553.355 ; gain = 250.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 553.355 ; gain = 250.324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5587] ROM size for "ALUControl" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 553.355 ; gain = 250.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module register_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "controlUnit/ALUControl" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 718.305 ; gain = 415.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 718.305 ; gain = 415.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 718.305 ; gain = 415.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 718.305 ; gain = 415.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 718.305 ; gain = 415.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 718.305 ; gain = 415.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 718.305 ; gain = 415.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 718.305 ; gain = 415.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 718.305 ; gain = 415.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |LUT6  |   621|
|3     |MUXF7 |   256|
|4     |FDRE  |  1024|
+------+------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |  1902|
|2     |  regfile                   |register_file      |  1888|
|3     |    \module_gen[0].module   |register_module    |    33|
|4     |    \module_gen[10].module  |register_module_0  |    33|
|5     |    \module_gen[11].module  |register_module_1  |   161|
|6     |    \module_gen[12].module  |register_module_2  |    33|
|7     |    \module_gen[13].module  |register_module_3  |    33|
|8     |    \module_gen[14].module  |register_module_4  |    33|
|9     |    \module_gen[15].module  |register_module_5  |    97|
|10    |    \module_gen[16].module  |register_module_6  |    33|
|11    |    \module_gen[17].module  |register_module_7  |    33|
|12    |    \module_gen[18].module  |register_module_8  |    33|
|13    |    \module_gen[19].module  |register_module_9  |   161|
|14    |    \module_gen[1].module   |register_module_10 |    33|
|15    |    \module_gen[20].module  |register_module_11 |    33|
|16    |    \module_gen[21].module  |register_module_12 |    33|
|17    |    \module_gen[22].module  |register_module_13 |    33|
|18    |    \module_gen[23].module  |register_module_14 |    97|
|19    |    \module_gen[24].module  |register_module_15 |    33|
|20    |    \module_gen[25].module  |register_module_16 |    33|
|21    |    \module_gen[26].module  |register_module_17 |    33|
|22    |    \module_gen[27].module  |register_module_18 |   225|
|23    |    \module_gen[28].module  |register_module_19 |    33|
|24    |    \module_gen[29].module  |register_module_20 |    33|
|25    |    \module_gen[2].module   |register_module_21 |    33|
|26    |    \module_gen[30].module  |register_module_22 |    33|
|27    |    \module_gen[31].module  |register_module_23 |    97|
|28    |    \module_gen[3].module   |register_module_24 |   161|
|29    |    \module_gen[4].module   |register_module_25 |    33|
|30    |    \module_gen[5].module   |register_module_26 |    33|
|31    |    \module_gen[6].module   |register_module_27 |    33|
|32    |    \module_gen[7].module   |register_module_28 |    97|
|33    |    \module_gen[8].module   |register_module_29 |    33|
|34    |    \module_gen[9].module   |register_module_30 |    33|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 718.305 ; gain = 415.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 718.305 ; gain = 415.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 718.305 ; gain = 415.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 813.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 813.613 ; gain = 513.609
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 813.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dhruv/Desktop/DSD II/Lab_3/Instruction_Decode/Instruction_Decode.runs/synth_1/instruction_decoder.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1266.504 ; gain = 452.891
INFO: [runtcl-4] Executing : report_utilization -file instruction_decoder_utilization_synth.rpt -pb instruction_decoder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 17:54:49 2020...
