###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-19.ucsd.edu)
#  Generated on:      Sun Mar  9 16:26:45 2025
#  Design:            sram_w16_in
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin memory_reg_21__11_/CP 
Endpoint:   memory_reg_21__11_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[3]                 (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.074
- Setup                         0.138
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.937
- Arrival Time                  0.900
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |              |        |       |  Time   |   Time   | 
     |--------------------+--------------+--------+-------+---------+----------| 
     |                    | A[3] v       |        |       |   0.200 |    0.237 | 
     | FE_RC_1_0          | A1 v -> Z v  | OR3D0  | 0.261 |   0.461 |    0.498 | 
     | U693               | B1 v -> ZN ^ | INR2D0 | 0.142 |   0.603 |    0.640 | 
     | FE_OFC18_N110      | I ^ -> Z ^   | CKBD4  | 0.267 |   0.870 |    0.907 | 
     | memory_reg_21__11_ | E ^          | EDFQD1 | 0.030 |   0.900 |    0.937 | 
     +-------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin memory_reg_21__18_/CP 
Endpoint:   memory_reg_21__18_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[3]                 (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.076
- Setup                         0.138
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.939
- Arrival Time                  0.902
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |              |        |       |  Time   |   Time   | 
     |--------------------+--------------+--------+-------+---------+----------| 
     |                    | A[3] v       |        |       |   0.200 |    0.237 | 
     | FE_RC_1_0          | A1 v -> Z v  | OR3D0  | 0.261 |   0.461 |    0.498 | 
     | U693               | B1 v -> ZN ^ | INR2D0 | 0.142 |   0.603 |    0.640 | 
     | FE_OFC18_N110      | I ^ -> Z ^   | CKBD4  | 0.267 |   0.870 |    0.907 | 
     | memory_reg_21__18_ | E ^          | EDFQD1 | 0.032 |   0.902 |    0.939 | 
     +-------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory_reg_21__15_/CP 
Endpoint:   memory_reg_21__15_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[3]                 (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.076
- Setup                         0.138
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.939
- Arrival Time                  0.901
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |              |        |       |  Time   |   Time   | 
     |--------------------+--------------+--------+-------+---------+----------| 
     |                    | A[3] v       |        |       |   0.200 |    0.237 | 
     | FE_RC_1_0          | A1 v -> Z v  | OR3D0  | 0.261 |   0.461 |    0.498 | 
     | U693               | B1 v -> ZN ^ | INR2D0 | 0.142 |   0.603 |    0.640 | 
     | FE_OFC18_N110      | I ^ -> Z ^   | CKBD4  | 0.267 |   0.870 |    0.907 | 
     | memory_reg_21__15_ | E ^          | EDFQD1 | 0.032 |   0.901 |    0.939 | 
     +-------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory_reg_21__17_/CP 
Endpoint:   memory_reg_21__17_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[3]                 (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.076
- Setup                         0.138
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.939
- Arrival Time                  0.901
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |              |        |       |  Time   |   Time   | 
     |--------------------+--------------+--------+-------+---------+----------| 
     |                    | A[3] v       |        |       |   0.200 |    0.237 | 
     | FE_RC_1_0          | A1 v -> Z v  | OR3D0  | 0.261 |   0.461 |    0.498 | 
     | U693               | B1 v -> ZN ^ | INR2D0 | 0.142 |   0.603 |    0.640 | 
     | FE_OFC18_N110      | I ^ -> Z ^   | CKBD4  | 0.267 |   0.870 |    0.907 | 
     | memory_reg_21__17_ | E ^          | EDFQD1 | 0.031 |   0.901 |    0.939 | 
     +-------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory_reg_21__10_/CP 
Endpoint:   memory_reg_21__10_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[3]                 (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.075
- Setup                         0.138
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.938
- Arrival Time                  0.900
= Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                    |              |        |       |  Time   |   Time   | 
     |--------------------+--------------+--------+-------+---------+----------| 
     |                    | A[3] v       |        |       |   0.200 |    0.238 | 
     | FE_RC_1_0          | A1 v -> Z v  | OR3D0  | 0.261 |   0.461 |    0.499 | 
     | U693               | B1 v -> ZN ^ | INR2D0 | 0.142 |   0.603 |    0.640 | 
     | FE_OFC18_N110      | I ^ -> Z ^   | CKBD4  | 0.267 |   0.870 |    0.907 | 
     | memory_reg_21__10_ | E ^          | EDFQD1 | 0.030 |   0.900 |    0.938 | 
     +-------------------------------------------------------------------------+ 

