-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=8;
DEPTH=256;

ADDRESS_RADIX=UNS;
DATA_RADIX=UNS;

CONTENT BEGIN
	0    :   10;
	1    :   12;
	2    :   15;
	3    :   32;
	4    :   20;
	5    :   0;
	6    :   40;
	[7..10]  :   1;
	[11..13]  :   0;
	14   :   1;
	15   :   0;
	16   :   1;
	[17..24]  :   0;
	25   :   1;
	26   :   0;
	[27..28]  :   1;
	29   :   0;
	30   :   1;
	[31..35]  :   0;
	36   :   1;
	37   :   0;
	38   :   1;
	[39..255]  :   0;
END;
