(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (=> (bvslt (bvashr bv_2 bv_4) (bvsrem bv_3 #x9e32e513 )) (and (or true false) (and true false))))
(assert (and (or (bvsle bv_3 bv_3) (bvugt #xabd5ed28  bv_3)) (bvsgt (bvadd #x7fccfcb0  #x76c534da ) (bvshl #xe7334200  bv_1))))
(assert (bvslt (bvsmod (bvsrem bv_1 #x522b5d24 ) (bvadd bv_4 bv_1)) (bvsub (bvsmod bv_4 bv_4) (bvsrem bv_4 bv_0))))
(assert (bvsge (bvshl (bvlshr bv_4 bv_0) (bvudiv bv_0 bv_3)) (bvadd (bvurem #x4efd5f54  bv_2) (bvadd bv_1 #x67abd2e6 ))))
(assert (bvugt (bvurem (bvnand bv_2 bv_3) (bvlshr #xf0f79e99  #x3502b728 )) (bvshl (bvadd #x55f6b45d  #x13ab717a ) (bvsrem bv_1 bv_3))))
(check-sat)
(exit)
