- ğŸ‘‹ Hi, Iâ€™m AMIT KUMAR
- ğŸ‘€ Iâ€™m interested in ...Verilog and System Verilog
- ğŸŒ± Iâ€™m currently learning ...VLSI Design and Verification
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...drop mail on amitkumarsinghyadav2@gmail.com

<!---
AsinghY/AsinghY is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
