#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 18 15:51:12 2024
# Process ID: 5588
# Current directory: C:/Users/soyuz/Documents/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/testbench/tc
# Command line: xsim.exe -mode tcl -source {xsim.dir/tb_fsic_xelab/xsim_script.tcl}
# Log file: C:/Users/soyuz/Documents/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/testbench/tc/xsim.log
# Journal file: C:/Users/soyuz/Documents/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/testbench/tc\xsim.jou
# Running On: DESKTOP-M0EGINM, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 8467 MB
#-----------------------------------------------------------
source xsim.dir/tb_fsic_xelab/xsim_script.tcl
open_wave_config {C:\Users\soyuz\Documents\caravel-soc_fpga-lab\fsic-sim\fsic_fpga\rtl\user\testbench\tc\tb_fsic_xelab.wcfg}
source log_wave.tcl
