Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
<<<<<<< Updated upstream
| Date             : Wed Mar  2 10:01:08 2022
| Host             : LAPTOP-LCHRPCJC running 64-bit major release  (build 9200)
=======
| Date             : Fri Mar  4 12:11:41 2022
| Host             : LAPTOP-VG095PM2 running 64-bit major release  (build 9200)
>>>>>>> Stashed changes
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
<<<<<<< Updated upstream
| Total On-Chip Power (W)  | 0.190        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.118        |
=======
| Total On-Chip Power (W)  | 0.194        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.122        |
>>>>>>> Stashed changes
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        5 |       --- |             --- |
<<<<<<< Updated upstream
| Slice Logic    |    <0.001 |     1186 |       --- |             --- |
|   LUT as Logic |    <0.001 |      482 |     20800 |            2.32 |
|   CARRY4       |    <0.001 |       70 |      8150 |            0.86 |
|   Register     |    <0.001 |      484 |     41600 |            1.16 |
|   F7/F8 Muxes  |    <0.001 |        7 |     32600 |            0.02 |
|   Others       |     0.000 |       12 |       --- |             --- |
| Signals        |    <0.001 |      764 |       --- |             --- |
=======
| Slice Logic    |    <0.001 |     1325 |       --- |             --- |
|   LUT as Logic |    <0.001 |      626 |     20800 |            3.01 |
|   CARRY4       |    <0.001 |       87 |      8150 |            1.07 |
|   Register     |    <0.001 |      497 |     41600 |            1.19 |
|   Others       |     0.000 |       17 |       --- |             --- |
| Signals        |    <0.001 |      902 |       --- |             --- |
| Block RAM      |    <0.001 |      1.5 |        50 |            3.00 |
>>>>>>> Stashed changes
| MMCM           |     0.116 |        1 |         5 |           20.00 |
| I/O            |     0.003 |       19 |       106 |           17.92 |
| Static Power   |     0.072 |          |           |                 |
<<<<<<< Updated upstream
| Total          |     0.190 |          |           |                 |
=======
| Total          |     0.194 |          |           |                 |
>>>>>>> Stashed changes
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
<<<<<<< Updated upstream
| Vccint    |       1.000 |     0.011 |       0.002 |      0.010 |
=======
| Vccint    |       1.000 |     0.013 |       0.003 |      0.010 |
>>>>>>> Stashed changes
| Vccaux    |       1.800 |     0.077 |       0.064 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+--------------------------+-----------------+
| Clock            | Domain                   | Constraint (ns) |
+------------------+--------------------------+-----------------+
| clk              | clk                      |            10.0 |
| clk_out_clk_vga  | X0/inst/clk_out_clk_vga  |            40.0 |
| clkfbout_clk_vga | X0/inst/clkfbout_clk_vga |            10.0 |
+------------------+--------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------+-----------+
| Name     | Power (W) |
+----------+-----------+
<<<<<<< Updated upstream
| top      |     0.118 |
=======
| top      |     0.122 |
>>>>>>> Stashed changes
|   X0     |     0.116 |
|     inst |     0.116 |
|   X1     |     0.002 |
+----------+-----------+


