/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2022 MediaTek Inc.
 *
 * Author: Ming-Hsuan Chiang <ming-hsuan.chiang@mediatek.com>
 *
 */
#ifndef __MTK_AIE_7SP_CONFIG_DMA_DEF_H__
#define __MTK_AIE_7SP_CONFIG_DMA_DEF_H__

extern char fdvt_fd_confi_frame01_7sp[];
#define fdvt_fd_confi_frame01_size 19488
extern char fdvt_rs_confi_frame01_7sp[];
#define fdvt_rs_confi_frame01_size 240
extern char fdvt_yuv2rgb_confi_frame01_7sp[];
#define fdvt_yuv2rgb_confi_frame01_size 136
extern char attr_fd_confi_frame01_7sp[];
#define attr_fd_confi_frame01_size 5824
extern char attr_yuv2rgb_confi_frame01_7sp[];
#define attr_yuv2rgb_confi_frame01_size 136

#endif /*__MTK_AIE_7S_CONFIG_DMA_DEF_H__*/
