# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
CLK(R)->MEMCLK(F)	16.983   */0.447         */1.235         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[0] /SD    1
CLK(R)->MEMCLK(F)	17.581   */0.500         */0.644         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[15] /D    1
CLK(R)->MEMCLK(F)	17.574   */0.514         */0.648         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[13] /D    1
MEMCLK(F)->MEMCLK(R)	30.262   */0.521         */0.508         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[0] /D    1
MEMCLK(R)->CLK(R)	30.900   0.551/*         0.660/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[0] /D    1
MEMCLK(F)->MEMCLK(R)	30.269   */0.553         */0.482         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[6] /D    1
CLK(R)->MEMCLK(F)	17.595   */0.583         */0.631         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[12] /D    1
MEMCLK(F)->MEMCLK(R)	30.242   */0.611         */0.509         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[5] /D    1
MEMCLK(F)->MEMCLK(R)	30.254   */0.640         */0.497         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[8] /D    1
MEMCLK(F)->MEMCLK(R)	30.243   */0.653         */0.515         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[3] /D    1
CLK(R)->MEMCLK(F)	17.543   */0.670         */0.679         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[14] /D    1
MEMCLK(F)->MEMCLK(R)	30.317   0.679/*         0.441/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[4] /D    1
MEMCLK(F)->MEMCLK(R)	30.011   */0.684         */0.713         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[13] /D    1
MEMCLK(F)->MEMCLK(R)	30.243   */0.688         */0.528         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[1] /D    1
CLK(R)->MEMCLK(F)	17.583   */0.745         */0.643         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[10] /D    1
CLK(R)->MEMCLK(F)	17.501   */0.759         */0.717         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[0] /D    1
MEMCLK(F)->MEMCLK(R)	30.016   */0.762         */0.709         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[15] /D    1
CLK(R)->MEMCLK(F)	17.504   */0.768         */0.712         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /D    1
MEMCLK(F)->MEMCLK(R)	30.170   */0.775         */0.581         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[7] /D    1
CLK(R)->MEMCLK(F)	17.460   */0.778         */0.757         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[5] /D    1
CLK(R)->MEMCLK(F)	17.584   */0.782         */0.641         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[11] /D    1
CLK(R)->MEMCLK(F)	17.466   */0.798         */0.750         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[4] /D    1
MEMCLK(F)->MEMCLK(R)	30.203   */0.812         */0.561         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[2] /D    1
MEMCLK(F)->MEMCLK(R)	30.205   */0.819         */0.519         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[14] /D    1
CLK(R)->MEMCLK(F)	17.522   */0.842         */0.700         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[1] /D    1
CLK(R)->MEMCLK(F)	17.545   */0.855         */0.677         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[8] /D    1
MEMCLK(R)->CLK(R)	31.056   0.861/*         0.497/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[4] /D    1
CLK(R)->MEMCLK(F)	17.531   */0.880         */0.691         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[7] /D    1
CLK(R)->MEMCLK(F)	17.533   */0.900         */0.687         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /D    1
CLK(R)->MEMCLK(F)	17.537   */0.907         */0.685         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[2] /D    1
MEMCLK(R)->CLK(R)	31.035   0.918/*         0.512/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[5] /D    1
MEMCLK(R)->CLK(R)	31.017   0.933/*         0.499/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[3] /D    1
MEMCLK(F)->MEMCLK(R)	30.079   */0.993         */0.673         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[9] /D    1
MEMCLK(F)->MEMCLK(R)	30.067   */1.027         */0.681         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][2] /D    1
MEMCLK(R)->CLK(R)	30.985   1.057/*         0.565/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[7] /D    1
MEMCLK(R)->CLK(R)	30.961   1.081/*         0.581/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[6] /D    1
MEMCLK(R)->CLK(R)	31.042   1.139/*         0.511/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[2] /D    1
MEMCLK(F)->MEMCLK(R)	30.117   */1.178         */0.698         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[11] /D    1
CLK(R)->MEMCLK(F)	17.539   */1.194         */0.686         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[9] /D    1
CLK(R)->MEMCLK(R)	29.908   */1.261         */0.688         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][3] /D    1
CLK(R)->MEMCLK(R)	30.094   */1.274         */0.675         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][1] /D    1
CLK(R)->MEMCLK(R)	30.082   */1.275         */0.673         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][0] /D    1
CLK(R)->MEMCLK(R)	30.091   */1.277         */0.669         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][6] /D    1
CLK(R)->MEMCLK(R)	30.095   */1.280         */0.674         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][2] /D    1
CLK(R)->MEMCLK(R)	30.084   */1.282         */0.674         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][3] /D    1
CLK(R)->MEMCLK(R)	30.085   */1.284         */0.667         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][5] /D    1
CLK(R)->MEMCLK(R)	29.913   */1.290         */0.681         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][0] /D    1
CLK(R)->MEMCLK(R)	29.929   */1.294         */0.677         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][7] /D    1
CLK(R)->MEMCLK(R)	30.091   */1.297         */0.665         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][7] /D    1
CLK(R)->MEMCLK(R)	30.105   */1.309         */0.665         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][4] /D    1
CLK(R)->MEMCLK(R)	29.938   */1.321         */0.673         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][6] /D    1
CLK(R)->MEMCLK(R)	29.918   */1.321         */0.675         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][1] /D    1
CLK(R)->MEMCLK(R)	30.086   */1.326         */0.689         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][0] /D    1
CLK(R)->MEMCLK(R)	29.939   */1.342         */0.668         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][5] /D    1
MEMCLK(F)->MEMCLK(R)	30.125   */1.350         */0.690         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[12] /D    1
CLK(R)->MEMCLK(R)	29.944   */1.366         */0.664         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][4] /D    1
CLK(R)->MEMCLK(R)	30.095   */1.376         */0.675         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][6] /D    1
CLK(R)->MEMCLK(R)	30.099   */1.387         */0.673         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][7] /D    1
CLK(R)->MEMCLK(R)	30.094   */1.394         */0.678         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][3] /D    1
CLK(R)->MEMCLK(R)	30.101   */1.395         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][4] /D    1
CLK(R)->MEMCLK(R)	30.095   */1.416         */0.671         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][2] /D    1
CLK(R)->MEMCLK(R)	30.103   */1.419         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][1] /D    1
CLK(R)->MEMCLK(R)	30.037   */1.420         */0.557         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][2] /D    1
CLK(R)->MEMCLK(R)	30.108   */1.427         */0.666         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][5] /D    1
MEMCLK(F)->MEMCLK(R)	30.393   1.453/*         0.421/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[10] /D    1
CLK(F)->MEMCLK(R)	55.295   */1.533         */0.512         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[6] /D    1
CLK(R)->MEMCLK(R)	30.211   */1.572         */0.513         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[3] /D    1
CLK(R)->MEMCLK(R)	30.366   1.599/*         0.399/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[5] /D    1
MEMCLK(R)->CLK(R)	31.048   1.618/*         0.507/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[1] /D    1
CLK(R)->MEMCLK(R)	30.024   */1.733         */0.681         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][0] /D    1
CLK(R)->MEMCLK(R)	30.358   1.801/*         0.429/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[1] /D    1
CLK(R)->MEMCLK(R)	30.093   */1.803         */0.676         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][2] /D    1
CLK(R)->MEMCLK(R)	30.079   */1.809         */0.669         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][6] /D    1
CLK(R)->MEMCLK(R)	30.089   */1.811         */0.676         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][3] /D    1
CLK(R)->MEMCLK(R)	30.098   */1.812         */0.671         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][7] /D    1
CLK(R)->MEMCLK(R)	30.098   */1.831         */0.671         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][1] /D    1
CLK(R)->MEMCLK(R)	30.103   */1.839         */0.666         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][5] /D    1
CLK(R)->MEMCLK(R)	30.107   */1.840         */0.667         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][4] /D    1
CLK(R)->MEMCLK(R)	30.218   */2.029         */0.576         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][2] /D    1
CLK(R)->MEMCLK(R)	29.983   */2.044         */0.684         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][1] /D    1
CLK(R)->MEMCLK(R)	29.973   */2.066         */0.678         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][0] /D    1
CLK(R)->MEMCLK(R)	30.222   */2.077         */0.572         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][3] /D    1
CLK(R)->MEMCLK(R)	30.324   2.079/*         0.440/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[7] /D    1
CLK(R)->MEMCLK(R)	29.991   */2.096         */0.676         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][3] /D    1
CLK(R)->MEMCLK(R)	29.998   */2.127         */0.669         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][2] /D    1
CLK(R)->MEMCLK(R)	30.002   */2.129         */0.664         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][7] /D    1
CLK(R)->MEMCLK(R)	30.002   */2.131         */0.664         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][5] /D    1
CLK(R)->MEMCLK(R)	30.003   */2.132         */0.664         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][4] /D    1
CLK(R)->MEMCLK(R)	30.128   */2.135         */0.597         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][5] /D    1
CLK(R)->MEMCLK(R)	30.003   */2.135         */0.663         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][6] /D    1
MEMCLK(F)->CLK(R)	31.043   2.177/*         0.479/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[4] /D    1
CLK(R)->MEMCLK(R)	30.125   */2.207         */0.669         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][4] /D    1
MEMCLK(F)->MEMCLK(R)	30.327   2.211/*         0.431/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][7] /D    1
CLK(R)->MEMCLK(R)	30.112   */2.218         */0.675         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][0] /D    1
CLK(R)->MEMCLK(R)	30.237   */2.219         */0.576         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][4] /D    1
CLK(R)->MEMCLK(R)	30.116   */2.223         */0.675         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][1] /D    1
CLK(R)->MEMCLK(R)	30.122   */2.232         */0.668         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][6] /D    1
CLK(R)->MEMCLK(R)	30.117   */2.236         */0.674         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][3] /D    1
CLK(R)->MEMCLK(R)	30.119   */2.236         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][2] /D    1
CLK(R)->MEMCLK(R)	30.120   */2.238         */0.667         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][7] /D    1
CLK(R)->MEMCLK(R)	30.133   */2.250         */0.661         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][5] /D    1
CLK(R)->MEMCLK(R)	30.351   2.276/*         0.457/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[2] /D    1
CLK(R)->MEMCLK(R)	30.282   2.287/*         0.493/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[4] /D    1
CLK(R)->MEMCLK(R)	30.137   2.303/*         0.582/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][0] /D    1
CLK(R)->MEMCLK(R)	30.122   */2.345         */0.683         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][0] /D    1
CLK(R)->MEMCLK(R)	30.073   */2.355         */0.675         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][1] /D    1
CLK(R)->MEMCLK(R)	30.072   */2.360         */0.676         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][3] /D    1
CLK(R)->MEMCLK(R)	30.076   */2.374         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][2] /D    1
CLK(R)->MEMCLK(R)	30.079   */2.375         */0.667         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][6] /D    1
CLK(R)->MEMCLK(R)	30.080   */2.379         */0.666         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][7] /D    1
CLK(R)->MEMCLK(R)	30.085   */2.386         */0.665         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][4] /D    1
CLK(R)->MEMCLK(R)	30.101   */2.405         */0.663         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][5] /D    1
MEMCLK(F)->MEMCLK(R)	30.072   */2.423         */0.569         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][3] /D    1
MEMCLK(F)->MEMCLK(R)	30.072   */2.431         */0.564         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][4] /D    1
MEMCLK(F)->MEMCLK(R)	30.083   */2.432         */0.566         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][6] /D    1
CLK(R)->MEMCLK(R)	30.317   2.432/*         0.457/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[0] /D    1
MEMCLK(F)->MEMCLK(R)	30.086   */2.438         */0.565         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][7] /D    1
MEMCLK(F)->MEMCLK(R)	30.076   */2.438         */0.565         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][2] /D    1
MEMCLK(F)->MEMCLK(R)	30.086   */2.445         */0.563         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][5] /D    1
MEMCLK(F)->MEMCLK(R)	30.091   */2.460         */0.563         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][1] /D    1
MEMCLK(F)->MEMCLK(R)	30.090   */2.463         */0.562         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][0] /D    1
MEMCLK(F)->MEMCLK(R)	30.256   2.549/*         0.449/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][4] /D    1
CLK(R)->MEMCLK(R)	30.068   */2.577         */0.684         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][2] /D    1
CLK(R)->MEMCLK(R)	30.063   */2.580         */0.685         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][3] /D    1
CLK(R)->MEMCLK(R)	30.158   2.584/*         0.588/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][1] /D    1
CLK(R)->MEMCLK(R)	30.125   */2.586         */0.690         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][7] /D    1
MEMCLK(F)->MEMCLK(R)	30.295   2.593/*         0.411/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][3] /D    1
CLK(R)->MEMCLK(R)	30.127   */2.605         */0.688         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][0] /D    1
CLK(R)->MEMCLK(R)	30.091   */2.650         */0.685         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][2] /D    1
CLK(R)->MEMCLK(R)	30.135   */2.650         */0.680         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][1] /D    1
CLK(R)->MEMCLK(R)	30.137   */2.651         */0.678         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][4] /D    1
CLK(R)->MEMCLK(R)	30.137   */2.653         */0.678         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][6] /D    1
CLK(R)->MEMCLK(R)	30.127   */2.653         */0.682         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][4] /D    1
CLK(R)->MEMCLK(R)	30.138   */2.657         */0.677         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][5] /D    1
CLK(R)->MEMCLK(R)	30.092   */2.664         */0.682         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][0] /D    1
MEMCLK(F)->MEMCLK(R)	30.333   2.666/*         0.416/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][1] /D    1
CLK(R)->MEMCLK(R)	30.094   */2.674         */0.682         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][3] /D    1
MEMCLK(F)->MEMCLK(R)	30.289   2.676/*         0.416/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][2] /D    1
CLK(R)->MEMCLK(R)	30.136   */2.710         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][7] /D    1
CLK(R)->MEMCLK(R)	30.134   */2.713         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][1] /D    1
CLK(R)->MEMCLK(R)	30.139   */2.740         */0.664         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][6] /D    1
CLK(R)->MEMCLK(R)	30.143   */2.757         */0.661         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][5] /D    1
CLK(R)->MEMCLK(R)	29.930   */2.765         */0.684         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][2] /D    1
CLK(R)->MEMCLK(R)	29.932   */2.791         */0.680         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][3] /D    1
CLK(R)->MEMCLK(R)	29.941   */2.813         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][4] /D    1
CLK(R)->MEMCLK(R)	29.929   */2.817         */0.667         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][6] /D    1
CLK(R)->MEMCLK(R)	29.932   */2.822         */0.666         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][5] /D    1
CLK(R)->MEMCLK(R)	29.928   */2.827         */0.665         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][7] /D    1
CLK(R)->MEMCLK(R)	29.942   */2.828         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][0] /D    1
CLK(R)->MEMCLK(R)	29.943   */2.832         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][1] /D    1
CLK(R)->MEMCLK(R)	30.049   */2.880         */0.680         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][6] /D    1
CLK(R)->MEMCLK(R)	30.090   */2.891         */0.683         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][7] /D    1
CLK(R)->MEMCLK(R)	30.050   */2.892         */0.677         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][5] /D    1
CLK(R)->MEMCLK(R)	30.086   */2.898         */0.685         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][0] /D    1
CLK(R)->MEMCLK(R)	30.086   */2.902         */0.685         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][2] /D    1
CLK(R)->MEMCLK(R)	30.089   */2.906         */0.684         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][1] /D    1
CLK(R)->MEMCLK(R)	29.961   */2.916         */0.683         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][3] /D    1
CLK(R)->MEMCLK(R)	30.091   */2.936         */0.680         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][3] /D    1
CLK(R)->MEMCLK(R)	29.969   */2.937         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][4] /D    1
CLK(R)->MEMCLK(R)	30.059   */2.942         */0.668         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][4] /D    1
CLK(R)->MEMCLK(R)	29.962   */2.946         */0.674         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][0] /D    1
CLK(F)->MEMCLK(R)	55.109   */2.952         */0.688         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][7] /D    1
CLK(R)->MEMCLK(R)	29.978   */2.955         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][7] /D    1
CLK(R)->MEMCLK(R)	29.968   */2.966         */0.671         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][1] /D    1
CLK(R)->MEMCLK(R)	29.970   */2.974         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][2] /D    1
CLK(R)->MEMCLK(R)	29.976   */2.978         */0.665         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][6] /D    1
CLK(R)->MEMCLK(R)	30.000   */2.985         */0.668         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][5] /D    1
MEMCLK(F)->CLK(R)	31.126   3.016/*         0.512/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[1] /D    1
MEMCLK(F)->MEMCLK(R)	30.342   3.018/*         0.420/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][5] /D    1
CLK(R)->MEMCLK(R)	29.984   */3.024         */0.681         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][2] /D    1
MEMCLK(F)->CLK(R)	31.239   3.031/*         0.502/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[5] /D    1
MEMCLK(F)->MEMCLK(R)	30.079   */3.033         */0.686         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][6] /D    1
CLK(R)->MEMCLK(R)	29.979   */3.041         */0.740         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][0] /D    1
CLK(R)->MEMCLK(R)	29.986   */3.050         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][6] /D    1
CLK(R)->MEMCLK(R)	29.986   */3.050         */0.677         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][3] /D    1
CLK(R)->MEMCLK(R)	29.990   */3.060         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][5] /D    1
CLK(R)->MEMCLK(R)	30.092   */3.065         */0.679         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][1] /D    1
CLK(R)->MEMCLK(R)	29.990   */3.069         */0.669         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][7] /D    1
CLK(R)->MEMCLK(R)	29.986   */3.075         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][0] /D    1
CLK(R)->MEMCLK(R)	29.994   */3.077         */0.667         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][4] /D    1
CLK(R)->MEMCLK(R)	30.099   */3.079         */0.679         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][3] /D    1
CLK(R)->MEMCLK(R)	29.996   */3.086         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][1] /D    1
CLK(R)->MEMCLK(R)	30.010   */3.124         */0.728         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][6] /D    1
MEMCLK(F)->CLK(R)	31.043   3.148/*         0.476/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[3] /D    1
CLK(R)->MEMCLK(R)	30.217   */3.152         */0.561         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][7] /D    1
CLK(R)->MEMCLK(R)	30.221   */3.195         */0.557         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][2] /D    1
CLK(R)->MEMCLK(R)	30.100   */3.203         */0.684         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][5] /D    1
CLK(R)->MEMCLK(R)	30.054   */3.204         */0.720         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][0] /D    1
CLK(R)->MEMCLK(R)	30.021   */3.231         */0.717         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][7] /D    1
MEMCLK(F)->MEMCLK(R)	30.158   3.235/*         0.592/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][5] /D    1
CLK(R)->MEMCLK(R)	30.065   */3.244         */0.679         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][6] /D    1
CLK(R)->MEMCLK(R)	30.107   */3.251         */0.680         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][0] /D    1
CLK(R)->MEMCLK(R)	30.113   */3.282         */0.676         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][3] /D    1
MEMCLK(F)->MEMCLK(R)	30.352   3.283/*         0.422/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][0] /D    1
CLK(R)->MEMCLK(R)	30.120   */3.284         */0.669         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][4] /D    1
CLK(R)->MEMCLK(R)	30.115   */3.284         */0.674         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][2] /D    1
CLK(R)->MEMCLK(R)	30.122   */3.293         */0.667         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][7] /D    1
CLK(R)->MEMCLK(R)	30.116   */3.301         */0.671         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][1] /D    1
CLK(R)->MEMCLK(R)	30.038   */3.315         */0.691         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][1] /D    1
CLK(R)->MEMCLK(R)	30.041   */3.316         */0.684         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][1] /D    1
CLK(R)->MEMCLK(R)	30.045   */3.318         */0.679         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][4] /D    1
CLK(R)->MEMCLK(R)	30.042   */3.356         */0.685         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][3] /D    1
CLK(R)->MEMCLK(R)	30.050   */3.360         */0.676         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][2] /D    1
CLK(R)->MEMCLK(R)	30.048   */3.362         */0.678         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][5] /D    1
CLK(R)->MEMCLK(R)	30.049   */3.362         */0.677         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][3] /D    1
CLK(R)->MEMCLK(R)	30.057   */3.362         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][7] /D    1
CLK(R)->MEMCLK(R)	29.942   */3.363         */0.677         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][0] /D    1
CLK(R)->MEMCLK(R)	29.939   */3.364         */0.678         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][3] /D    1
CLK(R)->MEMCLK(R)	30.055   */3.366         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][5] /D    1
CLK(R)->MEMCLK(R)	29.945   */3.366         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][5] /D    1
CLK(R)->MEMCLK(R)	30.073   */3.367         */0.691         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][0] /D    1
CLK(R)->MEMCLK(R)	30.051   */3.369         */0.677         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][7] /D    1
CLK(R)->MEMCLK(R)	30.057   */3.372         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][6] /D    1
CLK(R)->MEMCLK(R)	30.048   */3.382         */0.679         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][2] /D    1
MEMCLK(F)->CLK(R)	30.920   */3.386         */0.636         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[6] /D    1
CLK(R)->MEMCLK(R)	30.052   */3.388         */0.674         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][4] /D    1
CLK(R)->MEMCLK(R)	29.947   */3.391         */0.673         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][1] /D    1
CLK(R)->MEMCLK(R)	30.055   */3.392         */0.673         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][6] /D    1
CLK(R)->MEMCLK(R)	30.109   */3.400         */0.662         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][0] /D    1
CLK(R)->MEMCLK(R)	29.955   */3.406         */0.665         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][4] /D    1
CLK(R)->MEMCLK(R)	30.120   */3.413         */0.662         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][5] /D    1
MEMCLK(F)->CLK(R)	31.016   3.417/*         0.485/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[4] /D    1
CLK(R)->MEMCLK(R)	30.124   */3.433         */0.658         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][6] /D    1
CLK(R)->MEMCLK(R)	30.125   */3.436         */0.657         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][4] /D    1
MEMCLK(F)->MEMCLK(R)	30.225   3.449/*         0.545/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][1] /D    1
CLK(R)->MEMCLK(R)	30.083   */3.473         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][1] /D    1
CLK(R)->MEMCLK(R)	30.124   */3.478         */0.668         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][4] /D    1
CLK(R)->MEMCLK(R)	30.100   */3.480         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][3] /D    1
MEMCLK(F)->MEMCLK(R)	30.173   3.482/*         0.576/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][4] /D    1
CLK(R)->MEMCLK(R)	30.126   */3.491         */0.666         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][6] /D    1
CLK(R)->MEMCLK(R)	30.127   */3.497         */0.665         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][5] /D    1
CLK(R)->MEMCLK(R)	30.102   */3.498         */0.667         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][2] /D    1
CLK(R)->MEMCLK(R)	29.931   */3.503         */0.683         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][3] /D    1
MEMCLK(F)->MEMCLK(R)	30.178   3.507/*         0.572/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][7] /D    1
CLK(R)->MEMCLK(R)	30.118   */3.511         */0.661         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][7] /D    1
MEMCLK(F)->CLK(R)	30.919   3.517/*         0.630/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[0] /D    1
CLK(R)->MEMCLK(R)	29.930   */3.528         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][6] /D    1
CLK(R)->MEMCLK(R)	29.937   */3.532         */0.676         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][0] /D    1
CLK(R)->MEMCLK(R)	29.941   */3.549         */0.673         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][2] /D    1
CLK(R)->MEMCLK(R)	29.939   */3.552         */0.667         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][5] /D    1
CLK(R)->MEMCLK(R)	29.941   */3.554         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][1] /D    1
CLK(R)->MEMCLK(R)	29.936   */3.560         */0.666         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][7] /D    1
CLK(R)->MEMCLK(R)	29.946   */3.563         */0.666         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][4] /D    1
MEMCLK(F)->MEMCLK(R)	30.193   3.572/*         0.559/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][0] /D    1
CLK(R)->MEMCLK(R)	30.142   */3.574         */0.664         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][7] /D    1
MEMCLK(F)->MEMCLK(R)	30.220   3.586/*         0.550/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][2] /D    1
CLK(R)->MEMCLK(R)	30.113   */3.610         */0.678         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][4] /D    1
MEMCLK(F)->CLK(R)	30.910   */3.624         */0.645         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[7] /D    1
CLK(R)->MEMCLK(R)	30.112   */3.629         */0.678         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][2] /D    1
CLK(R)->MEMCLK(R)	30.097   */3.631         */0.666         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][7] /D    1
CLK(R)->MEMCLK(R)	30.098   */3.635         */0.666         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][6] /D    1
MEMCLK(F)->MEMCLK(R)	30.204   3.635/*         0.546/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][6] /D    1
MEMCLK(F)->CLK(F)	31.347   3.638/*         0.210/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[4] /D    1
CLK(R)->MEMCLK(R)	30.113   */3.643         */0.678         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][3] /D    1
CLK(R)->MEMCLK(R)	29.974   */3.643         */0.677         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][7] /D    1
CLK(R)->MEMCLK(R)	30.101   */3.645         */0.663         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][5] /D    1
MEMCLK(F)->MEMCLK(R)	30.222   3.648/*         0.547/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][3] /D    1
CLK(R)->MEMCLK(R)	30.118   */3.650         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][0] /D    1
CLK(R)->MEMCLK(R)	29.979   */3.656         */0.675         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][5] /D    1
CLK(R)->MEMCLK(R)	30.119   */3.658         */0.669         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][1] /D    1
CLK(R)->MEMCLK(R)	29.980   */3.660         */0.674         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][1] /D    1
CLK(R)->MEMCLK(R)	29.938   */3.663         */0.683         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][0] /D    1
CLK(R)->MEMCLK(R)	29.951   */3.669         */0.666         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][6] /D    1
CLK(R)->MEMCLK(R)	29.953   */3.676         */0.664         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][2] /D    1
CLK(R)->MEMCLK(R)	30.112   */3.695         */0.673         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][1] /D    1
CLK(R)->MEMCLK(R)	29.926   */3.699         */0.668         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][6] /D    1
CLK(R)->MEMCLK(R)	30.124   */3.699         */0.669         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][7] /D    1
CLK(R)->MEMCLK(R)	29.950   */3.703         */0.671         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][7] /D    1
CLK(R)->MEMCLK(R)	29.988   */3.703         */0.666         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][3] /D    1
CLK(R)->MEMCLK(R)	29.946   */3.708         */0.675         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][2] /D    1
CLK(R)->MEMCLK(R)	29.946   */3.711         */0.675         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][1] /D    1
CLK(R)->MEMCLK(R)	29.951   */3.711         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][5] /D    1
MEMCLK(F)->CLK(F)	31.300   3.711/*         0.225/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[4] /D    1
CLK(R)->MEMCLK(R)	30.122   */3.715         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][2] /D    1
CLK(R)->MEMCLK(R)	30.119   */3.723         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][3] /D    1
CLK(R)->MEMCLK(R)	29.946   */3.731         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][3] /D    1
CLK(R)->MEMCLK(R)	30.129   */3.732         */0.662         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][6] /D    1
CLK(R)->MEMCLK(R)	30.129   */3.733         */0.662         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][4] /D    1
CLK(R)->MEMCLK(R)	30.127   */3.736         */0.666         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][0] /D    1
CLK(R)->MEMCLK(R)	29.951   */3.737         */0.664         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][4] /D    1
CLK(R)->MEMCLK(R)	30.131   */3.739         */0.661         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][5] /D    1
MEMCLK(F)->CLK(F)	31.274   3.761/*         0.253/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[5] /D    1
MEMCLK(F)->CLK(R)	31.060   3.766/*         0.479/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[5] /D    1
CLK(R)->MEMCLK(R)	30.035   */3.781         */0.714         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][0] /D    1
MEMCLK(F)->CLK(R)	31.015   */3.792         */0.638         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[2] /D    1
CLK(R)->MEMCLK(R)	30.088   */3.860         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][3] /D    1
CLK(R)->MEMCLK(R)	30.028   */3.865         */0.694         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][1] /D    1
CLK(R)->MEMCLK(R)	30.100   */3.872         */0.664         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][4] /D    1
CLK(F)->MEMCLK(R)	55.151   */3.873         */0.622         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][3] /D    1
CLK(R)->MEMCLK(R)	30.097   */3.874         */0.662         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][7] /D    1
CLK(R)->MEMCLK(R)	29.985   */3.885         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][4] /D    1
CLK(R)->MEMCLK(R)	30.143   */3.895         */0.665         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][6] /D    1
MEMCLK(F)->CLK(F)	31.301   3.903/*         0.238/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[5] /D    1
CLK(F)->MEMCLK(R)	55.152   */3.919         */0.572         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][6] /D    1
CLK(R)->MEMCLK(R)	30.149   */3.926         */0.659         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][5] /D    1
CLK(R)->MEMCLK(R)	30.045   */3.947         */0.674         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][5] /D    1
CLK(R)->MEMCLK(R)	30.039   */3.954         */0.676         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][2] /D    1
CLK(R)->MEMCLK(R)	30.039   */3.962         */0.676         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][3] /D    1
CLK(R)->MEMCLK(R)	30.045   */3.963         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][6] /D    1
MEMCLK(F)->CLK(R)	31.061   3.970/*         0.479/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[6] /D    1
MEMCLK(F)->CLK(R)	30.766   3.990/*         0.800/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_cm_o_reg/SD    1
CLK(F)->MEMCLK(R)	55.232   */4.019         */0.548         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][7] /D    1
CLK(F)->MEMCLK(R)	55.061   */4.053         */0.689         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][1] /D    1
CLK(F)->MEMCLK(R)	55.099   */4.060         */0.688         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][5] /D    1
MEMCLK(F)->CLK(R)	31.059   4.069/*         0.479/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[2] /D    1
CLK(F)->MEMCLK(R)	55.064   */4.084         */0.681         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][4] /D    1
MEMCLK(F)->CLK(F)	30.753   */4.088         */0.787         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[6] /D    1
MEMCLK(F)->CLK(F)	30.782   */4.097         */0.733         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[6] /D    1
CLK(F)->MEMCLK(R)	55.097   */4.098         */0.679         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][7] /D    1
MEMCLK(F)->CLK(F)	30.808   */4.104         */0.743         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[2] /D    1
CLK(F)->MEMCLK(R)	55.178   */4.136         */0.573         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][6] /D    1
MEMCLK(F)->CLK(F)	30.794   */4.137         */0.734         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[2] /D    1
CLK(F)->MEMCLK(R)	55.177   */4.145         */0.574         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][3] /D    1
CLK(F)->MEMCLK(R)	55.180   */4.157         */0.570         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][2] /D    1
CLK(R)->MEMCLK(R)	30.029   */4.172         */0.687         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][1] /D    1
CLK(F)->MEMCLK(R)	55.227   */4.189         */0.564         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][0] /D    1
CLK(R)->MEMCLK(R)	30.044   */4.199         */0.678         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][5] /D    1
CLK(R)->MEMCLK(R)	30.034   */4.200         */0.681         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /D    1
CLK(R)->MEMCLK(R)	30.044   */4.214         */0.682         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][3] /D    1
CLK(R)->MEMCLK(R)	30.043   */4.222         */0.671         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][7] /D    1
CLK(R)->MEMCLK(R)	30.053   */4.227         */0.673         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][4] /D    1
CLK(R)->MEMCLK(R)	30.055   */4.247         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][6] /D    1
CLK(R)->MEMCLK(R)	30.198   */4.273         */0.576         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][0] /D    1
MEMCLK(F)->CLK(R)	31.012   4.299/*         0.589/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[1] /SD    1
CLK(R)->MEMCLK(R)	30.149   4.321/*         0.464/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][1] /D    1
MEMCLK(F)->CLK(F)	30.790   */4.326         */0.738         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[0] /D    1
MEMCLK(F)->CLK(F)	30.804   */4.332         */0.742         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[3] /D    1
CLK(R)->MEMCLK(R)	30.174   */4.348         */0.552         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][7] /D    1
CLK(R)->MEMCLK(R)	30.164   4.393/*         0.446/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][2] /D    1
CLK(R)->MEMCLK(R)	30.149   */4.396         */0.597         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][5] /D    1
MEMCLK(F)->CLK(F)	30.785   */4.398         */0.741         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[3] /D    1
CLK(R)->MEMCLK(R)	30.166   4.414/*         0.448/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][0] /D    1
MEMCLK(F)->CLK(F)	30.819   */4.416         */0.739         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[1] /D    1
MEMCLK(F)->CLK(R)	31.069   4.416/*         0.486/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[0] /D    1
CLK(R)->MEMCLK(R)	30.254   4.437/*         0.449/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/serial_status_reg/D    1
CLK(R)->MEMCLK(R)	30.028   */4.460         */0.582         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][3] /D    1
CLK(R)->MEMCLK(R)	29.973   */4.461         */0.681         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][0] /D    1
MEMCLK(F)->CLK(F)	30.911   */4.468         */0.730         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[0] /D    1
CLK(F)->MEMCLK(R)	55.061   */4.476         */0.717         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][0] /D    1
CLK(R)->MEMCLK(R)	29.981   */4.487         */0.671         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][6] /D    1
CLK(R)->MEMCLK(R)	30.297   4.499/*         0.450/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][7] /D    1
CLK(R)->MEMCLK(R)	30.333   4.504/*         0.466/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][4] /D    1
CLK(R)->MEMCLK(R)	29.990   */4.523         */0.665         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][4] /D    1
CLK(R)->MEMCLK(R)	30.029   */4.540         */0.674         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][4] /D    1
CLK(R)->MEMCLK(R)	30.040   */4.553         */0.680         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][2] /D    1
CLK(R)->MEMCLK(R)	30.037   */4.555         */0.680         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][3] /D    1
CLK(F)->MEMCLK(R)	55.228   */4.555         */0.580         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][2] /D    1
CLK(R)->MEMCLK(R)	30.148   */4.558         */0.598         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][6] /D    1
CLK(R)->MEMCLK(R)	30.147   */4.558         */0.577         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][6] /D    1
CLK(F)->MEMCLK(R)	55.174   */4.584         */0.606         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][1] /D    1
CLK(F)->MEMCLK(R)	55.106   */4.599         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][4] /D    1
CLK(F)->MEMCLK(R)	55.151   */4.628         */0.568         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][5] /D    1
CLK(R)->MEMCLK(R)	30.160   */4.649         */0.557         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][5] /D    1
MEMCLK(F)->CLK(F)	30.773   */4.669         */0.751         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[1] /D    1
MEMCLK(F)->CLK(F)	30.814   */4.683         */0.724         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[7] /D    1
CLK(R)->MEMCLK(R)	30.162   */4.684         */0.550         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][7] /D    1
CLK(F)->MEMCLK(R)	55.027   */4.715         */0.697         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][5] /D    1
CLK(R)->MEMCLK(R)	30.018   */4.719         */0.754         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][1] /D    1
CLK(R)->MEMCLK(R)	30.017   */4.727         */0.756         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][0] /D    1
MEMCLK(F)->MEMCLK(R)	29.961   */4.809         */0.818         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][0] /SD    1
CLK(F)->MEMCLK(R)	54.932   */4.812         */0.678         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][1] /D    1
CLK(F)->MEMCLK(R)	55.054   */4.830         */0.690         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][1] /D    1
MEMCLK(F)->CLK(F)	30.799   */4.832         */0.730         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[7] /D    1
CLK(F)->MEMCLK(R)	55.049   */4.840         */0.671         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][7] /D    1
CLK(F)->MEMCLK(R)	55.051   */4.844         */0.671         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][6] /D    1
CLK(F)->MEMCLK(R)	55.055   */4.846         */0.689         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][3] /D    1
CLK(F)->MEMCLK(R)	55.063   */4.849         */0.682         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][4] /D    1
CLK(F)->MEMCLK(R)	54.940   */4.851         */0.671         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][2] /D    1
CLK(F)->MEMCLK(R)	54.945   */4.858         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][3] /D    1
CLK(F)->MEMCLK(R)	55.102   */4.874         */0.678         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][0] /D    1
MEMCLK(F)->CLK(R)	30.935   */4.892         */0.605         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[3] /D    1
CLK(F)->MEMCLK(R)	55.164   */4.899         */0.580         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][2] /D    1
CLK(F)->MEMCLK(R)	55.112   */4.910         */0.687         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][6] /D    1
MEMCLK(F)->CLK(R)	30.916   */4.918         */0.623         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /D    1
CLK(F)->MEMCLK(R)	55.132   */5.010         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][0] /D    1
CLK(F)->MEMCLK(R)	55.141   */5.043         */0.661         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][4] /D    1
CLK(F)->MEMCLK(R)	55.143   */5.046         */0.661         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][5] /D    1
MEMCLK(F)->MEMCLK(R)	29.368   5.073/*         1.407/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[0]    1
MEMCLK(F)->MEMCLK(R)	29.369   5.086/*         1.406/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[1]    1
MEMCLK(F)->MEMCLK(R)	29.368   5.095/*         1.407/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[3]    1
CLK(F)->MEMCLK(R)	55.258   */5.121         */0.547         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][7] /D    1
MEMCLK(F)->MEMCLK(R)	29.378   5.124/*         1.397/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[2]    1
MEMCLK(F)->MEMCLK(R)	29.375   5.125/*         1.400/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[11]    1
MEMCLK(F)->MEMCLK(R)	29.382   5.182/*         1.392/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[10]    1
CLK(R)->MEMCLK(R)	30.006   */5.182         */0.755         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][0] /D    1
MEMCLK(F)->MEMCLK(R)	29.383   5.185/*         1.392/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[9]    1
CLK(R)->MEMCLK(R)	30.017   */5.188         */0.747         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][2] /D    1
MEMCLK(F)->MEMCLK(R)	29.396   5.229/*         1.379/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[5]    1
MEMCLK(F)->MEMCLK(R)	29.391   5.230/*         1.384/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[8]    1
MEMCLK(F)->CLK(R)	30.933   */5.261         */0.607         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[7] /D    1
MEMCLK(F)->MEMCLK(R)	29.402   5.267/*         1.373/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[7]    1
CLK(R)->MEMCLK(R)	30.025   */5.268         */0.738         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][1] /D    1
MEMCLK(F)->MEMCLK(R)	29.401   5.271/*         1.373/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[4]    1
MEMCLK(F)->MEMCLK(R)	29.407   5.302/*         1.368/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ADR[6]    1
MEMCLK(F)->MEMCLK(R)	28.378   5.322/*         2.397/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom/ENB    1
MEMCLK(F)->MEMCLK(R)	30.352   5.396/*         0.402/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][6] /D    1
MEMCLK(R)->CLK(R)	30.871   */5.688         */0.658         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/lcall_hardware_flag_reg/D    1
CLK(F)->MEMCLK(R)	55.042   */5.796         */0.692         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][1] /D    1
CLK(F)->MEMCLK(R)	55.054   */5.816         */0.684         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][6] /D    1
CLK(F)->MEMCLK(R)	55.056   */5.824         */0.682         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][4] /D    1
CLK(F)->MEMCLK(R)	55.056   */5.829         */0.682         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][5] /D    1
CLK(F)->MEMCLK(R)	55.054   */5.840         */0.687         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][3] /D    1
CLK(F)->MEMCLK(R)	55.051   */5.841         */0.684         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][0] /D    1
CLK(F)->MEMCLK(R)	55.105   */5.857         */0.673         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][7] /D    1
CLK(F)->MEMCLK(R)	55.081   */5.885         */0.670         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][3] /D    1
CLK(F)->MEMCLK(R)	55.106   */5.890         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][2] /D    1
CLK(F)->MEMCLK(R)	55.086   */5.892         */0.662         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][5] /D    1
CLK(F)->MEMCLK(R)	55.090   */5.894         */0.662         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][4] /D    1
CLK(F)->MEMCLK(R)	55.068   */6.150         */0.665         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][1] /D    1
MEMCLK(F)->CLK(R)	30.692   */6.282         */0.947         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[1] /SD    1
CLK(R)->MEMCLK(R)	30.295   6.357/*         0.410/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/serial_tx_tmp_reg/D    1
MEMCLK(F)->MEMCLK(R)	30.216   6.480/*         0.567/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[5]    1
MEMCLK(F)->MEMCLK(R)	30.336   6.482/*         0.447/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[1]    1
CLK(F)->MEMCLK(R)	55.067   */6.511         */0.682         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][0] /D    1
MEMCLK(F)->MEMCLK(R)	30.338   6.530/*         0.445/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[0]    1
CLK(F)->MEMCLK(R)	55.068   */6.531         */0.680         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][3] /D    1
MEMCLK(F)->MEMCLK(R)	30.366   6.541/*         0.417/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[3]    1
CLK(F)->MEMCLK(R)	55.076   */6.555         */0.674         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][1] /D    1
CLK(F)->MEMCLK(R)	55.076   */6.559         */0.673         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][2] /D    1
CLK(F)->MEMCLK(R)	55.129   */6.565         */0.672         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][6] /D    1
CLK(F)->MEMCLK(R)	55.122   */6.577         */0.667         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][4] /D    1
CLK(F)->MEMCLK(R)	55.122   */6.596         */0.662         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][7] /D    1
CLK(F)->MEMCLK(R)	55.134   */6.631         */0.657         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][5] /D    1
MEMCLK(F)->MEMCLK(R)	30.246   6.861/*         0.537/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[6]    1
MEMCLK(F)->MEMCLK(R)	30.240   6.875/*         0.544/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[7]    1
MEMCLK(F)->MEMCLK(R)	30.311   6.888/*         0.472/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[4]    1
MEMCLK(R)->CLK(R)	30.874   */6.909         */0.739         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[7] /D    1
MEMCLK(R)->CLK(R)	30.959   6.946/*         0.675/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_int_na_o_reg/D    1
MEMCLK(F)->MEMCLK(R)	30.328   7.013/*         0.455/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/D[2]    1
MEMCLK(R)->CLK(R)	30.889   */7.385         */0.748         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[7] /D    1
MEMCLK(R)->CLK(R)	30.871   */7.439         */0.747         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[6] /D    1
MEMCLK(R)->CLK(R)	30.888   */7.950         */0.749         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[6] /D    1
MEMCLK(R)->CLK(R)	30.873   */8.153         */0.745         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[5] /D    1
MEMCLK(R)->CLK(R)	30.895   */8.725         */0.744         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[5] /D    1
MEMCLK(R)->CLK(R)	30.865   */8.820         */0.755         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[4] /D    1
MEMCLK(R)->CLK(R)	30.899   */9.419         */0.740         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[4] /D    1
MEMCLK(R)->CLK(R)	30.876   */9.634         */0.744         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[3] /D    1
MEMCLK(R)->CLK(R)	30.896   */10.098        */0.743         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[3] /D    1
MEMCLK(R)->CLK(R)	30.868   */10.466        */0.752         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[2] /D    1
CLK(F)->MEMCLK(R)	54.743   10.572/*        1.040/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[3]    1
MEMCLK(R)->CLK(R)	30.895   */10.644        */0.744         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[2] /D    1
CLK(F)->MEMCLK(R)	54.746   10.678/*        1.037/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[1]    1
CLK(F)->MEMCLK(R)	54.749   10.822/*        1.034/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[0]    1
CLK(F)->MEMCLK(R)	54.748   10.894/*        1.035/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[4]    1
CLK(F)->MEMCLK(R)	54.744   10.954/*        1.039/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[2]    1
MEMCLK(R)->CLK(R)	30.877   */11.110        */0.743         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[1] /D    1
CLK(F)->MEMCLK(R)	54.747   11.335/*        1.036/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[5]    1
MEMCLK(R)->CLK(R)	30.880   */11.382        */0.747         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[1] /D    1
MEMCLK(R)->CLK(F)	30.531   */11.508        */0.973         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\vect_register_reg[2] /D    1
MEMCLK(R)->CLK(F)	30.528   */11.564        */0.977         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\vect_register_reg[0] /D    1
MEMCLK(R)->CLK(R)	30.868   */11.792        */0.743         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[0] /D    1
MEMCLK(R)->CLK(R)	30.881   */12.041        */0.746         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[0] /D    1
CLK(R)->MEMCLK(R)	29.749   12.231/*        1.034/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ADR[6]    1
MEMCLK(R)->CLK(F)	30.536   */12.318        */0.969         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\vect_register_reg[1] /D    1
MEMCLK(R)->CLK(R)	30.869   */12.445        */0.741         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[7] /D    1
MEMCLK(R)->CLK(R)	30.880   */12.754        */0.747         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[7] /D    1
MEMCLK(R)->CLK(R)	30.857   */13.156        */0.754         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[6] /D    1
MEMCLK(R)->CLK(R)	30.876   */13.427        */0.750         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[6] /D    1
CLK(R)->MEMCLK(R)	29.185   13.598/*        1.598/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/ENB    1
MEMCLK(R)->CLK(R)	30.851   */13.841        */0.750         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[5] /D    1
MEMCLK(R)->CLK(R)	30.867   */13.995        */0.757         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[5] /D    1
MEMCLK(R)->CLK(R)	30.865   */14.471        */0.741         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[4] /D    1
MEMCLK(R)->CLK(R)	30.865   */14.660        */0.755         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[4] /D    1
MEMCLK(R)->CLK(F)	30.650   */14.808        */0.976         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[5] /D    1
CLK(R)->CLK(F)	30.718   */14.809        */0.821         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/cycle_continue_reg/D    1
MEMCLK(R)->CLK(F)	30.663   */14.864        */0.956         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[6] /D    1
MEMCLK(R)->CLK(R)	30.854   */15.115        */0.744         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[3] /D    1
MEMCLK(R)->CLK(R)	30.868   */15.318        */0.756         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[3] /D    1
CLK(R)->MEMCLK(R)	29.549   15.448/*        1.234/*         EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram/WEB    1
MEMCLK(R)->CLK(F)	30.723   */15.618        */0.905         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[4] /D    1
MEMCLK(R)->CLK(F)	30.676   */15.758        */0.956         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[3] /D    1
MEMCLK(R)->CLK(R)	30.856   */15.779        */0.741         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[2] /D    1
MEMCLK(R)->CLK(R)	30.857   */15.883        */0.769         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[2] /D    1
CLK(F)->CLK(R)	56.059   16.214/*        0.514/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[19] /D    1
CLK(F)->CLK(R)	56.086   16.223/*        0.477/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[14] /D    1
CLK(F)->CLK(R)	56.094   16.240/*        0.493/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[21] /D    1
CLK(F)->CLK(R)	56.100   16.284/*        0.492/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[22] /D    1
CLK(F)->CLK(R)	56.076   16.307/*        0.501/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[9] /D    1
CLK(F)->CLK(R)	56.063   16.309/*        0.498/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[3] /D    1
CLK(F)->CLK(R)	56.123   16.317/*        0.482/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[13] /D    1
CLK(F)->CLK(R)	56.089   16.328/*        0.494/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[20] /D    1
CLK(F)->CLK(R)	56.084   16.332/*        0.478/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[2] /D    1
CLK(F)->CLK(R)	56.085   16.333/*        0.484/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[11] /D    1
CLK(F)->CLK(R)	56.120   16.344/*        0.490/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[16] /D    1
CLK(F)->CLK(R)	56.123   16.344/*        0.471/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[6] /D    1
CLK(F)->CLK(R)	56.142   16.347/*        0.502/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[7] /D    1
CLK(F)->CLK(R)	56.094   16.348/*        0.469/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[15] /D    1
CLK(F)->CLK(R)	56.108   16.357/*        0.488/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[1] /D    1
CLK(F)->CLK(R)	56.101   16.370/*        0.491/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[23] /D    1
CLK(F)->CLK(R)	56.088   16.373/*        0.474/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[17] /D    1
CLK(R)->CLK(F)	30.587   */16.375        */0.913         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[1] /D    1
CLK(R)->CLK(F)	30.626   */16.381        */0.918         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[2] /D    1
CLK(F)->CLK(R)	56.099   16.403/*        0.477/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[10] /D    1
CLK(F)->CLK(R)	56.115   16.405/*        0.471/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[8] /D    1
CLK(F)->CLK(R)	56.099   16.407/*        0.470/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[12] /D    1
MEMCLK(R)->CLK(F)	30.607   */16.409        */0.905         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[2] /D    1
CLK(F)->CLK(R)	56.133   16.412/*        0.472/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[0] /D    1
CLK(F)->CLK(R)	56.175   16.414/*        0.483/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[4] /D    1
CLK(F)->CLK(R)	56.142   16.416/*        0.469/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[5] /D    1
CLK(F)->CLK(R)	56.119   16.418/*        0.489/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[18] /D    1
CLK(R)->CLK(F)	30.604   */16.427        */0.906         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[4] /D    1
CLK(R)->CLK(F)	30.621   */16.435        */0.906         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[7] /D    1
CLK(R)->CLK(F)	30.610   */16.435        */0.904         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[3] /D    1
CLK(R)->CLK(F)	30.638   */16.436        */0.908         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[5] /D    1
CLK(R)->CLK(F)	30.627   */16.462        */0.901         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[6] /D    1
CLK(R)->CLK(F)	30.643   */16.467        */0.901         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[0] /D    1
MEMCLK(R)->CLK(R)	30.855   */16.494        */0.739         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[1] /D    1
MEMCLK(R)->CLK(F)	30.671   */16.601        */0.962         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[1] /D    1
MEMCLK(R)->CLK(R)	30.876   */16.628        */0.752         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[1] /D    1
MEMCLK(R)->CLK(F)	30.626   */17.046        */0.967         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[6] /D    1
CLK(F)->CLK(R)	55.842   */17.067        */0.725         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_br_trans_o_reg/D    1
MEMCLK(R)->CLK(R)	30.853   */17.085        */0.744         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[0] /D    1
CLK(F)->CLK(R)	55.981   17.271/*        0.578/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[2] /D    1
MEMCLK(R)->CLK(R)	30.872   */17.287        */0.756         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[0] /D    1
CLK(F)->CLK(R)	55.798   */17.301        */0.813         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[3] /D    1
CLK(F)->CLK(R)	55.847   */17.305        */0.804         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[2] /D    1
CLK(F)->CLK(R)	56.114   17.307/*        0.488/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[6] /D    1
CLK(F)->CLK(R)	55.828   */17.315        */0.783         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[1] /D    1
CLK(F)->CLK(R)	56.098   17.323/*        0.489/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[11] /D    1
CLK(F)->CLK(R)	56.036   17.325/*        0.576/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[0] /D    1
CLK(F)->CLK(R)	56.134   17.329/*        0.469/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[20] /D    1
CLK(F)->CLK(R)	56.123   17.351/*        0.480/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[17] /D    1
CLK(F)->CLK(R)	56.118   17.368/*        0.470/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[18] /D    1
CLK(F)->CLK(R)	56.125   17.376/*        0.472/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[21] /D    1
CLK(F)->CLK(R)	55.824   */17.377        */0.783         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[4] /D    1
CLK(F)->CLK(R)	56.116   17.380/*        0.466/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[19] /D    1
CLK(F)->CLK(R)	56.127   17.402/*        0.464/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[22] /D    1
CLK(F)->CLK(R)	56.128   17.413/*        0.462/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[23] /D    1
CLK(F)->CLK(R)	56.130   17.423/*        0.462/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[9] /D    1
CLK(F)->CLK(R)	56.146   17.426/*        0.468/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[14] /D    1
CLK(F)->CLK(R)	56.095   17.433/*        0.469/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[15] /D    1
CLK(F)->CLK(R)	56.164   17.449/*        0.465/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[7] /D    1
CLK(F)->CLK(R)	56.129   17.453/*        0.476/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[13] /D    1
CLK(F)->CLK(R)	56.229   17.454/*        0.462/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[8] /D    1
CLK(F)->CLK(R)	56.119   17.456/*        0.468/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[12] /D    1
CLK(F)->CLK(R)	56.134   17.458/*        0.473/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[1] /D    1
CLK(F)->CLK(R)	55.862   */17.458        */0.788         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[4] /D    1
CLK(F)->CLK(R)	56.147   17.472/*        0.482/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[16] /D    1
CLK(F)->CLK(R)	56.128   17.475/*        0.460/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[10] /D    1
CLK(F)->CLK(R)	56.139   17.488/*        0.466/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[2] /D    1
CLK(F)->CLK(R)	56.130   17.512/*        0.465/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[5] /D    1
MEMCLK(R)->CLK(R)	30.845   */17.552        */0.753         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[7] /D    1
CLK(F)->CLK(R)	56.107   17.552/*        0.461/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[3] /D    1
MEMCLK(R)->CLK(F)	30.608   */17.592        */0.906         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[0] /D    1
CLK(F)->CLK(R)	56.071   17.609/*        0.488/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[1] /D    1
CLK(F)->CLK(R)	56.150   17.671/*        0.418/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[3] /D    1
CLK(F)->CLK(R)	56.142   17.699/*        0.426/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[4] /D    1
CLK(F)->CLK(R)	56.202   17.715/*        0.418/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[1] /D    1
CLK(F)->CLK(R)	56.203   17.728/*        0.418/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[2] /D    1
MEMCLK(R)->CLK(F)	30.640   */17.753        */0.972         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[5] /D    1
CLK(F)->CLK(R)	55.841   */17.794        */0.727         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_br_o_reg/D    1
CLK(F)->CLK(R)	55.894   */17.802        */0.712         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[0] /D    1
CLK(F)->CLK(R)	56.095   17.861/*        0.506/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[0] /D    1
CLK(F)->CLK(R)	56.008   17.862/*        0.563/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_int_rdy_o_reg/D    1
CLK(F)->CLK(R)	56.122   17.867/*        0.446/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[4] /D    1
CLK(F)->CLK(R)	56.219   17.941/*        0.418/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[2] /D    1
CLK(F)->CLK(R)	56.199   17.976/*        0.438/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[1] /D    1
MEMCLK(R)->CLK(R)	30.885   */17.987        */0.745         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[7] /D    1
CLK(F)->CLK(R)	56.092   18.045/*        0.461/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[4] /D    1
CLK(F)->CLK(R)	56.116   18.100/*        0.429/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[3] /D    1
MEMCLK(R)->CLK(F)	30.680   */18.137        */0.905         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[4] /D    1
CLK(F)->CLK(R)	56.117   18.143/*        0.443/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[0] /D    1
CLK(F)->CLK(R)	56.189   18.154/*        0.420/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_trans_counter_reg[0] /D    1
CLK(F)->CLK(R)	56.163   18.164/*        0.448/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[3] /D    1
CLK(F)->CLK(R)	56.167   18.179/*        0.445/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[2] /D    1
CLK(F)->CLK(R)	56.125   18.181/*        0.510/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[0] /D    1
CLK(F)->CLK(R)	56.142   18.195/*        0.501/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[0] /D    1
CLK(F)->CLK(R)	56.140   18.225/*        0.481/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[0] /D    1
MEMCLK(R)->CLK(R)	30.848   */18.243        */0.750         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[6] /D    1
CLK(F)->CLK(R)	56.218   18.253/*        0.418/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[2] /D    1
CLK(F)->CLK(R)	56.000   18.280/*        0.567/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[3] /D    1
CLK(F)->CLK(R)	56.271   18.317/*        0.434/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[1] /D    1
MEMCLK(R)->CLK(F)	30.634   */18.328        */0.959         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[3] /D    1
CLK(F)->CLK(R)	56.184   18.347/*        0.420/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[1] /D    1
CLK(F)->CLK(R)	56.109   18.360/*        0.434/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[4] /D    1
CLK(F)->CLK(R)	56.117   18.387/*        0.430/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[8] /D    1
CLK(F)->CLK(R)	56.118   18.402/*        0.427/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[5] /D    1
CLK(F)->CLK(R)	56.121   18.410/*        0.426/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[6] /D    1
CLK(F)->CLK(R)	56.116   18.426/*        0.421/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[7] /D    1
CLK(F)->CLK(R)	56.215   18.461/*        0.435/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[2] /D    1
MEMCLK(R)->CLK(R)	30.865   */18.473        */0.759         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[4] /D    1
CLK(F)->CLK(R)	56.226   18.522/*        0.425/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[1] /D    1
CLK(F)->CLK(R)	56.163   18.552/*        0.439/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/flag_end_bit_reg/D    1
CLK(F)->CLK(R)	56.133   18.563/*        0.414/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[9] /D    1
CLK(F)->CLK(R)	56.208   18.578/*        0.428/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[3] /D    1
MEMCLK(R)->CLK(R)	30.888   */18.616        */0.753         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[3] /D    1
MEMCLK(R)->CLK(R)	30.863   */18.652        */0.753         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[4] /D    1
MEMCLK(R)->CLK(R)	30.858   */18.656        */0.741         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[5] /D    1
MEMCLK(R)->CLK(R)	30.868   */18.663        */0.750         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[0] /D    1
MEMCLK(R)->CLK(R)	30.875   */18.665        */0.751         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[6] /D    1
MEMCLK(R)->CLK(R)	30.879   */18.667        */0.753         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[6] /D    1
MEMCLK(R)->CLK(R)	30.861   */18.676        */0.755         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[7] /D    1
MEMCLK(R)->CLK(R)	30.861   */18.685        */0.757         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[4] /D    1
MEMCLK(R)->CLK(R)	30.837   */18.710        */0.752         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[2] /D    1
MEMCLK(R)->CLK(R)	30.877   */18.720        */0.762         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[1] /D    1
MEMCLK(R)->CLK(R)	30.934   */18.721        */0.738         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[3] /D    1
CLK(F)->CLK(R)	56.210   18.727/*        0.440/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[7] /D    1
MEMCLK(R)->CLK(R)	30.925   */18.728        */0.749         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[1] /D    1
MEMCLK(R)->CLK(R)	30.879   */18.731        */0.759         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[6] /D    1
MEMCLK(R)->CLK(R)	30.887   */18.733        */0.748         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[7] /D    1
MEMCLK(R)->CLK(R)	30.965   */18.734        */0.659         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[5] /D    1
MEMCLK(R)->CLK(R)	30.866   */18.740        */0.752         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[3] /D    1
MEMCLK(R)->CLK(R)	30.756   */18.744        */0.737         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[2] /D    1
MEMCLK(R)->CLK(R)	30.905   */18.757        */0.742         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[5] /D    1
MEMCLK(R)->CLK(R)	30.855   */18.763        */0.751         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[2] /D    1
CLK(F)->CLK(R)	56.180   18.785/*        0.421/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[8] /D    1
CLK(F)->CLK(R)	56.031   18.787/*        0.599/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/acr_inc_reg/D    1
MEMCLK(R)->CLK(R)	30.878   */18.787        */0.750         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[5] /D    1
MEMCLK(R)->CLK(R)	30.857   */18.789        */0.750         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[1] /D    1
CLK(F)->CLK(R)	56.181   18.793/*        0.419/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[2] /D    1
CLK(F)->CLK(R)	56.219   18.796/*        0.426/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[4] /D    1
MEMCLK(R)->CLK(R)	30.861   */18.800        */0.738         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[4] /D    1
MEMCLK(R)->CLK(R)	30.889   */18.803        */0.749         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[6] /D    1
CLK(F)->CLK(R)	56.223   18.808/*        0.424/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[3] /D    1
CLK(F)->CLK(R)	56.224   18.809/*        0.424/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[6] /D    1
CLK(F)->CLK(R)	56.213   18.813/*        0.421/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[9] /D    1
MEMCLK(R)->CLK(R)	30.898   */18.815        */0.745         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[0] /D    1
MEMCLK(R)->CLK(R)	30.878   */18.821        */0.749         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[1] /D    1
CLK(F)->CLK(R)	56.224   18.826/*        0.420/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[5] /D    1
MEMCLK(R)->CLK(R)	30.929   */18.836        */0.740         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[7] /D    1
MEMCLK(R)->CLK(R)	30.890   */18.847        */0.746         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[2] /D    1
MEMCLK(R)->CLK(R)	30.891   */18.858        */0.744         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[3] /D    1
MEMCLK(R)->CLK(R)	30.936   */18.864        */0.736         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[2] /D    1
MEMCLK(R)->CLK(F)	30.655   */18.876        */0.963         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[1] /D    1
MEMCLK(R)->CLK(R)	30.861   */18.881        */0.749         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[2] /D    1
MEMCLK(R)->CLK(R)	30.853   */18.891        */0.746         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[3] /D    1
CLK(F)->CLK(R)	56.185   18.896/*        0.416/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[1] /D    1
CLK(R)->MEMCLK(R)	30.218   18.920/*        0.423/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][2] /D    1
MEMCLK(R)->CLK(R)	30.871   */18.954        */0.740         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[1] /D    1
MEMCLK(R)->CLK(R)	30.857   */18.958        */0.729         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[6] /D    1
MEMCLK(R)->CLK(R)	30.827   */18.970        */0.728         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[4] /D    1
CLK(R)->MEMCLK(R)	30.232   18.976/*        0.414/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][3] /D    1
CLK(R)->MEMCLK(R)	30.229   18.981/*        0.413/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][1] /D    1
MEMCLK(R)->CLK(R)	30.860   */18.998        */0.727         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[3] /D    1
MEMCLK(R)->CLK(R)	31.212   19.001/*        0.422/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[4] /D    1
CLK(R)->MEMCLK(R)	30.240   19.001/*        0.410/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][0] /D    1
CLK(R)->MEMCLK(R)	30.232   19.006/*        0.407/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][4] /D    1
CLK(F)->CLK(R)	55.855   */19.007        */0.753         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[3] /D    1
CLK(R)->MEMCLK(R)	30.234   19.009/*        0.407/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][7] /D    1
MEMCLK(R)->CLK(R)	30.882   */19.019        */0.726         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[5] /D    1
CLK(R)->MEMCLK(R)	30.235   19.019/*        0.405/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][6] /D    1
CLK(R)->MEMCLK(R)	30.251   19.037/*        0.405/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][5] /D    1
CLK(R)->MEMCLK(R)	30.245   19.039/*        0.403/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][2] /D    1
MEMCLK(R)->CLK(R)	31.219   19.039/*        0.415/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[5] /D    1
MEMCLK(R)->CLK(R)	30.920   */19.063        */0.730         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[1] /D    1
MEMCLK(R)->CLK(F)	30.721   */19.113        */0.901         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[2] /D    1
CLK(F)->CLK(R)	56.093   19.170/*        0.433/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[3] /D    1
MEMCLK(R)->CLK(R)	31.184   19.170/*        0.444/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[0] /D    1
CLK(F)->CLK(R)	56.117   19.180/*        0.418/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_scon2_rb8_o_reg/D    1
CLK(F)->CLK(R)	56.091   19.185/*        0.429/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[2] /D    1
CLK(F)->CLK(R)	55.876   */19.193        */0.734         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/br_detect1_reg/D    1
CLK(F)->CLK(R)	56.105   19.198/*        0.429/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[5] /D    1
CLK(F)->CLK(R)	56.107   19.207/*        0.427/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[4] /D    1
CLK(F)->CLK(R)	56.112   19.248/*        0.419/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[6] /D    1
CLK(F)->CLK(R)	56.061   19.255/*        0.582/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_p3en_1_o_reg/D    1
CLK(F)->CLK(R)	56.112   19.265/*        0.414/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[1] /D    1
CLK(F)->CLK(R)	56.201   19.270/*        0.435/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[0] /D    1
CLK(F)->CLK(R)	56.178   19.271/*        0.428/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[7] /D    1
CLK(F)->CLK(R)	55.863   */19.307        */0.726         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\state_reg[0] /D    1
MEMCLK(R)->CLK(R)	30.889   */19.321        */0.725         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[0] /D    1
MEMCLK(R)->CLK(R)	31.108   19.337/*        0.455/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[0] /D    1
CLK(F)->CLK(R)	55.888   */19.339        */0.724         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\state_reg[1] /D    1
CLK(F)->CLK(R)	56.171   19.340/*        0.471/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[0] /D    1
CLK(F)->CLK(R)	55.856   */19.389        */0.746         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/serial_data_tx_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	30.131   */19.415        */0.663         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][0] /D    1
CLK(F)->CLK(R)	55.724   */19.587        */0.884         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[2] /D    1
CLK(F)->CLK(R)	55.727   */19.590        */0.889         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[4] /D    1
CLK(F)->CLK(R)	56.093   19.593/*        0.517/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/br_detect_reg/D    1
CLK(F)->CLK(R)	55.763   */19.626        */0.885         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[3] /D    1
CLK(F)->CLK(R)	56.088   19.629/*        0.513/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_start_idle_o_reg/D    1
CLK(R)->CLK(F)	30.664   */19.643        */0.962         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[1][1] /D    1
CLK(F)->CLK(R)	56.029   19.677/*        0.586/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[5] /D    1
CLK(R)->CLK(F)	30.654   */19.690        */0.958         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[0][1] /D    1
CLK(F)->CLK(R)	55.832   */19.695        */0.870         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[1] /D    1
CLK(F)->CLK(R)	56.160   19.728/*        0.490/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_shift_o_reg/D    1
CLK(F)->CLK(R)	56.127   19.809/*        0.483/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/aux_tran_det_reg/D    1
CLK(F)->CLK(R)	56.071   19.815/*        0.541/*         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_out_reg_reg[0] /D    1
MEMCLK(R)->CLK(R)	30.864   */19.848        */0.737         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_p3en_0_o_reg/D    1
CLK(F)->CLK(R)	56.144   19.856/*        0.466/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/aux2_tran_det_reg/D    1
MEMCLK(R)->CLK(R)	30.821   */19.862        */0.726         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/timers_timer2_pdcf_clkdiv_o_reg/D    1
CLK(F)->CLK(R)	56.136   19.902/*        0.465/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_stop_bit_gen_o_reg/D    1
MEMCLK(R)->CLK(F)	30.593   */19.905        */0.996         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\lo_ok_reg[1][0] /D    1
MEMCLK(R)->CLK(F)	30.671   */19.911        */0.913         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[0] /D    1
CLK(F)->CLK(R)	56.139   19.917/*        0.462/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_start_shifter_reg_o_reg/D    1
CLK(F)->CLK(R)	56.143   19.945/*        0.457/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_data_en_o_reg/D    1
MEMCLK(R)->CLK(F)	30.635   */19.957        */0.990         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\hi_ok_reg[0][0] /D    1
MEMCLK(R)->CLK(F)	30.636   */19.959        */0.984         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\lo_ok_reg[0][0] /D    1
MEMCLK(R)->CLK(F)	30.635   */19.961        */0.989         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\hi_ok_reg[1][0] /D    1
CLK(F)->CLK(R)	56.144   20.073/*        0.491/*         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_out_reg_reg[1] /D    1
MEMCLK(R)->CLK(F)	30.654   */20.114        */0.965         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[1][0] /D    1
MEMCLK(R)->CLK(R)	30.889   */20.175        */0.749         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[0] /D    1
MEMCLK(R)->CLK(F)	30.649   */20.188        */0.956         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[0][0] /D    1
CLK(F)->CLK(R)	55.903   */20.305        */0.726         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_tcon2_tf2_o_reg/D    1
CLK(F)->CLK(R)	56.066   20.423/*        0.500/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_cm_o_reg/D    1
CLK(F)->CLK(R)	55.865   */20.466        */0.736         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_scon1_ti_o_reg/D    1
CLK(F)->CLK(R)	55.893   */20.499        */0.724         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_reset1_reg/D    1
CLK(R)->MEMCLK(R)	30.126   20.615/*        0.525/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/load_sbuf_prev_reg/D    1
MEMCLK(R)->MEMCLK(R)	29.844   20.667/*        0.766/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][1] /SD    1
CLK(F)->CLK(R)	56.076   20.668/*        0.525/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/serial_end_bit_o_reg/D    1
CLK(F)->CLK(R)	55.923   */20.725        */0.717         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_scon0_ri_o_reg/D    1
CLK(F)->CLK(R)	56.123   20.775/*        0.485/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_transition_detected_o_reg/D    1
CLK(F)->CLK(R)	56.141   20.869/*        0.435/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/pdf_out_reg/D    1
CLK(F)->CLK(R)	56.148   20.881/*        0.493/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/do_first_shift_flag_reg/D    1
MEMCLK(R)->MEMCLK(R)	29.995   20.946/*        0.813/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][2] /SD    1
MEMCLK(R)->MEMCLK(R)	29.948   20.960/*        0.811/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][7] /SD    1
CLK(F)->CLK(R)	56.170   21.022/*        0.438/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux2_tran_det_reg/D    1
CLK(F)->CLK(R)	55.887   */21.051        */0.707         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	29.977   21.062/*        0.761/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][7] /SD    1
CLK(F)->CLK(R)	56.154   21.071/*        0.448/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	30.054   21.176/*        0.751/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.056   21.207/*        0.746/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][4] /SD    1
CLK(F)->CLK(R)	56.045   21.221/*        0.534/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/timers_timer2_pdfoutput_o_reg/D    1
CLK(F)->CLK(R)	56.183   21.253/*        0.435/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/clear_reg/D    1
CLK(F)->CLK(R)	56.174   21.286/*        0.426/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_send_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	29.960   21.295/*        0.790/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][3] /SD    1
CLK(F)->CLK(R)	56.129   21.316/*        0.481/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/br_detect_reg/D    1
CLK(F)->CLK(R)	56.209   21.323/*        0.431/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_receive_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	30.061   21.335/*        0.740/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][6] /SD    1
CLK(F)->CLK(R)	56.219   21.366/*        0.416/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_start_input_shift_reg_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	30.014   21.369/*        0.738/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.010   21.373/*        0.738/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.068   21.382/*        0.736/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][0] /SD    1
CLK(F)->CLK(R)	56.176   21.388/*        0.465/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_load_sbuf_o_reg/D    1
CLK(F)->CLK(R)	56.207   21.390/*        0.427/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_shift_input_shift_reg_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	30.028   21.416/*        0.778/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][7] /SD    1
CLK(F)->CLK(R)	56.156   21.430/*        0.451/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/aux2_tran_det_reg/D    1
CLK(F)->CLK(R)	56.100   21.435/*        0.447/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/q_flop_reg/D    1
CLK(F)->CLK(R)	55.895   */21.445        */0.722         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_tran_det_reg/D    1
CLK(F)->CLK(R)	55.916   */21.449        */0.720         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_clear_count_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	29.921   21.452/*        0.733/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.062   21.457/*        0.743/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][5] /SD    1
CLK(F)->CLK(R)	55.891   */21.464        */0.723         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/aux_tran_det_reg/D    1
CLK(F)->CLK(R)	55.932   */21.480        */0.720         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_end_bit_o_reg/D    1
MEMCLK(R)->MEMCLK(R)	30.040   21.486/*        0.733/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.000   21.498/*        0.773/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.008   21.519/*        0.736/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.175   21.526/*        0.551/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.883   21.539/*        0.730/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.075   21.581/*        0.731/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.924   21.583/*        0.724/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][2] /SD    1
MEMCLK(R)->MEMCLK(R)	29.879   21.595/*        0.727/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][5] /SD    1
MEMCLK(R)->MEMCLK(R)	29.985   21.604/*        0.765/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.022   21.624/*        0.727/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.940   21.632/*        0.772/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.925   21.632/*        0.725/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][0] /SD    1
CLK(R)->CLK(F)	30.877   */21.647        */0.727         EMC_TOP_INSTANCE/TIMERS_INSTANCE/reset_aux_reg/D    1
MEMCLK(R)->MEMCLK(R)	29.981   21.650/*        0.722/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.873   21.661/*        0.721/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.993   21.681/*        0.725/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][3] /SD    1
MEMCLK(F)->MEMCLK(F)	41.789   */21.691        */1.437         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[12] /SD    1
MEMCLK(R)->MEMCLK(R)	29.920   21.694/*        0.722/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][2] /SD    1
MEMCLK(F)->MEMCLK(F)	41.831   */21.702        */1.391         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[14] /SD    1
CLK(F)->CLK(R)	55.813   */21.730        */0.734         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\pdf_2sample_reg[2] /D    1
MEMCLK(R)->MEMCLK(R)	29.891   21.731/*        0.720/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.094   21.736/*        0.721/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.002   21.736/*        0.721/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.036   21.742/*        0.719/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.895   21.744/*        0.719/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.031   21.754/*        0.717/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][2] /SD    1
CLK(F)->CLK(R)	55.966   21.760/*        0.671/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_p3en_1_o_reg/D    1
MEMCLK(F)->MEMCLK(F)	41.843   */21.775        */1.378         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[13] /SD    1
MEMCLK(R)->MEMCLK(R)	29.941   21.778/*        0.714/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.076   21.785/*        0.717/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][0] /SD    1
CLK(F)->CLK(R)	55.857   */21.792        */0.729         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\pdf_2sample_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	29.925   21.801/*        0.716/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.991   21.803/*        0.714/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][0] /SD    1
MEMCLK(F)->MEMCLK(F)	41.819   */21.805        */1.406         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[11] /SD    1
MEMCLK(R)->MEMCLK(R)	29.898   21.806/*        0.716/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.936   21.812/*        0.715/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.031   21.827/*        0.715/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.891   21.830/*        0.715/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.882   21.831/*        0.712/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][0] /SD    1
CLK(F)->CLK(R)	56.037   21.833/*        0.666/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	30.055   21.838/*        0.714/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][2] /SD    1
MEMCLK(R)->MEMCLK(R)	29.900   21.846/*        0.714/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.932   21.847/*        0.713/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][3] /SD    1
CLK(F)->CLK(R)	55.912   */21.849        */0.732         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\pdf_2sample_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	29.901   21.858/*        0.713/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][2] /SD    1
MEMCLK(F)->MEMCLK(F)	41.835   */21.860        */1.391         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[10] /SD    1
MEMCLK(R)->MEMCLK(R)	29.990   21.861/*        0.715/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.042   21.864/*        0.749/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.013   21.865/*        0.757/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[0] /SD    1
CLK(F)->CLK(R)	55.926   */21.875        */0.719         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\ff_sync_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	29.955   21.882/*        0.711/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.907   21.884/*        0.712/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.944   21.892/*        0.712/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.050   21.893/*        0.711/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.903   21.895/*        0.711/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.058   21.896/*        0.712/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.956   21.900/*        0.710/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.046   21.903/*        0.710/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][7] /SD    1
CLK(F)->CLK(R)	55.948   */21.908        */0.712         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\ff_sync_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	29.909   21.911/*        0.710/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][0] /SD    1
MEMCLK(F)->MEMCLK(F)	41.895   */21.912        */1.330         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[15] /SD    1
MEMCLK(R)->MEMCLK(R)	30.050   21.921/*        0.710/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.901   21.923/*        0.710/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.006   21.923/*        0.714/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.101   21.955/*        0.708/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.943   21.956/*        0.709/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.968   21.958/*        0.749/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][5] /SD    1
MEMCLK(R)->MEMCLK(R)	29.908   21.960/*        0.708/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.049   21.970/*        0.703/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][2] /SD    1
MEMCLK(R)->MEMCLK(R)	29.942   21.977/*        0.707/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.906   21.985/*        0.707/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.914   21.988/*        0.706/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.044   21.991/*        0.705/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.058   21.994/*        0.707/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][5] /SD    1
MEMCLK(R)->MEMCLK(R)	29.934   22.001/*        0.705/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.062   22.005/*        0.703/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.961   22.006/*        0.705/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][5] /SD    1
MEMCLK(R)->MEMCLK(R)	29.931   22.007/*        0.705/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][0] /SD    1
MEMCLK(F)->MEMCLK(F)	41.873   */22.007        */1.352         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[9] /SD    1
MEMCLK(R)->MEMCLK(R)	30.040   22.008/*        0.740/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.946   22.013/*        0.705/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.897   22.018/*        0.705/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.895   22.034/*        0.704/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][5] /SD    1
MEMCLK(R)->MEMCLK(R)	29.906   22.034/*        0.704/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.936   22.036/*        0.704/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.113   22.046/*        0.701/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.925   22.053/*        0.693/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.904   22.058/*        0.703/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.983   22.058/*        0.736/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.061   22.070/*        0.701/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.002   22.070/*        0.704/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.940   22.078/*        0.700/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.064   22.080/*        0.701/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][3] /SD    1
MEMCLK(R)->CLK(R)	30.720   */22.085        */0.791         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux3_bit_det_reg/D    1
MEMCLK(R)->MEMCLK(R)	30.051   22.087/*        0.701/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.365   */22.087        */1.380         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.938   22.088/*        0.701/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.045   22.091/*        0.701/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.941   22.097/*        0.701/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.893   22.097/*        0.701/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.921   22.098/*        0.700/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.911   22.099/*        0.701/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.901   22.099/*        0.701/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[12][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.967   22.101/*        0.700/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][2] /SD    1
MEMCLK(R)->MEMCLK(R)	29.968   22.117/*        0.699/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.922   22.121/*        0.699/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.072   22.122/*        0.699/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.915   22.123/*        0.699/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.862   22.124/*        0.731/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][2] /SD    1
MEMCLK(R)->CLK(R)	30.720   */22.124        */0.790         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux2_bit_det_reg/D    1
MEMCLK(R)->MEMCLK(R)	29.968   22.128/*        0.698/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[10][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.968   22.129/*        0.700/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.108   22.129/*        0.698/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.895   22.130/*        0.699/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.041   22.139/*        0.733/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.119   22.154/*        0.695/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.899   22.157/*        0.698/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[15][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.023   22.159/*        0.699/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.027   22.161/*        0.696/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][1] /SD    1
MEMCLK(F)->MEMCLK(F)	41.833   */22.165        */1.386         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.116   22.167/*        0.698/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.073   22.171/*        0.696/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.070   22.172/*        0.699/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][1] /SD    1
MEMCLK(F)->MEMCLK(F)	41.836   */22.173        */1.380         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.092   22.182/*        0.696/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][4] /SD    1
MEMCLK(R)->CLK(R)	30.734   */22.189        */0.775         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux1_bit_det_reg/D    1
MEMCLK(R)->MEMCLK(R)	29.943   22.192/*        0.697/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.922   22.205/*        0.695/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.914   22.219/*        0.694/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.105   22.221/*        0.693/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[33][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.123   22.223/*        0.692/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.054   22.230/*        0.694/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.927   22.236/*        0.693/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.441   */22.236        */1.318         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.490   */22.238        */1.323         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.892   22.241/*        0.722/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.077   22.246/*        0.692/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.055   22.247/*        0.693/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.951   22.251/*        0.692/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[14][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.927   22.251/*        0.692/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.053   22.256/*        0.692/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.078   22.264/*        0.691/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.093   22.265/*        0.690/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.058   22.268/*        0.690/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.049   22.278/*        0.696/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.062   22.281/*        0.691/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.126   22.287/*        0.688/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[22][1] /SD    1
CLK(F)->CLK(R)	56.100   22.293/*        0.495/*         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /D    1
MEMCLK(R)->MEMCLK(R)	29.930   22.295/*        0.691/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.069   22.297/*        0.689/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.525   */22.302        */1.234         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.928   22.306/*        0.689/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][2] /SD    1
MEMCLK(R)->MEMCLK(R)	29.450   */22.307        */1.275         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.035   22.309/*        0.690/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.061   22.312/*        0.689/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.084   22.313/*        0.690/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.932   22.321/*        0.689/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[13][5] /SD    1
MEMCLK(R)->MEMCLK(R)	29.524   */22.337        */1.228         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.525   */22.338        */1.226         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[8] /SD    1
MEMCLK(R)->MEMCLK(R)	29.524   */22.340        */1.227         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[7] /SD    1
MEMCLK(F)->MEMCLK(F)	41.882   */22.341        */1.335         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.082   22.346/*        0.687/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[26][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.083   22.348/*        0.687/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.968   22.359/*        0.686/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.034   22.362/*        0.687/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][5] /SD    1
MEMCLK(R)->MEMCLK(R)	29.454   */22.371        */1.270         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.017   22.379/*        0.687/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/serial_status_reg/SD    1
MEMCLK(R)->MEMCLK(R)	29.531   */22.381        */1.262         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.033   22.392/*        0.686/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][5] /SD    1
MEMCLK(F)->MEMCLK(F)	41.956   */22.393        */1.266         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[2] /SD    1
MEMCLK(R)->MEMCLK(R)	29.490   */22.397        */1.257         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.026   22.418/*        0.719/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][2] /SD    1
MEMCLK(R)->MEMCLK(R)	29.973   22.443/*        0.682/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.972   22.448/*        0.682/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[8][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.068   22.449/*        0.682/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.533   */22.451        */1.261         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.089   22.461/*        0.681/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][2] /SD    1
MEMCLK(F)->MEMCLK(F)	41.904   */22.461        */1.318         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.447   */22.466        */1.204         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.536   */22.472        */1.251         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.573   */22.479        */1.235         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[2] /SD    1
MEMCLK(R)->MEMCLK(R)	29.492   */22.480        */1.232         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.034   22.481/*        0.681/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.035   22.482/*        0.685/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.463   */22.494        */1.256         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.082   22.496/*        0.677/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][7] /SD    1
MEMCLK(F)->MEMCLK(F)	41.941   */22.504        */1.281         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.380   */22.514        */1.233         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.377   */22.517        */1.233         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][3] /SD    1
MEMCLK(F)->MEMCLK(F)	41.998   */22.527        */1.224         EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[8] /SD    1
MEMCLK(R)->MEMCLK(R)	30.097   22.528/*        0.710/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.430   */22.543        */1.222         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.038   22.556/*        0.677/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.078   22.561/*        0.672/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.993   22.571/*        0.662/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.073   22.574/*        0.675/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][5] /SD    1
MEMCLK(R)->MEMCLK(R)	29.421   */22.574        */1.215         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.557   */22.575        */1.221         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.396   */22.588        */1.214         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][2] /SD    1
MEMCLK(R)->MEMCLK(R)	29.536   */22.593        */1.214         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.996   22.601/*        0.669/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][2] /SD    1
MEMCLK(R)->MEMCLK(R)	29.518   */22.607        */1.229         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.442   */22.607        */1.207         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][5] /SD    1
MEMCLK(R)->MEMCLK(R)	29.546   */22.608        */1.254         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.444   */22.609        */1.209         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.952   22.617/*        0.665/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][5] /SD    1
MEMCLK(R)->MEMCLK(R)	29.552   */22.619        */1.221         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.523   */22.627        */1.223         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[16][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.128   22.628/*        0.668/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.557   */22.630        */1.218         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.097   22.632/*        0.652/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.440   */22.633        */1.202         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.133   22.647/*        0.657/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.446   */22.665        */1.196         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.085   22.669/*        0.649/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.099   22.678/*        0.652/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.038   22.680/*        0.678/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.457   */22.684        */1.191         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[32][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.132   22.685/*        0.675/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.143   22.692/*        0.648/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.148   22.702/*        0.646/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.595   */22.712        */1.185         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.571   */22.724        */1.193         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.146   22.740/*        0.645/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.155   22.744/*        0.639/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.124   22.747/*        0.640/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.576   */22.762        */1.189         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[5] /SD    1
MEMCLK(R)->MEMCLK(R)	29.799   */22.764        */0.907         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.155   22.768/*        0.629/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.157   22.768/*        0.634/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.136   22.775/*        0.638/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.071   22.779/*        0.645/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.082   22.783/*        0.633/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.094   22.784/*        0.633/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.591   */22.785        */1.179         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.147   22.789/*        0.628/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.865   */22.789        */0.907         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[17][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.145   22.791/*        0.630/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.177   22.792/*        0.627/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.598   */22.808        */1.180         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.114   22.813/*        0.635/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[0][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.124   22.820/*        0.609/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.150   22.820/*        0.624/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.144   22.829/*        0.626/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.082   22.834/*        0.623/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/serial_tx_tmp_reg/SD    1
MEMCLK(R)->MEMCLK(R)	30.112   22.838/*        0.626/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.903   */22.838        */0.883         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.152   22.843/*        0.620/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.143   22.849/*        0.618/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.148   22.850/*        0.630/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.152   22.851/*        0.618/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.132   22.853/*        0.618/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][2] /SD    1
MEMCLK(R)->MEMCLK(R)	29.591   */22.857        */1.134         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[14] /SD    1
MEMCLK(R)->MEMCLK(R)	29.654   */22.859        */1.096         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.167   22.864/*        0.608/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.890   */22.865        */0.882         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.118   22.868/*        0.621/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][5] /SD    1
MEMCLK(R)->MEMCLK(R)	29.840   */22.871        */0.898         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[23][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.670   */22.872        */1.093         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.044   22.875/*        0.612/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][5] /SD    1
MEMCLK(R)->MEMCLK(R)	29.845   */22.879        */0.880         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.145   22.885/*        0.608/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.879   */22.888        */0.869         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.168   22.889/*        0.611/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.172   22.889/*        0.617/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.194   22.891/*        0.620/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[10] /SD    1
MEMCLK(R)->MEMCLK(R)	29.898   */22.893        */0.875         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.052   22.897/*        0.608/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.201   22.898/*        0.607/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.186   22.902/*        0.606/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.174   22.903/*        0.609/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.143   22.906/*        0.601/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.886   */22.907        */0.863         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[20][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.160   22.908/*        0.606/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.184   22.909/*        0.607/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.791   */22.909        */0.850         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[18][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.165   22.914/*        0.599/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.061   22.915/*        0.605/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.129   22.915/*        0.611/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.943   */22.916        */0.863         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[40][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.174   22.921/*        0.598/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.910   */22.931        */0.869         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.147   22.931/*        0.602/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.064   22.940/*        0.599/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.923   */22.940        */0.864         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.841   */22.940        */0.880         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[35][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.896   */22.944        */0.857         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.888   */22.947        */0.862         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.208   22.950/*        0.596/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.116   22.950/*        0.600/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[24][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.128   22.953/*        0.599/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.170   22.954/*        0.608/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.151   22.954/*        0.597/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[36][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.126   22.956/*        0.598/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.181   22.959/*        0.609/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.195   22.960/*        0.596/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.195   22.961/*        0.596/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.223   22.970/*        0.592/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[12] /SD    1
MEMCLK(R)->MEMCLK(R)	30.196   22.972/*        0.594/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][2] /SD    1
CLK(R)->CLK(F)	30.649   */22.976        */0.963         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/state_reg/D    1
MEMCLK(R)->MEMCLK(R)	30.131   22.976/*        0.595/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.183   22.981/*        0.592/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.173   22.985/*        0.590/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.184   22.987/*        0.591/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[30][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.201   22.992/*        0.587/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.172   22.993/*        0.599/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.204   22.994/*        0.587/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.200   22.995/*        0.590/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.231   23.007/*        0.585/*         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[11] /SD    1
MEMCLK(R)->MEMCLK(R)	30.073   23.010/*        0.586/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][7] /SD    1
MEMCLK(R)->MEMCLK(R)	29.929   */23.012        */0.846         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[37][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.140   23.012/*        0.589/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.209   23.013/*        0.584/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.152   23.014/*        0.577/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.144   23.018/*        0.591/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[38][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.204   23.021/*        0.583/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.143   23.025/*        0.585/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.034   23.025/*        0.583/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[9][3] /SD    1
MEMCLK(R)->MEMCLK(R)	30.145   23.027/*        0.584/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.189   23.029/*        0.582/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.190   23.031/*        0.582/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.144   23.040/*        0.582/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.919   */23.041        */0.857         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[39][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.147   23.045/*        0.580/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.214   23.047/*        0.577/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.195   23.049/*        0.568/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.192   23.049/*        0.577/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.081   23.050/*        0.577/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.208   23.050/*        0.578/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][1] /SD    1
CLK(R)->CLK(F)	30.942   */23.057        */0.684         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[0] /D    1
MEMCLK(R)->MEMCLK(R)	30.209   23.057/*        0.578/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[31][0] /SD    1
MEMCLK(R)->MEMCLK(R)	30.150   23.061/*        0.577/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.148   23.064/*        0.576/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.150   23.066/*        0.576/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.219   23.067/*        0.573/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.214   23.067/*        0.573/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.888   */23.072        */0.837         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[13] /SD    1
MEMCLK(R)->MEMCLK(R)	30.208   23.073/*        0.574/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.223   23.087/*        0.569/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.214   23.089/*        0.570/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.198   23.104/*        0.566/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.096   23.109/*        0.565/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[19][4] /SD    1
MEMCLK(R)->MEMCLK(R)	30.209   23.120/*        0.564/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.217   23.137/*        0.561/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][7] /SD    1
MEMCLK(R)->MEMCLK(R)	30.167   23.143/*        0.561/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.205   23.145/*        0.559/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1][1] /SD    1
MEMCLK(R)->MEMCLK(R)	30.206   23.147/*        0.558/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][6] /SD    1
MEMCLK(R)->MEMCLK(R)	30.167   23.153/*        0.559/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][4] /SD    1
MEMCLK(R)->MEMCLK(R)	29.939   */23.153        */0.813         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[9] /SD    1
MEMCLK(R)->MEMCLK(R)	30.236   23.171/*        0.554/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][2] /SD    1
MEMCLK(R)->MEMCLK(R)	30.170   23.174/*        0.555/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[5][5] /SD    1
MEMCLK(R)->MEMCLK(R)	30.244   23.195/*        0.549/*         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[28][0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.962   */23.196        */0.820         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.973   */23.201        */0.815         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[29][0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.978   */23.202        */0.814         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[25][6] /SD    1
MEMCLK(R)->MEMCLK(R)	29.906   */23.204        */0.821         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][3] /SD    1
MEMCLK(R)->MEMCLK(R)	29.954   */23.206        */0.817         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][0] /SD    1
MEMCLK(R)->MEMCLK(R)	29.909   */23.220        */0.818         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[4][2] /SD    1
MEMCLK(R)->MEMCLK(R)	29.956   */23.224        */0.815         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[7][1] /SD    1
MEMCLK(R)->MEMCLK(R)	29.907   */23.227        */0.818         EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[15] /SD    1
MEMCLK(R)->MEMCLK(R)	29.967   */23.262        */0.806         EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[6][1] /SD    1
CLK(R)->CLK(R)	55.773   */45.867        */0.738         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_shift_o_reg/D    1
CLK(R)->CLK(R)	56.050   45.895/*        0.458/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[2] /D    1
CLK(R)->CLK(R)	56.032   45.903/*        0.480/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/clear_br_reg/D    1
CLK(R)->CLK(R)	55.744   */45.915        */0.768         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[3] /D    1
CLK(R)->CLK(R)	55.735   */46.159        */0.777         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[0] /D    1
CLK(R)->CLK(R)	55.741   */46.203        */0.767         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[1] /D    1
CLK(R)->CLK(R)	55.899   46.743/*        0.738/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[3] /SD    1
CLK(R)->CLK(R)	55.111   */46.751        */1.431         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[6] /SD    1
CLK(F)->CLK(F)	80.020   */46.786        */1.518         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[5] /SD    1
CLK(F)->CLK(F)	80.396   */46.806        */1.223         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/reset_reg/D    1
CLK(F)->CLK(F)	79.995   */46.810        */1.544         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[6] /SD    1
CLK(F)->CLK(F)	80.059   */46.818        */1.469         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[2] /SD    1
CLK(R)->CLK(R)	55.903   46.822/*        0.734/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[1] /SD    1
CLK(R)->CLK(R)	55.773   46.833/*        0.736/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux1_bit_det_reg/SD    1
CLK(F)->CLK(F)	80.028   */46.838        */1.510         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[7] /SD    1
CLK(R)->CLK(R)	55.897   46.838/*        0.733/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/acr_inc_reg/SD    1
CLK(F)->CLK(F)	80.306   */46.897        */1.199         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\vect_register_reg[0] /SD    1
CLK(R)->CLK(R)	55.871   46.916/*        0.729/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_start_shifter_reg_o_reg/SD    1
CLK(R)->CLK(R)	55.185   */46.959        */1.366         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[7] /SD    1
CLK(F)->CLK(F)	80.114   */47.009        */1.409         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[1] /SD    1
CLK(R)->CLK(R)	55.169   */47.012        */1.348         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[3] /SD    1
CLK(R)->CLK(R)	55.884   47.026/*        0.724/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[3] /SD    1
CLK(R)->CLK(R)	55.894   47.049/*        0.727/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[2] /SD    1
CLK(R)->CLK(R)	55.197   */47.054        */1.356         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[2] /SD    1
CLK(F)->CLK(F)	80.189   */47.084        */1.437         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[0] /SD    1
CLK(R)->CLK(R)	55.886   47.093/*        0.720/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/aux2_tran_det_reg/SD    1
CLK(R)->CLK(R)	55.214   */47.109        */1.339         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[4] /SD    1
CLK(R)->CLK(R)	55.718   */47.110        */0.792         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_sample_detected_o_reg/D    1
CLK(R)->CLK(R)	55.919   47.119/*        0.718/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[2] /SD    1
CLK(R)->CLK(R)	55.882   47.152/*        0.716/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_p3en_0_o_reg/SD    1
CLK(F)->CLK(F)	80.147   */47.160        */1.368         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[6] /SD    1
CLK(R)->CLK(R)	55.245   */47.182        */1.302         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[5] /SD    1
CLK(F)->CLK(F)	80.145   */47.183        */1.384         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[7] /SD    1
CLK(R)->CLK(R)	55.890   47.184/*        0.714/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[1] /SD    1
CLK(R)->CLK(R)	55.249   */47.197        */1.306         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[1] /SD    1
CLK(F)->CLK(F)	80.227   */47.200        */1.377         EMC_TOP_INSTANCE/TIMERS_INSTANCE/reset_aux_reg/SD    1
CLK(R)->CLK(R)	55.891   47.203/*        0.716/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[4] /SD    1
CLK(F)->CLK(F)	80.170   */47.212        */1.356         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[3] /SD    1
CLK(F)->CLK(F)	80.177   */47.234        */1.349         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[5] /SD    1
CLK(R)->CLK(R)	55.312   */47.234        */1.326         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[1] /SD    1
CLK(R)->CLK(R)	55.868   47.286/*        0.756/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[5] /SD    1
CLK(R)->CLK(R)	55.217   */47.291        */1.302         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[3] /SD    1
CLK(F)->CLK(F)	80.198   */47.305        */1.330         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[0] /SD    1
CLK(F)->CLK(F)	80.249   */47.321        */1.309         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[1] /SD    1
CLK(R)->CLK(R)	55.877   47.333/*        0.709/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[6] /SD    1
CLK(F)->CLK(F)	80.416   */47.334        */1.099         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[0] /SD    1
CLK(R)->CLK(R)	55.880   47.338/*        0.707/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[10] /SD    1
CLK(F)->CLK(F)	80.516   */47.357        */1.103         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\lo_ok_reg[0][0] /SD    1
CLK(F)->CLK(F)	80.251   */47.358        */1.305         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[4] /SD    1
CLK(R)->CLK(R)	55.921   47.363/*        0.703/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[4] /SD    1
CLK(R)->CLK(R)	55.341   */47.370        */1.215         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[6] /SD    1
CLK(R)->CLK(R)	55.881   47.370/*        0.706/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[11] /SD    1
CLK(F)->CLK(F)	80.403   */47.373        */1.097         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[1] /SD    1
CLK(R)->CLK(R)	55.912   47.388/*        0.703/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[4] /SD    1
CLK(R)->CLK(R)	55.934   47.396/*        0.704/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[6] /SD    1
CLK(R)->CLK(R)	55.902   47.399/*        0.703/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[2] /SD    1
CLK(R)->CLK(R)	55.933   47.407/*        0.704/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[2] /SD    1
CLK(R)->CLK(R)	55.229   */47.411        */1.326         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[0] /SD    1
CLK(R)->CLK(R)	55.924   47.412/*        0.703/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[6] /SD    1
CLK(F)->CLK(F)	80.223   */47.414        */1.328         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[2] /SD    1
CLK(F)->CLK(F)	80.441   */47.416        */1.071         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[2] /SD    1
CLK(R)->CLK(R)	55.907   47.418/*        0.705/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\state_reg[1] /SD    1
CLK(F)->CLK(F)	80.499   */47.420        */1.094         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[6] /SD    1
CLK(R)->CLK(R)	55.859   47.422/*        0.704/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[15] /SD    1
CLK(F)->CLK(F)	80.438   */47.426        */1.090         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[6] /SD    1
CLK(R)->CLK(R)	55.887   47.427/*        0.701/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[2] /SD    1
CLK(F)->CLK(F)	80.252   */47.438        */1.273         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_reg[4] /SD    1
CLK(R)->CLK(R)	55.916   47.438/*        0.702/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[4] /SD    1
CLK(R)->CLK(R)	55.975   47.441/*        0.697/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[3] /SD    1
CLK(R)->CLK(R)	55.912   47.445/*        0.702/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[14] /SD    1
CLK(F)->CLK(F)	80.536   */47.452        */1.083         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[1][0] /SD    1
CLK(F)->CLK(F)	80.432   */47.452        */1.082         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[3] /SD    1
CLK(R)->CLK(R)	55.927   47.465/*        0.700/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[5] /SD    1
CLK(F)->CLK(F)	80.270   */47.470        */1.276         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[3] /SD    1
CLK(F)->CLK(F)	80.544   */47.479        */1.081         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\hi_ok_reg[0][0] /SD    1
CLK(R)->CLK(R)	55.867   47.482/*        0.698/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[15] /SD    1
CLK(R)->CLK(R)	55.911   47.491/*        0.700/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/aux2_tran_det_reg/SD    1
CLK(R)->CLK(R)	55.978   47.499/*        0.694/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[2] /SD    1
CLK(F)->CLK(F)	80.430   */47.501        */1.080         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[4] /SD    1
CLK(R)->CLK(R)	55.908   47.507/*        0.699/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[1] /SD    1
CLK(R)->CLK(R)	55.309   */47.509        */1.220         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/lcall_hardware_flag_reg/SD    1
CLK(F)->CLK(F)	80.507   */47.513        */1.078         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[4] /SD    1
CLK(R)->CLK(R)	55.305   */47.516        */1.235         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[6] /SD    1
CLK(R)->CLK(R)	55.909   47.518/*        0.698/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[1] /SD    1
CLK(R)->CLK(R)	55.939   47.518/*        0.698/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_clear_count_o_reg/SD    1
CLK(F)->CLK(F)	80.454   */47.520        */1.074         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[7] /SD    1
CLK(R)->CLK(R)	55.977   47.525/*        0.692/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[7] /SD    1
CLK(F)->CLK(F)	80.525   */47.528        */1.065         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\lo_ok_reg[1][0] /SD    1
CLK(F)->CLK(F)	80.559   */47.536        */1.069         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[4] /SD    1
CLK(R)->CLK(R)	55.294   */47.538        */1.277         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_int_rdy_o_reg/SD    1
CLK(R)->CLK(R)	55.308   */47.539        */1.247         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[7] /SD    1
CLK(R)->CLK(R)	55.894   47.539/*        0.696/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[22] /SD    1
CLK(R)->CLK(R)	55.924   47.546/*        0.696/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[1] /SD    1
CLK(F)->CLK(F)	80.528   */47.546        */1.065         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[3] /SD    1
CLK(F)->CLK(F)	80.471   */47.549        */1.075         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[5] /SD    1
CLK(R)->CLK(R)	55.249   */47.553        */1.290         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /SD    1
CLK(R)->CLK(R)	55.940   47.562/*        0.694/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[9] /SD    1
CLK(R)->CLK(R)	55.908   47.569/*        0.694/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[6] /SD    1
CLK(R)->CLK(R)	55.978   47.572/*        0.695/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[1] /SD    1
CLK(F)->CLK(F)	80.546   */47.572        */1.071         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[1] /SD    1
CLK(R)->CLK(R)	55.343   */47.574        */1.291         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_int_na_o_reg/SD    1
CLK(R)->CLK(R)	55.914   47.578/*        0.598/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_reset2_reg/D    1
CLK(R)->CLK(R)	55.919   47.580/*        0.674/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[9] /SD    1
CLK(R)->CLK(R)	55.947   47.583/*        0.696/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_p3en_1_o_reg/SD    1
CLK(F)->CLK(F)	80.561   */47.583        */1.062         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[2] /SD    1
CLK(F)->CLK(F)	80.567   */47.585        */1.060         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[5] /SD    1
CLK(F)->CLK(F)	80.568   */47.586        */1.058         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[1][1] /SD    1
CLK(F)->CLK(F)	80.476   */47.589        */1.068         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[2] /SD    1
CLK(R)->CLK(R)	55.908   47.590/*        0.694/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[20] /SD    1
CLK(F)->CLK(F)	80.563   */47.597        */1.056         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[6] /SD    1
CLK(R)->CLK(R)	55.920   47.602/*        0.686/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[2] /SD    1
CLK(R)->CLK(R)	55.882   47.602/*        0.686/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[3] /SD    1
CLK(F)->CLK(F)	80.549   */47.604        */1.063         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[5] /SD    1
CLK(R)->CLK(R)	55.936   47.604/*        0.693/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_tcon2_tf2_o_reg/SD    1
CLK(R)->CLK(R)	55.876   47.606/*        0.685/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[17] /SD    1
CLK(R)->CLK(R)	55.422   */47.607        */1.232         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[2] /SD    1
CLK(F)->CLK(F)	80.552   */47.608        */1.080         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[3] /SD    1
CLK(F)->CLK(F)	80.533   */47.608        */1.050         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_ctr_reg[0] /SD    1
CLK(R)->CLK(R)	55.926   47.613/*        0.690/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[7] /SD    1
CLK(F)->CLK(F)	80.564   */47.614        */1.055         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/reset_reg/SD    1
CLK(R)->CLK(R)	55.942   47.617/*        0.693/*         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_out_reg_reg[1] /SD    1
CLK(F)->CLK(F)	80.568   */47.620        */1.044         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/state_reg/SD    1
CLK(R)->CLK(R)	55.888   47.620/*        0.680/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[4] /SD    1
CLK(R)->CLK(R)	55.949   47.623/*        0.689/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[6] /SD    1
CLK(F)->CLK(F)	80.573   */47.625        */1.051         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\hi_ok_reg[1][0] /SD    1
CLK(R)->CLK(R)	55.284   */47.626        */1.256         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[7] /SD    1
CLK(R)->CLK(R)	55.927   47.631/*        0.681/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_transition_detected_o_reg/SD    1
CLK(R)->CLK(R)	55.297   */47.632        */1.282         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/timers_timer2_pdfoutput_o_reg/SD    1
CLK(R)->CLK(R)	55.912   47.632/*        0.690/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/flag_end_bit_reg/SD    1
CLK(R)->CLK(R)	55.339   */47.635        */1.220         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[0] /SD    1
CLK(R)->CLK(R)	55.392   */47.638        */1.202         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[2] /SD    1
CLK(F)->CLK(F)	80.569   */47.642        */1.043         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[0][1] /SD    1
CLK(R)->CLK(R)	55.931   47.643/*        0.687/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[3] /SD    1
CLK(F)->CLK(F)	80.454   */47.644        */1.050         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\vect_register_reg[1] /SD    1
CLK(R)->CLK(R)	55.908   47.654/*        0.651/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[2] /SD    1
CLK(F)->CLK(F)	80.458   */47.665        */1.046         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\vect_register_reg[2] /SD    1
CLK(R)->CLK(R)	55.966   47.665/*        0.677/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[0] /SD    1
CLK(R)->CLK(R)	55.292   */47.674        */1.248         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[3] /SD    1
CLK(R)->CLK(R)	55.946   47.681/*        0.683/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[7] /SD    1
CLK(R)->CLK(R)	55.376   */47.692        */1.220         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /SD    1
CLK(R)->CLK(R)	55.299   */47.694        */1.239         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[2] /SD    1
CLK(R)->CLK(R)	55.914   47.696/*        0.676/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\state_reg[0] /SD    1
CLK(F)->CLK(F)	80.571   */47.697        */1.061         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\ier_reg[1] /SD    1
CLK(R)->CLK(R)	55.924   47.700/*        0.671/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[5] /SD    1
CLK(R)->CLK(R)	55.877   47.713/*        0.686/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[0] /SD    1
CLK(R)->CLK(R)	55.889   47.714/*        0.671/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[0] /SD    1
CLK(R)->CLK(R)	55.916   47.716/*        0.682/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[5] /SD    1
CLK(R)->CLK(R)	55.941   47.717/*        0.670/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[2] /SD    1
CLK(R)->CLK(R)	55.920   47.720/*        0.671/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[23] /SD    1
CLK(R)->CLK(R)	55.969   47.721/*        0.669/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[0] /SD    1
CLK(R)->CLK(R)	55.924   47.723/*        0.671/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[6] /SD    1
CLK(R)->CLK(R)	55.944   47.725/*        0.668/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[0] /SD    1
CLK(R)->CLK(R)	56.013   47.727/*        0.678/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[8] /SD    1
CLK(R)->CLK(R)	55.323   */47.727        */1.199         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[4] /SD    1
CLK(R)->CLK(R)	55.477   */47.727        */1.264         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[5] /SD    1
CLK(R)->CLK(R)	55.878   47.728/*        0.668/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[8] /SD    1
CLK(R)->CLK(R)	55.931   47.728/*        0.670/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[2] /SD    1
CLK(R)->CLK(R)	55.931   47.729/*        0.666/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[1] /SD    1
CLK(R)->CLK(R)	55.973   47.729/*        0.675/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[5] /SD    1
CLK(R)->CLK(R)	55.872   47.734/*        0.665/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[7] /SD    1
CLK(R)->CLK(R)	55.932   47.737/*        0.665/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[21] /SD    1
CLK(R)->CLK(R)	55.972   47.738/*        0.669/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrm_o_reg[3] /SD    1
CLK(R)->CLK(R)	55.959   47.738/*        0.671/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[16] /SD    1
CLK(R)->CLK(R)	55.955   47.739/*        0.656/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[5] /SD    1
CLK(R)->CLK(R)	55.902   47.749/*        0.651/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[4] /SD    1
CLK(R)->CLK(R)	55.940   47.750/*        0.665/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[0] /SD    1
CLK(R)->CLK(R)	55.907   47.754/*        0.663/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[11] /SD    1
CLK(R)->CLK(R)	55.948   47.756/*        0.653/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[8] /SD    1
CLK(R)->CLK(R)	55.331   */47.756        */1.209         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[5] /SD    1
CLK(R)->CLK(R)	55.974   47.760/*        0.661/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrl_o_reg[7] /SD    1
CLK(R)->CLK(R)	55.938   47.762/*        0.663/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_send_o_reg/SD    1
CLK(R)->CLK(R)	55.940   47.764/*        0.647/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[3] /SD    1
CLK(R)->CLK(R)	55.940   47.765/*        0.662/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[0] /SD    1
CLK(R)->CLK(R)	55.931   47.766/*        0.656/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[12] /SD    1
CLK(R)->CLK(R)	55.929   47.767/*        0.661/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[23] /SD    1
CLK(R)->CLK(R)	55.960   47.770/*        0.661/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[4] /SD    1
CLK(R)->CLK(R)	55.946   47.770/*        0.658/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[17] /SD    1
CLK(R)->CLK(R)	55.902   47.772/*        0.661/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[14] /SD    1
CLK(R)->CLK(R)	55.897   47.777/*        0.649/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/timers_timer2_pdcf_clkdiv_o_reg/SD    1
CLK(R)->CLK(R)	55.956   47.781/*        0.656/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[3] /SD    1
CLK(R)->CLK(R)	55.978   47.781/*        0.664/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/do_first_shift_flag_reg/SD    1
CLK(R)->CLK(R)	55.848   47.789/*        0.665/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[3] /SD    1
CLK(R)->CLK(R)	55.989   47.790/*        0.655/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[4] /SD    1
CLK(R)->CLK(R)	55.982   47.793/*        0.652/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_shift_input_shift_reg_o_reg/SD    1
CLK(R)->CLK(R)	55.634   */47.796        */0.979         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_out_reg_reg[0] /SD    1
CLK(R)->CLK(R)	55.962   47.797/*        0.656/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\timers_sfr_acrh_o_reg[0] /SD    1
CLK(R)->CLK(R)	55.911   47.797/*        0.643/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[4] /SD    1
CLK(R)->CLK(R)	55.970   47.817/*        0.651/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[0] /SD    1
CLK(R)->CLK(R)	55.912   47.820/*        0.649/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[3] /SD    1
CLK(R)->CLK(R)	55.920   47.831/*        0.628/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\pdf_2sample_reg[2] /SD    1
CLK(R)->CLK(R)	55.961   47.834/*        0.640/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[0] /SD    1
CLK(R)->CLK(R)	55.896   47.834/*        0.646/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[4] /SD    1
CLK(R)->CLK(R)	55.921   47.838/*        0.647/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_counter_reg[3] /SD    1
CLK(R)->CLK(R)	55.933   47.840/*        0.644/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[9] /SD    1
CLK(R)->CLK(R)	55.257   */47.842        */1.244         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[4] /SD    1
CLK(R)->CLK(R)	56.007   47.844/*        0.651/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[4] /SD    1
CLK(R)->CLK(R)	55.989   47.845/*        0.655/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\pdf_2sample_reg[1] /SD    1
CLK(R)->CLK(R)	55.975   47.855/*        0.643/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_tran_det_reg/SD    1
CLK(R)->CLK(R)	56.046   47.855/*        0.657/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[1] /SD    1
CLK(R)->CLK(R)	55.904   47.865/*        0.642/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[5] /SD    1
CLK(R)->CLK(R)	55.378   */47.868        */1.237         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[5] /SD    1
CLK(R)->CLK(R)	55.862   47.878/*        0.647/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[2] /SD    1
CLK(F)->CLK(F)	80.356   */47.880        */1.285         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op1_reg[0] /SD    1
CLK(R)->CLK(R)	56.004   47.883/*        0.637/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_scon0_ri_o_reg/SD    1
CLK(R)->CLK(R)	55.955   47.883/*        0.633/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[18] /SD    1
CLK(R)->CLK(R)	56.005   47.884/*        0.647/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_end_bit_o_reg/SD    1
CLK(R)->CLK(R)	55.999   47.885/*        0.637/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[0] /SD    1
CLK(F)->CLK(F)	80.592   */47.886        */1.014         EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/\flag_intx_reg[0][0] /SD    1
CLK(R)->CLK(R)	55.999   47.892/*        0.644/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/\state_tx_reg[0] /SD    1
CLK(R)->CLK(R)	56.014   47.896/*        0.634/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[6] /SD    1
CLK(R)->CLK(R)	55.999   47.898/*        0.651/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[1] /SD    1
CLK(R)->CLK(R)	56.017   47.899/*        0.633/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[2] /SD    1
CLK(R)->CLK(R)	55.914   47.903/*        0.632/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/q_flop_reg/SD    1
CLK(R)->CLK(R)	55.948   47.909/*        0.634/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_period_reg[19] /SD    1
CLK(R)->CLK(R)	55.946   47.911/*        0.631/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[10] /SD    1
CLK(R)->CLK(R)	55.935   47.913/*        0.632/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[3] /SD    1
CLK(R)->CLK(R)	55.936   47.914/*        0.609/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[3] /SD    1
CLK(R)->CLK(R)	55.979   47.918/*        0.622/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_data_en_o_reg/SD    1
CLK(R)->CLK(R)	55.997   47.918/*        0.648/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\ff_sync_reg[1] /SD    1
CLK(R)->CLK(R)	55.897   47.919/*        0.614/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_shift_o_reg/SD    1
CLK(R)->CLK(R)	55.971   47.920/*        0.631/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_start_idle_o_reg/SD    1
CLK(R)->CLK(R)	55.964   47.928/*        0.629/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[22] /SD    1
CLK(R)->CLK(R)	56.010   47.929/*        0.625/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_start_input_shift_reg_o_reg/SD    1
CLK(R)->CLK(R)	56.024   47.931/*        0.626/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_trans_counter_reg[1] /SD    1
CLK(R)->CLK(R)	56.016   47.935/*        0.626/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[0] /SD    1
CLK(R)->CLK(R)	55.935   47.938/*        0.627/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[2] /SD    1
CLK(R)->CLK(R)	56.026   47.942/*        0.624/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[1] /SD    1
CLK(R)->CLK(R)	55.933   47.943/*        0.627/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[1] /SD    1
CLK(R)->CLK(R)	55.876   47.943/*        0.633/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[1] /SD    1
CLK(R)->CLK(R)	55.922   47.944/*        0.624/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[9] /SD    1
CLK(R)->CLK(R)	55.974   47.946/*        0.612/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[8] /SD    1
CLK(R)->CLK(R)	55.950   47.951/*        0.623/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[19] /SD    1
CLK(R)->CLK(R)	56.027   47.952/*        0.623/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[7] /SD    1
CLK(R)->CLK(R)	55.929   47.958/*        0.598/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[1] /SD    1
CLK(R)->CLK(R)	55.949   47.970/*        0.620/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[12] /SD    1
CLK(R)->CLK(R)	55.646   */47.984        */0.921         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_br_trans_o_reg/SD    1
CLK(R)->CLK(R)	55.913   47.985/*        0.599/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/clear_br_reg/SD    1
CLK(R)->CLK(R)	55.986   47.999/*        0.624/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[16] /SD    1
CLK(R)->CLK(R)	55.978   48.000/*        0.640/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/clear_reg/SD    1
CLK(R)->CLK(R)	55.999   48.001/*        0.612/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[1] /SD    1
CLK(R)->CLK(R)	56.052   48.003/*        0.598/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[4] /SD    1
CLK(R)->CLK(R)	55.984   48.004/*        0.621/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[13] /SD    1
CLK(R)->CLK(R)	56.010   48.006/*        0.605/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[4] /SD    1
CLK(R)->CLK(R)	55.987   48.013/*        0.620/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[0] /SD    1
CLK(R)->CLK(R)	55.974   48.017/*        0.610/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[20] /SD    1
CLK(R)->CLK(R)	56.003   48.021/*        0.609/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[3] /SD    1
CLK(R)->CLK(R)	56.002   48.025/*        0.609/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[6] /SD    1
CLK(R)->CLK(R)	55.940   48.035/*        0.606/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/\data_to_transmit_reg[6] /SD    1
CLK(R)->CLK(R)	56.032   48.035/*        0.605/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[6] /SD    1
CLK(R)->CLK(R)	55.982   48.036/*        0.605/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[21] /SD    1
CLK(R)->CLK(R)	56.020   48.045/*        0.626/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[3] /SD    1
CLK(F)->CLK(F)	80.554   */48.050        */0.990         EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_1_2_reg[0] /SD    1
CLK(R)->CLK(R)	55.993   48.056/*        0.601/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[1] /SD    1
CLK(R)->CLK(R)	56.005   48.067/*        0.603/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/\contador_reg[5] /SD    1
CLK(R)->CLK(R)	56.021   48.072/*        0.590/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_counter_reg[1] /SD    1
CLK(R)->CLK(R)	56.029   48.075/*        0.597/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[6] /SD    1
CLK(R)->CLK(R)	55.731   */48.091        */0.876         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[2] /SD    1
CLK(R)->CLK(R)	55.911   48.103/*        0.601/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/\counter_reg[0] /SD    1
CLK(R)->CLK(R)	55.616   */48.105        */0.895         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux3_bit_det_reg/SD    1
CLK(R)->CLK(R)	56.051   48.108/*        0.591/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_load_sbuf_o_reg/SD    1
CLK(R)->CLK(R)	56.088   48.114/*        0.617/*         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_trans_counter_reg[1] /SD    1
CLK(R)->CLK(R)	56.011   48.121/*        0.590/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_scon1_ti_o_reg/SD    1
CLK(R)->CLK(R)	55.737   */48.122        */0.891         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[0] /SD    1
CLK(R)->CLK(R)	55.707   */48.123        */0.891         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[6] /SD    1
CLK(R)->CLK(R)	56.047   48.131/*        0.597/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[7] /SD    1
CLK(R)->CLK(R)	55.651   */48.134        */0.876         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[3] /SD    1
CLK(R)->CLK(R)	55.736   */48.134        */0.891         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[0] /SD    1
CLK(R)->CLK(R)	55.730   */48.139        */0.890         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[3] /SD    1
CLK(R)->CLK(R)	55.728   */48.139        */0.892         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[1] /SD    1
CLK(R)->CLK(R)	55.707   */48.140        */0.894         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_stop_bit_gen_o_reg/SD    1
CLK(R)->CLK(R)	55.629   */48.141        */0.891         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[2] /SD    1
CLK(R)->CLK(R)	55.710   */48.150        */0.888         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[3] /SD    1
CLK(R)->CLK(R)	55.752   */48.152        */0.883         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/\state_rx_reg[0] /SD    1
CLK(R)->CLK(R)	55.732   */48.154        */0.886         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[5] /SD    1
CLK(R)->CLK(R)	55.727   */48.156        */0.886         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[0] /SD    1
CLK(R)->CLK(R)	55.733   */48.157        */0.876         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_trans_counter_reg[0] /SD    1
CLK(R)->CLK(R)	55.753   */48.159        */0.887         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_receive_o_reg/SD    1
CLK(R)->CLK(R)	55.756   */48.159        */0.888         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\data_received_reg[5] /SD    1
CLK(R)->CLK(R)	55.740   */48.162        */0.884         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[5] /SD    1
CLK(R)->CLK(R)	56.016   48.162/*        0.591/*         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/\angle_clk_reg[18] /SD    1
CLK(R)->CLK(R)	55.726   */48.163        */0.885         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[2] /SD    1
CLK(R)->CLK(R)	55.735   */48.165        */0.884         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[4] /SD    1
CLK(R)->CLK(R)	55.720   */48.166        */0.886         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[4] /SD    1
CLK(R)->CLK(R)	55.722   */48.168        */0.887         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/br_detect1_reg/SD    1
CLK(R)->CLK(R)	55.752   */48.172        */0.882         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[4] /SD    1
CLK(R)->CLK(R)	55.649   */48.173        */0.885         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[4] /SD    1
CLK(R)->CLK(R)	56.014   48.178/*        0.604/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_reset1_reg/SD    1
CLK(R)->CLK(R)	55.748   */48.181        */0.881         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[7] /SD    1
CLK(R)->CLK(R)	55.607   */48.182        */0.903         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux2_bit_det_reg/SD    1
CLK(R)->CLK(R)	55.722   */48.183        */0.864         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\pdf_2sample_reg[0] /SD    1
CLK(R)->CLK(R)	55.735   */48.191        */0.878         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[7] /SD    1
CLK(R)->CLK(R)	55.753   */48.192        */0.879         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[6] /SD    1
CLK(R)->CLK(R)	55.749   */48.192        */0.879         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[1] /SD    1
CLK(R)->CLK(R)	56.009   48.192/*        0.599/*         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux2_tran_det_reg/SD    1
CLK(R)->CLK(R)	55.717   */48.194        */0.884         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_p3en_0_o_reg/SD    1
CLK(R)->CLK(R)	55.750   */48.198        */0.877         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[1] /SD    1
CLK(R)->CLK(R)	55.655   */48.199        */0.879         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[5] /SD    1
CLK(R)->CLK(R)	55.747   */48.202        */0.877         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[3] /SD    1
CLK(R)->CLK(R)	55.762   */48.205        */0.876         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[7] /SD    1
CLK(R)->CLK(R)	55.763   */48.207        */0.875         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[4] /SD    1
CLK(R)->CLK(R)	55.752   */48.207        */0.875         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[7] /SD    1
CLK(R)->CLK(R)	55.652   */48.209        */0.878         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[6] /SD    1
CLK(R)->CLK(R)	55.764   */48.210        */0.875         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[2] /SD    1
CLK(R)->CLK(R)	55.614   */48.212        */0.897         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_sample_detected_o_reg/SD    1
CLK(R)->CLK(R)	55.753   */48.212        */0.874         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[0] /SD    1
CLK(R)->CLK(R)	55.735   */48.213        */0.875         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[7] /SD    1
CLK(R)->CLK(R)	55.722   */48.214        */0.876         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[3] /SD    1
CLK(R)->CLK(R)	55.765   */48.216        */0.874         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[5] /SD    1
CLK(R)->CLK(R)	55.762   */48.217        */0.874         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[3] /SD    1
CLK(R)->CLK(R)	55.722   */48.219        */0.879         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/serial_data_tx_o_reg/SD    1
CLK(R)->CLK(R)	55.735   */48.224        */0.876         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[0] /SD    1
CLK(R)->CLK(R)	55.754   */48.224        */0.872         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tm1_o_reg[2] /SD    1
CLK(R)->CLK(R)	55.757   */48.228        */0.870         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[1] /SD    1
CLK(R)->CLK(R)	55.724   */48.229        */0.873         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[2] /SD    1
CLK(R)->CLK(R)	55.765   */48.230        */0.871         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[2] /SD    1
CLK(R)->CLK(R)	55.727   */48.236        */0.871         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[4] /SD    1
CLK(R)->CLK(R)	55.738   */48.236        */0.876         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/aux_tran_det_reg/SD    1
CLK(R)->CLK(R)	55.769   */48.247        */0.870         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_th1_o_reg[3] /SD    1
CLK(R)->CLK(R)	55.667   */48.253        */0.869         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_scon2_rb8_o_reg/SD    1
CLK(R)->CLK(R)	55.767   */48.253        */0.867         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/\timers_sfr_tl1_o_reg[5] /SD    1
CLK(R)->CLK(R)	55.732   */48.262        */0.866         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tl0_o_reg[7] /SD    1
CLK(R)->CLK(R)	55.792   */48.263        */0.868         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/\ff_sync_reg[0] /SD    1
CLK(R)->CLK(R)	55.775   */48.265        */0.875         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_shift_o_reg/SD    1
CLK(R)->CLK(R)	55.743   */48.269        */0.867         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/br_detect_reg/SD    1
CLK(R)->CLK(R)	55.733   */48.273        */0.864         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_tm0_o_reg[0] /SD    1
CLK(R)->CLK(R)	55.728   */48.275        */0.879         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/\serial_sbuf_rx_o_reg[7] /SD    1
CLK(R)->CLK(R)	55.758   */48.276        */0.862         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[2] /SD    1
CLK(R)->CLK(R)	55.629   */48.283        */0.883         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_reset2_reg/SD    1
CLK(R)->CLK(R)	55.759   */48.293        */0.859         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/\timers_sfr_th0_o_reg[6] /SD    1
CLK(R)->CLK(R)	55.769   */48.293        */0.868         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_p3en_1_o_reg/SD    1
CLK(R)->CLK(R)	55.711   */48.325        */0.856         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_br_o_reg/SD    1
CLK(R)->CLK(R)	55.758   */48.338        */0.851         EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/br_detect_reg/SD    1
CLK(R)->CLK(R)	55.716   */48.354        */0.851         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_RS232_width_reg[4] /SD    1
CLK(R)->CLK(R)	55.850   */48.354        */0.854         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[0] /SD    1
CLK(R)->CLK(R)	55.729   */48.369        */0.848         EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/pdf_out_reg/SD    1
CLK(R)->CLK(R)	55.801   */48.387        */0.846         EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/\baud_rate_width_reg[3] /SD    1
