
KRP_CentralMicon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083dc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000370  080085b0  080085b0  000185b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    000000cc  08008920  08008920  00018920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000158  080089ec  080089ec  000189ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08008b44  08008b44  00018b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08008b48  08008b48  00018b48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000067c  20000000  08008b4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000284  2000067c  080091c8  0002067c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000900  080091c8  00020900  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002067c  2**0
                  CONTENTS, READONLY
 11 .debug_info   00017809  00000000  00000000  000206ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000392c  00000000  00000000  00037eb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00007c96  00000000  00000000  0003b7e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d30  00000000  00000000  00043478  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ed0  00000000  00000000  000441a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000077dd  00000000  00000000  00045078  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005937  00000000  00000000  0004c855  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0005218c  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003cb4  00000000  00000000  00052208  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000067c 	.word	0x2000067c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008594 	.word	0x08008594

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000680 	.word	0x20000680
 800020c:	08008594 	.word	0x08008594

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f001 b8f6 	b.w	8001de4 <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	468c      	mov	ip, r1
 8000c16:	460d      	mov	r5, r1
 8000c18:	4604      	mov	r4, r0
 8000c1a:	9e08      	ldr	r6, [sp, #32]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d151      	bne.n	8000cc4 <__udivmoddi4+0xb4>
 8000c20:	428a      	cmp	r2, r1
 8000c22:	4617      	mov	r7, r2
 8000c24:	d96d      	bls.n	8000d02 <__udivmoddi4+0xf2>
 8000c26:	fab2 fe82 	clz	lr, r2
 8000c2a:	f1be 0f00 	cmp.w	lr, #0
 8000c2e:	d00b      	beq.n	8000c48 <__udivmoddi4+0x38>
 8000c30:	f1ce 0c20 	rsb	ip, lr, #32
 8000c34:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c38:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c3c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c40:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c44:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c48:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c4c:	0c25      	lsrs	r5, r4, #16
 8000c4e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c52:	fa1f f987 	uxth.w	r9, r7
 8000c56:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c5a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c5e:	fb08 f309 	mul.w	r3, r8, r9
 8000c62:	42ab      	cmp	r3, r5
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x6c>
 8000c66:	19ed      	adds	r5, r5, r7
 8000c68:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c6c:	f080 8123 	bcs.w	8000eb6 <__udivmoddi4+0x2a6>
 8000c70:	42ab      	cmp	r3, r5
 8000c72:	f240 8120 	bls.w	8000eb6 <__udivmoddi4+0x2a6>
 8000c76:	f1a8 0802 	sub.w	r8, r8, #2
 8000c7a:	443d      	add	r5, r7
 8000c7c:	1aed      	subs	r5, r5, r3
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c84:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c8c:	fb00 f909 	mul.w	r9, r0, r9
 8000c90:	45a1      	cmp	r9, r4
 8000c92:	d909      	bls.n	8000ca8 <__udivmoddi4+0x98>
 8000c94:	19e4      	adds	r4, r4, r7
 8000c96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9a:	f080 810a 	bcs.w	8000eb2 <__udivmoddi4+0x2a2>
 8000c9e:	45a1      	cmp	r9, r4
 8000ca0:	f240 8107 	bls.w	8000eb2 <__udivmoddi4+0x2a2>
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	443c      	add	r4, r7
 8000ca8:	eba4 0409 	sub.w	r4, r4, r9
 8000cac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d061      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cb6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cba:	2300      	movs	r3, #0
 8000cbc:	6034      	str	r4, [r6, #0]
 8000cbe:	6073      	str	r3, [r6, #4]
 8000cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	d907      	bls.n	8000cd8 <__udivmoddi4+0xc8>
 8000cc8:	2e00      	cmp	r6, #0
 8000cca:	d054      	beq.n	8000d76 <__udivmoddi4+0x166>
 8000ccc:	2100      	movs	r1, #0
 8000cce:	e886 0021 	stmia.w	r6, {r0, r5}
 8000cd2:	4608      	mov	r0, r1
 8000cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd8:	fab3 f183 	clz	r1, r3
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	f040 808e 	bne.w	8000dfe <__udivmoddi4+0x1ee>
 8000ce2:	42ab      	cmp	r3, r5
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xdc>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80fa 	bhi.w	8000ee0 <__udivmoddi4+0x2d0>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb65 0503 	sbc.w	r5, r5, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	46ac      	mov	ip, r5
 8000cf6:	2e00      	cmp	r6, #0
 8000cf8:	d03f      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cfa:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d02:	b912      	cbnz	r2, 8000d0a <__udivmoddi4+0xfa>
 8000d04:	2701      	movs	r7, #1
 8000d06:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d0a:	fab7 fe87 	clz	lr, r7
 8000d0e:	f1be 0f00 	cmp.w	lr, #0
 8000d12:	d134      	bne.n	8000d7e <__udivmoddi4+0x16e>
 8000d14:	1beb      	subs	r3, r5, r7
 8000d16:	0c3a      	lsrs	r2, r7, #16
 8000d18:	fa1f fc87 	uxth.w	ip, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d22:	0c25      	lsrs	r5, r4, #16
 8000d24:	fb02 3318 	mls	r3, r2, r8, r3
 8000d28:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d2c:	fb0c f308 	mul.w	r3, ip, r8
 8000d30:	42ab      	cmp	r3, r5
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x134>
 8000d34:	19ed      	adds	r5, r5, r7
 8000d36:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x132>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	f200 80d1 	bhi.w	8000ee4 <__udivmoddi4+0x2d4>
 8000d42:	4680      	mov	r8, r0
 8000d44:	1aed      	subs	r5, r5, r3
 8000d46:	b2a3      	uxth	r3, r4
 8000d48:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d4c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d50:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d54:	fb0c fc00 	mul.w	ip, ip, r0
 8000d58:	45a4      	cmp	ip, r4
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x15c>
 8000d5c:	19e4      	adds	r4, r4, r7
 8000d5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x15a>
 8000d64:	45a4      	cmp	ip, r4
 8000d66:	f200 80b8 	bhi.w	8000eda <__udivmoddi4+0x2ca>
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	eba4 040c 	sub.w	r4, r4, ip
 8000d70:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d74:	e79d      	b.n	8000cb2 <__udivmoddi4+0xa2>
 8000d76:	4631      	mov	r1, r6
 8000d78:	4630      	mov	r0, r6
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	f1ce 0420 	rsb	r4, lr, #32
 8000d82:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d86:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d8a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d8e:	0c3a      	lsrs	r2, r7, #16
 8000d90:	fa25 f404 	lsr.w	r4, r5, r4
 8000d94:	ea48 0803 	orr.w	r8, r8, r3
 8000d98:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d9c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000da0:	fb02 4411 	mls	r4, r2, r1, r4
 8000da4:	fa1f fc87 	uxth.w	ip, r7
 8000da8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000dac:	fb01 f30c 	mul.w	r3, r1, ip
 8000db0:	42ab      	cmp	r3, r5
 8000db2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000db6:	d909      	bls.n	8000dcc <__udivmoddi4+0x1bc>
 8000db8:	19ed      	adds	r5, r5, r7
 8000dba:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dbe:	f080 808a 	bcs.w	8000ed6 <__udivmoddi4+0x2c6>
 8000dc2:	42ab      	cmp	r3, r5
 8000dc4:	f240 8087 	bls.w	8000ed6 <__udivmoddi4+0x2c6>
 8000dc8:	3902      	subs	r1, #2
 8000dca:	443d      	add	r5, r7
 8000dcc:	1aeb      	subs	r3, r5, r3
 8000dce:	fa1f f588 	uxth.w	r5, r8
 8000dd2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000dd6:	fb02 3310 	mls	r3, r2, r0, r3
 8000dda:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dde:	fb00 f30c 	mul.w	r3, r0, ip
 8000de2:	42ab      	cmp	r3, r5
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x1e6>
 8000de6:	19ed      	adds	r5, r5, r7
 8000de8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dec:	d26f      	bcs.n	8000ece <__udivmoddi4+0x2be>
 8000dee:	42ab      	cmp	r3, r5
 8000df0:	d96d      	bls.n	8000ece <__udivmoddi4+0x2be>
 8000df2:	3802      	subs	r0, #2
 8000df4:	443d      	add	r5, r7
 8000df6:	1aeb      	subs	r3, r5, r3
 8000df8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfc:	e78f      	b.n	8000d1e <__udivmoddi4+0x10e>
 8000dfe:	f1c1 0720 	rsb	r7, r1, #32
 8000e02:	fa22 f807 	lsr.w	r8, r2, r7
 8000e06:	408b      	lsls	r3, r1
 8000e08:	fa05 f401 	lsl.w	r4, r5, r1
 8000e0c:	ea48 0303 	orr.w	r3, r8, r3
 8000e10:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e18:	40fd      	lsrs	r5, r7
 8000e1a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e1e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e22:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e26:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e2a:	fa1f f883 	uxth.w	r8, r3
 8000e2e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e32:	fb09 f408 	mul.w	r4, r9, r8
 8000e36:	42ac      	cmp	r4, r5
 8000e38:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0x244>
 8000e42:	18ed      	adds	r5, r5, r3
 8000e44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e48:	d243      	bcs.n	8000ed2 <__udivmoddi4+0x2c2>
 8000e4a:	42ac      	cmp	r4, r5
 8000e4c:	d941      	bls.n	8000ed2 <__udivmoddi4+0x2c2>
 8000e4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e52:	441d      	add	r5, r3
 8000e54:	1b2d      	subs	r5, r5, r4
 8000e56:	fa1f fe8e 	uxth.w	lr, lr
 8000e5a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e5e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e62:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e66:	fb00 f808 	mul.w	r8, r0, r8
 8000e6a:	45a0      	cmp	r8, r4
 8000e6c:	d907      	bls.n	8000e7e <__udivmoddi4+0x26e>
 8000e6e:	18e4      	adds	r4, r4, r3
 8000e70:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e74:	d229      	bcs.n	8000eca <__udivmoddi4+0x2ba>
 8000e76:	45a0      	cmp	r8, r4
 8000e78:	d927      	bls.n	8000eca <__udivmoddi4+0x2ba>
 8000e7a:	3802      	subs	r0, #2
 8000e7c:	441c      	add	r4, r3
 8000e7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e82:	eba4 0408 	sub.w	r4, r4, r8
 8000e86:	fba0 8902 	umull	r8, r9, r0, r2
 8000e8a:	454c      	cmp	r4, r9
 8000e8c:	46c6      	mov	lr, r8
 8000e8e:	464d      	mov	r5, r9
 8000e90:	d315      	bcc.n	8000ebe <__udivmoddi4+0x2ae>
 8000e92:	d012      	beq.n	8000eba <__udivmoddi4+0x2aa>
 8000e94:	b156      	cbz	r6, 8000eac <__udivmoddi4+0x29c>
 8000e96:	ebba 030e 	subs.w	r3, sl, lr
 8000e9a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e9e:	fa04 f707 	lsl.w	r7, r4, r7
 8000ea2:	40cb      	lsrs	r3, r1
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	40cc      	lsrs	r4, r1
 8000ea8:	6037      	str	r7, [r6, #0]
 8000eaa:	6074      	str	r4, [r6, #4]
 8000eac:	2100      	movs	r1, #0
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	e6f8      	b.n	8000ca8 <__udivmoddi4+0x98>
 8000eb6:	4690      	mov	r8, r2
 8000eb8:	e6e0      	b.n	8000c7c <__udivmoddi4+0x6c>
 8000eba:	45c2      	cmp	sl, r8
 8000ebc:	d2ea      	bcs.n	8000e94 <__udivmoddi4+0x284>
 8000ebe:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec2:	eb69 0503 	sbc.w	r5, r9, r3
 8000ec6:	3801      	subs	r0, #1
 8000ec8:	e7e4      	b.n	8000e94 <__udivmoddi4+0x284>
 8000eca:	4628      	mov	r0, r5
 8000ecc:	e7d7      	b.n	8000e7e <__udivmoddi4+0x26e>
 8000ece:	4640      	mov	r0, r8
 8000ed0:	e791      	b.n	8000df6 <__udivmoddi4+0x1e6>
 8000ed2:	4681      	mov	r9, r0
 8000ed4:	e7be      	b.n	8000e54 <__udivmoddi4+0x244>
 8000ed6:	4601      	mov	r1, r0
 8000ed8:	e778      	b.n	8000dcc <__udivmoddi4+0x1bc>
 8000eda:	3802      	subs	r0, #2
 8000edc:	443c      	add	r4, r7
 8000ede:	e745      	b.n	8000d6c <__udivmoddi4+0x15c>
 8000ee0:	4608      	mov	r0, r1
 8000ee2:	e708      	b.n	8000cf6 <__udivmoddi4+0xe6>
 8000ee4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee8:	443d      	add	r5, r7
 8000eea:	e72b      	b.n	8000d44 <__udivmoddi4+0x134>

08000eec <selfrel_offset31>:
 8000eec:	6803      	ldr	r3, [r0, #0]
 8000eee:	005a      	lsls	r2, r3, #1
 8000ef0:	bf4c      	ite	mi
 8000ef2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000ef6:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000efa:	4418      	add	r0, r3
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop

08000f00 <search_EIT_table>:
 8000f00:	b361      	cbz	r1, 8000f5c <search_EIT_table+0x5c>
 8000f02:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f06:	f101 3aff 	add.w	sl, r1, #4294967295
 8000f0a:	4690      	mov	r8, r2
 8000f0c:	4606      	mov	r6, r0
 8000f0e:	46d1      	mov	r9, sl
 8000f10:	2700      	movs	r7, #0
 8000f12:	eb07 0409 	add.w	r4, r7, r9
 8000f16:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000f1a:	1064      	asrs	r4, r4, #1
 8000f1c:	00e5      	lsls	r5, r4, #3
 8000f1e:	1971      	adds	r1, r6, r5
 8000f20:	4608      	mov	r0, r1
 8000f22:	f7ff ffe3 	bl	8000eec <selfrel_offset31>
 8000f26:	45a2      	cmp	sl, r4
 8000f28:	4683      	mov	fp, r0
 8000f2a:	f105 0008 	add.w	r0, r5, #8
 8000f2e:	4430      	add	r0, r6
 8000f30:	d009      	beq.n	8000f46 <search_EIT_table+0x46>
 8000f32:	f7ff ffdb 	bl	8000eec <selfrel_offset31>
 8000f36:	45c3      	cmp	fp, r8
 8000f38:	f100 30ff 	add.w	r0, r0, #4294967295
 8000f3c:	d805      	bhi.n	8000f4a <search_EIT_table+0x4a>
 8000f3e:	4540      	cmp	r0, r8
 8000f40:	d209      	bcs.n	8000f56 <search_EIT_table+0x56>
 8000f42:	1c67      	adds	r7, r4, #1
 8000f44:	e7e5      	b.n	8000f12 <search_EIT_table+0x12>
 8000f46:	45c3      	cmp	fp, r8
 8000f48:	d905      	bls.n	8000f56 <search_EIT_table+0x56>
 8000f4a:	42a7      	cmp	r7, r4
 8000f4c:	d002      	beq.n	8000f54 <search_EIT_table+0x54>
 8000f4e:	f104 39ff 	add.w	r9, r4, #4294967295
 8000f52:	e7de      	b.n	8000f12 <search_EIT_table+0x12>
 8000f54:	2100      	movs	r1, #0
 8000f56:	4608      	mov	r0, r1
 8000f58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f5c:	4608      	mov	r0, r1
 8000f5e:	4770      	bx	lr

08000f60 <__gnu_unwind_get_pr_addr>:
 8000f60:	2801      	cmp	r0, #1
 8000f62:	d007      	beq.n	8000f74 <__gnu_unwind_get_pr_addr+0x14>
 8000f64:	2802      	cmp	r0, #2
 8000f66:	d007      	beq.n	8000f78 <__gnu_unwind_get_pr_addr+0x18>
 8000f68:	4b04      	ldr	r3, [pc, #16]	; (8000f7c <__gnu_unwind_get_pr_addr+0x1c>)
 8000f6a:	2800      	cmp	r0, #0
 8000f6c:	bf0c      	ite	eq
 8000f6e:	4618      	moveq	r0, r3
 8000f70:	2000      	movne	r0, #0
 8000f72:	4770      	bx	lr
 8000f74:	4802      	ldr	r0, [pc, #8]	; (8000f80 <__gnu_unwind_get_pr_addr+0x20>)
 8000f76:	4770      	bx	lr
 8000f78:	4802      	ldr	r0, [pc, #8]	; (8000f84 <__gnu_unwind_get_pr_addr+0x24>)
 8000f7a:	4770      	bx	lr
 8000f7c:	08001665 	.word	0x08001665
 8000f80:	08001669 	.word	0x08001669
 8000f84:	0800166d 	.word	0x0800166d

08000f88 <get_eit_entry>:
 8000f88:	b530      	push	{r4, r5, lr}
 8000f8a:	4b24      	ldr	r3, [pc, #144]	; (800101c <get_eit_entry+0x94>)
 8000f8c:	b083      	sub	sp, #12
 8000f8e:	4604      	mov	r4, r0
 8000f90:	1e8d      	subs	r5, r1, #2
 8000f92:	b37b      	cbz	r3, 8000ff4 <get_eit_entry+0x6c>
 8000f94:	a901      	add	r1, sp, #4
 8000f96:	4628      	mov	r0, r5
 8000f98:	f3af 8000 	nop.w
 8000f9c:	b320      	cbz	r0, 8000fe8 <get_eit_entry+0x60>
 8000f9e:	9901      	ldr	r1, [sp, #4]
 8000fa0:	462a      	mov	r2, r5
 8000fa2:	f7ff ffad 	bl	8000f00 <search_EIT_table>
 8000fa6:	4601      	mov	r1, r0
 8000fa8:	b1f0      	cbz	r0, 8000fe8 <get_eit_entry+0x60>
 8000faa:	f7ff ff9f 	bl	8000eec <selfrel_offset31>
 8000fae:	684b      	ldr	r3, [r1, #4]
 8000fb0:	64a0      	str	r0, [r4, #72]	; 0x48
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d012      	beq.n	8000fdc <get_eit_entry+0x54>
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	f101 0004 	add.w	r0, r1, #4
 8000fbc:	db20      	blt.n	8001000 <get_eit_entry+0x78>
 8000fbe:	f7ff ff95 	bl	8000eec <selfrel_offset31>
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000fc6:	6523      	str	r3, [r4, #80]	; 0x50
 8000fc8:	6803      	ldr	r3, [r0, #0]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	db1c      	blt.n	8001008 <get_eit_entry+0x80>
 8000fce:	f7ff ff8d 	bl	8000eec <selfrel_offset31>
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	6120      	str	r0, [r4, #16]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	b003      	add	sp, #12
 8000fda:	bd30      	pop	{r4, r5, pc}
 8000fdc:	2300      	movs	r3, #0
 8000fde:	6123      	str	r3, [r4, #16]
 8000fe0:	2305      	movs	r3, #5
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	b003      	add	sp, #12
 8000fe6:	bd30      	pop	{r4, r5, pc}
 8000fe8:	2300      	movs	r3, #0
 8000fea:	6123      	str	r3, [r4, #16]
 8000fec:	2309      	movs	r3, #9
 8000fee:	4618      	mov	r0, r3
 8000ff0:	b003      	add	sp, #12
 8000ff2:	bd30      	pop	{r4, r5, pc}
 8000ff4:	490a      	ldr	r1, [pc, #40]	; (8001020 <get_eit_entry+0x98>)
 8000ff6:	480b      	ldr	r0, [pc, #44]	; (8001024 <get_eit_entry+0x9c>)
 8000ff8:	1a09      	subs	r1, r1, r0
 8000ffa:	10c9      	asrs	r1, r1, #3
 8000ffc:	9101      	str	r1, [sp, #4]
 8000ffe:	e7cf      	b.n	8000fa0 <get_eit_entry+0x18>
 8001000:	2301      	movs	r3, #1
 8001002:	64e0      	str	r0, [r4, #76]	; 0x4c
 8001004:	6523      	str	r3, [r4, #80]	; 0x50
 8001006:	e7df      	b.n	8000fc8 <get_eit_entry+0x40>
 8001008:	f3c3 6003 	ubfx	r0, r3, #24, #4
 800100c:	f7ff ffa8 	bl	8000f60 <__gnu_unwind_get_pr_addr>
 8001010:	2800      	cmp	r0, #0
 8001012:	6120      	str	r0, [r4, #16]
 8001014:	bf14      	ite	ne
 8001016:	2300      	movne	r3, #0
 8001018:	2309      	moveq	r3, #9
 800101a:	e7dc      	b.n	8000fd6 <get_eit_entry+0x4e>
 800101c:	00000000 	.word	0x00000000
 8001020:	08008b44 	.word	0x08008b44
 8001024:	080089ec 	.word	0x080089ec

08001028 <restore_non_core_regs>:
 8001028:	6803      	ldr	r3, [r0, #0]
 800102a:	07da      	lsls	r2, r3, #31
 800102c:	b510      	push	{r4, lr}
 800102e:	4604      	mov	r4, r0
 8001030:	d406      	bmi.n	8001040 <restore_non_core_regs+0x18>
 8001032:	079b      	lsls	r3, r3, #30
 8001034:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8001038:	d509      	bpl.n	800104e <restore_non_core_regs+0x26>
 800103a:	f000 fc51 	bl	80018e0 <__gnu_Unwind_Restore_VFP_D>
 800103e:	6823      	ldr	r3, [r4, #0]
 8001040:	0759      	lsls	r1, r3, #29
 8001042:	d509      	bpl.n	8001058 <restore_non_core_regs+0x30>
 8001044:	071a      	lsls	r2, r3, #28
 8001046:	d50e      	bpl.n	8001066 <restore_non_core_regs+0x3e>
 8001048:	06db      	lsls	r3, r3, #27
 800104a:	d513      	bpl.n	8001074 <restore_non_core_regs+0x4c>
 800104c:	bd10      	pop	{r4, pc}
 800104e:	f000 fc3f 	bl	80018d0 <__gnu_Unwind_Restore_VFP>
 8001052:	6823      	ldr	r3, [r4, #0]
 8001054:	0759      	lsls	r1, r3, #29
 8001056:	d4f5      	bmi.n	8001044 <restore_non_core_regs+0x1c>
 8001058:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800105c:	f000 fc48 	bl	80018f0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001060:	6823      	ldr	r3, [r4, #0]
 8001062:	071a      	lsls	r2, r3, #28
 8001064:	d4f0      	bmi.n	8001048 <restore_non_core_regs+0x20>
 8001066:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800106a:	f000 fc49 	bl	8001900 <__gnu_Unwind_Restore_WMMXD>
 800106e:	6823      	ldr	r3, [r4, #0]
 8001070:	06db      	lsls	r3, r3, #27
 8001072:	d4eb      	bmi.n	800104c <restore_non_core_regs+0x24>
 8001074:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800107c:	f000 bc84 	b.w	8001988 <__gnu_Unwind_Restore_WMMXC>

08001080 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8001080:	6803      	ldr	r3, [r0, #0]
 8001082:	b103      	cbz	r3, 8001086 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8001084:	4403      	add	r3, r0
 8001086:	4618      	mov	r0, r3
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <__gnu_unwind_24bit.isra.1>:
 800108c:	2009      	movs	r0, #9
 800108e:	4770      	bx	lr

08001090 <_Unwind_DebugHook>:
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <unwind_phase2>:
 8001094:	b570      	push	{r4, r5, r6, lr}
 8001096:	4604      	mov	r4, r0
 8001098:	460d      	mov	r5, r1
 800109a:	e008      	b.n	80010ae <unwind_phase2+0x1a>
 800109c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800109e:	6163      	str	r3, [r4, #20]
 80010a0:	462a      	mov	r2, r5
 80010a2:	6923      	ldr	r3, [r4, #16]
 80010a4:	4621      	mov	r1, r4
 80010a6:	2001      	movs	r0, #1
 80010a8:	4798      	blx	r3
 80010aa:	2808      	cmp	r0, #8
 80010ac:	d108      	bne.n	80010c0 <unwind_phase2+0x2c>
 80010ae:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80010b0:	4620      	mov	r0, r4
 80010b2:	f7ff ff69 	bl	8000f88 <get_eit_entry>
 80010b6:	4606      	mov	r6, r0
 80010b8:	2800      	cmp	r0, #0
 80010ba:	d0ef      	beq.n	800109c <unwind_phase2+0x8>
 80010bc:	f007 fa1f 	bl	80084fe <abort>
 80010c0:	2807      	cmp	r0, #7
 80010c2:	d1fb      	bne.n	80010bc <unwind_phase2+0x28>
 80010c4:	4630      	mov	r0, r6
 80010c6:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80010c8:	f7ff ffe2 	bl	8001090 <_Unwind_DebugHook>
 80010cc:	1d28      	adds	r0, r5, #4
 80010ce:	f000 fbf3 	bl	80018b8 <__restore_core_regs>
 80010d2:	bf00      	nop

080010d4 <unwind_phase2_forced>:
 80010d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010d8:	1d0c      	adds	r4, r1, #4
 80010da:	4605      	mov	r5, r0
 80010dc:	4692      	mov	sl, r2
 80010de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010e0:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80010e4:	ae03      	add	r6, sp, #12
 80010e6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ea:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ee:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010f0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010f4:	ac02      	add	r4, sp, #8
 80010f6:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80010fa:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80010fe:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8001102:	2300      	movs	r3, #0
 8001104:	4628      	mov	r0, r5
 8001106:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001108:	6023      	str	r3, [r4, #0]
 800110a:	f7ff ff3d 	bl	8000f88 <get_eit_entry>
 800110e:	f1ba 0f00 	cmp.w	sl, #0
 8001112:	4607      	mov	r7, r0
 8001114:	bf14      	ite	ne
 8001116:	260a      	movne	r6, #10
 8001118:	2609      	moveq	r6, #9
 800111a:	b17f      	cbz	r7, 800113c <unwind_phase2_forced+0x68>
 800111c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800111e:	f046 0110 	orr.w	r1, r6, #16
 8001122:	e88d 0210 	stmia.w	sp, {r4, r9}
 8001126:	462a      	mov	r2, r5
 8001128:	6463      	str	r3, [r4, #68]	; 0x44
 800112a:	2001      	movs	r0, #1
 800112c:	462b      	mov	r3, r5
 800112e:	47c0      	blx	r8
 8001130:	bb78      	cbnz	r0, 8001192 <unwind_phase2_forced+0xbe>
 8001132:	4638      	mov	r0, r7
 8001134:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8001138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800113c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800113e:	616b      	str	r3, [r5, #20]
 8001140:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001144:	4621      	mov	r1, r4
 8001146:	a87a      	add	r0, sp, #488	; 0x1e8
 8001148:	f006 f962 	bl	8007410 <memcpy>
 800114c:	692b      	ldr	r3, [r5, #16]
 800114e:	aa7a      	add	r2, sp, #488	; 0x1e8
 8001150:	4629      	mov	r1, r5
 8001152:	4630      	mov	r0, r6
 8001154:	4798      	blx	r3
 8001156:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8001158:	4682      	mov	sl, r0
 800115a:	e88d 0210 	stmia.w	sp, {r4, r9}
 800115e:	4631      	mov	r1, r6
 8001160:	6463      	str	r3, [r4, #68]	; 0x44
 8001162:	462a      	mov	r2, r5
 8001164:	462b      	mov	r3, r5
 8001166:	2001      	movs	r0, #1
 8001168:	47c0      	blx	r8
 800116a:	b990      	cbnz	r0, 8001192 <unwind_phase2_forced+0xbe>
 800116c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001170:	a97a      	add	r1, sp, #488	; 0x1e8
 8001172:	4620      	mov	r0, r4
 8001174:	f006 f94c 	bl	8007410 <memcpy>
 8001178:	f1ba 0f08 	cmp.w	sl, #8
 800117c:	d106      	bne.n	800118c <unwind_phase2_forced+0xb8>
 800117e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001180:	4628      	mov	r0, r5
 8001182:	f7ff ff01 	bl	8000f88 <get_eit_entry>
 8001186:	2609      	movs	r6, #9
 8001188:	4607      	mov	r7, r0
 800118a:	e7c6      	b.n	800111a <unwind_phase2_forced+0x46>
 800118c:	f1ba 0f07 	cmp.w	sl, #7
 8001190:	d005      	beq.n	800119e <unwind_phase2_forced+0xca>
 8001192:	2709      	movs	r7, #9
 8001194:	4638      	mov	r0, r7
 8001196:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800119a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800119e:	4638      	mov	r0, r7
 80011a0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80011a2:	f7ff ff75 	bl	8001090 <_Unwind_DebugHook>
 80011a6:	a803      	add	r0, sp, #12
 80011a8:	f000 fb86 	bl	80018b8 <__restore_core_regs>

080011ac <_Unwind_GetCFA>:
 80011ac:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80011ae:	4770      	bx	lr

080011b0 <__gnu_Unwind_RaiseException>:
 80011b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011b2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80011b4:	640b      	str	r3, [r1, #64]	; 0x40
 80011b6:	1d0e      	adds	r6, r1, #4
 80011b8:	460f      	mov	r7, r1
 80011ba:	4604      	mov	r4, r0
 80011bc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011be:	b0f9      	sub	sp, #484	; 0x1e4
 80011c0:	ad01      	add	r5, sp, #4
 80011c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011c4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011c8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011cc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011d0:	f04f 36ff 	mov.w	r6, #4294967295
 80011d4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80011d8:	9600      	str	r6, [sp, #0]
 80011da:	e006      	b.n	80011ea <__gnu_Unwind_RaiseException+0x3a>
 80011dc:	6923      	ldr	r3, [r4, #16]
 80011de:	466a      	mov	r2, sp
 80011e0:	4621      	mov	r1, r4
 80011e2:	4798      	blx	r3
 80011e4:	2808      	cmp	r0, #8
 80011e6:	4605      	mov	r5, r0
 80011e8:	d108      	bne.n	80011fc <__gnu_Unwind_RaiseException+0x4c>
 80011ea:	9910      	ldr	r1, [sp, #64]	; 0x40
 80011ec:	4620      	mov	r0, r4
 80011ee:	f7ff fecb 	bl	8000f88 <get_eit_entry>
 80011f2:	2800      	cmp	r0, #0
 80011f4:	d0f2      	beq.n	80011dc <__gnu_Unwind_RaiseException+0x2c>
 80011f6:	2009      	movs	r0, #9
 80011f8:	b079      	add	sp, #484	; 0x1e4
 80011fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011fc:	4668      	mov	r0, sp
 80011fe:	f7ff ff13 	bl	8001028 <restore_non_core_regs>
 8001202:	2d06      	cmp	r5, #6
 8001204:	d1f7      	bne.n	80011f6 <__gnu_Unwind_RaiseException+0x46>
 8001206:	4639      	mov	r1, r7
 8001208:	4620      	mov	r0, r4
 800120a:	f7ff ff43 	bl	8001094 <unwind_phase2>
 800120e:	bf00      	nop

08001210 <__gnu_Unwind_ForcedUnwind>:
 8001210:	b430      	push	{r4, r5}
 8001212:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8001214:	60c1      	str	r1, [r0, #12]
 8001216:	6182      	str	r2, [r0, #24]
 8001218:	4619      	mov	r1, r3
 800121a:	641d      	str	r5, [r3, #64]	; 0x40
 800121c:	2200      	movs	r2, #0
 800121e:	bc30      	pop	{r4, r5}
 8001220:	e758      	b.n	80010d4 <unwind_phase2_forced>
 8001222:	bf00      	nop

08001224 <__gnu_Unwind_Resume>:
 8001224:	b570      	push	{r4, r5, r6, lr}
 8001226:	68c6      	ldr	r6, [r0, #12]
 8001228:	6943      	ldr	r3, [r0, #20]
 800122a:	640b      	str	r3, [r1, #64]	; 0x40
 800122c:	b126      	cbz	r6, 8001238 <__gnu_Unwind_Resume+0x14>
 800122e:	2201      	movs	r2, #1
 8001230:	f7ff ff50 	bl	80010d4 <unwind_phase2_forced>
 8001234:	f007 f963 	bl	80084fe <abort>
 8001238:	6903      	ldr	r3, [r0, #16]
 800123a:	460a      	mov	r2, r1
 800123c:	4604      	mov	r4, r0
 800123e:	460d      	mov	r5, r1
 8001240:	4601      	mov	r1, r0
 8001242:	2002      	movs	r0, #2
 8001244:	4798      	blx	r3
 8001246:	2807      	cmp	r0, #7
 8001248:	d007      	beq.n	800125a <__gnu_Unwind_Resume+0x36>
 800124a:	2808      	cmp	r0, #8
 800124c:	d103      	bne.n	8001256 <__gnu_Unwind_Resume+0x32>
 800124e:	4629      	mov	r1, r5
 8001250:	4620      	mov	r0, r4
 8001252:	f7ff ff1f 	bl	8001094 <unwind_phase2>
 8001256:	f007 f952 	bl	80084fe <abort>
 800125a:	4630      	mov	r0, r6
 800125c:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800125e:	f7ff ff17 	bl	8001090 <_Unwind_DebugHook>
 8001262:	1d28      	adds	r0, r5, #4
 8001264:	f000 fb28 	bl	80018b8 <__restore_core_regs>

08001268 <__gnu_Unwind_Resume_or_Rethrow>:
 8001268:	68c2      	ldr	r2, [r0, #12]
 800126a:	b11a      	cbz	r2, 8001274 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 800126c:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800126e:	640a      	str	r2, [r1, #64]	; 0x40
 8001270:	2200      	movs	r2, #0
 8001272:	e72f      	b.n	80010d4 <unwind_phase2_forced>
 8001274:	e79c      	b.n	80011b0 <__gnu_Unwind_RaiseException>
 8001276:	bf00      	nop

08001278 <_Unwind_Complete>:
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop

0800127c <_Unwind_DeleteException>:
 800127c:	6883      	ldr	r3, [r0, #8]
 800127e:	b113      	cbz	r3, 8001286 <_Unwind_DeleteException+0xa>
 8001280:	4601      	mov	r1, r0
 8001282:	2001      	movs	r0, #1
 8001284:	4718      	bx	r3
 8001286:	4770      	bx	lr

08001288 <_Unwind_VRS_Get>:
 8001288:	b500      	push	{lr}
 800128a:	2904      	cmp	r1, #4
 800128c:	d807      	bhi.n	800129e <_Unwind_VRS_Get+0x16>
 800128e:	e8df f001 	tbb	[pc, r1]
 8001292:	0903      	.short	0x0903
 8001294:	0906      	.short	0x0906
 8001296:	09          	.byte	0x09
 8001297:	00          	.byte	0x00
 8001298:	b90b      	cbnz	r3, 800129e <_Unwind_VRS_Get+0x16>
 800129a:	2a0f      	cmp	r2, #15
 800129c:	d905      	bls.n	80012aa <_Unwind_VRS_Get+0x22>
 800129e:	2002      	movs	r0, #2
 80012a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80012a4:	2001      	movs	r0, #1
 80012a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80012aa:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80012ae:	4618      	mov	r0, r3
 80012b0:	6853      	ldr	r3, [r2, #4]
 80012b2:	9a01      	ldr	r2, [sp, #4]
 80012b4:	6013      	str	r3, [r2, #0]
 80012b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80012ba:	bf00      	nop

080012bc <_Unwind_GetGR>:
 80012bc:	b510      	push	{r4, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	2300      	movs	r3, #0
 80012c2:	ac03      	add	r4, sp, #12
 80012c4:	460a      	mov	r2, r1
 80012c6:	9400      	str	r4, [sp, #0]
 80012c8:	4619      	mov	r1, r3
 80012ca:	f7ff ffdd 	bl	8001288 <_Unwind_VRS_Get>
 80012ce:	9803      	ldr	r0, [sp, #12]
 80012d0:	b004      	add	sp, #16
 80012d2:	bd10      	pop	{r4, pc}

080012d4 <_Unwind_VRS_Set>:
 80012d4:	b500      	push	{lr}
 80012d6:	2904      	cmp	r1, #4
 80012d8:	d807      	bhi.n	80012ea <_Unwind_VRS_Set+0x16>
 80012da:	e8df f001 	tbb	[pc, r1]
 80012de:	0903      	.short	0x0903
 80012e0:	0906      	.short	0x0906
 80012e2:	09          	.byte	0x09
 80012e3:	00          	.byte	0x00
 80012e4:	b90b      	cbnz	r3, 80012ea <_Unwind_VRS_Set+0x16>
 80012e6:	2a0f      	cmp	r2, #15
 80012e8:	d905      	bls.n	80012f6 <_Unwind_VRS_Set+0x22>
 80012ea:	2002      	movs	r0, #2
 80012ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80012f0:	2001      	movs	r0, #1
 80012f2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012f6:	9901      	ldr	r1, [sp, #4]
 80012f8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80012fc:	6809      	ldr	r1, [r1, #0]
 80012fe:	6051      	str	r1, [r2, #4]
 8001300:	4618      	mov	r0, r3
 8001302:	f85d fb04 	ldr.w	pc, [sp], #4
 8001306:	bf00      	nop

08001308 <_Unwind_SetGR>:
 8001308:	b510      	push	{r4, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	ac04      	add	r4, sp, #16
 800130e:	2300      	movs	r3, #0
 8001310:	f844 2d04 	str.w	r2, [r4, #-4]!
 8001314:	460a      	mov	r2, r1
 8001316:	9400      	str	r4, [sp, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	f7ff ffdb 	bl	80012d4 <_Unwind_VRS_Set>
 800131e:	b004      	add	sp, #16
 8001320:	bd10      	pop	{r4, pc}
 8001322:	bf00      	nop

08001324 <__gnu_Unwind_Backtrace>:
 8001324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001326:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8001328:	6413      	str	r3, [r2, #64]	; 0x40
 800132a:	1d15      	adds	r5, r2, #4
 800132c:	4607      	mov	r7, r0
 800132e:	460e      	mov	r6, r1
 8001330:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001332:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8001336:	ac17      	add	r4, sp, #92	; 0x5c
 8001338:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800133c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001340:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001342:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001346:	f04f 35ff 	mov.w	r5, #4294967295
 800134a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800134e:	9516      	str	r5, [sp, #88]	; 0x58
 8001350:	e010      	b.n	8001374 <__gnu_Unwind_Backtrace+0x50>
 8001352:	a816      	add	r0, sp, #88	; 0x58
 8001354:	f7ff ffd8 	bl	8001308 <_Unwind_SetGR>
 8001358:	4631      	mov	r1, r6
 800135a:	a816      	add	r0, sp, #88	; 0x58
 800135c:	47b8      	blx	r7
 800135e:	aa16      	add	r2, sp, #88	; 0x58
 8001360:	4669      	mov	r1, sp
 8001362:	b978      	cbnz	r0, 8001384 <__gnu_Unwind_Backtrace+0x60>
 8001364:	9b04      	ldr	r3, [sp, #16]
 8001366:	2008      	movs	r0, #8
 8001368:	4798      	blx	r3
 800136a:	2805      	cmp	r0, #5
 800136c:	4604      	mov	r4, r0
 800136e:	d00a      	beq.n	8001386 <__gnu_Unwind_Backtrace+0x62>
 8001370:	2809      	cmp	r0, #9
 8001372:	d007      	beq.n	8001384 <__gnu_Unwind_Backtrace+0x60>
 8001374:	9926      	ldr	r1, [sp, #152]	; 0x98
 8001376:	4668      	mov	r0, sp
 8001378:	f7ff fe06 	bl	8000f88 <get_eit_entry>
 800137c:	466a      	mov	r2, sp
 800137e:	210c      	movs	r1, #12
 8001380:	2800      	cmp	r0, #0
 8001382:	d0e6      	beq.n	8001352 <__gnu_Unwind_Backtrace+0x2e>
 8001384:	2409      	movs	r4, #9
 8001386:	a816      	add	r0, sp, #88	; 0x58
 8001388:	f7ff fe4e 	bl	8001028 <restore_non_core_regs>
 800138c:	4620      	mov	r0, r4
 800138e:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8001392:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001394 <__gnu_unwind_pr_common>:
 8001394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001398:	460d      	mov	r5, r1
 800139a:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 800139c:	b08b      	sub	sp, #44	; 0x2c
 800139e:	1d0c      	adds	r4, r1, #4
 80013a0:	6809      	ldr	r1, [r1, #0]
 80013a2:	9107      	str	r1, [sp, #28]
 80013a4:	4691      	mov	r9, r2
 80013a6:	9408      	str	r4, [sp, #32]
 80013a8:	f000 0b03 	and.w	fp, r0, #3
 80013ac:	461e      	mov	r6, r3
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d160      	bne.n	8001474 <__gnu_unwind_pr_common+0xe0>
 80013b2:	0209      	lsls	r1, r1, #8
 80013b4:	2303      	movs	r3, #3
 80013b6:	9107      	str	r1, [sp, #28]
 80013b8:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 80013bc:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 80013c0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80013c2:	f1bb 0f02 	cmp.w	fp, #2
 80013c6:	bf08      	it	eq
 80013c8:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80013ca:	f013 0301 	ands.w	r3, r3, #1
 80013ce:	d140      	bne.n	8001452 <__gnu_unwind_pr_common+0xbe>
 80013d0:	9301      	str	r3, [sp, #4]
 80013d2:	f000 0308 	and.w	r3, r0, #8
 80013d6:	9303      	str	r3, [sp, #12]
 80013d8:	f8d4 8000 	ldr.w	r8, [r4]
 80013dc:	f1b8 0f00 	cmp.w	r8, #0
 80013e0:	d039      	beq.n	8001456 <__gnu_unwind_pr_common+0xc2>
 80013e2:	2e02      	cmp	r6, #2
 80013e4:	d043      	beq.n	800146e <__gnu_unwind_pr_common+0xda>
 80013e6:	f8b4 8000 	ldrh.w	r8, [r4]
 80013ea:	8867      	ldrh	r7, [r4, #2]
 80013ec:	3404      	adds	r4, #4
 80013ee:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80013f0:	f027 0a01 	bic.w	sl, r7, #1
 80013f4:	210f      	movs	r1, #15
 80013f6:	4648      	mov	r0, r9
 80013f8:	449a      	add	sl, r3
 80013fa:	f7ff ff5f 	bl	80012bc <_Unwind_GetGR>
 80013fe:	4582      	cmp	sl, r0
 8001400:	d833      	bhi.n	800146a <__gnu_unwind_pr_common+0xd6>
 8001402:	f028 0301 	bic.w	r3, r8, #1
 8001406:	449a      	add	sl, r3
 8001408:	4550      	cmp	r0, sl
 800140a:	bf2c      	ite	cs
 800140c:	2000      	movcs	r0, #0
 800140e:	2001      	movcc	r0, #1
 8001410:	007f      	lsls	r7, r7, #1
 8001412:	f007 0702 	and.w	r7, r7, #2
 8001416:	f008 0801 	and.w	r8, r8, #1
 800141a:	ea47 0708 	orr.w	r7, r7, r8
 800141e:	2f01      	cmp	r7, #1
 8001420:	d03e      	beq.n	80014a0 <__gnu_unwind_pr_common+0x10c>
 8001422:	d335      	bcc.n	8001490 <__gnu_unwind_pr_common+0xfc>
 8001424:	2f02      	cmp	r7, #2
 8001426:	d11c      	bne.n	8001462 <__gnu_unwind_pr_common+0xce>
 8001428:	6823      	ldr	r3, [r4, #0]
 800142a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800142e:	9202      	str	r2, [sp, #8]
 8001430:	f1bb 0f00 	cmp.w	fp, #0
 8001434:	d176      	bne.n	8001524 <__gnu_unwind_pr_common+0x190>
 8001436:	b128      	cbz	r0, 8001444 <__gnu_unwind_pr_common+0xb0>
 8001438:	9903      	ldr	r1, [sp, #12]
 800143a:	2900      	cmp	r1, #0
 800143c:	d07e      	beq.n	800153c <__gnu_unwind_pr_common+0x1a8>
 800143e:	2a00      	cmp	r2, #0
 8001440:	f000 80a6 	beq.w	8001590 <__gnu_unwind_pr_common+0x1fc>
 8001444:	2b00      	cmp	r3, #0
 8001446:	db77      	blt.n	8001538 <__gnu_unwind_pr_common+0x1a4>
 8001448:	9b02      	ldr	r3, [sp, #8]
 800144a:	3301      	adds	r3, #1
 800144c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001450:	e7c2      	b.n	80013d8 <__gnu_unwind_pr_common+0x44>
 8001452:	2300      	movs	r3, #0
 8001454:	9301      	str	r3, [sp, #4]
 8001456:	2e02      	cmp	r6, #2
 8001458:	dd3e      	ble.n	80014d8 <__gnu_unwind_pr_common+0x144>
 800145a:	f7ff fe17 	bl	800108c <__gnu_unwind_24bit.isra.1>
 800145e:	2800      	cmp	r0, #0
 8001460:	d040      	beq.n	80014e4 <__gnu_unwind_pr_common+0x150>
 8001462:	2009      	movs	r0, #9
 8001464:	b00b      	add	sp, #44	; 0x2c
 8001466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800146a:	2000      	movs	r0, #0
 800146c:	e7d0      	b.n	8001410 <__gnu_unwind_pr_common+0x7c>
 800146e:	6867      	ldr	r7, [r4, #4]
 8001470:	3408      	adds	r4, #8
 8001472:	e7bc      	b.n	80013ee <__gnu_unwind_pr_common+0x5a>
 8001474:	2b02      	cmp	r3, #2
 8001476:	dca3      	bgt.n	80013c0 <__gnu_unwind_pr_common+0x2c>
 8001478:	0c0b      	lsrs	r3, r1, #16
 800147a:	b2da      	uxtb	r2, r3
 800147c:	0409      	lsls	r1, r1, #16
 800147e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8001482:	2302      	movs	r3, #2
 8001484:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8001488:	9107      	str	r1, [sp, #28]
 800148a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800148e:	e797      	b.n	80013c0 <__gnu_unwind_pr_common+0x2c>
 8001490:	f1bb 0f00 	cmp.w	fp, #0
 8001494:	d002      	beq.n	800149c <__gnu_unwind_pr_common+0x108>
 8001496:	2800      	cmp	r0, #0
 8001498:	f040 80bd 	bne.w	8001616 <__gnu_unwind_pr_common+0x282>
 800149c:	3404      	adds	r4, #4
 800149e:	e79b      	b.n	80013d8 <__gnu_unwind_pr_common+0x44>
 80014a0:	f1bb 0f00 	cmp.w	fp, #0
 80014a4:	d125      	bne.n	80014f2 <__gnu_unwind_pr_common+0x15e>
 80014a6:	b1a8      	cbz	r0, 80014d4 <__gnu_unwind_pr_common+0x140>
 80014a8:	e894 000c 	ldmia.w	r4, {r2, r3}
 80014ac:	1c99      	adds	r1, r3, #2
 80014ae:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 80014b2:	d0d6      	beq.n	8001462 <__gnu_unwind_pr_common+0xce>
 80014b4:	f105 0158 	add.w	r1, r5, #88	; 0x58
 80014b8:	3301      	adds	r3, #1
 80014ba:	9106      	str	r1, [sp, #24]
 80014bc:	f000 80a3 	beq.w	8001606 <__gnu_unwind_pr_common+0x272>
 80014c0:	1d20      	adds	r0, r4, #4
 80014c2:	f7ff fddd 	bl	8001080 <_Unwind_decode_typeinfo_ptr.isra.0>
 80014c6:	ab06      	add	r3, sp, #24
 80014c8:	4601      	mov	r1, r0
 80014ca:	4628      	mov	r0, r5
 80014cc:	f3af 8000 	nop.w
 80014d0:	2800      	cmp	r0, #0
 80014d2:	d177      	bne.n	80015c4 <__gnu_unwind_pr_common+0x230>
 80014d4:	3408      	adds	r4, #8
 80014d6:	e77f      	b.n	80013d8 <__gnu_unwind_pr_common+0x44>
 80014d8:	a907      	add	r1, sp, #28
 80014da:	4648      	mov	r0, r9
 80014dc:	f000 faee 	bl	8001abc <__gnu_unwind_execute>
 80014e0:	2800      	cmp	r0, #0
 80014e2:	d1be      	bne.n	8001462 <__gnu_unwind_pr_common+0xce>
 80014e4:	9b01      	ldr	r3, [sp, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d15c      	bne.n	80015a4 <__gnu_unwind_pr_common+0x210>
 80014ea:	2008      	movs	r0, #8
 80014ec:	b00b      	add	sp, #44	; 0x2c
 80014ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80014f2:	210d      	movs	r1, #13
 80014f4:	4648      	mov	r0, r9
 80014f6:	6a2f      	ldr	r7, [r5, #32]
 80014f8:	f7ff fee0 	bl	80012bc <_Unwind_GetGR>
 80014fc:	4287      	cmp	r7, r0
 80014fe:	d1e9      	bne.n	80014d4 <__gnu_unwind_pr_common+0x140>
 8001500:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001502:	429c      	cmp	r4, r3
 8001504:	d1e6      	bne.n	80014d4 <__gnu_unwind_pr_common+0x140>
 8001506:	4620      	mov	r0, r4
 8001508:	f7ff fcf0 	bl	8000eec <selfrel_offset31>
 800150c:	210f      	movs	r1, #15
 800150e:	4602      	mov	r2, r0
 8001510:	4648      	mov	r0, r9
 8001512:	f7ff fef9 	bl	8001308 <_Unwind_SetGR>
 8001516:	4648      	mov	r0, r9
 8001518:	462a      	mov	r2, r5
 800151a:	2100      	movs	r1, #0
 800151c:	f7ff fef4 	bl	8001308 <_Unwind_SetGR>
 8001520:	2007      	movs	r0, #7
 8001522:	e79f      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 8001524:	210d      	movs	r1, #13
 8001526:	4648      	mov	r0, r9
 8001528:	6a2f      	ldr	r7, [r5, #32]
 800152a:	f7ff fec7 	bl	80012bc <_Unwind_GetGR>
 800152e:	4287      	cmp	r7, r0
 8001530:	d058      	beq.n	80015e4 <__gnu_unwind_pr_common+0x250>
 8001532:	6823      	ldr	r3, [r4, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	da87      	bge.n	8001448 <__gnu_unwind_pr_common+0xb4>
 8001538:	3404      	adds	r4, #4
 800153a:	e785      	b.n	8001448 <__gnu_unwind_pr_common+0xb4>
 800153c:	9b02      	ldr	r3, [sp, #8]
 800153e:	b33b      	cbz	r3, 8001590 <__gnu_unwind_pr_common+0x1fc>
 8001540:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001544:	1d27      	adds	r7, r4, #4
 8001546:	f8cd b010 	str.w	fp, [sp, #16]
 800154a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800154e:	f8dd a008 	ldr.w	sl, [sp, #8]
 8001552:	9605      	str	r6, [sp, #20]
 8001554:	46a3      	mov	fp, r4
 8001556:	461c      	mov	r4, r3
 8001558:	e002      	b.n	8001560 <__gnu_unwind_pr_common+0x1cc>
 800155a:	45b2      	cmp	sl, r6
 800155c:	46b0      	mov	r8, r6
 800155e:	d016      	beq.n	800158e <__gnu_unwind_pr_common+0x1fa>
 8001560:	4638      	mov	r0, r7
 8001562:	9406      	str	r4, [sp, #24]
 8001564:	f7ff fd8c 	bl	8001080 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001568:	ab06      	add	r3, sp, #24
 800156a:	4601      	mov	r1, r0
 800156c:	2200      	movs	r2, #0
 800156e:	4628      	mov	r0, r5
 8001570:	f3af 8000 	nop.w
 8001574:	f108 0601 	add.w	r6, r8, #1
 8001578:	3704      	adds	r7, #4
 800157a:	2800      	cmp	r0, #0
 800157c:	d0ed      	beq.n	800155a <__gnu_unwind_pr_common+0x1c6>
 800157e:	9b02      	ldr	r3, [sp, #8]
 8001580:	9e05      	ldr	r6, [sp, #20]
 8001582:	4543      	cmp	r3, r8
 8001584:	465c      	mov	r4, fp
 8001586:	f8dd b010 	ldr.w	fp, [sp, #16]
 800158a:	d1d2      	bne.n	8001532 <__gnu_unwind_pr_common+0x19e>
 800158c:	e000      	b.n	8001590 <__gnu_unwind_pr_common+0x1fc>
 800158e:	465c      	mov	r4, fp
 8001590:	4648      	mov	r0, r9
 8001592:	210d      	movs	r1, #13
 8001594:	f7ff fe92 	bl	80012bc <_Unwind_GetGR>
 8001598:	9b06      	ldr	r3, [sp, #24]
 800159a:	6228      	str	r0, [r5, #32]
 800159c:	62ac      	str	r4, [r5, #40]	; 0x28
 800159e:	626b      	str	r3, [r5, #36]	; 0x24
 80015a0:	2006      	movs	r0, #6
 80015a2:	e75f      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 80015a4:	210f      	movs	r1, #15
 80015a6:	4648      	mov	r0, r9
 80015a8:	f7ff fe88 	bl	80012bc <_Unwind_GetGR>
 80015ac:	210e      	movs	r1, #14
 80015ae:	4602      	mov	r2, r0
 80015b0:	4648      	mov	r0, r9
 80015b2:	f7ff fea9 	bl	8001308 <_Unwind_SetGR>
 80015b6:	4648      	mov	r0, r9
 80015b8:	4a29      	ldr	r2, [pc, #164]	; (8001660 <__gnu_unwind_pr_common+0x2cc>)
 80015ba:	210f      	movs	r1, #15
 80015bc:	f7ff fea4 	bl	8001308 <_Unwind_SetGR>
 80015c0:	2007      	movs	r0, #7
 80015c2:	e74f      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 80015c4:	4607      	mov	r7, r0
 80015c6:	210d      	movs	r1, #13
 80015c8:	4648      	mov	r0, r9
 80015ca:	f7ff fe77 	bl	80012bc <_Unwind_GetGR>
 80015ce:	2f02      	cmp	r7, #2
 80015d0:	6228      	str	r0, [r5, #32]
 80015d2:	d11d      	bne.n	8001610 <__gnu_unwind_pr_common+0x27c>
 80015d4:	462b      	mov	r3, r5
 80015d6:	9a06      	ldr	r2, [sp, #24]
 80015d8:	f843 2f2c 	str.w	r2, [r3, #44]!
 80015dc:	626b      	str	r3, [r5, #36]	; 0x24
 80015de:	62ac      	str	r4, [r5, #40]	; 0x28
 80015e0:	2006      	movs	r0, #6
 80015e2:	e73f      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 80015e4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80015e6:	429c      	cmp	r4, r3
 80015e8:	d1a3      	bne.n	8001532 <__gnu_unwind_pr_common+0x19e>
 80015ea:	2204      	movs	r2, #4
 80015ec:	2700      	movs	r7, #0
 80015ee:	18a3      	adds	r3, r4, r2
 80015f0:	9902      	ldr	r1, [sp, #8]
 80015f2:	62a9      	str	r1, [r5, #40]	; 0x28
 80015f4:	62ef      	str	r7, [r5, #44]	; 0x2c
 80015f6:	632a      	str	r2, [r5, #48]	; 0x30
 80015f8:	636b      	str	r3, [r5, #52]	; 0x34
 80015fa:	6823      	ldr	r3, [r4, #0]
 80015fc:	42bb      	cmp	r3, r7
 80015fe:	db1d      	blt.n	800163c <__gnu_unwind_pr_common+0x2a8>
 8001600:	2301      	movs	r3, #1
 8001602:	9301      	str	r3, [sp, #4]
 8001604:	e720      	b.n	8001448 <__gnu_unwind_pr_common+0xb4>
 8001606:	4648      	mov	r0, r9
 8001608:	210d      	movs	r1, #13
 800160a:	f7ff fe57 	bl	80012bc <_Unwind_GetGR>
 800160e:	6228      	str	r0, [r5, #32]
 8001610:	9b06      	ldr	r3, [sp, #24]
 8001612:	626b      	str	r3, [r5, #36]	; 0x24
 8001614:	e7e3      	b.n	80015de <__gnu_unwind_pr_common+0x24a>
 8001616:	4620      	mov	r0, r4
 8001618:	f7ff fc68 	bl	8000eec <selfrel_offset31>
 800161c:	3404      	adds	r4, #4
 800161e:	4606      	mov	r6, r0
 8001620:	63ac      	str	r4, [r5, #56]	; 0x38
 8001622:	4628      	mov	r0, r5
 8001624:	f3af 8000 	nop.w
 8001628:	2800      	cmp	r0, #0
 800162a:	f43f af1a 	beq.w	8001462 <__gnu_unwind_pr_common+0xce>
 800162e:	4648      	mov	r0, r9
 8001630:	4632      	mov	r2, r6
 8001632:	210f      	movs	r1, #15
 8001634:	f7ff fe68 	bl	8001308 <_Unwind_SetGR>
 8001638:	2007      	movs	r0, #7
 800163a:	e713      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 800163c:	4608      	mov	r0, r1
 800163e:	3001      	adds	r0, #1
 8001640:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001644:	f7ff fc52 	bl	8000eec <selfrel_offset31>
 8001648:	210f      	movs	r1, #15
 800164a:	4602      	mov	r2, r0
 800164c:	4648      	mov	r0, r9
 800164e:	f7ff fe5b 	bl	8001308 <_Unwind_SetGR>
 8001652:	4648      	mov	r0, r9
 8001654:	462a      	mov	r2, r5
 8001656:	4639      	mov	r1, r7
 8001658:	f7ff fe56 	bl	8001308 <_Unwind_SetGR>
 800165c:	2007      	movs	r0, #7
 800165e:	e701      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 8001660:	00000000 	.word	0x00000000

08001664 <__aeabi_unwind_cpp_pr0>:
 8001664:	2300      	movs	r3, #0
 8001666:	e695      	b.n	8001394 <__gnu_unwind_pr_common>

08001668 <__aeabi_unwind_cpp_pr1>:
 8001668:	2301      	movs	r3, #1
 800166a:	e693      	b.n	8001394 <__gnu_unwind_pr_common>

0800166c <__aeabi_unwind_cpp_pr2>:
 800166c:	2302      	movs	r3, #2
 800166e:	e691      	b.n	8001394 <__gnu_unwind_pr_common>

08001670 <_Unwind_VRS_Pop>:
 8001670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001672:	4604      	mov	r4, r0
 8001674:	b0c5      	sub	sp, #276	; 0x114
 8001676:	2904      	cmp	r1, #4
 8001678:	d80d      	bhi.n	8001696 <_Unwind_VRS_Pop+0x26>
 800167a:	e8df f001 	tbb	[pc, r1]
 800167e:	0353      	.short	0x0353
 8001680:	310c      	.short	0x310c
 8001682:	0f          	.byte	0x0f
 8001683:	00          	.byte	0x00
 8001684:	2b01      	cmp	r3, #1
 8001686:	ea4f 4612 	mov.w	r6, r2, lsr #16
 800168a:	b295      	uxth	r5, r2
 800168c:	d162      	bne.n	8001754 <_Unwind_VRS_Pop+0xe4>
 800168e:	1972      	adds	r2, r6, r5
 8001690:	2a10      	cmp	r2, #16
 8001692:	f240 809b 	bls.w	80017cc <_Unwind_VRS_Pop+0x15c>
 8001696:	2002      	movs	r0, #2
 8001698:	b045      	add	sp, #276	; 0x114
 800169a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800169c:	2b00      	cmp	r3, #0
 800169e:	d1fa      	bne.n	8001696 <_Unwind_VRS_Pop+0x26>
 80016a0:	2a10      	cmp	r2, #16
 80016a2:	d8f8      	bhi.n	8001696 <_Unwind_VRS_Pop+0x26>
 80016a4:	6823      	ldr	r3, [r4, #0]
 80016a6:	06d8      	lsls	r0, r3, #27
 80016a8:	f100 80c6 	bmi.w	8001838 <_Unwind_VRS_Pop+0x1c8>
 80016ac:	ae22      	add	r6, sp, #136	; 0x88
 80016ae:	4630      	mov	r0, r6
 80016b0:	9201      	str	r2, [sp, #4]
 80016b2:	f000 f973 	bl	800199c <__gnu_Unwind_Save_WMMXC>
 80016b6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80016b8:	9a01      	ldr	r2, [sp, #4]
 80016ba:	2300      	movs	r3, #0
 80016bc:	2501      	movs	r5, #1
 80016be:	fa05 f103 	lsl.w	r1, r5, r3
 80016c2:	4211      	tst	r1, r2
 80016c4:	d003      	beq.n	80016ce <_Unwind_VRS_Pop+0x5e>
 80016c6:	6801      	ldr	r1, [r0, #0]
 80016c8:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 80016cc:	3004      	adds	r0, #4
 80016ce:	3301      	adds	r3, #1
 80016d0:	2b04      	cmp	r3, #4
 80016d2:	d1f4      	bne.n	80016be <_Unwind_VRS_Pop+0x4e>
 80016d4:	63a0      	str	r0, [r4, #56]	; 0x38
 80016d6:	4630      	mov	r0, r6
 80016d8:	f000 f956 	bl	8001988 <__gnu_Unwind_Restore_WMMXC>
 80016dc:	2000      	movs	r0, #0
 80016de:	e7db      	b.n	8001698 <_Unwind_VRS_Pop+0x28>
 80016e0:	2b03      	cmp	r3, #3
 80016e2:	d1d8      	bne.n	8001696 <_Unwind_VRS_Pop+0x26>
 80016e4:	0c15      	lsrs	r5, r2, #16
 80016e6:	b297      	uxth	r7, r2
 80016e8:	19eb      	adds	r3, r5, r7
 80016ea:	2b10      	cmp	r3, #16
 80016ec:	d8d3      	bhi.n	8001696 <_Unwind_VRS_Pop+0x26>
 80016ee:	6823      	ldr	r3, [r4, #0]
 80016f0:	071e      	lsls	r6, r3, #28
 80016f2:	f100 80b5 	bmi.w	8001860 <_Unwind_VRS_Pop+0x1f0>
 80016f6:	ae22      	add	r6, sp, #136	; 0x88
 80016f8:	4630      	mov	r0, r6
 80016fa:	f000 f923 	bl	8001944 <__gnu_Unwind_Save_WMMXD>
 80016fe:	00ed      	lsls	r5, r5, #3
 8001700:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001702:	b14f      	cbz	r7, 8001718 <_Unwind_VRS_Pop+0xa8>
 8001704:	3d04      	subs	r5, #4
 8001706:	1971      	adds	r1, r6, r5
 8001708:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 800170c:	f853 2b04 	ldr.w	r2, [r3], #4
 8001710:	f841 2f04 	str.w	r2, [r1, #4]!
 8001714:	4283      	cmp	r3, r0
 8001716:	d1f9      	bne.n	800170c <_Unwind_VRS_Pop+0x9c>
 8001718:	4630      	mov	r0, r6
 800171a:	63a3      	str	r3, [r4, #56]	; 0x38
 800171c:	f000 f8f0 	bl	8001900 <__gnu_Unwind_Restore_WMMXD>
 8001720:	2000      	movs	r0, #0
 8001722:	e7b9      	b.n	8001698 <_Unwind_VRS_Pop+0x28>
 8001724:	2b00      	cmp	r3, #0
 8001726:	d1b6      	bne.n	8001696 <_Unwind_VRS_Pop+0x26>
 8001728:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800172a:	b297      	uxth	r7, r2
 800172c:	1d20      	adds	r0, r4, #4
 800172e:	2601      	movs	r6, #1
 8001730:	fa06 f103 	lsl.w	r1, r6, r3
 8001734:	4239      	tst	r1, r7
 8001736:	f103 0301 	add.w	r3, r3, #1
 800173a:	d002      	beq.n	8001742 <_Unwind_VRS_Pop+0xd2>
 800173c:	6829      	ldr	r1, [r5, #0]
 800173e:	6001      	str	r1, [r0, #0]
 8001740:	3504      	adds	r5, #4
 8001742:	2b10      	cmp	r3, #16
 8001744:	f100 0004 	add.w	r0, r0, #4
 8001748:	d1f2      	bne.n	8001730 <_Unwind_VRS_Pop+0xc0>
 800174a:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 800174e:	d13b      	bne.n	80017c8 <_Unwind_VRS_Pop+0x158>
 8001750:	63a5      	str	r5, [r4, #56]	; 0x38
 8001752:	e7a1      	b.n	8001698 <_Unwind_VRS_Pop+0x28>
 8001754:	2b05      	cmp	r3, #5
 8001756:	d19e      	bne.n	8001696 <_Unwind_VRS_Pop+0x26>
 8001758:	1977      	adds	r7, r6, r5
 800175a:	2f20      	cmp	r7, #32
 800175c:	d89b      	bhi.n	8001696 <_Unwind_VRS_Pop+0x26>
 800175e:	2e0f      	cmp	r6, #15
 8001760:	d966      	bls.n	8001830 <_Unwind_VRS_Pop+0x1c0>
 8001762:	462f      	mov	r7, r5
 8001764:	2d00      	cmp	r5, #0
 8001766:	d13a      	bne.n	80017de <_Unwind_VRS_Pop+0x16e>
 8001768:	462a      	mov	r2, r5
 800176a:	2700      	movs	r7, #0
 800176c:	2a00      	cmp	r2, #0
 800176e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001770:	dd72      	ble.n	8001858 <_Unwind_VRS_Pop+0x1e8>
 8001772:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8001776:	4601      	mov	r1, r0
 8001778:	a844      	add	r0, sp, #272	; 0x110
 800177a:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 800177e:	388c      	subs	r0, #140	; 0x8c
 8001780:	f851 5b04 	ldr.w	r5, [r1], #4
 8001784:	f840 5f04 	str.w	r5, [r0, #4]!
 8001788:	4291      	cmp	r1, r2
 800178a:	d1f9      	bne.n	8001780 <_Unwind_VRS_Pop+0x110>
 800178c:	4608      	mov	r0, r1
 800178e:	b197      	cbz	r7, 80017b6 <_Unwind_VRS_Pop+0x146>
 8001790:	2e10      	cmp	r6, #16
 8001792:	4632      	mov	r2, r6
 8001794:	a944      	add	r1, sp, #272	; 0x110
 8001796:	bf38      	it	cc
 8001798:	2210      	movcc	r2, #16
 800179a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800179e:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 80017a2:	0079      	lsls	r1, r7, #1
 80017a4:	3a04      	subs	r2, #4
 80017a6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80017aa:	f850 5b04 	ldr.w	r5, [r0], #4
 80017ae:	f842 5f04 	str.w	r5, [r2, #4]!
 80017b2:	4288      	cmp	r0, r1
 80017b4:	d1f9      	bne.n	80017aa <_Unwind_VRS_Pop+0x13a>
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d048      	beq.n	800184c <_Unwind_VRS_Pop+0x1dc>
 80017ba:	2e0f      	cmp	r6, #15
 80017bc:	63a1      	str	r1, [r4, #56]	; 0x38
 80017be:	d933      	bls.n	8001828 <_Unwind_VRS_Pop+0x1b8>
 80017c0:	b117      	cbz	r7, 80017c8 <_Unwind_VRS_Pop+0x158>
 80017c2:	a802      	add	r0, sp, #8
 80017c4:	f000 f894 	bl	80018f0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80017c8:	2000      	movs	r0, #0
 80017ca:	e765      	b.n	8001698 <_Unwind_VRS_Pop+0x28>
 80017cc:	2e0f      	cmp	r6, #15
 80017ce:	f63f af62 	bhi.w	8001696 <_Unwind_VRS_Pop+0x26>
 80017d2:	2700      	movs	r7, #0
 80017d4:	6822      	ldr	r2, [r4, #0]
 80017d6:	07d1      	lsls	r1, r2, #31
 80017d8:	d417      	bmi.n	800180a <_Unwind_VRS_Pop+0x19a>
 80017da:	2f00      	cmp	r7, #0
 80017dc:	d060      	beq.n	80018a0 <_Unwind_VRS_Pop+0x230>
 80017de:	6822      	ldr	r2, [r4, #0]
 80017e0:	0751      	lsls	r1, r2, #29
 80017e2:	d445      	bmi.n	8001870 <_Unwind_VRS_Pop+0x200>
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d04d      	beq.n	8001884 <_Unwind_VRS_Pop+0x214>
 80017e8:	2e0f      	cmp	r6, #15
 80017ea:	d806      	bhi.n	80017fa <_Unwind_VRS_Pop+0x18a>
 80017ec:	a822      	add	r0, sp, #136	; 0x88
 80017ee:	9301      	str	r3, [sp, #4]
 80017f0:	f000 f87a 	bl	80018e8 <__gnu_Unwind_Save_VFP_D>
 80017f4:	9b01      	ldr	r3, [sp, #4]
 80017f6:	2f00      	cmp	r7, #0
 80017f8:	d0b6      	beq.n	8001768 <_Unwind_VRS_Pop+0xf8>
 80017fa:	a802      	add	r0, sp, #8
 80017fc:	9301      	str	r3, [sp, #4]
 80017fe:	f000 f87b 	bl	80018f8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001802:	9b01      	ldr	r3, [sp, #4]
 8001804:	f1c6 0210 	rsb	r2, r6, #16
 8001808:	e7b0      	b.n	800176c <_Unwind_VRS_Pop+0xfc>
 800180a:	f022 0101 	bic.w	r1, r2, #1
 800180e:	2b05      	cmp	r3, #5
 8001810:	6021      	str	r1, [r4, #0]
 8001812:	9301      	str	r3, [sp, #4]
 8001814:	4620      	mov	r0, r4
 8001816:	d03b      	beq.n	8001890 <_Unwind_VRS_Pop+0x220>
 8001818:	f022 0203 	bic.w	r2, r2, #3
 800181c:	f840 2b48 	str.w	r2, [r0], #72
 8001820:	f000 f85a 	bl	80018d8 <__gnu_Unwind_Save_VFP>
 8001824:	9b01      	ldr	r3, [sp, #4]
 8001826:	e7d8      	b.n	80017da <_Unwind_VRS_Pop+0x16a>
 8001828:	a822      	add	r0, sp, #136	; 0x88
 800182a:	f000 f859 	bl	80018e0 <__gnu_Unwind_Restore_VFP_D>
 800182e:	e7c7      	b.n	80017c0 <_Unwind_VRS_Pop+0x150>
 8001830:	2f10      	cmp	r7, #16
 8001832:	d9ce      	bls.n	80017d2 <_Unwind_VRS_Pop+0x162>
 8001834:	3f10      	subs	r7, #16
 8001836:	e7cd      	b.n	80017d4 <_Unwind_VRS_Pop+0x164>
 8001838:	f023 0310 	bic.w	r3, r3, #16
 800183c:	6023      	str	r3, [r4, #0]
 800183e:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001842:	9201      	str	r2, [sp, #4]
 8001844:	f000 f8aa 	bl	800199c <__gnu_Unwind_Save_WMMXC>
 8001848:	9a01      	ldr	r2, [sp, #4]
 800184a:	e72f      	b.n	80016ac <_Unwind_VRS_Pop+0x3c>
 800184c:	3104      	adds	r1, #4
 800184e:	63a1      	str	r1, [r4, #56]	; 0x38
 8001850:	a822      	add	r0, sp, #136	; 0x88
 8001852:	f000 f83d 	bl	80018d0 <__gnu_Unwind_Restore_VFP>
 8001856:	e7b7      	b.n	80017c8 <_Unwind_VRS_Pop+0x158>
 8001858:	2f00      	cmp	r7, #0
 800185a:	d199      	bne.n	8001790 <_Unwind_VRS_Pop+0x120>
 800185c:	4601      	mov	r1, r0
 800185e:	e7aa      	b.n	80017b6 <_Unwind_VRS_Pop+0x146>
 8001860:	f023 0308 	bic.w	r3, r3, #8
 8001864:	6023      	str	r3, [r4, #0]
 8001866:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800186a:	f000 f86b 	bl	8001944 <__gnu_Unwind_Save_WMMXD>
 800186e:	e742      	b.n	80016f6 <_Unwind_VRS_Pop+0x86>
 8001870:	4620      	mov	r0, r4
 8001872:	f022 0204 	bic.w	r2, r2, #4
 8001876:	f840 2bd0 	str.w	r2, [r0], #208
 800187a:	9301      	str	r3, [sp, #4]
 800187c:	f000 f83c 	bl	80018f8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001880:	9b01      	ldr	r3, [sp, #4]
 8001882:	e7af      	b.n	80017e4 <_Unwind_VRS_Pop+0x174>
 8001884:	a822      	add	r0, sp, #136	; 0x88
 8001886:	9301      	str	r3, [sp, #4]
 8001888:	f000 f826 	bl	80018d8 <__gnu_Unwind_Save_VFP>
 800188c:	9b01      	ldr	r3, [sp, #4]
 800188e:	e7b9      	b.n	8001804 <_Unwind_VRS_Pop+0x194>
 8001890:	f041 0102 	orr.w	r1, r1, #2
 8001894:	f840 1b48 	str.w	r1, [r0], #72
 8001898:	f000 f826 	bl	80018e8 <__gnu_Unwind_Save_VFP_D>
 800189c:	9b01      	ldr	r3, [sp, #4]
 800189e:	e79c      	b.n	80017da <_Unwind_VRS_Pop+0x16a>
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d003      	beq.n	80018ac <_Unwind_VRS_Pop+0x23c>
 80018a4:	2e0f      	cmp	r6, #15
 80018a6:	f63f af5f 	bhi.w	8001768 <_Unwind_VRS_Pop+0xf8>
 80018aa:	e79f      	b.n	80017ec <_Unwind_VRS_Pop+0x17c>
 80018ac:	a822      	add	r0, sp, #136	; 0x88
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	f000 f812 	bl	80018d8 <__gnu_Unwind_Save_VFP>
 80018b4:	9b01      	ldr	r3, [sp, #4]
 80018b6:	e757      	b.n	8001768 <_Unwind_VRS_Pop+0xf8>

080018b8 <__restore_core_regs>:
 80018b8:	f100 0134 	add.w	r1, r0, #52	; 0x34
 80018bc:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 80018c0:	469c      	mov	ip, r3
 80018c2:	46a6      	mov	lr, r4
 80018c4:	f84c 5d04 	str.w	r5, [ip, #-4]!
 80018c8:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80018cc:	46e5      	mov	sp, ip
 80018ce:	bd00      	pop	{pc}

080018d0 <__gnu_Unwind_Restore_VFP>:
 80018d0:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop

080018d8 <__gnu_Unwind_Save_VFP>:
 80018d8:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop

080018e0 <__gnu_Unwind_Restore_VFP_D>:
 80018e0:	ec90 0b20 	vldmia	r0, {d0-d15}
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop

080018e8 <__gnu_Unwind_Save_VFP_D>:
 80018e8:	ec80 0b20 	vstmia	r0, {d0-d15}
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop

080018f0 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80018f0:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop

080018f8 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80018f8:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop

08001900 <__gnu_Unwind_Restore_WMMXD>:
 8001900:	ecf0 0102 	ldfe	f0, [r0], #8
 8001904:	ecf0 1102 	ldfe	f1, [r0], #8
 8001908:	ecf0 2102 	ldfe	f2, [r0], #8
 800190c:	ecf0 3102 	ldfe	f3, [r0], #8
 8001910:	ecf0 4102 	ldfe	f4, [r0], #8
 8001914:	ecf0 5102 	ldfe	f5, [r0], #8
 8001918:	ecf0 6102 	ldfe	f6, [r0], #8
 800191c:	ecf0 7102 	ldfe	f7, [r0], #8
 8001920:	ecf0 8102 	ldfp	f0, [r0], #8
 8001924:	ecf0 9102 	ldfp	f1, [r0], #8
 8001928:	ecf0 a102 	ldfp	f2, [r0], #8
 800192c:	ecf0 b102 	ldfp	f3, [r0], #8
 8001930:	ecf0 c102 	ldfp	f4, [r0], #8
 8001934:	ecf0 d102 	ldfp	f5, [r0], #8
 8001938:	ecf0 e102 	ldfp	f6, [r0], #8
 800193c:	ecf0 f102 	ldfp	f7, [r0], #8
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop

08001944 <__gnu_Unwind_Save_WMMXD>:
 8001944:	ece0 0102 	stfe	f0, [r0], #8
 8001948:	ece0 1102 	stfe	f1, [r0], #8
 800194c:	ece0 2102 	stfe	f2, [r0], #8
 8001950:	ece0 3102 	stfe	f3, [r0], #8
 8001954:	ece0 4102 	stfe	f4, [r0], #8
 8001958:	ece0 5102 	stfe	f5, [r0], #8
 800195c:	ece0 6102 	stfe	f6, [r0], #8
 8001960:	ece0 7102 	stfe	f7, [r0], #8
 8001964:	ece0 8102 	stfp	f0, [r0], #8
 8001968:	ece0 9102 	stfp	f1, [r0], #8
 800196c:	ece0 a102 	stfp	f2, [r0], #8
 8001970:	ece0 b102 	stfp	f3, [r0], #8
 8001974:	ece0 c102 	stfp	f4, [r0], #8
 8001978:	ece0 d102 	stfp	f5, [r0], #8
 800197c:	ece0 e102 	stfp	f6, [r0], #8
 8001980:	ece0 f102 	stfp	f7, [r0], #8
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop

08001988 <__gnu_Unwind_Restore_WMMXC>:
 8001988:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 800198c:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001990:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001994:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop

0800199c <__gnu_Unwind_Save_WMMXC>:
 800199c:	fca0 8101 	stc2	1, cr8, [r0], #4
 80019a0:	fca0 9101 	stc2	1, cr9, [r0], #4
 80019a4:	fca0 a101 	stc2	1, cr10, [r0], #4
 80019a8:	fca0 b101 	stc2	1, cr11, [r0], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop

080019b0 <_Unwind_RaiseException>:
 80019b0:	46ec      	mov	ip, sp
 80019b2:	b500      	push	{lr}
 80019b4:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019b8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019bc:	f04f 0300 	mov.w	r3, #0
 80019c0:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019c4:	a901      	add	r1, sp, #4
 80019c6:	f7ff fbf3 	bl	80011b0 <__gnu_Unwind_RaiseException>
 80019ca:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019ce:	b012      	add	sp, #72	; 0x48
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop

080019d4 <_Unwind_Resume>:
 80019d4:	46ec      	mov	ip, sp
 80019d6:	b500      	push	{lr}
 80019d8:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019dc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019e0:	f04f 0300 	mov.w	r3, #0
 80019e4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019e8:	a901      	add	r1, sp, #4
 80019ea:	f7ff fc1b 	bl	8001224 <__gnu_Unwind_Resume>
 80019ee:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019f2:	b012      	add	sp, #72	; 0x48
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop

080019f8 <_Unwind_Resume_or_Rethrow>:
 80019f8:	46ec      	mov	ip, sp
 80019fa:	b500      	push	{lr}
 80019fc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a00:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a04:	f04f 0300 	mov.w	r3, #0
 8001a08:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a0c:	a901      	add	r1, sp, #4
 8001a0e:	f7ff fc2b 	bl	8001268 <__gnu_Unwind_Resume_or_Rethrow>
 8001a12:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a16:	b012      	add	sp, #72	; 0x48
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop

08001a1c <_Unwind_ForcedUnwind>:
 8001a1c:	46ec      	mov	ip, sp
 8001a1e:	b500      	push	{lr}
 8001a20:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a24:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a28:	f04f 0300 	mov.w	r3, #0
 8001a2c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a30:	ab01      	add	r3, sp, #4
 8001a32:	f7ff fbed 	bl	8001210 <__gnu_Unwind_ForcedUnwind>
 8001a36:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a3a:	b012      	add	sp, #72	; 0x48
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop

08001a40 <_Unwind_Backtrace>:
 8001a40:	46ec      	mov	ip, sp
 8001a42:	b500      	push	{lr}
 8001a44:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a48:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a4c:	f04f 0300 	mov.w	r3, #0
 8001a50:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a54:	aa01      	add	r2, sp, #4
 8001a56:	f7ff fc65 	bl	8001324 <__gnu_Unwind_Backtrace>
 8001a5a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a5e:	b012      	add	sp, #72	; 0x48
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop

08001a64 <next_unwind_byte>:
 8001a64:	7a02      	ldrb	r2, [r0, #8]
 8001a66:	b91a      	cbnz	r2, 8001a70 <next_unwind_byte+0xc>
 8001a68:	7a43      	ldrb	r3, [r0, #9]
 8001a6a:	b943      	cbnz	r3, 8001a7e <next_unwind_byte+0x1a>
 8001a6c:	20b0      	movs	r0, #176	; 0xb0
 8001a6e:	4770      	bx	lr
 8001a70:	6803      	ldr	r3, [r0, #0]
 8001a72:	3a01      	subs	r2, #1
 8001a74:	7202      	strb	r2, [r0, #8]
 8001a76:	021a      	lsls	r2, r3, #8
 8001a78:	6002      	str	r2, [r0, #0]
 8001a7a:	0e18      	lsrs	r0, r3, #24
 8001a7c:	4770      	bx	lr
 8001a7e:	6842      	ldr	r2, [r0, #4]
 8001a80:	3b01      	subs	r3, #1
 8001a82:	b410      	push	{r4}
 8001a84:	7243      	strb	r3, [r0, #9]
 8001a86:	6813      	ldr	r3, [r2, #0]
 8001a88:	2103      	movs	r1, #3
 8001a8a:	1d14      	adds	r4, r2, #4
 8001a8c:	7201      	strb	r1, [r0, #8]
 8001a8e:	021a      	lsls	r2, r3, #8
 8001a90:	6044      	str	r4, [r0, #4]
 8001a92:	6002      	str	r2, [r0, #0]
 8001a94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a98:	0e18      	lsrs	r0, r3, #24
 8001a9a:	4770      	bx	lr

08001a9c <_Unwind_GetGR.constprop.0>:
 8001a9c:	b500      	push	{lr}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	aa03      	add	r2, sp, #12
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	9200      	str	r2, [sp, #0]
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	220c      	movs	r2, #12
 8001aaa:	f7ff fbed 	bl	8001288 <_Unwind_VRS_Get>
 8001aae:	9803      	ldr	r0, [sp, #12]
 8001ab0:	b005      	add	sp, #20
 8001ab2:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ab6:	bf00      	nop

08001ab8 <unwind_UCB_from_context>:
 8001ab8:	e7f0      	b.n	8001a9c <_Unwind_GetGR.constprop.0>
 8001aba:	bf00      	nop

08001abc <__gnu_unwind_execute>:
 8001abc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ac0:	4606      	mov	r6, r0
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	460f      	mov	r7, r1
 8001ac6:	f04f 0800 	mov.w	r8, #0
 8001aca:	4638      	mov	r0, r7
 8001acc:	f7ff ffca 	bl	8001a64 <next_unwind_byte>
 8001ad0:	28b0      	cmp	r0, #176	; 0xb0
 8001ad2:	4604      	mov	r4, r0
 8001ad4:	d023      	beq.n	8001b1e <__gnu_unwind_execute+0x62>
 8001ad6:	0605      	lsls	r5, r0, #24
 8001ad8:	d427      	bmi.n	8001b2a <__gnu_unwind_execute+0x6e>
 8001ada:	2300      	movs	r3, #0
 8001adc:	f10d 090c 	add.w	r9, sp, #12
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	0085      	lsls	r5, r0, #2
 8001ae4:	220d      	movs	r2, #13
 8001ae6:	f8cd 9000 	str.w	r9, [sp]
 8001aea:	4630      	mov	r0, r6
 8001aec:	f7ff fbcc 	bl	8001288 <_Unwind_VRS_Get>
 8001af0:	b2ed      	uxtb	r5, r5
 8001af2:	9b03      	ldr	r3, [sp, #12]
 8001af4:	f8cd 9000 	str.w	r9, [sp]
 8001af8:	0660      	lsls	r0, r4, #25
 8001afa:	f105 0504 	add.w	r5, r5, #4
 8001afe:	bf4c      	ite	mi
 8001b00:	1b5d      	submi	r5, r3, r5
 8001b02:	18ed      	addpl	r5, r5, r3
 8001b04:	2300      	movs	r3, #0
 8001b06:	4619      	mov	r1, r3
 8001b08:	220d      	movs	r2, #13
 8001b0a:	4630      	mov	r0, r6
 8001b0c:	9503      	str	r5, [sp, #12]
 8001b0e:	f7ff fbe1 	bl	80012d4 <_Unwind_VRS_Set>
 8001b12:	4638      	mov	r0, r7
 8001b14:	f7ff ffa6 	bl	8001a64 <next_unwind_byte>
 8001b18:	28b0      	cmp	r0, #176	; 0xb0
 8001b1a:	4604      	mov	r4, r0
 8001b1c:	d1db      	bne.n	8001ad6 <__gnu_unwind_execute+0x1a>
 8001b1e:	f1b8 0f00 	cmp.w	r8, #0
 8001b22:	f000 8095 	beq.w	8001c50 <__gnu_unwind_execute+0x194>
 8001b26:	2000      	movs	r0, #0
 8001b28:	e01c      	b.n	8001b64 <__gnu_unwind_execute+0xa8>
 8001b2a:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001b2e:	2b80      	cmp	r3, #128	; 0x80
 8001b30:	d05d      	beq.n	8001bee <__gnu_unwind_execute+0x132>
 8001b32:	2b90      	cmp	r3, #144	; 0x90
 8001b34:	d019      	beq.n	8001b6a <__gnu_unwind_execute+0xae>
 8001b36:	2ba0      	cmp	r3, #160	; 0xa0
 8001b38:	d02c      	beq.n	8001b94 <__gnu_unwind_execute+0xd8>
 8001b3a:	2bb0      	cmp	r3, #176	; 0xb0
 8001b3c:	d03f      	beq.n	8001bbe <__gnu_unwind_execute+0x102>
 8001b3e:	2bc0      	cmp	r3, #192	; 0xc0
 8001b40:	d06c      	beq.n	8001c1c <__gnu_unwind_execute+0x160>
 8001b42:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001b46:	2bd0      	cmp	r3, #208	; 0xd0
 8001b48:	d10b      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001b4a:	f000 0207 	and.w	r2, r0, #7
 8001b4e:	3201      	adds	r2, #1
 8001b50:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001b54:	2305      	movs	r3, #5
 8001b56:	2101      	movs	r1, #1
 8001b58:	4630      	mov	r0, r6
 8001b5a:	f7ff fd89 	bl	8001670 <_Unwind_VRS_Pop>
 8001b5e:	2800      	cmp	r0, #0
 8001b60:	d0b3      	beq.n	8001aca <__gnu_unwind_execute+0xe>
 8001b62:	2009      	movs	r0, #9
 8001b64:	b005      	add	sp, #20
 8001b66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b6a:	f000 030d 	and.w	r3, r0, #13
 8001b6e:	2b0d      	cmp	r3, #13
 8001b70:	d0f7      	beq.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001b72:	ad03      	add	r5, sp, #12
 8001b74:	2300      	movs	r3, #0
 8001b76:	f000 020f 	and.w	r2, r0, #15
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	9500      	str	r5, [sp, #0]
 8001b7e:	4630      	mov	r0, r6
 8001b80:	f7ff fb82 	bl	8001288 <_Unwind_VRS_Get>
 8001b84:	2300      	movs	r3, #0
 8001b86:	9500      	str	r5, [sp, #0]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	220d      	movs	r2, #13
 8001b8c:	4630      	mov	r0, r6
 8001b8e:	f7ff fba1 	bl	80012d4 <_Unwind_VRS_Set>
 8001b92:	e79a      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001b94:	43c2      	mvns	r2, r0
 8001b96:	f002 0307 	and.w	r3, r2, #7
 8001b9a:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001b9e:	411a      	asrs	r2, r3
 8001ba0:	0701      	lsls	r1, r0, #28
 8001ba2:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001ba6:	f04f 0300 	mov.w	r3, #0
 8001baa:	bf48      	it	mi
 8001bac:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4630      	mov	r0, r6
 8001bb4:	f7ff fd5c 	bl	8001670 <_Unwind_VRS_Pop>
 8001bb8:	2800      	cmp	r0, #0
 8001bba:	d1d2      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001bbc:	e785      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001bbe:	28b1      	cmp	r0, #177	; 0xb1
 8001bc0:	d057      	beq.n	8001c72 <__gnu_unwind_execute+0x1b6>
 8001bc2:	28b2      	cmp	r0, #178	; 0xb2
 8001bc4:	d068      	beq.n	8001c98 <__gnu_unwind_execute+0x1dc>
 8001bc6:	28b3      	cmp	r0, #179	; 0xb3
 8001bc8:	f000 8095 	beq.w	8001cf6 <__gnu_unwind_execute+0x23a>
 8001bcc:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001bd0:	2bb4      	cmp	r3, #180	; 0xb4
 8001bd2:	d0c6      	beq.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001bd4:	f000 0207 	and.w	r2, r0, #7
 8001bd8:	3201      	adds	r2, #1
 8001bda:	2301      	movs	r3, #1
 8001bdc:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001be0:	4619      	mov	r1, r3
 8001be2:	4630      	mov	r0, r6
 8001be4:	f7ff fd44 	bl	8001670 <_Unwind_VRS_Pop>
 8001be8:	2800      	cmp	r0, #0
 8001bea:	d1ba      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001bec:	e76d      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001bee:	4638      	mov	r0, r7
 8001bf0:	f7ff ff38 	bl	8001a64 <next_unwind_byte>
 8001bf4:	0224      	lsls	r4, r4, #8
 8001bf6:	4304      	orrs	r4, r0
 8001bf8:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001bfc:	d0b1      	beq.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001bfe:	0124      	lsls	r4, r4, #4
 8001c00:	2300      	movs	r3, #0
 8001c02:	b2a2      	uxth	r2, r4
 8001c04:	4619      	mov	r1, r3
 8001c06:	4630      	mov	r0, r6
 8001c08:	f7ff fd32 	bl	8001670 <_Unwind_VRS_Pop>
 8001c0c:	2800      	cmp	r0, #0
 8001c0e:	d1a8      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001c10:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001c14:	bf18      	it	ne
 8001c16:	f04f 0801 	movne.w	r8, #1
 8001c1a:	e756      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001c1c:	28c6      	cmp	r0, #198	; 0xc6
 8001c1e:	d07d      	beq.n	8001d1c <__gnu_unwind_execute+0x260>
 8001c20:	28c7      	cmp	r0, #199	; 0xc7
 8001c22:	f000 8086 	beq.w	8001d32 <__gnu_unwind_execute+0x276>
 8001c26:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001c2a:	2bc0      	cmp	r3, #192	; 0xc0
 8001c2c:	f000 8094 	beq.w	8001d58 <__gnu_unwind_execute+0x29c>
 8001c30:	28c8      	cmp	r0, #200	; 0xc8
 8001c32:	f000 809f 	beq.w	8001d74 <__gnu_unwind_execute+0x2b8>
 8001c36:	28c9      	cmp	r0, #201	; 0xc9
 8001c38:	d193      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001c3a:	4638      	mov	r0, r7
 8001c3c:	f7ff ff12 	bl	8001a64 <next_unwind_byte>
 8001c40:	0302      	lsls	r2, r0, #12
 8001c42:	f000 000f 	and.w	r0, r0, #15
 8001c46:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001c4a:	3001      	adds	r0, #1
 8001c4c:	4302      	orrs	r2, r0
 8001c4e:	e781      	b.n	8001b54 <__gnu_unwind_execute+0x98>
 8001c50:	ac03      	add	r4, sp, #12
 8001c52:	4643      	mov	r3, r8
 8001c54:	220e      	movs	r2, #14
 8001c56:	4641      	mov	r1, r8
 8001c58:	9400      	str	r4, [sp, #0]
 8001c5a:	4630      	mov	r0, r6
 8001c5c:	f7ff fb14 	bl	8001288 <_Unwind_VRS_Get>
 8001c60:	9400      	str	r4, [sp, #0]
 8001c62:	4630      	mov	r0, r6
 8001c64:	4643      	mov	r3, r8
 8001c66:	220f      	movs	r2, #15
 8001c68:	4641      	mov	r1, r8
 8001c6a:	f7ff fb33 	bl	80012d4 <_Unwind_VRS_Set>
 8001c6e:	4640      	mov	r0, r8
 8001c70:	e778      	b.n	8001b64 <__gnu_unwind_execute+0xa8>
 8001c72:	4638      	mov	r0, r7
 8001c74:	f7ff fef6 	bl	8001a64 <next_unwind_byte>
 8001c78:	2800      	cmp	r0, #0
 8001c7a:	f43f af72 	beq.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001c7e:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001c82:	f47f af6e 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001c86:	4602      	mov	r2, r0
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4630      	mov	r0, r6
 8001c8c:	f7ff fcf0 	bl	8001670 <_Unwind_VRS_Pop>
 8001c90:	2800      	cmp	r0, #0
 8001c92:	f47f af66 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001c96:	e718      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001c98:	2300      	movs	r3, #0
 8001c9a:	f10d 090c 	add.w	r9, sp, #12
 8001c9e:	220d      	movs	r2, #13
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f8cd 9000 	str.w	r9, [sp]
 8001ca6:	4630      	mov	r0, r6
 8001ca8:	f7ff faee 	bl	8001288 <_Unwind_VRS_Get>
 8001cac:	4638      	mov	r0, r7
 8001cae:	f7ff fed9 	bl	8001a64 <next_unwind_byte>
 8001cb2:	0602      	lsls	r2, r0, #24
 8001cb4:	f04f 0402 	mov.w	r4, #2
 8001cb8:	d50c      	bpl.n	8001cd4 <__gnu_unwind_execute+0x218>
 8001cba:	9b03      	ldr	r3, [sp, #12]
 8001cbc:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001cc0:	40a0      	lsls	r0, r4
 8001cc2:	4403      	add	r3, r0
 8001cc4:	4638      	mov	r0, r7
 8001cc6:	9303      	str	r3, [sp, #12]
 8001cc8:	f7ff fecc 	bl	8001a64 <next_unwind_byte>
 8001ccc:	0603      	lsls	r3, r0, #24
 8001cce:	f104 0407 	add.w	r4, r4, #7
 8001cd2:	d4f2      	bmi.n	8001cba <__gnu_unwind_execute+0x1fe>
 8001cd4:	9b03      	ldr	r3, [sp, #12]
 8001cd6:	f8cd 9000 	str.w	r9, [sp]
 8001cda:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001cde:	40a2      	lsls	r2, r4
 8001ce0:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	4414      	add	r4, r2
 8001ce8:	4619      	mov	r1, r3
 8001cea:	220d      	movs	r2, #13
 8001cec:	4630      	mov	r0, r6
 8001cee:	9403      	str	r4, [sp, #12]
 8001cf0:	f7ff faf0 	bl	80012d4 <_Unwind_VRS_Set>
 8001cf4:	e6e9      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001cf6:	4638      	mov	r0, r7
 8001cf8:	f7ff feb4 	bl	8001a64 <next_unwind_byte>
 8001cfc:	0301      	lsls	r1, r0, #12
 8001cfe:	f000 000f 	and.w	r0, r0, #15
 8001d02:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001d06:	1c42      	adds	r2, r0, #1
 8001d08:	2301      	movs	r3, #1
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	4630      	mov	r0, r6
 8001d0e:	4619      	mov	r1, r3
 8001d10:	f7ff fcae 	bl	8001670 <_Unwind_VRS_Pop>
 8001d14:	2800      	cmp	r0, #0
 8001d16:	f47f af24 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d1a:	e6d6      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001d1c:	4638      	mov	r0, r7
 8001d1e:	f7ff fea1 	bl	8001a64 <next_unwind_byte>
 8001d22:	0301      	lsls	r1, r0, #12
 8001d24:	f000 000f 	and.w	r0, r0, #15
 8001d28:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001d2c:	1c42      	adds	r2, r0, #1
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e7eb      	b.n	8001d0a <__gnu_unwind_execute+0x24e>
 8001d32:	4638      	mov	r0, r7
 8001d34:	f7ff fe96 	bl	8001a64 <next_unwind_byte>
 8001d38:	2800      	cmp	r0, #0
 8001d3a:	f43f af12 	beq.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d3e:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001d42:	f47f af0e 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d46:	4602      	mov	r2, r0
 8001d48:	2104      	movs	r1, #4
 8001d4a:	4630      	mov	r0, r6
 8001d4c:	f7ff fc90 	bl	8001670 <_Unwind_VRS_Pop>
 8001d50:	2800      	cmp	r0, #0
 8001d52:	f47f af06 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d56:	e6b8      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001d58:	f000 020f 	and.w	r2, r0, #15
 8001d5c:	3201      	adds	r2, #1
 8001d5e:	2303      	movs	r3, #3
 8001d60:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001d64:	4619      	mov	r1, r3
 8001d66:	4630      	mov	r0, r6
 8001d68:	f7ff fc82 	bl	8001670 <_Unwind_VRS_Pop>
 8001d6c:	2800      	cmp	r0, #0
 8001d6e:	f47f aef8 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d72:	e6aa      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001d74:	4638      	mov	r0, r7
 8001d76:	f7ff fe75 	bl	8001a64 <next_unwind_byte>
 8001d7a:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001d7e:	f000 030f 	and.w	r3, r0, #15
 8001d82:	3210      	adds	r2, #16
 8001d84:	3301      	adds	r3, #1
 8001d86:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001d8a:	e6e3      	b.n	8001b54 <__gnu_unwind_execute+0x98>

08001d8c <__gnu_unwind_frame>:
 8001d8c:	b510      	push	{r4, lr}
 8001d8e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001d90:	b084      	sub	sp, #16
 8001d92:	685a      	ldr	r2, [r3, #4]
 8001d94:	2003      	movs	r0, #3
 8001d96:	f88d 000c 	strb.w	r0, [sp, #12]
 8001d9a:	79dc      	ldrb	r4, [r3, #7]
 8001d9c:	f88d 400d 	strb.w	r4, [sp, #13]
 8001da0:	0212      	lsls	r2, r2, #8
 8001da2:	3308      	adds	r3, #8
 8001da4:	4608      	mov	r0, r1
 8001da6:	a901      	add	r1, sp, #4
 8001da8:	9201      	str	r2, [sp, #4]
 8001daa:	9302      	str	r3, [sp, #8]
 8001dac:	f7ff fe86 	bl	8001abc <__gnu_unwind_execute>
 8001db0:	b004      	add	sp, #16
 8001db2:	bd10      	pop	{r4, pc}

08001db4 <_Unwind_GetRegionStart>:
 8001db4:	b508      	push	{r3, lr}
 8001db6:	f7ff fe7f 	bl	8001ab8 <unwind_UCB_from_context>
 8001dba:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001dbc:	bd08      	pop	{r3, pc}
 8001dbe:	bf00      	nop

08001dc0 <_Unwind_GetLanguageSpecificData>:
 8001dc0:	b508      	push	{r3, lr}
 8001dc2:	f7ff fe79 	bl	8001ab8 <unwind_UCB_from_context>
 8001dc6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001dc8:	79c3      	ldrb	r3, [r0, #7]
 8001dca:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001dce:	3008      	adds	r0, #8
 8001dd0:	bd08      	pop	{r3, pc}
 8001dd2:	bf00      	nop

08001dd4 <_Unwind_GetTextRelBase>:
 8001dd4:	b508      	push	{r3, lr}
 8001dd6:	f006 fb92 	bl	80084fe <abort>
 8001dda:	bf00      	nop

08001ddc <_Unwind_GetDataRelBase>:
 8001ddc:	b508      	push	{r3, lr}
 8001dde:	f7ff fff9 	bl	8001dd4 <_Unwind_GetTextRelBase>
 8001de2:	bf00      	nop

08001de4 <__aeabi_idiv0>:
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop

08001de8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dea:	4a0e      	ldr	r2, [pc, #56]	; (8001e24 <HAL_InitTick+0x3c>)
 8001dec:	4b0e      	ldr	r3, [pc, #56]	; (8001e28 <HAL_InitTick+0x40>)
{
 8001dee:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001df0:	7818      	ldrb	r0, [r3, #0]
 8001df2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001df6:	fbb3 f3f0 	udiv	r3, r3, r0
 8001dfa:	6810      	ldr	r0, [r2, #0]
 8001dfc:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e00:	f000 fbb8 	bl	8002574 <HAL_SYSTICK_Config>
 8001e04:	4604      	mov	r4, r0
 8001e06:	b958      	cbnz	r0, 8001e20 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e08:	2d0f      	cmp	r5, #15
 8001e0a:	d809      	bhi.n	8001e20 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	4629      	mov	r1, r5
 8001e10:	f04f 30ff 	mov.w	r0, #4294967295
 8001e14:	f000 fb6c 	bl	80024f0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e18:	4b04      	ldr	r3, [pc, #16]	; (8001e2c <HAL_InitTick+0x44>)
 8001e1a:	4620      	mov	r0, r4
 8001e1c:	601d      	str	r5, [r3, #0]
 8001e1e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001e20:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001e22:	bd38      	pop	{r3, r4, r5, pc}
 8001e24:	20000008 	.word	0x20000008
 8001e28:	20000000 	.word	0x20000000
 8001e2c:	20000004 	.word	0x20000004

08001e30 <HAL_Init>:
{
 8001e30:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e32:	4b0b      	ldr	r3, [pc, #44]	; (8001e60 <HAL_Init+0x30>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e3a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e42:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e4a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	f000 fb3d 	bl	80024cc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e52:	2000      	movs	r0, #0
 8001e54:	f7ff ffc8 	bl	8001de8 <HAL_InitTick>
  HAL_MspInit();
 8001e58:	f002 fba6 	bl	80045a8 <HAL_MspInit>
}
 8001e5c:	2000      	movs	r0, #0
 8001e5e:	bd08      	pop	{r3, pc}
 8001e60:	40023c00 	.word	0x40023c00

08001e64 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001e64:	4a03      	ldr	r2, [pc, #12]	; (8001e74 <HAL_IncTick+0x10>)
 8001e66:	4b04      	ldr	r3, [pc, #16]	; (8001e78 <HAL_IncTick+0x14>)
 8001e68:	6811      	ldr	r1, [r2, #0]
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	440b      	add	r3, r1
 8001e6e:	6013      	str	r3, [r2, #0]
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	20000704 	.word	0x20000704
 8001e78:	20000000 	.word	0x20000000

08001e7c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001e7c:	4b01      	ldr	r3, [pc, #4]	; (8001e84 <HAL_GetTick+0x8>)
 8001e7e:	6818      	ldr	r0, [r3, #0]
}
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	20000704 	.word	0x20000704

08001e88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e88:	b538      	push	{r3, r4, r5, lr}
 8001e8a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001e8c:	f7ff fff6 	bl	8001e7c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e90:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001e92:	bf1c      	itt	ne
 8001e94:	4b05      	ldrne	r3, [pc, #20]	; (8001eac <HAL_Delay+0x24>)
 8001e96:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001e98:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001e9a:	bf18      	it	ne
 8001e9c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e9e:	f7ff ffed 	bl	8001e7c <HAL_GetTick>
 8001ea2:	1b40      	subs	r0, r0, r5
 8001ea4:	4284      	cmp	r4, r0
 8001ea6:	d8fa      	bhi.n	8001e9e <HAL_Delay+0x16>
  {
  }
}
 8001ea8:	bd38      	pop	{r3, r4, r5, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000000 	.word	0x20000000

08001eb0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001eb0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001eb2:	4604      	mov	r4, r0
 8001eb4:	2800      	cmp	r0, #0
 8001eb6:	d06e      	beq.n	8001f96 <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001eb8:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001ebc:	b90b      	cbnz	r3, 8001ec2 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001ebe:	f001 fd95 	bl	80039ec <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001ec2:	6822      	ldr	r2, [r4, #0]
 8001ec4:	6813      	ldr	r3, [r2, #0]
 8001ec6:	f023 0302 	bic.w	r3, r3, #2
 8001eca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ecc:	f7ff ffd6 	bl	8001e7c <HAL_GetTick>
 8001ed0:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ed2:	6823      	ldr	r3, [r4, #0]
 8001ed4:	685a      	ldr	r2, [r3, #4]
 8001ed6:	0791      	lsls	r1, r2, #30
 8001ed8:	d451      	bmi.n	8001f7e <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	f042 0201 	orr.w	r2, r2, #1
 8001ee0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ee2:	f7ff ffcb 	bl	8001e7c <HAL_GetTick>
 8001ee6:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001ee8:	6823      	ldr	r3, [r4, #0]
 8001eea:	685a      	ldr	r2, [r3, #4]
 8001eec:	07d2      	lsls	r2, r2, #31
 8001eee:	d554      	bpl.n	8001f9a <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001ef0:	7e22      	ldrb	r2, [r4, #24]
 8001ef2:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	bf0c      	ite	eq
 8001ef8:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001efc:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001f00:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001f02:	7e62      	ldrb	r2, [r4, #25]
 8001f04:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	bf0c      	ite	eq
 8001f0a:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001f0e:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8001f12:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001f14:	7ea2      	ldrb	r2, [r4, #26]
 8001f16:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	bf0c      	ite	eq
 8001f1c:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001f20:	f022 0220 	bicne.w	r2, r2, #32
 8001f24:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001f26:	7ee2      	ldrb	r2, [r4, #27]
 8001f28:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	bf0c      	ite	eq
 8001f2e:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f32:	f042 0210 	orrne.w	r2, r2, #16
 8001f36:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001f38:	7f22      	ldrb	r2, [r4, #28]
 8001f3a:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	bf0c      	ite	eq
 8001f40:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f44:	f022 0208 	bicne.w	r2, r2, #8
 8001f48:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001f4a:	7f62      	ldrb	r2, [r4, #29]
 8001f4c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	bf0c      	ite	eq
 8001f52:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f56:	f022 0204 	bicne.w	r2, r2, #4
 8001f5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001f5c:	68e1      	ldr	r1, [r4, #12]
 8001f5e:	68a2      	ldr	r2, [r4, #8]
 8001f60:	430a      	orrs	r2, r1
 8001f62:	6921      	ldr	r1, [r4, #16]
 8001f64:	430a      	orrs	r2, r1
 8001f66:	6961      	ldr	r1, [r4, #20]
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	6861      	ldr	r1, [r4, #4]
 8001f6c:	3901      	subs	r1, #1
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f72:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001f74:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f76:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8001f78:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 8001f7c:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f7e:	f7ff ff7d 	bl	8001e7c <HAL_GetTick>
 8001f82:	1b40      	subs	r0, r0, r5
 8001f84:	280a      	cmp	r0, #10
 8001f86:	d9a4      	bls.n	8001ed2 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f8e:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f90:	2305      	movs	r3, #5
 8001f92:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8001f96:	2001      	movs	r0, #1
}
 8001f98:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f9a:	f7ff ff6f 	bl	8001e7c <HAL_GetTick>
 8001f9e:	1b40      	subs	r0, r0, r5
 8001fa0:	280a      	cmp	r0, #10
 8001fa2:	d9a1      	bls.n	8001ee8 <HAL_CAN_Init+0x38>
 8001fa4:	e7f0      	b.n	8001f88 <HAL_CAN_Init+0xd8>
	...

08001fa8 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fa8:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001fac:	3b01      	subs	r3, #1
 8001fae:	2b01      	cmp	r3, #1
{
 8001fb0:	b530      	push	{r4, r5, lr}
  if ((state == HAL_CAN_STATE_READY) ||
 8001fb2:	d879      	bhi.n	80020a8 <HAL_CAN_ConfigFilter+0x100>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001fb4:	4b3f      	ldr	r3, [pc, #252]	; (80020b4 <HAL_CAN_ConfigFilter+0x10c>)
 8001fb6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001fba:	f042 0201 	orr.w	r2, r2, #1
 8001fbe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001fc2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001fc6:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8001fca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001fce:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001fd2:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8001fd4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001fd8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001fdc:	6948      	ldr	r0, [r1, #20]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001fde:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001fe2:	f000 021f 	and.w	r2, r0, #31
 8001fe6:	2401      	movs	r4, #1
 8001fe8:	4094      	lsls	r4, r2
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001fea:	43e2      	mvns	r2, r4
 8001fec:	4015      	ands	r5, r2
 8001fee:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001ff2:	69cd      	ldr	r5, [r1, #28]
 8001ff4:	2d00      	cmp	r5, #0
 8001ff6:	d136      	bne.n	8002066 <HAL_CAN_ConfigFilter+0xbe>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001ff8:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8001ffc:	4015      	ands	r5, r2
 8001ffe:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 8002002:	00c0      	lsls	r0, r0, #3

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002004:	68cd      	ldr	r5, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002006:	888b      	ldrh	r3, [r1, #4]
 8002008:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800200c:	f500 40c8 	add.w	r0, r0, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002010:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002014:	f8c0 3240 	str.w	r3, [r0, #576]	; 0x240

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002018:	688d      	ldr	r5, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800201a:	880b      	ldrh	r3, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800201c:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002020:	f8c0 3244 	str.w	r3, [r0, #580]	; 0x244
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002024:	6988      	ldr	r0, [r1, #24]
 8002026:	4b23      	ldr	r3, [pc, #140]	; (80020b4 <HAL_CAN_ConfigFilter+0x10c>)
 8002028:	2800      	cmp	r0, #0
 800202a:	d135      	bne.n	8002098 <HAL_CAN_ConfigFilter+0xf0>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800202c:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8002030:	4010      	ands	r0, r2
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002032:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002036:	6908      	ldr	r0, [r1, #16]
 8002038:	bb90      	cbnz	r0, 80020a0 <HAL_CAN_ConfigFilter+0xf8>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800203a:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800203e:	4002      	ands	r2, r0
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002040:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002044:	6a0b      	ldr	r3, [r1, #32]
 8002046:	4a1b      	ldr	r2, [pc, #108]	; (80020b4 <HAL_CAN_ConfigFilter+0x10c>)
 8002048:	2b01      	cmp	r3, #1
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800204a:	bf02      	ittt	eq
 800204c:	f8d2 321c 	ldreq.w	r3, [r2, #540]	; 0x21c
 8002050:	4323      	orreq	r3, r4
 8002052:	f8c2 321c 	streq.w	r3, [r2, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002056:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 800205a:	f023 0301 	bic.w	r3, r3, #1
 800205e:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002062:	2000      	movs	r0, #0
 8002064:	bd30      	pop	{r4, r5, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002066:	2d01      	cmp	r5, #1
 8002068:	d1dc      	bne.n	8002024 <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800206a:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 800206e:	4325      	orrs	r5, r4
 8002070:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002074:	680b      	ldr	r3, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002076:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002078:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800207c:	00c3      	lsls	r3, r0, #3
 800207e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002082:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002086:	8988      	ldrh	r0, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002088:	f8c3 5240 	str.w	r5, [r3, #576]	; 0x240
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800208c:	688d      	ldr	r5, [r1, #8]
 800208e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002092:	f8c3 0244 	str.w	r0, [r3, #580]	; 0x244
 8002096:	e7c5      	b.n	8002024 <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002098:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 800209c:	4320      	orrs	r0, r4
 800209e:	e7c8      	b.n	8002032 <HAL_CAN_ConfigFilter+0x8a>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80020a0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80020a4:	4322      	orrs	r2, r4
 80020a6:	e7cb      	b.n	8002040 <HAL_CAN_ConfigFilter+0x98>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80020a8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80020aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020ae:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80020b0:	2001      	movs	r0, #1
  }
}
 80020b2:	bd30      	pop	{r4, r5, pc}
 80020b4:	40006400 	.word	0x40006400

080020b8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80020b8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80020ba:	f890 3020 	ldrb.w	r3, [r0, #32]
 80020be:	2b01      	cmp	r3, #1
{
 80020c0:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 80020c2:	d11f      	bne.n	8002104 <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80020c4:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80020c6:	2302      	movs	r3, #2
 80020c8:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80020cc:	6813      	ldr	r3, [r2, #0]
 80020ce:	f023 0301 	bic.w	r3, r3, #1
 80020d2:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80020d4:	f7ff fed2 	bl	8001e7c <HAL_GetTick>
 80020d8:	4605      	mov	r5, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80020da:	6823      	ldr	r3, [r4, #0]
 80020dc:	6858      	ldr	r0, [r3, #4]
 80020de:	f010 0001 	ands.w	r0, r0, #1
 80020e2:	d101      	bne.n	80020e8 <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80020e4:	6260      	str	r0, [r4, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80020e6:	bd38      	pop	{r3, r4, r5, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80020e8:	f7ff fec8 	bl	8001e7c <HAL_GetTick>
 80020ec:	1b40      	subs	r0, r0, r5
 80020ee:	280a      	cmp	r0, #10
 80020f0:	d9f3      	bls.n	80020da <HAL_CAN_Start+0x22>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80020f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80020f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020f8:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 80020fa:	2305      	movs	r3, #5
 80020fc:	f884 3020 	strb.w	r3, [r4, #32]
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
 8002100:	2001      	movs	r0, #1
  }
}
 8002102:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002104:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002106:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800210a:	6243      	str	r3, [r0, #36]	; 0x24
 800210c:	e7f8      	b.n	8002100 <HAL_CAN_Start+0x48>

0800210e <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800210e:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002110:	f890 5020 	ldrb.w	r5, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002114:	6806      	ldr	r6, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002116:	3d01      	subs	r5, #1
 8002118:	2d01      	cmp	r5, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800211a:	68b4      	ldr	r4, [r6, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 800211c:	d840      	bhi.n	80021a0 <HAL_CAN_AddTxMessage+0x92>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800211e:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8002122:	d039      	beq.n	8002198 <HAL_CAN_AddTxMessage+0x8a>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002124:	f3c4 6401 	ubfx	r4, r4, #24, #2

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002128:	2c03      	cmp	r4, #3
 800212a:	f04f 0501 	mov.w	r5, #1
 800212e:	d105      	bne.n	800213c <HAL_CAN_AddTxMessage+0x2e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002130:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002132:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002136:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8002138:	2001      	movs	r0, #1
  }
}
 800213a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800213c:	40a5      	lsls	r5, r4
 800213e:	601d      	str	r5, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 8002140:	6888      	ldr	r0, [r1, #8]
 8002142:	68cf      	ldr	r7, [r1, #12]
 8002144:	f104 0318 	add.w	r3, r4, #24
 8002148:	bb08      	cbnz	r0, 800218e <HAL_CAN_AddTxMessage+0x80>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800214a:	6808      	ldr	r0, [r1, #0]
 800214c:	ea47 5040 	orr.w	r0, r7, r0, lsl #21
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002150:	011b      	lsls	r3, r3, #4
 8002152:	0124      	lsls	r4, r4, #4
 8002154:	50f0      	str	r0, [r6, r3]
 8002156:	1933      	adds	r3, r6, r4
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002158:	6908      	ldr	r0, [r1, #16]
      if (pHeader->TransmitGlobalTime == ENABLE)
 800215a:	7d09      	ldrb	r1, [r1, #20]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800215c:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002160:	2901      	cmp	r1, #1
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002162:	bf02      	ittt	eq
 8002164:	f8d3 1184 	ldreq.w	r1, [r3, #388]	; 0x184
 8002168:	f441 7180 	orreq.w	r1, r1, #256	; 0x100
 800216c:	f8c3 1184 	streq.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002170:	4434      	add	r4, r6
 8002172:	6851      	ldr	r1, [r2, #4]
 8002174:	f8c4 118c 	str.w	r1, [r4, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002178:	6812      	ldr	r2, [r2, #0]
 800217a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800217e:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8002182:	f042 0201 	orr.w	r2, r2, #1
 8002186:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
      return HAL_OK;
 800218a:	2000      	movs	r0, #0
 800218c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800218e:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8002190:	4338      	orrs	r0, r7
 8002192:	ea40 00c5 	orr.w	r0, r0, r5, lsl #3
 8002196:	e7db      	b.n	8002150 <HAL_CAN_AddTxMessage+0x42>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002198:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800219a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800219e:	e7ca      	b.n	8002136 <HAL_CAN_AddTxMessage+0x28>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80021a0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80021a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021a6:	e7c6      	b.n	8002136 <HAL_CAN_AddTxMessage+0x28>

080021a8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80021a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 80021aa:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80021ae:	3c01      	subs	r4, #1
 80021b0:	2c01      	cmp	r4, #1
 80021b2:	d86b      	bhi.n	800228c <HAL_CAN_GetRxMessage+0xe4>
 80021b4:	6806      	ldr	r6, [r0, #0]
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80021b6:	b941      	cbnz	r1, 80021ca <HAL_CAN_GetRxMessage+0x22>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80021b8:	68f4      	ldr	r4, [r6, #12]
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80021ba:	07a4      	lsls	r4, r4, #30
 80021bc:	d107      	bne.n	80021ce <HAL_CAN_GetRxMessage+0x26>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80021be:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80021c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80021c4:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80021c6:	2001      	movs	r0, #1
  }
}
 80021c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80021ca:	6934      	ldr	r4, [r6, #16]
 80021cc:	e7f5      	b.n	80021ba <HAL_CAN_GetRxMessage+0x12>
 80021ce:	010c      	lsls	r4, r1, #4
 80021d0:	1935      	adds	r5, r6, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80021d2:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80021d6:	f007 0704 	and.w	r7, r7, #4
 80021da:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80021dc:	2f00      	cmp	r7, #0
 80021de:	d14b      	bne.n	8002278 <HAL_CAN_GetRxMessage+0xd0>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80021e0:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80021e4:	0d7f      	lsrs	r7, r7, #21
 80021e6:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80021e8:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 80021ec:	f3c7 0740 	ubfx	r7, r7, #1, #1
 80021f0:	60d7      	str	r7, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80021f2:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
 80021f6:	f007 070f 	and.w	r7, r7, #15
 80021fa:	6117      	str	r7, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80021fc:	f8d5 71b4 	ldr.w	r7, [r5, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002200:	f8d5 51b4 	ldr.w	r5, [r5, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002204:	4426      	add	r6, r4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002206:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800220a:	0c2d      	lsrs	r5, r5, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800220c:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800220e:	6155      	str	r5, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002210:	f8d6 21b8 	ldr.w	r2, [r6, #440]	; 0x1b8
 8002214:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002216:	6802      	ldr	r2, [r0, #0]
 8002218:	4422      	add	r2, r4
 800221a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800221e:	0a12      	lsrs	r2, r2, #8
 8002220:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002222:	6802      	ldr	r2, [r0, #0]
 8002224:	4422      	add	r2, r4
 8002226:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800222a:	0c12      	lsrs	r2, r2, #16
 800222c:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800222e:	6802      	ldr	r2, [r0, #0]
 8002230:	4422      	add	r2, r4
 8002232:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8002236:	0e12      	lsrs	r2, r2, #24
 8002238:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800223a:	6802      	ldr	r2, [r0, #0]
 800223c:	4422      	add	r2, r4
 800223e:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8002242:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002244:	6802      	ldr	r2, [r0, #0]
 8002246:	4422      	add	r2, r4
 8002248:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800224c:	0a12      	lsrs	r2, r2, #8
 800224e:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002250:	6802      	ldr	r2, [r0, #0]
 8002252:	4422      	add	r2, r4
 8002254:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8002258:	0c12      	lsrs	r2, r2, #16
 800225a:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800225c:	6802      	ldr	r2, [r0, #0]
 800225e:	4414      	add	r4, r2
 8002260:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8002264:	0e12      	lsrs	r2, r2, #24
 8002266:	71da      	strb	r2, [r3, #7]
 8002268:	6803      	ldr	r3, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800226a:	b951      	cbnz	r1, 8002282 <HAL_CAN_GetRxMessage+0xda>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800226c:	68da      	ldr	r2, [r3, #12]
 800226e:	f042 0220 	orr.w	r2, r2, #32
 8002272:	60da      	str	r2, [r3, #12]
    return HAL_OK;
 8002274:	2000      	movs	r0, #0
 8002276:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002278:	f8d5 71b0 	ldr.w	r7, [r5, #432]	; 0x1b0
 800227c:	08ff      	lsrs	r7, r7, #3
 800227e:	6057      	str	r7, [r2, #4]
 8002280:	e7b2      	b.n	80021e8 <HAL_CAN_GetRxMessage+0x40>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002282:	691a      	ldr	r2, [r3, #16]
 8002284:	f042 0220 	orr.w	r2, r2, #32
 8002288:	611a      	str	r2, [r3, #16]
 800228a:	e7f3      	b.n	8002274 <HAL_CAN_GetRxMessage+0xcc>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800228c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800228e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002292:	e797      	b.n	80021c4 <HAL_CAN_GetRxMessage+0x1c>

08002294 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8002294:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002298:	3b01      	subs	r3, #1
 800229a:	2b01      	cmp	r3, #1
 800229c:	d805      	bhi.n	80022aa <HAL_CAN_ActivateNotification+0x16>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800229e:	6802      	ldr	r2, [r0, #0]
 80022a0:	6953      	ldr	r3, [r2, #20]
 80022a2:	4319      	orrs	r1, r3
 80022a4:	6151      	str	r1, [r2, #20]

    /* Return function status */
    return HAL_OK;
 80022a6:	2000      	movs	r0, #0
 80022a8:	4770      	bx	lr
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80022aa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80022ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022b0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80022b2:	2001      	movs	r0, #1
  }
}
 80022b4:	4770      	bx	lr

080022b6 <HAL_CAN_TxMailbox0CompleteCallback>:
 80022b6:	4770      	bx	lr

080022b8 <HAL_CAN_TxMailbox1CompleteCallback>:
 80022b8:	4770      	bx	lr

080022ba <HAL_CAN_TxMailbox2CompleteCallback>:
 80022ba:	4770      	bx	lr

080022bc <HAL_CAN_TxMailbox0AbortCallback>:
 80022bc:	4770      	bx	lr

080022be <HAL_CAN_TxMailbox1AbortCallback>:
 80022be:	4770      	bx	lr

080022c0 <HAL_CAN_TxMailbox2AbortCallback>:
 80022c0:	4770      	bx	lr

080022c2 <HAL_CAN_RxFifo0FullCallback>:
 80022c2:	4770      	bx	lr

080022c4 <HAL_CAN_RxFifo1MsgPendingCallback>:
 80022c4:	4770      	bx	lr

080022c6 <HAL_CAN_RxFifo1FullCallback>:
 80022c6:	4770      	bx	lr

080022c8 <HAL_CAN_SleepCallback>:
 80022c8:	4770      	bx	lr

080022ca <HAL_CAN_WakeUpFromRxMsgCallback>:
 80022ca:	4770      	bx	lr

080022cc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80022cc:	4770      	bx	lr

080022ce <HAL_CAN_IRQHandler>:
{
 80022ce:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80022d2:	6803      	ldr	r3, [r0, #0]
 80022d4:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80022d6:	f8d3 9004 	ldr.w	r9, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80022da:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80022dc:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80022e0:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80022e4:	f8d3 8018 	ldr.w	r8, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80022e8:	f016 0401 	ands.w	r4, r6, #1
{
 80022ec:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80022ee:	d022      	beq.n	8002336 <HAL_CAN_IRQHandler+0x68>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80022f0:	f017 0401 	ands.w	r4, r7, #1
 80022f4:	d007      	beq.n	8002306 <HAL_CAN_IRQHandler+0x38>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80022f6:	2201      	movs	r2, #1
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80022f8:	07b9      	lsls	r1, r7, #30
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80022fa:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80022fc:	f140 80a3 	bpl.w	8002446 <HAL_CAN_IRQHandler+0x178>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002300:	f7ff ffd9 	bl	80022b6 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002304:	2400      	movs	r4, #0
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002306:	05fb      	lsls	r3, r7, #23
 8002308:	d509      	bpl.n	800231e <HAL_CAN_IRQHandler+0x50>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800230a:	682b      	ldr	r3, [r5, #0]
 800230c:	f44f 7280 	mov.w	r2, #256	; 0x100
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002310:	05b8      	lsls	r0, r7, #22
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002312:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002314:	f140 80a5 	bpl.w	8002462 <HAL_CAN_IRQHandler+0x194>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002318:	4628      	mov	r0, r5
 800231a:	f7ff ffcd 	bl	80022b8 <HAL_CAN_TxMailbox1CompleteCallback>
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800231e:	03fb      	lsls	r3, r7, #15
 8002320:	d509      	bpl.n	8002336 <HAL_CAN_IRQHandler+0x68>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002322:	682b      	ldr	r3, [r5, #0]
 8002324:	f44f 3280 	mov.w	r2, #65536	; 0x10000
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002328:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800232a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800232c:	f140 80a7 	bpl.w	800247e <HAL_CAN_IRQHandler+0x1b0>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002330:	4628      	mov	r0, r5
 8002332:	f7ff ffc2 	bl	80022ba <HAL_CAN_TxMailbox2CompleteCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002336:	0733      	lsls	r3, r6, #28
 8002338:	d507      	bpl.n	800234a <HAL_CAN_IRQHandler+0x7c>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800233a:	f01b 0f10 	tst.w	fp, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800233e:	bf1f      	itttt	ne
 8002340:	682b      	ldrne	r3, [r5, #0]
 8002342:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002344:	f444 7400 	orrne.w	r4, r4, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002348:	60da      	strne	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800234a:	0777      	lsls	r7, r6, #29
 800234c:	d508      	bpl.n	8002360 <HAL_CAN_IRQHandler+0x92>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800234e:	f01b 0f08 	tst.w	fp, #8
 8002352:	d005      	beq.n	8002360 <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002354:	682b      	ldr	r3, [r5, #0]
 8002356:	2208      	movs	r2, #8
 8002358:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 800235a:	4628      	mov	r0, r5
 800235c:	f7ff ffb1 	bl	80022c2 <HAL_CAN_RxFifo0FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002360:	07b0      	lsls	r0, r6, #30
 8002362:	d506      	bpl.n	8002372 <HAL_CAN_IRQHandler+0xa4>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002364:	682b      	ldr	r3, [r5, #0]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	0799      	lsls	r1, r3, #30
 800236a:	d002      	beq.n	8002372 <HAL_CAN_IRQHandler+0xa4>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800236c:	4628      	mov	r0, r5
 800236e:	f001 f99f 	bl	80036b0 <HAL_CAN_RxFifo0MsgPendingCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002372:	0672      	lsls	r2, r6, #25
 8002374:	d507      	bpl.n	8002386 <HAL_CAN_IRQHandler+0xb8>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002376:	f01a 0f10 	tst.w	sl, #16
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800237a:	bf1f      	itttt	ne
 800237c:	682b      	ldrne	r3, [r5, #0]
 800237e:	2210      	movne	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002380:	f444 6480 	orrne.w	r4, r4, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002384:	611a      	strne	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002386:	06b3      	lsls	r3, r6, #26
 8002388:	d508      	bpl.n	800239c <HAL_CAN_IRQHandler+0xce>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800238a:	f01a 0f08 	tst.w	sl, #8
 800238e:	d005      	beq.n	800239c <HAL_CAN_IRQHandler+0xce>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002390:	682b      	ldr	r3, [r5, #0]
 8002392:	2208      	movs	r2, #8
 8002394:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002396:	4628      	mov	r0, r5
 8002398:	f7ff ff95 	bl	80022c6 <HAL_CAN_RxFifo1FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800239c:	06f7      	lsls	r7, r6, #27
 800239e:	d506      	bpl.n	80023ae <HAL_CAN_IRQHandler+0xe0>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80023a0:	682b      	ldr	r3, [r5, #0]
 80023a2:	691b      	ldr	r3, [r3, #16]
 80023a4:	0798      	lsls	r0, r3, #30
 80023a6:	d002      	beq.n	80023ae <HAL_CAN_IRQHandler+0xe0>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80023a8:	4628      	mov	r0, r5
 80023aa:	f7ff ff8b 	bl	80022c4 <HAL_CAN_RxFifo1MsgPendingCallback>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80023ae:	03b1      	lsls	r1, r6, #14
 80023b0:	d508      	bpl.n	80023c4 <HAL_CAN_IRQHandler+0xf6>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80023b2:	f019 0f10 	tst.w	r9, #16
 80023b6:	d005      	beq.n	80023c4 <HAL_CAN_IRQHandler+0xf6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80023b8:	682b      	ldr	r3, [r5, #0]
 80023ba:	2210      	movs	r2, #16
 80023bc:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80023be:	4628      	mov	r0, r5
 80023c0:	f7ff ff82 	bl	80022c8 <HAL_CAN_SleepCallback>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80023c4:	03f2      	lsls	r2, r6, #15
 80023c6:	d508      	bpl.n	80023da <HAL_CAN_IRQHandler+0x10c>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80023c8:	f019 0f08 	tst.w	r9, #8
 80023cc:	d005      	beq.n	80023da <HAL_CAN_IRQHandler+0x10c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80023ce:	682b      	ldr	r3, [r5, #0]
 80023d0:	2208      	movs	r2, #8
 80023d2:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80023d4:	4628      	mov	r0, r5
 80023d6:	f7ff ff78 	bl	80022ca <HAL_CAN_WakeUpFromRxMsgCallback>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80023da:	0433      	lsls	r3, r6, #16
 80023dc:	d52a      	bpl.n	8002434 <HAL_CAN_IRQHandler+0x166>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80023de:	f019 0f04 	tst.w	r9, #4
 80023e2:	682a      	ldr	r2, [r5, #0]
 80023e4:	d024      	beq.n	8002430 <HAL_CAN_IRQHandler+0x162>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80023e6:	05f7      	lsls	r7, r6, #23
 80023e8:	d504      	bpl.n	80023f4 <HAL_CAN_IRQHandler+0x126>
 80023ea:	f018 0f01 	tst.w	r8, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 80023ee:	bf18      	it	ne
 80023f0:	f044 0401 	orrne.w	r4, r4, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80023f4:	05b0      	lsls	r0, r6, #22
 80023f6:	d504      	bpl.n	8002402 <HAL_CAN_IRQHandler+0x134>
 80023f8:	f018 0f02 	tst.w	r8, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 80023fc:	bf18      	it	ne
 80023fe:	f044 0402 	orrne.w	r4, r4, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002402:	0571      	lsls	r1, r6, #21
 8002404:	d504      	bpl.n	8002410 <HAL_CAN_IRQHandler+0x142>
 8002406:	f018 0f04 	tst.w	r8, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 800240a:	bf18      	it	ne
 800240c:	f044 0404 	orrne.w	r4, r4, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002410:	0533      	lsls	r3, r6, #20
 8002412:	d50d      	bpl.n	8002430 <HAL_CAN_IRQHandler+0x162>
 8002414:	f018 0370 	ands.w	r3, r8, #112	; 0x70
 8002418:	d00a      	beq.n	8002430 <HAL_CAN_IRQHandler+0x162>
        switch (esrflags & CAN_ESR_LEC)
 800241a:	2b30      	cmp	r3, #48	; 0x30
 800241c:	d04c      	beq.n	80024b8 <HAL_CAN_IRQHandler+0x1ea>
 800241e:	d83c      	bhi.n	800249a <HAL_CAN_IRQHandler+0x1cc>
 8002420:	2b10      	cmp	r3, #16
 8002422:	d043      	beq.n	80024ac <HAL_CAN_IRQHandler+0x1de>
 8002424:	2b20      	cmp	r3, #32
 8002426:	d044      	beq.n	80024b2 <HAL_CAN_IRQHandler+0x1e4>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002428:	6993      	ldr	r3, [r2, #24]
 800242a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800242e:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002430:	2304      	movs	r3, #4
 8002432:	6053      	str	r3, [r2, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002434:	b12c      	cbz	r4, 8002442 <HAL_CAN_IRQHandler+0x174>
    hcan->ErrorCode |= errorcode;
 8002436:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002438:	431c      	orrs	r4, r3
 800243a:	626c      	str	r4, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 800243c:	4628      	mov	r0, r5
 800243e:	f7ff ff45 	bl	80022cc <HAL_CAN_ErrorCallback>
 8002442:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002446:	077a      	lsls	r2, r7, #29
 8002448:	d405      	bmi.n	8002456 <HAL_CAN_IRQHandler+0x188>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800244a:	f017 0408 	ands.w	r4, r7, #8
 800244e:	d105      	bne.n	800245c <HAL_CAN_IRQHandler+0x18e>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002450:	f7ff ff34 	bl	80022bc <HAL_CAN_TxMailbox0AbortCallback>
 8002454:	e757      	b.n	8002306 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002456:	f44f 6400 	mov.w	r4, #2048	; 0x800
 800245a:	e754      	b.n	8002306 <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800245c:	f44f 5480 	mov.w	r4, #4096	; 0x1000
 8002460:	e751      	b.n	8002306 <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002462:	0579      	lsls	r1, r7, #21
 8002464:	d502      	bpl.n	800246c <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002466:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 800246a:	e758      	b.n	800231e <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800246c:	053a      	lsls	r2, r7, #20
 800246e:	d502      	bpl.n	8002476 <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002470:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002474:	e753      	b.n	800231e <HAL_CAN_IRQHandler+0x50>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002476:	4628      	mov	r0, r5
 8002478:	f7ff ff21 	bl	80022be <HAL_CAN_TxMailbox1AbortCallback>
 800247c:	e74f      	b.n	800231e <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800247e:	0379      	lsls	r1, r7, #13
 8002480:	d502      	bpl.n	8002488 <HAL_CAN_IRQHandler+0x1ba>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002482:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8002486:	e756      	b.n	8002336 <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002488:	033a      	lsls	r2, r7, #12
 800248a:	d502      	bpl.n	8002492 <HAL_CAN_IRQHandler+0x1c4>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800248c:	f444 3480 	orr.w	r4, r4, #65536	; 0x10000
 8002490:	e751      	b.n	8002336 <HAL_CAN_IRQHandler+0x68>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002492:	4628      	mov	r0, r5
 8002494:	f7ff ff14 	bl	80022c0 <HAL_CAN_TxMailbox2AbortCallback>
 8002498:	e74d      	b.n	8002336 <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 800249a:	2b50      	cmp	r3, #80	; 0x50
 800249c:	d00f      	beq.n	80024be <HAL_CAN_IRQHandler+0x1f0>
 800249e:	2b60      	cmp	r3, #96	; 0x60
 80024a0:	d010      	beq.n	80024c4 <HAL_CAN_IRQHandler+0x1f6>
 80024a2:	2b40      	cmp	r3, #64	; 0x40
 80024a4:	d1c0      	bne.n	8002428 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BR;
 80024a6:	f044 0440 	orr.w	r4, r4, #64	; 0x40
            break;
 80024aa:	e7bd      	b.n	8002428 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_STF;
 80024ac:	f044 0408 	orr.w	r4, r4, #8
            break;
 80024b0:	e7ba      	b.n	8002428 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80024b2:	f044 0410 	orr.w	r4, r4, #16
            break;
 80024b6:	e7b7      	b.n	8002428 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80024b8:	f044 0420 	orr.w	r4, r4, #32
            break;
 80024bc:	e7b4      	b.n	8002428 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_BD;
 80024be:	f044 0480 	orr.w	r4, r4, #128	; 0x80
            break;
 80024c2:	e7b1      	b.n	8002428 <HAL_CAN_IRQHandler+0x15a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80024c4:	f444 7480 	orr.w	r4, r4, #256	; 0x100
            break;
 80024c8:	e7ae      	b.n	8002428 <HAL_CAN_IRQHandler+0x15a>
	...

080024cc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024cc:	4a07      	ldr	r2, [pc, #28]	; (80024ec <HAL_NVIC_SetPriorityGrouping+0x20>)
 80024ce:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024d0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80024d4:	041b      	lsls	r3, r3, #16
 80024d6:	0c1b      	lsrs	r3, r3, #16
 80024d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024dc:	0200      	lsls	r0, r0, #8
 80024de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024e2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80024e6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80024e8:	60d3      	str	r3, [r2, #12]
 80024ea:	4770      	bx	lr
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024f0:	4b17      	ldr	r3, [pc, #92]	; (8002550 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024f2:	b530      	push	{r4, r5, lr}
 80024f4:	68dc      	ldr	r4, [r3, #12]
 80024f6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024fa:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024fe:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002500:	2b04      	cmp	r3, #4
 8002502:	bf28      	it	cs
 8002504:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002506:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002508:	f04f 0501 	mov.w	r5, #1
 800250c:	fa05 f303 	lsl.w	r3, r5, r3
 8002510:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002514:	bf8c      	ite	hi
 8002516:	3c03      	subhi	r4, #3
 8002518:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800251a:	4019      	ands	r1, r3
 800251c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800251e:	fa05 f404 	lsl.w	r4, r5, r4
 8002522:	3c01      	subs	r4, #1
 8002524:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8002526:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002528:	ea42 0201 	orr.w	r2, r2, r1
 800252c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002530:	bfad      	iteet	ge
 8002532:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002536:	f000 000f 	andlt.w	r0, r0, #15
 800253a:	4b06      	ldrlt	r3, [pc, #24]	; (8002554 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800253c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002540:	bfb5      	itete	lt
 8002542:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002544:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002546:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002548:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800254c:	bd30      	pop	{r4, r5, pc}
 800254e:	bf00      	nop
 8002550:	e000ed00 	.word	0xe000ed00
 8002554:	e000ed14 	.word	0xe000ed14

08002558 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002558:	2800      	cmp	r0, #0
 800255a:	db08      	blt.n	800256e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800255c:	0942      	lsrs	r2, r0, #5
 800255e:	2301      	movs	r3, #1
 8002560:	f000 001f 	and.w	r0, r0, #31
 8002564:	fa03 f000 	lsl.w	r0, r3, r0
 8002568:	4b01      	ldr	r3, [pc, #4]	; (8002570 <HAL_NVIC_EnableIRQ+0x18>)
 800256a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800256e:	4770      	bx	lr
 8002570:	e000e100 	.word	0xe000e100

08002574 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002574:	3801      	subs	r0, #1
 8002576:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800257a:	d20a      	bcs.n	8002592 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800257c:	4b06      	ldr	r3, [pc, #24]	; (8002598 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800257e:	4a07      	ldr	r2, [pc, #28]	; (800259c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002580:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002582:	21f0      	movs	r1, #240	; 0xf0
 8002584:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002588:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800258a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800258c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800258e:	601a      	str	r2, [r3, #0]
 8002590:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002592:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	e000e010 	.word	0xe000e010
 800259c:	e000ed00 	.word	0xe000ed00

080025a0 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80025a0:	6803      	ldr	r3, [r0, #0]
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80025a8:	f023 0303 	bic.w	r3, r3, #3
 80025ac:	2118      	movs	r1, #24
 80025ae:	3a10      	subs	r2, #16
 80025b0:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80025b4:	4904      	ldr	r1, [pc, #16]	; (80025c8 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80025b6:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80025b8:	bf88      	it	hi
 80025ba:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80025bc:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80025be:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80025c0:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 80025c2:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	08008630 	.word	0x08008630

080025cc <HAL_DMA_Init>:
{
 80025cc:	b570      	push	{r4, r5, r6, lr}
 80025ce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80025d0:	f7ff fc54 	bl	8001e7c <HAL_GetTick>
 80025d4:	4605      	mov	r5, r0
  if(hdma == NULL)
 80025d6:	2c00      	cmp	r4, #0
 80025d8:	d071      	beq.n	80026be <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 80025da:	2300      	movs	r3, #0
 80025dc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80025e0:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80025e2:	2302      	movs	r3, #2
 80025e4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80025e8:	6813      	ldr	r3, [r2, #0]
 80025ea:	f023 0301 	bic.w	r3, r3, #1
 80025ee:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025f0:	6821      	ldr	r1, [r4, #0]
 80025f2:	680b      	ldr	r3, [r1, #0]
 80025f4:	07d8      	lsls	r0, r3, #31
 80025f6:	d43c      	bmi.n	8002672 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 80025f8:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025fa:	4d32      	ldr	r5, [pc, #200]	; (80026c4 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025fc:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025fe:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002600:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002602:	68a3      	ldr	r3, [r4, #8]
 8002604:	4313      	orrs	r3, r2
 8002606:	68e2      	ldr	r2, [r4, #12]
 8002608:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800260a:	6922      	ldr	r2, [r4, #16]
 800260c:	4313      	orrs	r3, r2
 800260e:	6962      	ldr	r2, [r4, #20]
 8002610:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002612:	69e2      	ldr	r2, [r4, #28]
 8002614:	4303      	orrs	r3, r0
 8002616:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8002618:	6a22      	ldr	r2, [r4, #32]
 800261a:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800261c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800261e:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002620:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002624:	bf01      	itttt	eq
 8002626:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8002628:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 800262a:	4335      	orreq	r5, r6
 800262c:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 800262e:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8002630:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002632:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002634:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8002638:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800263c:	d10b      	bne.n	8002656 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 800263e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002640:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8002642:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002644:	b13d      	cbz	r5, 8002656 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002646:	b9f8      	cbnz	r0, 8002688 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8002648:	2a01      	cmp	r2, #1
 800264a:	d02d      	beq.n	80026a8 <HAL_DMA_Init+0xdc>
 800264c:	d301      	bcc.n	8002652 <HAL_DMA_Init+0x86>
 800264e:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002650:	d101      	bne.n	8002656 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002652:	01ea      	lsls	r2, r5, #7
 8002654:	d42b      	bmi.n	80026ae <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8002656:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002658:	4620      	mov	r0, r4
 800265a:	f7ff ffa1 	bl	80025a0 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800265e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002660:	233f      	movs	r3, #63	; 0x3f
 8002662:	4093      	lsls	r3, r2
 8002664:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002666:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002668:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800266a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800266c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8002670:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002672:	f7ff fc03 	bl	8001e7c <HAL_GetTick>
 8002676:	1b40      	subs	r0, r0, r5
 8002678:	2805      	cmp	r0, #5
 800267a:	d9b9      	bls.n	80025f0 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800267c:	2320      	movs	r3, #32
 800267e:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002680:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8002682:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8002686:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002688:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800268c:	d113      	bne.n	80026b6 <HAL_DMA_Init+0xea>
    switch (tmp)
 800268e:	2a03      	cmp	r2, #3
 8002690:	d8e1      	bhi.n	8002656 <HAL_DMA_Init+0x8a>
 8002692:	a001      	add	r0, pc, #4	; (adr r0, 8002698 <HAL_DMA_Init+0xcc>)
 8002694:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8002698:	080026af 	.word	0x080026af
 800269c:	08002653 	.word	0x08002653
 80026a0:	080026af 	.word	0x080026af
 80026a4:	080026a9 	.word	0x080026a9
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80026a8:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80026ac:	d1d3      	bne.n	8002656 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026ae:	2340      	movs	r3, #64	; 0x40
 80026b0:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80026b2:	2001      	movs	r0, #1
 80026b4:	e7e5      	b.n	8002682 <HAL_DMA_Init+0xb6>
    switch (tmp)
 80026b6:	2a02      	cmp	r2, #2
 80026b8:	d9f9      	bls.n	80026ae <HAL_DMA_Init+0xe2>
 80026ba:	2a03      	cmp	r2, #3
 80026bc:	e7c8      	b.n	8002650 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80026be:	2001      	movs	r0, #1
 80026c0:	bd70      	pop	{r4, r5, r6, pc}
 80026c2:	bf00      	nop
 80026c4:	f010803f 	.word	0xf010803f

080026c8 <HAL_DMA_IRQHandler>:
{
 80026c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 80026ce:	4b5a      	ldr	r3, [pc, #360]	; (8002838 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026d0:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 80026d2:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026d4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 80026d6:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026d8:	2208      	movs	r2, #8
 80026da:	409a      	lsls	r2, r3
 80026dc:	4216      	tst	r6, r2
{
 80026de:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026e0:	d00c      	beq.n	80026fc <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80026e2:	6801      	ldr	r1, [r0, #0]
 80026e4:	6808      	ldr	r0, [r1, #0]
 80026e6:	0740      	lsls	r0, r0, #29
 80026e8:	d508      	bpl.n	80026fc <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80026ea:	6808      	ldr	r0, [r1, #0]
 80026ec:	f020 0004 	bic.w	r0, r0, #4
 80026f0:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80026f2:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80026f4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80026f6:	f042 0201 	orr.w	r2, r2, #1
 80026fa:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80026fc:	2201      	movs	r2, #1
 80026fe:	409a      	lsls	r2, r3
 8002700:	4216      	tst	r6, r2
 8002702:	d008      	beq.n	8002716 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002704:	6821      	ldr	r1, [r4, #0]
 8002706:	6949      	ldr	r1, [r1, #20]
 8002708:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800270a:	bf41      	itttt	mi
 800270c:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800270e:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8002710:	f042 0202 	orrmi.w	r2, r2, #2
 8002714:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002716:	2204      	movs	r2, #4
 8002718:	409a      	lsls	r2, r3
 800271a:	4216      	tst	r6, r2
 800271c:	d008      	beq.n	8002730 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800271e:	6821      	ldr	r1, [r4, #0]
 8002720:	6809      	ldr	r1, [r1, #0]
 8002722:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002724:	bf41      	itttt	mi
 8002726:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002728:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 800272a:	f042 0204 	orrmi.w	r2, r2, #4
 800272e:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002730:	2210      	movs	r2, #16
 8002732:	409a      	lsls	r2, r3
 8002734:	4216      	tst	r6, r2
 8002736:	d010      	beq.n	800275a <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002738:	6823      	ldr	r3, [r4, #0]
 800273a:	6819      	ldr	r1, [r3, #0]
 800273c:	0709      	lsls	r1, r1, #28
 800273e:	d50c      	bpl.n	800275a <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002740:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	0350      	lsls	r0, r2, #13
 8002746:	d535      	bpl.n	80027b4 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	0319      	lsls	r1, r3, #12
 800274c:	d401      	bmi.n	8002752 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 800274e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002750:	e000      	b.n	8002754 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002752:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 8002754:	b10b      	cbz	r3, 800275a <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 8002756:	4620      	mov	r0, r4
 8002758:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800275a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800275c:	2220      	movs	r2, #32
 800275e:	408a      	lsls	r2, r1
 8002760:	4216      	tst	r6, r2
 8002762:	d038      	beq.n	80027d6 <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002764:	6823      	ldr	r3, [r4, #0]
 8002766:	6818      	ldr	r0, [r3, #0]
 8002768:	06c6      	lsls	r6, r0, #27
 800276a:	d534      	bpl.n	80027d6 <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800276c:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800276e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002772:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002774:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002776:	d125      	bne.n	80027c4 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002778:	f022 0216 	bic.w	r2, r2, #22
 800277c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800277e:	695a      	ldr	r2, [r3, #20]
 8002780:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002784:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002786:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002788:	b90a      	cbnz	r2, 800278e <HAL_DMA_IRQHandler+0xc6>
 800278a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800278c:	b11a      	cbz	r2, 8002796 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	f022 0208 	bic.w	r2, r2, #8
 8002794:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002796:	233f      	movs	r3, #63	; 0x3f
 8002798:	408b      	lsls	r3, r1
 800279a:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 800279c:	2300      	movs	r3, #0
 800279e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 80027a2:	2301      	movs	r3, #1
 80027a4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 80027a8:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 80027aa:	b10b      	cbz	r3, 80027b0 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 80027ac:	4620      	mov	r0, r4
 80027ae:	4798      	blx	r3
}
 80027b0:	b003      	add	sp, #12
 80027b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027b8:	bf5e      	ittt	pl
 80027ba:	681a      	ldrpl	r2, [r3, #0]
 80027bc:	f022 0208 	bicpl.w	r2, r2, #8
 80027c0:	601a      	strpl	r2, [r3, #0]
 80027c2:	e7c4      	b.n	800274e <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027c4:	0350      	lsls	r0, r2, #13
 80027c6:	d528      	bpl.n	800281a <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	0319      	lsls	r1, r3, #12
 80027cc:	d432      	bmi.n	8002834 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 80027ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 80027d0:	b10b      	cbz	r3, 80027d6 <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 80027d2:	4620      	mov	r0, r4
 80027d4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80027d6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d0e9      	beq.n	80027b0 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80027dc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80027de:	07da      	lsls	r2, r3, #31
 80027e0:	d519      	bpl.n	8002816 <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 80027e2:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 80027e4:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 80027e6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80027ea:	6813      	ldr	r3, [r2, #0]
 80027ec:	f023 0301 	bic.w	r3, r3, #1
 80027f0:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80027f2:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80027f6:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 80027fa:	9b01      	ldr	r3, [sp, #4]
 80027fc:	3301      	adds	r3, #1
 80027fe:	429f      	cmp	r7, r3
 8002800:	9301      	str	r3, [sp, #4]
 8002802:	d302      	bcc.n	800280a <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002804:	6813      	ldr	r3, [r2, #0]
 8002806:	07db      	lsls	r3, r3, #31
 8002808:	d4f7      	bmi.n	80027fa <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 800280a:	2300      	movs	r3, #0
 800280c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8002810:	2301      	movs	r3, #1
 8002812:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8002816:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002818:	e7c7      	b.n	80027aa <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8002820:	d108      	bne.n	8002834 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002822:	6819      	ldr	r1, [r3, #0]
 8002824:	f021 0110 	bic.w	r1, r1, #16
 8002828:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800282a:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 800282c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8002830:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8002834:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002836:	e7cb      	b.n	80027d0 <HAL_DMA_IRQHandler+0x108>
 8002838:	20000008 	.word	0x20000008

0800283c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800283c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002840:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002842:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002844:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80029e8 <HAL_GPIO_Init+0x1ac>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002848:	4a65      	ldr	r2, [pc, #404]	; (80029e0 <HAL_GPIO_Init+0x1a4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800284a:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 80029ec <HAL_GPIO_Init+0x1b0>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800284e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002850:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8002852:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002856:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8002858:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800285c:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8002860:	45b6      	cmp	lr, r6
 8002862:	f040 80aa 	bne.w	80029ba <HAL_GPIO_Init+0x17e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002866:	684c      	ldr	r4, [r1, #4]
 8002868:	f024 0710 	bic.w	r7, r4, #16
 800286c:	2f02      	cmp	r7, #2
 800286e:	d116      	bne.n	800289e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8002870:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8002874:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002878:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800287c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002880:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8002884:	f04f 0c0f 	mov.w	ip, #15
 8002888:	fa0c fc0b 	lsl.w	ip, ip, fp
 800288c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002890:	690d      	ldr	r5, [r1, #16]
 8002892:	fa05 f50b 	lsl.w	r5, r5, fp
 8002896:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800289a:	f8ca 5020 	str.w	r5, [sl, #32]
 800289e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028a2:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80028a4:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028a8:	fa05 f50a 	lsl.w	r5, r5, sl
 80028ac:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028ae:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028b2:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028b6:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028ba:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028bc:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028c0:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80028c2:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028c6:	d811      	bhi.n	80028ec <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80028c8:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028ca:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028ce:	68cf      	ldr	r7, [r1, #12]
 80028d0:	fa07 fc0a 	lsl.w	ip, r7, sl
 80028d4:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80028d8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80028da:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028dc:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80028e0:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80028e4:	409f      	lsls	r7, r3
 80028e6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80028ea:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80028ec:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028ee:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028f0:	688f      	ldr	r7, [r1, #8]
 80028f2:	fa07 f70a 	lsl.w	r7, r7, sl
 80028f6:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80028f8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028fa:	00e5      	lsls	r5, r4, #3
 80028fc:	d55d      	bpl.n	80029ba <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028fe:	f04f 0b00 	mov.w	fp, #0
 8002902:	f8cd b00c 	str.w	fp, [sp, #12]
 8002906:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800290a:	4d36      	ldr	r5, [pc, #216]	; (80029e4 <HAL_GPIO_Init+0x1a8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800290c:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8002910:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8002914:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8002918:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 800291c:	9703      	str	r7, [sp, #12]
 800291e:	9f03      	ldr	r7, [sp, #12]
 8002920:	f023 0703 	bic.w	r7, r3, #3
 8002924:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8002928:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800292c:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8002930:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002934:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8002938:	f04f 0e0f 	mov.w	lr, #15
 800293c:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002940:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002942:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002946:	d03f      	beq.n	80029c8 <HAL_GPIO_Init+0x18c>
 8002948:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800294c:	42a8      	cmp	r0, r5
 800294e:	d03d      	beq.n	80029cc <HAL_GPIO_Init+0x190>
 8002950:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002954:	42a8      	cmp	r0, r5
 8002956:	d03b      	beq.n	80029d0 <HAL_GPIO_Init+0x194>
 8002958:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800295c:	42a8      	cmp	r0, r5
 800295e:	d039      	beq.n	80029d4 <HAL_GPIO_Init+0x198>
 8002960:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002964:	42a8      	cmp	r0, r5
 8002966:	d037      	beq.n	80029d8 <HAL_GPIO_Init+0x19c>
 8002968:	4548      	cmp	r0, r9
 800296a:	d037      	beq.n	80029dc <HAL_GPIO_Init+0x1a0>
 800296c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002970:	42a8      	cmp	r0, r5
 8002972:	bf14      	ite	ne
 8002974:	2507      	movne	r5, #7
 8002976:	2506      	moveq	r5, #6
 8002978:	fa05 f50c 	lsl.w	r5, r5, ip
 800297c:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002980:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8002982:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8002984:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002986:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800298a:	bf0c      	ite	eq
 800298c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800298e:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8002990:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8002992:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002994:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8002998:	bf0c      	ite	eq
 800299a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800299c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800299e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029a0:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029a2:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80029a6:	bf0c      	ite	eq
 80029a8:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80029aa:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80029ac:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80029ae:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029b0:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80029b2:	bf54      	ite	pl
 80029b4:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80029b6:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80029b8:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ba:	3301      	adds	r3, #1
 80029bc:	2b10      	cmp	r3, #16
 80029be:	f47f af48 	bne.w	8002852 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80029c2:	b005      	add	sp, #20
 80029c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029c8:	465d      	mov	r5, fp
 80029ca:	e7d5      	b.n	8002978 <HAL_GPIO_Init+0x13c>
 80029cc:	2501      	movs	r5, #1
 80029ce:	e7d3      	b.n	8002978 <HAL_GPIO_Init+0x13c>
 80029d0:	2502      	movs	r5, #2
 80029d2:	e7d1      	b.n	8002978 <HAL_GPIO_Init+0x13c>
 80029d4:	2503      	movs	r5, #3
 80029d6:	e7cf      	b.n	8002978 <HAL_GPIO_Init+0x13c>
 80029d8:	2504      	movs	r5, #4
 80029da:	e7cd      	b.n	8002978 <HAL_GPIO_Init+0x13c>
 80029dc:	2505      	movs	r5, #5
 80029de:	e7cb      	b.n	8002978 <HAL_GPIO_Init+0x13c>
 80029e0:	40013c00 	.word	0x40013c00
 80029e4:	40020000 	.word	0x40020000
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40021400 	.word	0x40021400

080029f0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029f0:	b10a      	cbz	r2, 80029f6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029f2:	6181      	str	r1, [r0, #24]
 80029f4:	4770      	bx	lr
 80029f6:	0409      	lsls	r1, r1, #16
 80029f8:	e7fb      	b.n	80029f2 <HAL_GPIO_WritePin+0x2>

080029fa <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80029fa:	6943      	ldr	r3, [r0, #20]
 80029fc:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002a00:	bf08      	it	eq
 8002a02:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a04:	6181      	str	r1, [r0, #24]
 8002a06:	4770      	bx	lr

08002a08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a0c:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a0e:	4604      	mov	r4, r0
 8002a10:	b910      	cbnz	r0, 8002a18 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 8002a12:	2001      	movs	r0, #1
 8002a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a18:	4b44      	ldr	r3, [pc, #272]	; (8002b2c <HAL_RCC_ClockConfig+0x124>)
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	f002 020f 	and.w	r2, r2, #15
 8002a20:	428a      	cmp	r2, r1
 8002a22:	d328      	bcc.n	8002a76 <HAL_RCC_ClockConfig+0x6e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a24:	6821      	ldr	r1, [r4, #0]
 8002a26:	078f      	lsls	r7, r1, #30
 8002a28:	d42d      	bmi.n	8002a86 <HAL_RCC_ClockConfig+0x7e>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a2a:	07c8      	lsls	r0, r1, #31
 8002a2c:	d440      	bmi.n	8002ab0 <HAL_RCC_ClockConfig+0xa8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a2e:	4b3f      	ldr	r3, [pc, #252]	; (8002b2c <HAL_RCC_ClockConfig+0x124>)
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	f002 020f 	and.w	r2, r2, #15
 8002a36:	4295      	cmp	r5, r2
 8002a38:	d366      	bcc.n	8002b08 <HAL_RCC_ClockConfig+0x100>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a3a:	6822      	ldr	r2, [r4, #0]
 8002a3c:	0751      	lsls	r1, r2, #29
 8002a3e:	d46c      	bmi.n	8002b1a <HAL_RCC_ClockConfig+0x112>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a40:	0713      	lsls	r3, r2, #28
 8002a42:	d507      	bpl.n	8002a54 <HAL_RCC_ClockConfig+0x4c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a44:	4a3a      	ldr	r2, [pc, #232]	; (8002b30 <HAL_RCC_ClockConfig+0x128>)
 8002a46:	6921      	ldr	r1, [r4, #16]
 8002a48:	6893      	ldr	r3, [r2, #8]
 8002a4a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002a4e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002a52:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a54:	f000 f892 	bl	8002b7c <HAL_RCC_GetSysClockFreq>
 8002a58:	4b35      	ldr	r3, [pc, #212]	; (8002b30 <HAL_RCC_ClockConfig+0x128>)
 8002a5a:	4a36      	ldr	r2, [pc, #216]	; (8002b34 <HAL_RCC_ClockConfig+0x12c>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002a62:	5cd3      	ldrb	r3, [r2, r3]
 8002a64:	40d8      	lsrs	r0, r3
 8002a66:	4b34      	ldr	r3, [pc, #208]	; (8002b38 <HAL_RCC_ClockConfig+0x130>)
 8002a68:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002a6a:	2000      	movs	r0, #0
 8002a6c:	f7ff f9bc 	bl	8001de8 <HAL_InitTick>

  return HAL_OK;
 8002a70:	2000      	movs	r0, #0
 8002a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a76:	b2ca      	uxtb	r2, r1
 8002a78:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 030f 	and.w	r3, r3, #15
 8002a80:	4299      	cmp	r1, r3
 8002a82:	d1c6      	bne.n	8002a12 <HAL_RCC_ClockConfig+0xa>
 8002a84:	e7ce      	b.n	8002a24 <HAL_RCC_ClockConfig+0x1c>
 8002a86:	4b2a      	ldr	r3, [pc, #168]	; (8002b30 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a88:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a8c:	bf1e      	ittt	ne
 8002a8e:	689a      	ldrne	r2, [r3, #8]
 8002a90:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002a94:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a96:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a98:	bf42      	ittt	mi
 8002a9a:	689a      	ldrmi	r2, [r3, #8]
 8002a9c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002aa0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aa2:	689a      	ldr	r2, [r3, #8]
 8002aa4:	68a0      	ldr	r0, [r4, #8]
 8002aa6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002aaa:	4302      	orrs	r2, r0
 8002aac:	609a      	str	r2, [r3, #8]
 8002aae:	e7bc      	b.n	8002a2a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ab0:	6862      	ldr	r2, [r4, #4]
 8002ab2:	4b1f      	ldr	r3, [pc, #124]	; (8002b30 <HAL_RCC_ClockConfig+0x128>)
 8002ab4:	2a01      	cmp	r2, #1
 8002ab6:	d11d      	bne.n	8002af4 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002abe:	d0a8      	beq.n	8002a12 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ac0:	4e1b      	ldr	r6, [pc, #108]	; (8002b30 <HAL_RCC_ClockConfig+0x128>)
 8002ac2:	68b3      	ldr	r3, [r6, #8]
 8002ac4:	f023 0303 	bic.w	r3, r3, #3
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002acc:	f7ff f9d6 	bl	8001e7c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ad0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002ad4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ad6:	68b3      	ldr	r3, [r6, #8]
 8002ad8:	6862      	ldr	r2, [r4, #4]
 8002ada:	f003 030c 	and.w	r3, r3, #12
 8002ade:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002ae2:	d0a4      	beq.n	8002a2e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ae4:	f7ff f9ca 	bl	8001e7c <HAL_GetTick>
 8002ae8:	1bc0      	subs	r0, r0, r7
 8002aea:	4540      	cmp	r0, r8
 8002aec:	d9f3      	bls.n	8002ad6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002aee:	2003      	movs	r0, #3
}
 8002af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002af4:	1e91      	subs	r1, r2, #2
 8002af6:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002af8:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002afa:	d802      	bhi.n	8002b02 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002afc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002b00:	e7dd      	b.n	8002abe <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b02:	f013 0f02 	tst.w	r3, #2
 8002b06:	e7da      	b.n	8002abe <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b08:	b2ea      	uxtb	r2, r5
 8002b0a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 030f 	and.w	r3, r3, #15
 8002b12:	429d      	cmp	r5, r3
 8002b14:	f47f af7d 	bne.w	8002a12 <HAL_RCC_ClockConfig+0xa>
 8002b18:	e78f      	b.n	8002a3a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b1a:	4905      	ldr	r1, [pc, #20]	; (8002b30 <HAL_RCC_ClockConfig+0x128>)
 8002b1c:	68e0      	ldr	r0, [r4, #12]
 8002b1e:	688b      	ldr	r3, [r1, #8]
 8002b20:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002b24:	4303      	orrs	r3, r0
 8002b26:	608b      	str	r3, [r1, #8]
 8002b28:	e78a      	b.n	8002a40 <HAL_RCC_ClockConfig+0x38>
 8002b2a:	bf00      	nop
 8002b2c:	40023c00 	.word	0x40023c00
 8002b30:	40023800 	.word	0x40023800
 8002b34:	08008638 	.word	0x08008638
 8002b38:	20000008 	.word	0x20000008

08002b3c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002b3c:	4b04      	ldr	r3, [pc, #16]	; (8002b50 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002b3e:	4a05      	ldr	r2, [pc, #20]	; (8002b54 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002b46:	5cd3      	ldrb	r3, [r2, r3]
 8002b48:	4a03      	ldr	r2, [pc, #12]	; (8002b58 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002b4a:	6810      	ldr	r0, [r2, #0]
}
 8002b4c:	40d8      	lsrs	r0, r3
 8002b4e:	4770      	bx	lr
 8002b50:	40023800 	.word	0x40023800
 8002b54:	08008648 	.word	0x08008648
 8002b58:	20000008 	.word	0x20000008

08002b5c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002b5c:	4b04      	ldr	r3, [pc, #16]	; (8002b70 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002b5e:	4a05      	ldr	r2, [pc, #20]	; (8002b74 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002b66:	5cd3      	ldrb	r3, [r2, r3]
 8002b68:	4a03      	ldr	r2, [pc, #12]	; (8002b78 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002b6a:	6810      	ldr	r0, [r2, #0]
}
 8002b6c:	40d8      	lsrs	r0, r3
 8002b6e:	4770      	bx	lr
 8002b70:	40023800 	.word	0x40023800
 8002b74:	08008648 	.word	0x08008648
 8002b78:	20000008 	.word	0x20000008

08002b7c <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b7c:	4920      	ldr	r1, [pc, #128]	; (8002c00 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8002b7e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b80:	688b      	ldr	r3, [r1, #8]
 8002b82:	f003 030c 	and.w	r3, r3, #12
 8002b86:	2b08      	cmp	r3, #8
 8002b88:	d007      	beq.n	8002b9a <HAL_RCC_GetSysClockFreq+0x1e>
 8002b8a:	2b0c      	cmp	r3, #12
 8002b8c:	d020      	beq.n	8002bd0 <HAL_RCC_GetSysClockFreq+0x54>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b8e:	4a1d      	ldr	r2, [pc, #116]	; (8002c04 <HAL_RCC_GetSysClockFreq+0x88>)
 8002b90:	481d      	ldr	r0, [pc, #116]	; (8002c08 <HAL_RCC_GetSysClockFreq+0x8c>)
 8002b92:	2b04      	cmp	r3, #4
 8002b94:	bf18      	it	ne
 8002b96:	4610      	movne	r0, r2
 8002b98:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b9a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b9c:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b9e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ba0:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ba4:	bf14      	ite	ne
 8002ba6:	4818      	ldrne	r0, [pc, #96]	; (8002c08 <HAL_RCC_GetSysClockFreq+0x8c>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ba8:	4816      	ldreq	r0, [pc, #88]	; (8002c04 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002baa:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002bae:	bf18      	it	ne
 8002bb0:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bb2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bb6:	fba1 0100 	umull	r0, r1, r1, r0
 8002bba:	f7fe f811 	bl	8000be0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002bbe:	4b10      	ldr	r3, [pc, #64]	; (8002c00 <HAL_RCC_GetSysClockFreq+0x84>)
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	005b      	lsls	r3, r3, #1
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);

      sysclockfreq = pllvco/pllr;
 8002bca:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002bce:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002bd0:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bd2:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bd4:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002bd6:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bda:	bf14      	ite	ne
 8002bdc:	480a      	ldrne	r0, [pc, #40]	; (8002c08 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bde:	4809      	ldreq	r0, [pc, #36]	; (8002c04 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002be0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002be4:	bf18      	it	ne
 8002be6:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002be8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bec:	fba1 0100 	umull	r0, r1, r1, r0
 8002bf0:	f7fd fff6 	bl	8000be0 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002bf4:	4b02      	ldr	r3, [pc, #8]	; (8002c00 <HAL_RCC_GetSysClockFreq+0x84>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8002bfc:	e7e5      	b.n	8002bca <HAL_RCC_GetSysClockFreq+0x4e>
 8002bfe:	bf00      	nop
 8002c00:	40023800 	.word	0x40023800
 8002c04:	00f42400 	.word	0x00f42400
 8002c08:	007a1200 	.word	0x007a1200

08002c0c <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c0c:	6803      	ldr	r3, [r0, #0]
{
 8002c0e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c12:	07df      	lsls	r7, r3, #31
{
 8002c14:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c16:	d410      	bmi.n	8002c3a <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c18:	6823      	ldr	r3, [r4, #0]
 8002c1a:	079e      	lsls	r6, r3, #30
 8002c1c:	d467      	bmi.n	8002cee <HAL_RCC_OscConfig+0xe2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c1e:	6823      	ldr	r3, [r4, #0]
 8002c20:	071a      	lsls	r2, r3, #28
 8002c22:	f100 80b2 	bmi.w	8002d8a <HAL_RCC_OscConfig+0x17e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c26:	6823      	ldr	r3, [r4, #0]
 8002c28:	075b      	lsls	r3, r3, #29
 8002c2a:	f100 80d0 	bmi.w	8002dce <HAL_RCC_OscConfig+0x1c2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c2e:	69a2      	ldr	r2, [r4, #24]
 8002c30:	2a00      	cmp	r2, #0
 8002c32:	f040 8139 	bne.w	8002ea8 <HAL_RCC_OscConfig+0x29c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8002c36:	2000      	movs	r0, #0
 8002c38:	e01e      	b.n	8002c78 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002c3a:	4b97      	ldr	r3, [pc, #604]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	f002 020c 	and.w	r2, r2, #12
 8002c42:	2a04      	cmp	r2, #4
 8002c44:	d010      	beq.n	8002c68 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002c46:	689a      	ldr	r2, [r3, #8]
 8002c48:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002c4c:	2a08      	cmp	r2, #8
 8002c4e:	d102      	bne.n	8002c56 <HAL_RCC_OscConfig+0x4a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	025d      	lsls	r5, r3, #9
 8002c54:	d408      	bmi.n	8002c68 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c56:	4b90      	ldr	r3, [pc, #576]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
 8002c58:	689a      	ldr	r2, [r3, #8]
 8002c5a:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002c5e:	2a0c      	cmp	r2, #12
 8002c60:	d10d      	bne.n	8002c7e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c62:	685a      	ldr	r2, [r3, #4]
 8002c64:	0250      	lsls	r0, r2, #9
 8002c66:	d50a      	bpl.n	8002c7e <HAL_RCC_OscConfig+0x72>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c68:	4b8b      	ldr	r3, [pc, #556]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	0399      	lsls	r1, r3, #14
 8002c6e:	d5d3      	bpl.n	8002c18 <HAL_RCC_OscConfig+0xc>
 8002c70:	6863      	ldr	r3, [r4, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1d0      	bne.n	8002c18 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8002c76:	2001      	movs	r0, #1
}
 8002c78:	b002      	add	sp, #8
 8002c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c7e:	6862      	ldr	r2, [r4, #4]
 8002c80:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8002c84:	d111      	bne.n	8002caa <HAL_RCC_OscConfig+0x9e>
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002c8c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002c8e:	f7ff f8f5 	bl	8001e7c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c92:	4d81      	ldr	r5, [pc, #516]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8002c94:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c96:	682b      	ldr	r3, [r5, #0]
 8002c98:	039a      	lsls	r2, r3, #14
 8002c9a:	d4bd      	bmi.n	8002c18 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c9c:	f7ff f8ee 	bl	8001e7c <HAL_GetTick>
 8002ca0:	1b80      	subs	r0, r0, r6
 8002ca2:	2864      	cmp	r0, #100	; 0x64
 8002ca4:	d9f7      	bls.n	8002c96 <HAL_RCC_OscConfig+0x8a>
            return HAL_TIMEOUT;
 8002ca6:	2003      	movs	r0, #3
 8002ca8:	e7e6      	b.n	8002c78 <HAL_RCC_OscConfig+0x6c>
 8002caa:	4d7b      	ldr	r5, [pc, #492]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cac:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8002cb0:	682b      	ldr	r3, [r5, #0]
 8002cb2:	d107      	bne.n	8002cc4 <HAL_RCC_OscConfig+0xb8>
 8002cb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cb8:	602b      	str	r3, [r5, #0]
 8002cba:	682b      	ldr	r3, [r5, #0]
 8002cbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cc0:	602b      	str	r3, [r5, #0]
 8002cc2:	e7e4      	b.n	8002c8e <HAL_RCC_OscConfig+0x82>
 8002cc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cc8:	602b      	str	r3, [r5, #0]
 8002cca:	682b      	ldr	r3, [r5, #0]
 8002ccc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cd0:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002cd2:	2a00      	cmp	r2, #0
 8002cd4:	d1db      	bne.n	8002c8e <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8002cd6:	f7ff f8d1 	bl	8001e7c <HAL_GetTick>
 8002cda:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cdc:	682b      	ldr	r3, [r5, #0]
 8002cde:	039b      	lsls	r3, r3, #14
 8002ce0:	d59a      	bpl.n	8002c18 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ce2:	f7ff f8cb 	bl	8001e7c <HAL_GetTick>
 8002ce6:	1b80      	subs	r0, r0, r6
 8002ce8:	2864      	cmp	r0, #100	; 0x64
 8002cea:	d9f7      	bls.n	8002cdc <HAL_RCC_OscConfig+0xd0>
 8002cec:	e7db      	b.n	8002ca6 <HAL_RCC_OscConfig+0x9a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002cee:	4b6a      	ldr	r3, [pc, #424]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
 8002cf0:	689a      	ldr	r2, [r3, #8]
 8002cf2:	f012 0f0c 	tst.w	r2, #12
 8002cf6:	d010      	beq.n	8002d1a <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002cf8:	689a      	ldr	r2, [r3, #8]
 8002cfa:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002cfe:	2a08      	cmp	r2, #8
 8002d00:	d102      	bne.n	8002d08 <HAL_RCC_OscConfig+0xfc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	025f      	lsls	r7, r3, #9
 8002d06:	d508      	bpl.n	8002d1a <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d08:	4a63      	ldr	r2, [pc, #396]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
 8002d0a:	6893      	ldr	r3, [r2, #8]
 8002d0c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002d10:	2b0c      	cmp	r3, #12
 8002d12:	d111      	bne.n	8002d38 <HAL_RCC_OscConfig+0x12c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d14:	6853      	ldr	r3, [r2, #4]
 8002d16:	025e      	lsls	r6, r3, #9
 8002d18:	d40e      	bmi.n	8002d38 <HAL_RCC_OscConfig+0x12c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d1a:	4b5f      	ldr	r3, [pc, #380]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	0795      	lsls	r5, r2, #30
 8002d20:	d502      	bpl.n	8002d28 <HAL_RCC_OscConfig+0x11c>
 8002d22:	68e2      	ldr	r2, [r4, #12]
 8002d24:	2a01      	cmp	r2, #1
 8002d26:	d1a6      	bne.n	8002c76 <HAL_RCC_OscConfig+0x6a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	6921      	ldr	r1, [r4, #16]
 8002d2c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002d30:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002d34:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d36:	e772      	b.n	8002c1e <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002d38:	68e2      	ldr	r2, [r4, #12]
 8002d3a:	4b58      	ldr	r3, [pc, #352]	; (8002e9c <HAL_RCC_OscConfig+0x290>)
 8002d3c:	b1b2      	cbz	r2, 8002d6c <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_ENABLE();
 8002d3e:	2201      	movs	r2, #1
 8002d40:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d42:	f7ff f89b 	bl	8001e7c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d46:	4d54      	ldr	r5, [pc, #336]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8002d48:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d4a:	682b      	ldr	r3, [r5, #0]
 8002d4c:	0798      	lsls	r0, r3, #30
 8002d4e:	d507      	bpl.n	8002d60 <HAL_RCC_OscConfig+0x154>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d50:	682b      	ldr	r3, [r5, #0]
 8002d52:	6922      	ldr	r2, [r4, #16]
 8002d54:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002d58:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002d5c:	602b      	str	r3, [r5, #0]
 8002d5e:	e75e      	b.n	8002c1e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d60:	f7ff f88c 	bl	8001e7c <HAL_GetTick>
 8002d64:	1b80      	subs	r0, r0, r6
 8002d66:	2802      	cmp	r0, #2
 8002d68:	d9ef      	bls.n	8002d4a <HAL_RCC_OscConfig+0x13e>
 8002d6a:	e79c      	b.n	8002ca6 <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_HSI_DISABLE();
 8002d6c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d6e:	f7ff f885 	bl	8001e7c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d72:	4d49      	ldr	r5, [pc, #292]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8002d74:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d76:	682b      	ldr	r3, [r5, #0]
 8002d78:	0799      	lsls	r1, r3, #30
 8002d7a:	f57f af50 	bpl.w	8002c1e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d7e:	f7ff f87d 	bl	8001e7c <HAL_GetTick>
 8002d82:	1b80      	subs	r0, r0, r6
 8002d84:	2802      	cmp	r0, #2
 8002d86:	d9f6      	bls.n	8002d76 <HAL_RCC_OscConfig+0x16a>
 8002d88:	e78d      	b.n	8002ca6 <HAL_RCC_OscConfig+0x9a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002d8a:	6962      	ldr	r2, [r4, #20]
 8002d8c:	4b44      	ldr	r3, [pc, #272]	; (8002ea0 <HAL_RCC_OscConfig+0x294>)
 8002d8e:	b17a      	cbz	r2, 8002db0 <HAL_RCC_OscConfig+0x1a4>
      __HAL_RCC_LSI_ENABLE();
 8002d90:	2201      	movs	r2, #1
 8002d92:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002d94:	f7ff f872 	bl	8001e7c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d98:	4d3f      	ldr	r5, [pc, #252]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8002d9a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d9c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002d9e:	079f      	lsls	r7, r3, #30
 8002da0:	f53f af41 	bmi.w	8002c26 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002da4:	f7ff f86a 	bl	8001e7c <HAL_GetTick>
 8002da8:	1b80      	subs	r0, r0, r6
 8002daa:	2802      	cmp	r0, #2
 8002dac:	d9f6      	bls.n	8002d9c <HAL_RCC_OscConfig+0x190>
 8002dae:	e77a      	b.n	8002ca6 <HAL_RCC_OscConfig+0x9a>
      __HAL_RCC_LSI_DISABLE();
 8002db0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002db2:	f7ff f863 	bl	8001e7c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002db6:	4d38      	ldr	r5, [pc, #224]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8002db8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dba:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002dbc:	0798      	lsls	r0, r3, #30
 8002dbe:	f57f af32 	bpl.w	8002c26 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002dc2:	f7ff f85b 	bl	8001e7c <HAL_GetTick>
 8002dc6:	1b80      	subs	r0, r0, r6
 8002dc8:	2802      	cmp	r0, #2
 8002dca:	d9f6      	bls.n	8002dba <HAL_RCC_OscConfig+0x1ae>
 8002dcc:	e76b      	b.n	8002ca6 <HAL_RCC_OscConfig+0x9a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dce:	4b32      	ldr	r3, [pc, #200]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
 8002dd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dd2:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8002dd6:	d128      	bne.n	8002e2a <HAL_RCC_OscConfig+0x21e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dd8:	9201      	str	r2, [sp, #4]
 8002dda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ddc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002de0:	641a      	str	r2, [r3, #64]	; 0x40
 8002de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002de8:	9301      	str	r3, [sp, #4]
 8002dea:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002dec:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dee:	4d2d      	ldr	r5, [pc, #180]	; (8002ea4 <HAL_RCC_OscConfig+0x298>)
 8002df0:	682b      	ldr	r3, [r5, #0]
 8002df2:	05d9      	lsls	r1, r3, #23
 8002df4:	d51b      	bpl.n	8002e2e <HAL_RCC_OscConfig+0x222>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002df6:	68a3      	ldr	r3, [r4, #8]
 8002df8:	4d27      	ldr	r5, [pc, #156]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d127      	bne.n	8002e4e <HAL_RCC_OscConfig+0x242>
 8002dfe:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e00:	f043 0301 	orr.w	r3, r3, #1
 8002e04:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002e06:	f7ff f839 	bl	8001e7c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e0a:	4d23      	ldr	r5, [pc, #140]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8002e0c:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e0e:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e12:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e14:	079b      	lsls	r3, r3, #30
 8002e16:	d539      	bpl.n	8002e8c <HAL_RCC_OscConfig+0x280>
    if(pwrclkchanged == SET)
 8002e18:	2e00      	cmp	r6, #0
 8002e1a:	f43f af08 	beq.w	8002c2e <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e1e:	4a1e      	ldr	r2, [pc, #120]	; (8002e98 <HAL_RCC_OscConfig+0x28c>)
 8002e20:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002e22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e26:	6413      	str	r3, [r2, #64]	; 0x40
 8002e28:	e701      	b.n	8002c2e <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8002e2a:	2600      	movs	r6, #0
 8002e2c:	e7df      	b.n	8002dee <HAL_RCC_OscConfig+0x1e2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e2e:	682b      	ldr	r3, [r5, #0]
 8002e30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e34:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002e36:	f7ff f821 	bl	8001e7c <HAL_GetTick>
 8002e3a:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e3c:	682b      	ldr	r3, [r5, #0]
 8002e3e:	05da      	lsls	r2, r3, #23
 8002e40:	d4d9      	bmi.n	8002df6 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e42:	f7ff f81b 	bl	8001e7c <HAL_GetTick>
 8002e46:	1bc0      	subs	r0, r0, r7
 8002e48:	2802      	cmp	r0, #2
 8002e4a:	d9f7      	bls.n	8002e3c <HAL_RCC_OscConfig+0x230>
 8002e4c:	e72b      	b.n	8002ca6 <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e4e:	2b05      	cmp	r3, #5
 8002e50:	d104      	bne.n	8002e5c <HAL_RCC_OscConfig+0x250>
 8002e52:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e54:	f043 0304 	orr.w	r3, r3, #4
 8002e58:	672b      	str	r3, [r5, #112]	; 0x70
 8002e5a:	e7d0      	b.n	8002dfe <HAL_RCC_OscConfig+0x1f2>
 8002e5c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002e5e:	f022 0201 	bic.w	r2, r2, #1
 8002e62:	672a      	str	r2, [r5, #112]	; 0x70
 8002e64:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002e66:	f022 0204 	bic.w	r2, r2, #4
 8002e6a:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d1ca      	bne.n	8002e06 <HAL_RCC_OscConfig+0x1fa>
      tickstart = HAL_GetTick();
 8002e70:	f7ff f804 	bl	8001e7c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e74:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002e78:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e7a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002e7c:	0798      	lsls	r0, r3, #30
 8002e7e:	d5cb      	bpl.n	8002e18 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e80:	f7fe fffc 	bl	8001e7c <HAL_GetTick>
 8002e84:	1bc0      	subs	r0, r0, r7
 8002e86:	4540      	cmp	r0, r8
 8002e88:	d9f7      	bls.n	8002e7a <HAL_RCC_OscConfig+0x26e>
 8002e8a:	e70c      	b.n	8002ca6 <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e8c:	f7fe fff6 	bl	8001e7c <HAL_GetTick>
 8002e90:	1bc0      	subs	r0, r0, r7
 8002e92:	4540      	cmp	r0, r8
 8002e94:	d9bd      	bls.n	8002e12 <HAL_RCC_OscConfig+0x206>
 8002e96:	e706      	b.n	8002ca6 <HAL_RCC_OscConfig+0x9a>
 8002e98:	40023800 	.word	0x40023800
 8002e9c:	42470000 	.word	0x42470000
 8002ea0:	42470e80 	.word	0x42470e80
 8002ea4:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ea8:	4d23      	ldr	r5, [pc, #140]	; (8002f38 <HAL_RCC_OscConfig+0x32c>)
 8002eaa:	68ab      	ldr	r3, [r5, #8]
 8002eac:	f003 030c 	and.w	r3, r3, #12
 8002eb0:	2b08      	cmp	r3, #8
 8002eb2:	f43f aee0 	beq.w	8002c76 <HAL_RCC_OscConfig+0x6a>
 8002eb6:	4e21      	ldr	r6, [pc, #132]	; (8002f3c <HAL_RCC_OscConfig+0x330>)
 8002eb8:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eba:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8002ebc:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ebe:	d12d      	bne.n	8002f1c <HAL_RCC_OscConfig+0x310>
        tickstart = HAL_GetTick();
 8002ec0:	f7fe ffdc 	bl	8001e7c <HAL_GetTick>
 8002ec4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ec6:	682b      	ldr	r3, [r5, #0]
 8002ec8:	0199      	lsls	r1, r3, #6
 8002eca:	d421      	bmi.n	8002f10 <HAL_RCC_OscConfig+0x304>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ecc:	6a22      	ldr	r2, [r4, #32]
 8002ece:	69e3      	ldr	r3, [r4, #28]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002ed4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002ed8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002eda:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002ede:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002ee0:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002ee4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ee6:	4c14      	ldr	r4, [pc, #80]	; (8002f38 <HAL_RCC_OscConfig+0x32c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ee8:	0852      	lsrs	r2, r2, #1
 8002eea:	3a01      	subs	r2, #1
 8002eec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002ef0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002ef6:	f7fe ffc1 	bl	8001e7c <HAL_GetTick>
 8002efa:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002efc:	6823      	ldr	r3, [r4, #0]
 8002efe:	019a      	lsls	r2, r3, #6
 8002f00:	f53f ae99 	bmi.w	8002c36 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f04:	f7fe ffba 	bl	8001e7c <HAL_GetTick>
 8002f08:	1b40      	subs	r0, r0, r5
 8002f0a:	2802      	cmp	r0, #2
 8002f0c:	d9f6      	bls.n	8002efc <HAL_RCC_OscConfig+0x2f0>
 8002f0e:	e6ca      	b.n	8002ca6 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f10:	f7fe ffb4 	bl	8001e7c <HAL_GetTick>
 8002f14:	1bc0      	subs	r0, r0, r7
 8002f16:	2802      	cmp	r0, #2
 8002f18:	d9d5      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x2ba>
 8002f1a:	e6c4      	b.n	8002ca6 <HAL_RCC_OscConfig+0x9a>
        tickstart = HAL_GetTick();
 8002f1c:	f7fe ffae 	bl	8001e7c <HAL_GetTick>
 8002f20:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f22:	682b      	ldr	r3, [r5, #0]
 8002f24:	019b      	lsls	r3, r3, #6
 8002f26:	f57f ae86 	bpl.w	8002c36 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f2a:	f7fe ffa7 	bl	8001e7c <HAL_GetTick>
 8002f2e:	1b00      	subs	r0, r0, r4
 8002f30:	2802      	cmp	r0, #2
 8002f32:	d9f6      	bls.n	8002f22 <HAL_RCC_OscConfig+0x316>
 8002f34:	e6b7      	b.n	8002ca6 <HAL_RCC_OscConfig+0x9a>
 8002f36:	bf00      	nop
 8002f38:	40023800 	.word	0x40023800
 8002f3c:	42470060 	.word	0x42470060

08002f40 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f40:	6803      	ldr	r3, [r0, #0]
 8002f42:	68da      	ldr	r2, [r3, #12]
 8002f44:	f042 0201 	orr.w	r2, r2, #1
 8002f48:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f4a:	689a      	ldr	r2, [r3, #8]
 8002f4c:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f50:	2a06      	cmp	r2, #6
  {
    __HAL_TIM_ENABLE(htim);
 8002f52:	bf1e      	ittt	ne
 8002f54:	681a      	ldrne	r2, [r3, #0]
 8002f56:	f042 0201 	orrne.w	r2, r2, #1
 8002f5a:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8002f5c:	2000      	movs	r0, #0
 8002f5e:	4770      	bx	lr

08002f60 <HAL_TIM_OC_DelayElapsedCallback>:
 8002f60:	4770      	bx	lr

08002f62 <HAL_TIM_IC_CaptureCallback>:
 8002f62:	4770      	bx	lr

08002f64 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002f64:	4770      	bx	lr

08002f66 <HAL_TIM_TriggerCallback>:
 8002f66:	4770      	bx	lr

08002f68 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f68:	6803      	ldr	r3, [r0, #0]
 8002f6a:	691a      	ldr	r2, [r3, #16]
 8002f6c:	0791      	lsls	r1, r2, #30
{
 8002f6e:	b510      	push	{r4, lr}
 8002f70:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f72:	d50e      	bpl.n	8002f92 <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f74:	68da      	ldr	r2, [r3, #12]
 8002f76:	0792      	lsls	r2, r2, #30
 8002f78:	d50b      	bpl.n	8002f92 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f7a:	f06f 0202 	mvn.w	r2, #2
 8002f7e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f80:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f82:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f84:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f86:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f88:	d077      	beq.n	800307a <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f8a:	f7ff ffea 	bl	8002f62 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f92:	6823      	ldr	r3, [r4, #0]
 8002f94:	691a      	ldr	r2, [r3, #16]
 8002f96:	0750      	lsls	r0, r2, #29
 8002f98:	d510      	bpl.n	8002fbc <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f9a:	68da      	ldr	r2, [r3, #12]
 8002f9c:	0751      	lsls	r1, r2, #29
 8002f9e:	d50d      	bpl.n	8002fbc <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002fa0:	f06f 0204 	mvn.w	r2, #4
 8002fa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002fa6:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fa8:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002faa:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fae:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fb0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002fb2:	d068      	beq.n	8003086 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002fb4:	f7ff ffd5 	bl	8002f62 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002fbc:	6823      	ldr	r3, [r4, #0]
 8002fbe:	691a      	ldr	r2, [r3, #16]
 8002fc0:	0712      	lsls	r2, r2, #28
 8002fc2:	d50f      	bpl.n	8002fe4 <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002fc4:	68da      	ldr	r2, [r3, #12]
 8002fc6:	0710      	lsls	r0, r2, #28
 8002fc8:	d50c      	bpl.n	8002fe4 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002fca:	f06f 0208 	mvn.w	r2, #8
 8002fce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fd0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fd2:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fd4:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fd6:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fd8:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fda:	d05a      	beq.n	8003092 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002fdc:	f7ff ffc1 	bl	8002f62 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fe4:	6823      	ldr	r3, [r4, #0]
 8002fe6:	691a      	ldr	r2, [r3, #16]
 8002fe8:	06d2      	lsls	r2, r2, #27
 8002fea:	d510      	bpl.n	800300e <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002fec:	68da      	ldr	r2, [r3, #12]
 8002fee:	06d0      	lsls	r0, r2, #27
 8002ff0:	d50d      	bpl.n	800300e <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ff2:	f06f 0210 	mvn.w	r2, #16
 8002ff6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ff8:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ffa:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ffc:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003000:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003002:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003004:	d04b      	beq.n	800309e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8003006:	f7ff ffac 	bl	8002f62 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800300a:	2300      	movs	r3, #0
 800300c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800300e:	6823      	ldr	r3, [r4, #0]
 8003010:	691a      	ldr	r2, [r3, #16]
 8003012:	07d1      	lsls	r1, r2, #31
 8003014:	d508      	bpl.n	8003028 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003016:	68da      	ldr	r2, [r3, #12]
 8003018:	07d2      	lsls	r2, r2, #31
 800301a:	d505      	bpl.n	8003028 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800301c:	f06f 0201 	mvn.w	r2, #1
 8003020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003022:	4620      	mov	r0, r4
 8003024:	f000 fc84 	bl	8003930 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003028:	6823      	ldr	r3, [r4, #0]
 800302a:	691a      	ldr	r2, [r3, #16]
 800302c:	0610      	lsls	r0, r2, #24
 800302e:	d508      	bpl.n	8003042 <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003030:	68da      	ldr	r2, [r3, #12]
 8003032:	0611      	lsls	r1, r2, #24
 8003034:	d505      	bpl.n	8003042 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003036:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800303a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800303c:	4620      	mov	r0, r4
 800303e:	f000 f8d4 	bl	80031ea <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003042:	6823      	ldr	r3, [r4, #0]
 8003044:	691a      	ldr	r2, [r3, #16]
 8003046:	0652      	lsls	r2, r2, #25
 8003048:	d508      	bpl.n	800305c <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800304a:	68da      	ldr	r2, [r3, #12]
 800304c:	0650      	lsls	r0, r2, #25
 800304e:	d505      	bpl.n	800305c <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003050:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003054:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003056:	4620      	mov	r0, r4
 8003058:	f7ff ff85 	bl	8002f66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800305c:	6823      	ldr	r3, [r4, #0]
 800305e:	691a      	ldr	r2, [r3, #16]
 8003060:	0691      	lsls	r1, r2, #26
 8003062:	d522      	bpl.n	80030aa <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003064:	68da      	ldr	r2, [r3, #12]
 8003066:	0692      	lsls	r2, r2, #26
 8003068:	d51f      	bpl.n	80030aa <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800306a:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800306e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003070:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003072:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8003076:	f000 b8b7 	b.w	80031e8 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800307a:	f7ff ff71 	bl	8002f60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800307e:	4620      	mov	r0, r4
 8003080:	f7ff ff70 	bl	8002f64 <HAL_TIM_PWM_PulseFinishedCallback>
 8003084:	e783      	b.n	8002f8e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003086:	f7ff ff6b 	bl	8002f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800308a:	4620      	mov	r0, r4
 800308c:	f7ff ff6a 	bl	8002f64 <HAL_TIM_PWM_PulseFinishedCallback>
 8003090:	e792      	b.n	8002fb8 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003092:	f7ff ff65 	bl	8002f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003096:	4620      	mov	r0, r4
 8003098:	f7ff ff64 	bl	8002f64 <HAL_TIM_PWM_PulseFinishedCallback>
 800309c:	e7a0      	b.n	8002fe0 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800309e:	f7ff ff5f 	bl	8002f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030a2:	4620      	mov	r0, r4
 80030a4:	f7ff ff5e 	bl	8002f64 <HAL_TIM_PWM_PulseFinishedCallback>
 80030a8:	e7af      	b.n	800300a <HAL_TIM_IRQHandler+0xa2>
 80030aa:	bd10      	pop	{r4, pc}

080030ac <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030ac:	4a30      	ldr	r2, [pc, #192]	; (8003170 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 80030ae:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030b0:	4290      	cmp	r0, r2
 80030b2:	d012      	beq.n	80030da <TIM_Base_SetConfig+0x2e>
 80030b4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80030b8:	d00f      	beq.n	80030da <TIM_Base_SetConfig+0x2e>
 80030ba:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80030be:	4290      	cmp	r0, r2
 80030c0:	d00b      	beq.n	80030da <TIM_Base_SetConfig+0x2e>
 80030c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80030c6:	4290      	cmp	r0, r2
 80030c8:	d007      	beq.n	80030da <TIM_Base_SetConfig+0x2e>
 80030ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80030ce:	4290      	cmp	r0, r2
 80030d0:	d003      	beq.n	80030da <TIM_Base_SetConfig+0x2e>
 80030d2:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80030d6:	4290      	cmp	r0, r2
 80030d8:	d119      	bne.n	800310e <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80030da:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80030e0:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030e2:	4a23      	ldr	r2, [pc, #140]	; (8003170 <TIM_Base_SetConfig+0xc4>)
 80030e4:	4290      	cmp	r0, r2
 80030e6:	d029      	beq.n	800313c <TIM_Base_SetConfig+0x90>
 80030e8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80030ec:	d026      	beq.n	800313c <TIM_Base_SetConfig+0x90>
 80030ee:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80030f2:	4290      	cmp	r0, r2
 80030f4:	d022      	beq.n	800313c <TIM_Base_SetConfig+0x90>
 80030f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80030fa:	4290      	cmp	r0, r2
 80030fc:	d01e      	beq.n	800313c <TIM_Base_SetConfig+0x90>
 80030fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003102:	4290      	cmp	r0, r2
 8003104:	d01a      	beq.n	800313c <TIM_Base_SetConfig+0x90>
 8003106:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800310a:	4290      	cmp	r0, r2
 800310c:	d016      	beq.n	800313c <TIM_Base_SetConfig+0x90>
 800310e:	4a19      	ldr	r2, [pc, #100]	; (8003174 <TIM_Base_SetConfig+0xc8>)
 8003110:	4290      	cmp	r0, r2
 8003112:	d013      	beq.n	800313c <TIM_Base_SetConfig+0x90>
 8003114:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003118:	4290      	cmp	r0, r2
 800311a:	d00f      	beq.n	800313c <TIM_Base_SetConfig+0x90>
 800311c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003120:	4290      	cmp	r0, r2
 8003122:	d00b      	beq.n	800313c <TIM_Base_SetConfig+0x90>
 8003124:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003128:	4290      	cmp	r0, r2
 800312a:	d007      	beq.n	800313c <TIM_Base_SetConfig+0x90>
 800312c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003130:	4290      	cmp	r0, r2
 8003132:	d003      	beq.n	800313c <TIM_Base_SetConfig+0x90>
 8003134:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003138:	4290      	cmp	r0, r2
 800313a:	d103      	bne.n	8003144 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800313c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800313e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003142:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003144:	694a      	ldr	r2, [r1, #20]
 8003146:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800314a:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800314c:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800314e:	688b      	ldr	r3, [r1, #8]
 8003150:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003152:	680b      	ldr	r3, [r1, #0]
 8003154:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003156:	4b06      	ldr	r3, [pc, #24]	; (8003170 <TIM_Base_SetConfig+0xc4>)
 8003158:	4298      	cmp	r0, r3
 800315a:	d003      	beq.n	8003164 <TIM_Base_SetConfig+0xb8>
 800315c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003160:	4298      	cmp	r0, r3
 8003162:	d101      	bne.n	8003168 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003164:	690b      	ldr	r3, [r1, #16]
 8003166:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003168:	2301      	movs	r3, #1
 800316a:	6143      	str	r3, [r0, #20]
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	40010000 	.word	0x40010000
 8003174:	40014000 	.word	0x40014000

08003178 <HAL_TIM_Base_Init>:
{
 8003178:	b510      	push	{r4, lr}
  if (htim == NULL)
 800317a:	4604      	mov	r4, r0
 800317c:	b1a0      	cbz	r0, 80031a8 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800317e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003182:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003186:	b91b      	cbnz	r3, 8003190 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003188:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800318c:	f001 fb10 	bl	80047b0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003190:	2302      	movs	r3, #2
 8003192:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003196:	6820      	ldr	r0, [r4, #0]
 8003198:	1d21      	adds	r1, r4, #4
 800319a:	f7ff ff87 	bl	80030ac <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800319e:	2301      	movs	r3, #1
 80031a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80031a4:	2000      	movs	r0, #0
 80031a6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80031a8:	2001      	movs	r0, #1
}
 80031aa:	bd10      	pop	{r4, pc}

080031ac <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80031ac:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80031b0:	2b01      	cmp	r3, #1
{
 80031b2:	b530      	push	{r4, r5, lr}
 80031b4:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80031b8:	d014      	beq.n	80031e4 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031ba:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80031bc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80031c0:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031c2:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031c4:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031c6:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 80031c8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 80031cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031d0:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031d2:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031d4:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80031d6:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80031d8:	2301      	movs	r3, #1
 80031da:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031de:	2300      	movs	r3, #0
 80031e0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80031e4:	4618      	mov	r0, r3

  return HAL_OK;
}
 80031e6:	bd30      	pop	{r4, r5, pc}

080031e8 <HAL_TIMEx_CommutCallback>:
 80031e8:	4770      	bx	lr

080031ea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031ea:	4770      	bx	lr

080031ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031f0:	6806      	ldr	r6, [r0, #0]
 80031f2:	68c2      	ldr	r2, [r0, #12]
 80031f4:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80031f6:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031fc:	4313      	orrs	r3, r2
 80031fe:	6133      	str	r3, [r6, #16]
{
 8003200:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003202:	6883      	ldr	r3, [r0, #8]
 8003204:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8003206:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003208:	4303      	orrs	r3, r0
 800320a:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 800320c:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003210:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8003212:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003216:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8003218:	4313      	orrs	r3, r2
 800321a:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800321c:	6973      	ldr	r3, [r6, #20]
 800321e:	69a2      	ldr	r2, [r4, #24]
 8003220:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003224:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003226:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800322a:	6173      	str	r3, [r6, #20]
 800322c:	4b7a      	ldr	r3, [pc, #488]	; (8003418 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800322e:	d17c      	bne.n	800332a <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003230:	429e      	cmp	r6, r3
 8003232:	d003      	beq.n	800323c <UART_SetConfig+0x50>
 8003234:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003238:	429e      	cmp	r6, r3
 800323a:	d144      	bne.n	80032c6 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800323c:	f7ff fc8e 	bl	8002b5c <HAL_RCC_GetPCLK2Freq>
 8003240:	2519      	movs	r5, #25
 8003242:	fb05 f300 	mul.w	r3, r5, r0
 8003246:	6860      	ldr	r0, [r4, #4]
 8003248:	f04f 0964 	mov.w	r9, #100	; 0x64
 800324c:	0040      	lsls	r0, r0, #1
 800324e:	fbb3 f3f0 	udiv	r3, r3, r0
 8003252:	fbb3 f3f9 	udiv	r3, r3, r9
 8003256:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800325a:	f7ff fc7f 	bl	8002b5c <HAL_RCC_GetPCLK2Freq>
 800325e:	6863      	ldr	r3, [r4, #4]
 8003260:	4368      	muls	r0, r5
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	fbb0 f7f3 	udiv	r7, r0, r3
 8003268:	f7ff fc78 	bl	8002b5c <HAL_RCC_GetPCLK2Freq>
 800326c:	6863      	ldr	r3, [r4, #4]
 800326e:	4368      	muls	r0, r5
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	fbb0 f3f3 	udiv	r3, r0, r3
 8003276:	fbb3 f3f9 	udiv	r3, r3, r9
 800327a:	fb09 7313 	mls	r3, r9, r3, r7
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	3332      	adds	r3, #50	; 0x32
 8003282:	fbb3 f3f9 	udiv	r3, r3, r9
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800328c:	f7ff fc66 	bl	8002b5c <HAL_RCC_GetPCLK2Freq>
 8003290:	6862      	ldr	r2, [r4, #4]
 8003292:	4368      	muls	r0, r5
 8003294:	0052      	lsls	r2, r2, #1
 8003296:	fbb0 faf2 	udiv	sl, r0, r2
 800329a:	f7ff fc5f 	bl	8002b5c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800329e:	6863      	ldr	r3, [r4, #4]
 80032a0:	4368      	muls	r0, r5
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80032a8:	fbb3 f3f9 	udiv	r3, r3, r9
 80032ac:	fb09 a313 	mls	r3, r9, r3, sl
 80032b0:	00db      	lsls	r3, r3, #3
 80032b2:	3332      	adds	r3, #50	; 0x32
 80032b4:	fbb3 f3f9 	udiv	r3, r3, r9
 80032b8:	f003 0307 	and.w	r3, r3, #7
 80032bc:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80032be:	443b      	add	r3, r7
 80032c0:	60b3      	str	r3, [r6, #8]
 80032c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80032c6:	f7ff fc39 	bl	8002b3c <HAL_RCC_GetPCLK1Freq>
 80032ca:	2519      	movs	r5, #25
 80032cc:	fb05 f300 	mul.w	r3, r5, r0
 80032d0:	6860      	ldr	r0, [r4, #4]
 80032d2:	f04f 0964 	mov.w	r9, #100	; 0x64
 80032d6:	0040      	lsls	r0, r0, #1
 80032d8:	fbb3 f3f0 	udiv	r3, r3, r0
 80032dc:	fbb3 f3f9 	udiv	r3, r3, r9
 80032e0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80032e4:	f7ff fc2a 	bl	8002b3c <HAL_RCC_GetPCLK1Freq>
 80032e8:	6863      	ldr	r3, [r4, #4]
 80032ea:	4368      	muls	r0, r5
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	fbb0 f7f3 	udiv	r7, r0, r3
 80032f2:	f7ff fc23 	bl	8002b3c <HAL_RCC_GetPCLK1Freq>
 80032f6:	6863      	ldr	r3, [r4, #4]
 80032f8:	4368      	muls	r0, r5
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003300:	fbb3 f3f9 	udiv	r3, r3, r9
 8003304:	fb09 7313 	mls	r3, r9, r3, r7
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	3332      	adds	r3, #50	; 0x32
 800330c:	fbb3 f3f9 	udiv	r3, r3, r9
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8003316:	f7ff fc11 	bl	8002b3c <HAL_RCC_GetPCLK1Freq>
 800331a:	6862      	ldr	r2, [r4, #4]
 800331c:	4368      	muls	r0, r5
 800331e:	0052      	lsls	r2, r2, #1
 8003320:	fbb0 faf2 	udiv	sl, r0, r2
 8003324:	f7ff fc0a 	bl	8002b3c <HAL_RCC_GetPCLK1Freq>
 8003328:	e7b9      	b.n	800329e <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800332a:	429e      	cmp	r6, r3
 800332c:	d002      	beq.n	8003334 <UART_SetConfig+0x148>
 800332e:	4b3b      	ldr	r3, [pc, #236]	; (800341c <UART_SetConfig+0x230>)
 8003330:	429e      	cmp	r6, r3
 8003332:	d140      	bne.n	80033b6 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003334:	f7ff fc12 	bl	8002b5c <HAL_RCC_GetPCLK2Freq>
 8003338:	6867      	ldr	r7, [r4, #4]
 800333a:	2519      	movs	r5, #25
 800333c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003340:	fb05 f300 	mul.w	r3, r5, r0
 8003344:	00bf      	lsls	r7, r7, #2
 8003346:	fbb3 f3f7 	udiv	r3, r3, r7
 800334a:	fbb3 f3f9 	udiv	r3, r3, r9
 800334e:	011f      	lsls	r7, r3, #4
 8003350:	f7ff fc04 	bl	8002b5c <HAL_RCC_GetPCLK2Freq>
 8003354:	6863      	ldr	r3, [r4, #4]
 8003356:	4368      	muls	r0, r5
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	fbb0 f8f3 	udiv	r8, r0, r3
 800335e:	f7ff fbfd 	bl	8002b5c <HAL_RCC_GetPCLK2Freq>
 8003362:	6863      	ldr	r3, [r4, #4]
 8003364:	4368      	muls	r0, r5
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	fbb0 f3f3 	udiv	r3, r0, r3
 800336c:	fbb3 f3f9 	udiv	r3, r3, r9
 8003370:	fb09 8313 	mls	r3, r9, r3, r8
 8003374:	011b      	lsls	r3, r3, #4
 8003376:	3332      	adds	r3, #50	; 0x32
 8003378:	fbb3 f3f9 	udiv	r3, r3, r9
 800337c:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8003380:	f7ff fbec 	bl	8002b5c <HAL_RCC_GetPCLK2Freq>
 8003384:	6862      	ldr	r2, [r4, #4]
 8003386:	4368      	muls	r0, r5
 8003388:	0092      	lsls	r2, r2, #2
 800338a:	fbb0 faf2 	udiv	sl, r0, r2
 800338e:	f7ff fbe5 	bl	8002b5c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003392:	6863      	ldr	r3, [r4, #4]
 8003394:	4368      	muls	r0, r5
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	fbb0 f3f3 	udiv	r3, r0, r3
 800339c:	fbb3 f3f9 	udiv	r3, r3, r9
 80033a0:	fb09 a313 	mls	r3, r9, r3, sl
 80033a4:	011b      	lsls	r3, r3, #4
 80033a6:	3332      	adds	r3, #50	; 0x32
 80033a8:	fbb3 f3f9 	udiv	r3, r3, r9
 80033ac:	f003 030f 	and.w	r3, r3, #15
 80033b0:	ea43 0308 	orr.w	r3, r3, r8
 80033b4:	e783      	b.n	80032be <UART_SetConfig+0xd2>
 80033b6:	f7ff fbc1 	bl	8002b3c <HAL_RCC_GetPCLK1Freq>
 80033ba:	6867      	ldr	r7, [r4, #4]
 80033bc:	2519      	movs	r5, #25
 80033be:	f04f 0964 	mov.w	r9, #100	; 0x64
 80033c2:	fb05 f300 	mul.w	r3, r5, r0
 80033c6:	00bf      	lsls	r7, r7, #2
 80033c8:	fbb3 f3f7 	udiv	r3, r3, r7
 80033cc:	fbb3 f3f9 	udiv	r3, r3, r9
 80033d0:	011f      	lsls	r7, r3, #4
 80033d2:	f7ff fbb3 	bl	8002b3c <HAL_RCC_GetPCLK1Freq>
 80033d6:	6863      	ldr	r3, [r4, #4]
 80033d8:	4368      	muls	r0, r5
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	fbb0 f8f3 	udiv	r8, r0, r3
 80033e0:	f7ff fbac 	bl	8002b3c <HAL_RCC_GetPCLK1Freq>
 80033e4:	6863      	ldr	r3, [r4, #4]
 80033e6:	4368      	muls	r0, r5
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80033ee:	fbb3 f3f9 	udiv	r3, r3, r9
 80033f2:	fb09 8313 	mls	r3, r9, r3, r8
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	3332      	adds	r3, #50	; 0x32
 80033fa:	fbb3 f3f9 	udiv	r3, r3, r9
 80033fe:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8003402:	f7ff fb9b 	bl	8002b3c <HAL_RCC_GetPCLK1Freq>
 8003406:	6862      	ldr	r2, [r4, #4]
 8003408:	4368      	muls	r0, r5
 800340a:	0092      	lsls	r2, r2, #2
 800340c:	fbb0 faf2 	udiv	sl, r0, r2
 8003410:	f7ff fb94 	bl	8002b3c <HAL_RCC_GetPCLK1Freq>
 8003414:	e7bd      	b.n	8003392 <UART_SetConfig+0x1a6>
 8003416:	bf00      	nop
 8003418:	40011000 	.word	0x40011000
 800341c:	40011400 	.word	0x40011400

08003420 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8003420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003422:	4604      	mov	r4, r0
 8003424:	460e      	mov	r6, r1
 8003426:	4617      	mov	r7, r2
 8003428:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800342a:	6821      	ldr	r1, [r4, #0]
 800342c:	680b      	ldr	r3, [r1, #0]
 800342e:	ea36 0303 	bics.w	r3, r6, r3
 8003432:	d101      	bne.n	8003438 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8003434:	2000      	movs	r0, #0
}
 8003436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003438:	1c6b      	adds	r3, r5, #1
 800343a:	d0f7      	beq.n	800342c <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800343c:	b995      	cbnz	r5, 8003464 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800343e:	6823      	ldr	r3, [r4, #0]
 8003440:	68da      	ldr	r2, [r3, #12]
 8003442:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003446:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003448:	695a      	ldr	r2, [r3, #20]
 800344a:	f022 0201 	bic.w	r2, r2, #1
 800344e:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003450:	2320      	movs	r3, #32
 8003452:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003456:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 800345a:	2300      	movs	r3, #0
 800345c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8003460:	2003      	movs	r0, #3
 8003462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003464:	f7fe fd0a 	bl	8001e7c <HAL_GetTick>
 8003468:	1bc0      	subs	r0, r0, r7
 800346a:	4285      	cmp	r5, r0
 800346c:	d2dd      	bcs.n	800342a <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 800346e:	e7e6      	b.n	800343e <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08003470 <HAL_UART_Init>:
{
 8003470:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003472:	4604      	mov	r4, r0
 8003474:	b340      	cbz	r0, 80034c8 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003476:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800347a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800347e:	b91b      	cbnz	r3, 8003488 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003480:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8003484:	f001 fa02 	bl	800488c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003488:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800348a:	2324      	movs	r3, #36	; 0x24
 800348c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8003490:	68d3      	ldr	r3, [r2, #12]
 8003492:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003496:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003498:	4620      	mov	r0, r4
 800349a:	f7ff fea7 	bl	80031ec <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800349e:	6823      	ldr	r3, [r4, #0]
 80034a0:	691a      	ldr	r2, [r3, #16]
 80034a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034a6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034a8:	695a      	ldr	r2, [r3, #20]
 80034aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034ae:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80034b0:	68da      	ldr	r2, [r3, #12]
 80034b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034b6:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034b8:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80034ba:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034bc:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80034be:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80034c2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80034c6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80034c8:	2001      	movs	r0, #1
}
 80034ca:	bd10      	pop	{r4, pc}

080034cc <HAL_UART_Transmit>:
{
 80034cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034d0:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80034d2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80034d6:	2b20      	cmp	r3, #32
{
 80034d8:	4604      	mov	r4, r0
 80034da:	460d      	mov	r5, r1
 80034dc:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80034de:	d14f      	bne.n	8003580 <HAL_UART_Transmit+0xb4>
    if ((pData == NULL) || (Size == 0U))
 80034e0:	2900      	cmp	r1, #0
 80034e2:	d04a      	beq.n	800357a <HAL_UART_Transmit+0xae>
 80034e4:	2a00      	cmp	r2, #0
 80034e6:	d048      	beq.n	800357a <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 80034e8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d047      	beq.n	8003580 <HAL_UART_Transmit+0xb4>
 80034f0:	2301      	movs	r3, #1
 80034f2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034f6:	2300      	movs	r3, #0
 80034f8:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034fa:	2321      	movs	r3, #33	; 0x21
 80034fc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8003500:	f7fe fcbc 	bl	8001e7c <HAL_GetTick>
    huart->TxXferSize = Size;
 8003504:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8003508:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 800350a:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800350e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003510:	b29b      	uxth	r3, r3
 8003512:	b96b      	cbnz	r3, 8003530 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003514:	463b      	mov	r3, r7
 8003516:	4632      	mov	r2, r6
 8003518:	2140      	movs	r1, #64	; 0x40
 800351a:	4620      	mov	r0, r4
 800351c:	f7ff ff80 	bl	8003420 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003520:	b9b0      	cbnz	r0, 8003550 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 8003522:	2320      	movs	r3, #32
 8003524:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8003528:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 800352c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8003530:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003532:	3b01      	subs	r3, #1
 8003534:	b29b      	uxth	r3, r3
 8003536:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003538:	68a3      	ldr	r3, [r4, #8]
 800353a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800353e:	4632      	mov	r2, r6
 8003540:	463b      	mov	r3, r7
 8003542:	f04f 0180 	mov.w	r1, #128	; 0x80
 8003546:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003548:	d10e      	bne.n	8003568 <HAL_UART_Transmit+0x9c>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800354a:	f7ff ff69 	bl	8003420 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800354e:	b110      	cbz	r0, 8003556 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8003550:	2003      	movs	r0, #3
 8003552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003556:	882b      	ldrh	r3, [r5, #0]
 8003558:	6822      	ldr	r2, [r4, #0]
 800355a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800355e:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003560:	6923      	ldr	r3, [r4, #16]
 8003562:	b943      	cbnz	r3, 8003576 <HAL_UART_Transmit+0xaa>
          pData += 2U;
 8003564:	3502      	adds	r5, #2
 8003566:	e7d2      	b.n	800350e <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003568:	f7ff ff5a 	bl	8003420 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800356c:	2800      	cmp	r0, #0
 800356e:	d1ef      	bne.n	8003550 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003570:	6823      	ldr	r3, [r4, #0]
 8003572:	782a      	ldrb	r2, [r5, #0]
 8003574:	605a      	str	r2, [r3, #4]
 8003576:	3501      	adds	r5, #1
 8003578:	e7c9      	b.n	800350e <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 800357a:	2001      	movs	r0, #1
 800357c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003580:	2002      	movs	r0, #2
}
 8003582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003586 <HAL_UART_Receive>:
{
 8003586:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800358a:	461f      	mov	r7, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 800358c:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003590:	2b20      	cmp	r3, #32
{
 8003592:	4604      	mov	r4, r0
 8003594:	460d      	mov	r5, r1
 8003596:	4690      	mov	r8, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8003598:	d152      	bne.n	8003640 <HAL_UART_Receive+0xba>
    if ((pData == NULL) || (Size == 0U))
 800359a:	2900      	cmp	r1, #0
 800359c:	d04d      	beq.n	800363a <HAL_UART_Receive+0xb4>
 800359e:	2a00      	cmp	r2, #0
 80035a0:	d04b      	beq.n	800363a <HAL_UART_Receive+0xb4>
    __HAL_LOCK(huart);
 80035a2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d04a      	beq.n	8003640 <HAL_UART_Receive+0xba>
 80035aa:	2301      	movs	r3, #1
 80035ac:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035b0:	2300      	movs	r3, #0
 80035b2:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80035b4:	2322      	movs	r3, #34	; 0x22
 80035b6:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 80035ba:	f7fe fc5f 	bl	8001e7c <HAL_GetTick>
    huart->RxXferSize = Size;
 80035be:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    tickstart = HAL_GetTick();
 80035c2:	4606      	mov	r6, r0
    huart->RxXferCount = Size;
 80035c4:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80035c8:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 80035ca:	b280      	uxth	r0, r0
 80035cc:	b930      	cbnz	r0, 80035dc <HAL_UART_Receive+0x56>
    huart->RxState = HAL_UART_STATE_READY;
 80035ce:	2320      	movs	r3, #32
 80035d0:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    __HAL_UNLOCK(huart);
 80035d4:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 80035d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->RxXferCount--;
 80035dc:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 80035de:	3b01      	subs	r3, #1
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80035e4:	68a3      	ldr	r3, [r4, #8]
 80035e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80035ea:	4632      	mov	r2, r6
 80035ec:	463b      	mov	r3, r7
 80035ee:	f04f 0120 	mov.w	r1, #32
 80035f2:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80035f4:	d112      	bne.n	800361c <HAL_UART_Receive+0x96>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80035f6:	f7ff ff13 	bl	8003420 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80035fa:	b110      	cbz	r0, 8003602 <HAL_UART_Receive+0x7c>
          return HAL_TIMEOUT;
 80035fc:	2003      	movs	r0, #3
 80035fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003602:	6823      	ldr	r3, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003604:	6922      	ldr	r2, [r4, #16]
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003606:	685b      	ldr	r3, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003608:	b922      	cbnz	r2, 8003614 <HAL_UART_Receive+0x8e>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800360a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800360e:	f825 3b02 	strh.w	r3, [r5], #2
 8003612:	e7d9      	b.n	80035c8 <HAL_UART_Receive+0x42>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003614:	b2db      	uxtb	r3, r3
 8003616:	f825 3b01 	strh.w	r3, [r5], #1
 800361a:	e7d5      	b.n	80035c8 <HAL_UART_Receive+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800361c:	f7ff ff00 	bl	8003420 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003620:	2800      	cmp	r0, #0
 8003622:	d1eb      	bne.n	80035fc <HAL_UART_Receive+0x76>
 8003624:	6823      	ldr	r3, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003626:	6921      	ldr	r1, [r4, #16]
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	1c6a      	adds	r2, r5, #1
        if (huart->Init.Parity == UART_PARITY_NONE)
 800362c:	b911      	cbnz	r1, 8003634 <HAL_UART_Receive+0xae>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800362e:	702b      	strb	r3, [r5, #0]
 8003630:	4615      	mov	r5, r2
 8003632:	e7c9      	b.n	80035c8 <HAL_UART_Receive+0x42>
 8003634:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003638:	e7f9      	b.n	800362e <HAL_UART_Receive+0xa8>
      return  HAL_ERROR;
 800363a:	2001      	movs	r0, #1
 800363c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003640:	2002      	movs	r0, #2
}
 8003642:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08003648 <_Z12FilterConfigv>:
unsigned char RxFIFO_Data[8];
CAN_RxHeaderTypeDef RXmsg;

bool CanRxFlag=false;
void FilterConfig()
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b08a      	sub	sp, #40	; 0x28
 800364c:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterIdHigh=0x0000;
 800364e:	2300      	movs	r3, #0
 8003650:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow=0x0000;
 8003652:	2300      	movs	r3, #0
 8003654:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh=0x0000;
 8003656:	2300      	movs	r3, #0
 8003658:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow=0x0000;
 800365a:	2300      	movs	r3, #0
 800365c:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;//MtB^FIFO0
 800365e:	2300      	movs	r3, #0
 8003660:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterBank=0; //tB^oN 0-13
 8003662:	2300      	movs	r3, #0
 8003664:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //tB^XP[ExtId
 8003666:	2301      	movs	r3, #1
 8003668:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK; //}XN[h
 800366a:	2300      	movs	r3, #0
 800366c:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterActivation=ENABLE; //tB^L
 800366e:	2301      	movs	r3, #1
 8003670:	623b      	str	r3, [r7, #32]
//	sFilterConfig.SlaveStartFilterBank=14;

	if(HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig)!=HAL_OK)
 8003672:	463b      	mov	r3, r7
 8003674:	4619      	mov	r1, r3
 8003676:	480c      	ldr	r0, [pc, #48]	; (80036a8 <_Z12FilterConfigv+0x60>)
 8003678:	f7fe fc96 	bl	8001fa8 <HAL_CAN_ConfigFilter>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	bf14      	ite	ne
 8003682:	2301      	movne	r3, #1
 8003684:	2300      	moveq	r3, #0
 8003686:	b2db      	uxtb	r3, r3
 8003688:	2b00      	cmp	r3, #0
 800368a:	d002      	beq.n	8003692 <_Z12FilterConfigv+0x4a>
		{
			printf("filter config error!");
 800368c:	4807      	ldr	r0, [pc, #28]	; (80036ac <_Z12FilterConfigv+0x64>)
 800368e:	f001 f9f7 	bl	8004a80 <printf>
		}
	HAL_CAN_Start(&hcan1);
 8003692:	4805      	ldr	r0, [pc, #20]	; (80036a8 <_Z12FilterConfigv+0x60>)
 8003694:	f7fe fd10 	bl	80020b8 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8003698:	2102      	movs	r1, #2
 800369a:	4803      	ldr	r0, [pc, #12]	; (80036a8 <_Z12FilterConfigv+0x60>)
 800369c:	f7fe fdfa 	bl	8002294 <HAL_CAN_ActivateNotification>
}
 80036a0:	bf00      	nop
 80036a2:	3728      	adds	r7, #40	; 0x28
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	20000708 	.word	0x20000708
 80036ac:	080085b0 	.word	0x080085b0

080036b0 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 {
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
	   HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,&RXmsg,RxFIFO_Data);
 80036b8:	4b08      	ldr	r3, [pc, #32]	; (80036dc <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 80036ba:	4a09      	ldr	r2, [pc, #36]	; (80036e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 80036bc:	2100      	movs	r1, #0
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f7fe fd72 	bl	80021a8 <HAL_CAN_GetRxMessage>
	   CanRxFlag=true;
 80036c4:	4b07      	ldr	r3, [pc, #28]	; (80036e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 80036c6:	2201      	movs	r2, #1
 80036c8:	701a      	strb	r2, [r3, #0]
	   HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 80036ca:	2120      	movs	r1, #32
 80036cc:	4806      	ldr	r0, [pc, #24]	; (80036e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 80036ce:	f7ff f994 	bl	80029fa <HAL_GPIO_TogglePin>
 }
 80036d2:	bf00      	nop
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	20000698 	.word	0x20000698
 80036e0:	200006a0 	.word	0x200006a0
 80036e4:	200006bc 	.word	0x200006bc
 80036e8:	40020000 	.word	0x40020000

080036ec <_ZN6CanBus4SendEmhPh>:

short CanBus::Send(unsigned long ID,unsigned char DLC,unsigned char *data)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	603b      	str	r3, [r7, #0]
 80036f8:	4613      	mov	r3, r2
 80036fa:	71fb      	strb	r3, [r7, #7]
	Txmsg.DLC=DLC;
 80036fc:	79fa      	ldrb	r2, [r7, #7]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	611a      	str	r2, [r3, #16]
	Txmsg.ExtId=ID;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	605a      	str	r2, [r3, #4]
	Txmsg.StdId=ID;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	68ba      	ldr	r2, [r7, #8]
 800370c:	601a      	str	r2, [r3, #0]
	Txmsg.IDE=this->IDE;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	609a      	str	r2, [r3, #8]
	Txmsg.RTR=this->RTR;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	60da      	str	r2, [r3, #12]
	while(Txok==false)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003724:	2b00      	cmp	r3, #0
 8003726:	f040 80ef 	bne.w	8003908 <_ZN6CanBus4SendEmhPh+0x21c>
	{
		if((hcan1.Instance->TSR>>26&0x1)==1)//TME0 is Empty
 800372a:	4b79      	ldr	r3, [pc, #484]	; (8003910 <_ZN6CanBus4SendEmhPh+0x224>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	0e9b      	lsrs	r3, r3, #26
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	2b01      	cmp	r3, #1
 8003738:	bf0c      	ite	eq
 800373a:	2301      	moveq	r3, #1
 800373c:	2300      	movne	r3, #0
 800373e:	b2db      	uxtb	r3, r3
 8003740:	2b00      	cmp	r3, #0
 8003742:	d02b      	beq.n	800379c <_ZN6CanBus4SendEmhPh+0xb0>
						{
							HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX0);
 8003744:	68f9      	ldr	r1, [r7, #12]
 8003746:	2301      	movs	r3, #1
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	4871      	ldr	r0, [pc, #452]	; (8003910 <_ZN6CanBus4SendEmhPh+0x224>)
 800374c:	f7fe fcdf 	bl	800210e <HAL_CAN_AddTxMessage>
							if(HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX0)!=HAL_OK)
 8003750:	68f9      	ldr	r1, [r7, #12]
 8003752:	2301      	movs	r3, #1
 8003754:	683a      	ldr	r2, [r7, #0]
 8003756:	486e      	ldr	r0, [pc, #440]	; (8003910 <_ZN6CanBus4SendEmhPh+0x224>)
 8003758:	f7fe fcd9 	bl	800210e <HAL_CAN_AddTxMessage>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	bf14      	ite	ne
 8003762:	2301      	movne	r3, #1
 8003764:	2300      	moveq	r3, #0
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b00      	cmp	r3, #0
 800376a:	d00e      	beq.n	800378a <_ZN6CanBus4SendEmhPh+0x9e>
							{
								error_flag=true;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								error_code=hcan1.Instance->ESR>>4&0b111;
 8003774:	4b66      	ldr	r3, [pc, #408]	; (8003910 <_ZN6CanBus4SendEmhPh+0x224>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	091b      	lsrs	r3, r3, #4
 800377c:	f003 0207 	and.w	r2, r3, #7
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	625a      	str	r2, [r3, #36]	; 0x24
								return -1;
 8003784:	f04f 33ff 	mov.w	r3, #4294967295
 8003788:	e0be      	b.n	8003908 <_ZN6CanBus4SendEmhPh+0x21c>
							}
							else
							{
								Txok=true;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2201      	movs	r2, #1
 800378e:	f883 2020 	strb.w	r2, [r3, #32]
								error_flag=false;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 800379a:	e070      	b.n	800387e <_ZN6CanBus4SendEmhPh+0x192>
							}

						}
		else if((hcan1.Instance->TSR>>27&0x1)==1)//TME1 is empty
 800379c:	4b5c      	ldr	r3, [pc, #368]	; (8003910 <_ZN6CanBus4SendEmhPh+0x224>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	0edb      	lsrs	r3, r3, #27
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	bf0c      	ite	eq
 80037ac:	2301      	moveq	r3, #1
 80037ae:	2300      	movne	r3, #0
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d02b      	beq.n	800380e <_ZN6CanBus4SendEmhPh+0x122>
						{
							HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX1);
 80037b6:	68f9      	ldr	r1, [r7, #12]
 80037b8:	2302      	movs	r3, #2
 80037ba:	683a      	ldr	r2, [r7, #0]
 80037bc:	4854      	ldr	r0, [pc, #336]	; (8003910 <_ZN6CanBus4SendEmhPh+0x224>)
 80037be:	f7fe fca6 	bl	800210e <HAL_CAN_AddTxMessage>
							if(HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX1)!=HAL_OK)
 80037c2:	68f9      	ldr	r1, [r7, #12]
 80037c4:	2302      	movs	r3, #2
 80037c6:	683a      	ldr	r2, [r7, #0]
 80037c8:	4851      	ldr	r0, [pc, #324]	; (8003910 <_ZN6CanBus4SendEmhPh+0x224>)
 80037ca:	f7fe fca0 	bl	800210e <HAL_CAN_AddTxMessage>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	bf14      	ite	ne
 80037d4:	2301      	movne	r3, #1
 80037d6:	2300      	moveq	r3, #0
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d00e      	beq.n	80037fc <_ZN6CanBus4SendEmhPh+0x110>
							{
								error_flag=true;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2201      	movs	r2, #1
 80037e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								error_code=hcan1.Instance->ESR>>4&0b111;
 80037e6:	4b4a      	ldr	r3, [pc, #296]	; (8003910 <_ZN6CanBus4SendEmhPh+0x224>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	699b      	ldr	r3, [r3, #24]
 80037ec:	091b      	lsrs	r3, r3, #4
 80037ee:	f003 0207 	and.w	r2, r3, #7
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	625a      	str	r2, [r3, #36]	; 0x24
								return -1;
 80037f6:	f04f 33ff 	mov.w	r3, #4294967295
 80037fa:	e085      	b.n	8003908 <_ZN6CanBus4SendEmhPh+0x21c>
							}
							else
							{
								Txok=true;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 2020 	strb.w	r2, [r3, #32]
								error_flag=false;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 800380c:	e037      	b.n	800387e <_ZN6CanBus4SendEmhPh+0x192>
							}

						}
		else if((hcan1.Instance->TSR>>28&0x1)==1)//TME2 is empty
 800380e:	4b40      	ldr	r3, [pc, #256]	; (8003910 <_ZN6CanBus4SendEmhPh+0x224>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	0f1b      	lsrs	r3, r3, #28
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	2b01      	cmp	r3, #1
 800381c:	bf0c      	ite	eq
 800381e:	2301      	moveq	r3, #1
 8003820:	2300      	movne	r3, #0
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b00      	cmp	r3, #0
 8003826:	d02a      	beq.n	800387e <_ZN6CanBus4SendEmhPh+0x192>
						{
							HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX2);
 8003828:	68f9      	ldr	r1, [r7, #12]
 800382a:	2304      	movs	r3, #4
 800382c:	683a      	ldr	r2, [r7, #0]
 800382e:	4838      	ldr	r0, [pc, #224]	; (8003910 <_ZN6CanBus4SendEmhPh+0x224>)
 8003830:	f7fe fc6d 	bl	800210e <HAL_CAN_AddTxMessage>
							if(	HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX2)!=HAL_OK)
 8003834:	68f9      	ldr	r1, [r7, #12]
 8003836:	2304      	movs	r3, #4
 8003838:	683a      	ldr	r2, [r7, #0]
 800383a:	4835      	ldr	r0, [pc, #212]	; (8003910 <_ZN6CanBus4SendEmhPh+0x224>)
 800383c:	f7fe fc67 	bl	800210e <HAL_CAN_AddTxMessage>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	bf14      	ite	ne
 8003846:	2301      	movne	r3, #1
 8003848:	2300      	moveq	r3, #0
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b00      	cmp	r3, #0
 800384e:	d00e      	beq.n	800386e <_ZN6CanBus4SendEmhPh+0x182>
							{
								error_flag=true;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								error_code=hcan1.Instance->ESR>>4&0b111;
 8003858:	4b2d      	ldr	r3, [pc, #180]	; (8003910 <_ZN6CanBus4SendEmhPh+0x224>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	699b      	ldr	r3, [r3, #24]
 800385e:	091b      	lsrs	r3, r3, #4
 8003860:	f003 0207 	and.w	r2, r3, #7
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	625a      	str	r2, [r3, #36]	; 0x24
								return -1;
 8003868:	f04f 33ff 	mov.w	r3, #4294967295
 800386c:	e04c      	b.n	8003908 <_ZN6CanBus4SendEmhPh+0x21c>
							}
							else
							{
								Txok=true;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2201      	movs	r2, #1
 8003872:	f883 2020 	strb.w	r2, [r3, #32]
								error_flag=false;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
							}

						}

						if(error_flag)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003884:	2b00      	cmp	r3, #0
 8003886:	d02e      	beq.n	80038e6 <_ZN6CanBus4SendEmhPh+0x1fa>
						{
							switch(error_code)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388c:	3b01      	subs	r3, #1
 800388e:	2b05      	cmp	r3, #5
 8003890:	f63f af45 	bhi.w	800371e <_ZN6CanBus4SendEmhPh+0x32>
 8003894:	a201      	add	r2, pc, #4	; (adr r2, 800389c <_ZN6CanBus4SendEmhPh+0x1b0>)
 8003896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800389a:	bf00      	nop
 800389c:	080038b5 	.word	0x080038b5
 80038a0:	080038bd 	.word	0x080038bd
 80038a4:	080038c5 	.word	0x080038c5
 80038a8:	080038cd 	.word	0x080038cd
 80038ac:	080038d5 	.word	0x080038d5
 80038b0:	080038dd 	.word	0x080038dd
							{
							case 1:
								printf("staff error\n\r");
 80038b4:	4817      	ldr	r0, [pc, #92]	; (8003914 <_ZN6CanBus4SendEmhPh+0x228>)
 80038b6:	f001 f8e3 	bl	8004a80 <printf>
								break;
 80038ba:	e024      	b.n	8003906 <_ZN6CanBus4SendEmhPh+0x21a>
							case 2:
								printf("form error\n\r");
 80038bc:	4816      	ldr	r0, [pc, #88]	; (8003918 <_ZN6CanBus4SendEmhPh+0x22c>)
 80038be:	f001 f8df 	bl	8004a80 <printf>
								break;
 80038c2:	e020      	b.n	8003906 <_ZN6CanBus4SendEmhPh+0x21a>
							case 3:
								printf("ACK error\n\r");
 80038c4:	4815      	ldr	r0, [pc, #84]	; (800391c <_ZN6CanBus4SendEmhPh+0x230>)
 80038c6:	f001 f8db 	bl	8004a80 <printf>
								break;
 80038ca:	e01c      	b.n	8003906 <_ZN6CanBus4SendEmhPh+0x21a>
							case 4:
								printf("bit recessive error\n\r");
 80038cc:	4814      	ldr	r0, [pc, #80]	; (8003920 <_ZN6CanBus4SendEmhPh+0x234>)
 80038ce:	f001 f8d7 	bl	8004a80 <printf>
								break;
 80038d2:	e018      	b.n	8003906 <_ZN6CanBus4SendEmhPh+0x21a>
							case 5:
								printf("bit dominant error\n\r");
 80038d4:	4813      	ldr	r0, [pc, #76]	; (8003924 <_ZN6CanBus4SendEmhPh+0x238>)
 80038d6:	f001 f8d3 	bl	8004a80 <printf>
								break;
 80038da:	e014      	b.n	8003906 <_ZN6CanBus4SendEmhPh+0x21a>
							case 6:
								printf("CRC error\n\r");
 80038dc:	4812      	ldr	r0, [pc, #72]	; (8003928 <_ZN6CanBus4SendEmhPh+0x23c>)
 80038de:	f001 f8cf 	bl	8004a80 <printf>
								break;
 80038e2:	bf00      	nop
 80038e4:	e00f      	b.n	8003906 <_ZN6CanBus4SendEmhPh+0x21a>
							}
						}
						else if(Txok)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f43f af16 	beq.w	800371e <_ZN6CanBus4SendEmhPh+0x32>
						{
							Txok=false;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2200      	movs	r2, #0
 80038f6:	f883 2020 	strb.w	r2, [r3, #32]
							HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_4);
 80038fa:	2110      	movs	r1, #16
 80038fc:	480b      	ldr	r0, [pc, #44]	; (800392c <_ZN6CanBus4SendEmhPh+0x240>)
 80038fe:	f7ff f87c 	bl	80029fa <HAL_GPIO_TogglePin>
							return 0;
 8003902:	2300      	movs	r3, #0
 8003904:	e000      	b.n	8003908 <_ZN6CanBus4SendEmhPh+0x21c>
	while(Txok==false)
 8003906:	e70a      	b.n	800371e <_ZN6CanBus4SendEmhPh+0x32>
						}
	}
}
 8003908:	4618      	mov	r0, r3
 800390a:	3710      	adds	r7, #16
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}
 8003910:	20000708 	.word	0x20000708
 8003914:	080085c8 	.word	0x080085c8
 8003918:	080085d8 	.word	0x080085d8
 800391c:	080085e8 	.word	0x080085e8
 8003920:	080085f4 	.word	0x080085f4
 8003924:	0800860c 	.word	0x0800860c
 8003928:	08008624 	.word	0x08008624
 800392c:	40020000 	.word	0x40020000

08003930 <HAL_TIM_PeriodElapsedCallback>:
#include "LowlayerHandel.hpp"
extern LowlayerHandelTypedef *plow;
bool IntFlag=false;
int warikan=0;
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 			{
 8003930:	b580      	push	{r7, lr}
 8003932:	b082      	sub	sp, #8
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
	 	 	 	if(htim->Instance==TIM6)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a08      	ldr	r2, [pc, #32]	; (8003960 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d109      	bne.n	8003956 <HAL_TIM_PeriodElapsedCallback+0x26>
	 	 	 		{
 					plow->loca.SendReqest();
 8003942:	4b08      	ldr	r3, [pc, #32]	; (8003964 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800394a:	4618      	mov	r0, r3
 800394c:	f000 f80e 	bl	800396c <_ZN12localization10SendReqestEv>
 					IntFlag=true;
 8003950:	4b05      	ldr	r3, [pc, #20]	; (8003968 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003952:	2201      	movs	r2, #1
 8003954:	701a      	strb	r2, [r3, #0]

 					}

 			}
 8003956:	bf00      	nop
 8003958:	3708      	adds	r7, #8
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	40001000 	.word	0x40001000
 8003964:	200006c8 	.word	0x200006c8
 8003968:	200006c0 	.word	0x200006c0

0800396c <_ZN12localization10SendReqestEv>:
extern unsigned char RxFIFO_Data[6];

 /****************localization*****************************************/

void localization::SendReqest()
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
	if(canbus_r->Send(GET_LOCA<<ORDER_BIT_Pos,0,0)!=0)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6858      	ldr	r0, [r3, #4]
 8003978:	2300      	movs	r3, #0
 800397a:	2200      	movs	r2, #0
 800397c:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8003980:	f7ff feb4 	bl	80036ec <_ZN6CanBus4SendEmhPh>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	bf14      	ite	ne
 800398a:	2301      	movne	r3, #1
 800398c:	2300      	moveq	r3, #0
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b00      	cmp	r3, #0
 8003992:	d003      	beq.n	800399c <_ZN12localization10SendReqestEv+0x30>
	{
		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_3);
 8003994:	2108      	movs	r1, #8
 8003996:	4803      	ldr	r0, [pc, #12]	; (80039a4 <_ZN12localization10SendReqestEv+0x38>)
 8003998:	f7ff f82f 	bl	80029fa <HAL_GPIO_TogglePin>
	}
}
 800399c:	bf00      	nop
 800399e:	3708      	adds	r7, #8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	40020000 	.word	0x40020000

080039a8 <MX_CAN1_Init>:

/* CAN1 init function */
void MX_CAN1_Init(void)
{

  hcan1.Instance = CAN1;
 80039a8:	480e      	ldr	r0, [pc, #56]	; (80039e4 <MX_CAN1_Init+0x3c>)
  hcan1.Init.Prescaler = 8;
 80039aa:	490f      	ldr	r1, [pc, #60]	; (80039e8 <MX_CAN1_Init+0x40>)
  hcan1.Init.Mode = CAN_MODE_NORMAL;
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80039ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
{
 80039b0:	b508      	push	{r3, lr}
  hcan1.Init.Prescaler = 8;
 80039b2:	2308      	movs	r3, #8
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80039b4:	60c2      	str	r2, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 80039b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  hcan1.Init.Prescaler = 8;
 80039ba:	e880 000a 	stmia.w	r0, {r1, r3}
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 80039be:	6102      	str	r2, [r0, #16]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80039c0:	2300      	movs	r3, #0
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
  hcan1.Init.TimeTriggeredMode = DISABLE;
  hcan1.Init.AutoBusOff = ENABLE;
 80039c2:	2201      	movs	r2, #1
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80039c4:	6083      	str	r3, [r0, #8]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80039c6:	6143      	str	r3, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80039c8:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 80039ca:	7642      	strb	r2, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80039cc:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80039ce:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80039d0:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 80039d2:	7742      	strb	r2, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80039d4:	f7fe fa6c 	bl	8001eb0 <HAL_CAN_Init>
 80039d8:	b118      	cbz	r0, 80039e2 <MX_CAN1_Init+0x3a>
  {
    Error_Handler();
  }

}
 80039da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80039de:	f000 bdbd 	b.w	800455c <Error_Handler>
 80039e2:	bd08      	pop	{r3, pc}
 80039e4:	20000708 	.word	0x20000708
 80039e8:	40006400 	.word	0x40006400

080039ec <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80039ec:	b510      	push	{r4, lr}
 80039ee:	4604      	mov	r4, r0
 80039f0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f2:	2214      	movs	r2, #20
 80039f4:	2100      	movs	r1, #0
 80039f6:	a803      	add	r0, sp, #12
 80039f8:	f001 f83a 	bl	8004a70 <memset>
  if(canHandle->Instance==CAN1)
 80039fc:	6822      	ldr	r2, [r4, #0]
 80039fe:	4b20      	ldr	r3, [pc, #128]	; (8003a80 <HAL_CAN_MspInit+0x94>)
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d13b      	bne.n	8003a7c <HAL_CAN_MspInit+0x90>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003a04:	2400      	movs	r4, #0
 8003a06:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8003a0a:	9401      	str	r4, [sp, #4]
 8003a0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a0e:	481d      	ldr	r0, [pc, #116]	; (8003a84 <HAL_CAN_MspInit+0x98>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003a10:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003a14:	641a      	str	r2, [r3, #64]	; 0x40
 8003a16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a18:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8003a1c:	9201      	str	r2, [sp, #4]
 8003a1e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a20:	9402      	str	r4, [sp, #8]
 8003a22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a24:	f042 0201 	orr.w	r2, r2, #1
 8003a28:	631a      	str	r2, [r3, #48]	; 0x30
 8003a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	9302      	str	r3, [sp, #8]
 8003a32:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003a34:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003a38:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a42:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003a44:	2309      	movs	r3, #9
 8003a46:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a48:	f7fe fef8 	bl	800283c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8003a4c:	4622      	mov	r2, r4
 8003a4e:	4621      	mov	r1, r4
 8003a50:	2014      	movs	r0, #20
 8003a52:	f7fe fd4d 	bl	80024f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003a56:	2014      	movs	r0, #20
 8003a58:	f7fe fd7e 	bl	8002558 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8003a5c:	4622      	mov	r2, r4
 8003a5e:	4621      	mov	r1, r4
 8003a60:	2015      	movs	r0, #21
 8003a62:	f7fe fd45 	bl	80024f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8003a66:	2015      	movs	r0, #21
 8003a68:	f7fe fd76 	bl	8002558 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8003a6c:	2016      	movs	r0, #22
 8003a6e:	4622      	mov	r2, r4
 8003a70:	4621      	mov	r1, r4
 8003a72:	f7fe fd3d 	bl	80024f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8003a76:	2016      	movs	r0, #22
 8003a78:	f7fe fd6e 	bl	8002558 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8003a7c:	b008      	add	sp, #32
 8003a7e:	bd10      	pop	{r4, pc}
 8003a80:	40006400 	.word	0x40006400
 8003a84:	40020000 	.word	0x40020000

08003a88 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8003a88:	b513      	push	{r0, r1, r4, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003a8a:	4b0f      	ldr	r3, [pc, #60]	; (8003ac8 <MX_DMA_Init+0x40>)
 8003a8c:	2400      	movs	r4, #0
 8003a8e:	9401      	str	r4, [sp, #4]
 8003a90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a92:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003a96:	631a      	str	r2, [r3, #48]	; 0x30
 8003a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003a9e:	4622      	mov	r2, r4
 8003aa0:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003aa2:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003aa4:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003aa6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003aa8:	f7fe fd22 	bl	80024f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003aac:	2010      	movs	r0, #16
 8003aae:	f7fe fd53 	bl	8002558 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8003ab2:	4622      	mov	r2, r4
 8003ab4:	4621      	mov	r1, r4
 8003ab6:	2011      	movs	r0, #17
 8003ab8:	f7fe fd1a 	bl	80024f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003abc:	2011      	movs	r0, #17
 8003abe:	f7fe fd4b 	bl	8002558 <HAL_NVIC_EnableIRQ>

}
 8003ac2:	b002      	add	sp, #8
 8003ac4:	bd10      	pop	{r4, pc}
 8003ac6:	bf00      	nop
 8003ac8:	40023800 	.word	0x40023800

08003acc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ad0:	2214      	movs	r2, #20
{
 8003ad2:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ad4:	eb0d 0002 	add.w	r0, sp, r2
 8003ad8:	2100      	movs	r1, #0
 8003ada:	f000 ffc9 	bl	8004a70 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ade:	2400      	movs	r4, #0
 8003ae0:	4b34      	ldr	r3, [pc, #208]	; (8003bb4 <MX_GPIO_Init+0xe8>)
 8003ae2:	9401      	str	r4, [sp, #4]
 8003ae4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8003ae6:	4e34      	ldr	r6, [pc, #208]	; (8003bb8 <MX_GPIO_Init+0xec>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8003ae8:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8003bc4 <MX_GPIO_Init+0xf8>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin, GPIO_PIN_RESET);
 8003aec:	4f33      	ldr	r7, [pc, #204]	; (8003bbc <MX_GPIO_Init+0xf0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aee:	f042 0204 	orr.w	r2, r2, #4
 8003af2:	631a      	str	r2, [r3, #48]	; 0x30
 8003af4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003af6:	f002 0204 	and.w	r2, r2, #4
 8003afa:	9201      	str	r2, [sp, #4]
 8003afc:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003afe:	9402      	str	r4, [sp, #8]
 8003b00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b06:	631a      	str	r2, [r3, #48]	; 0x30
 8003b08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b0a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003b0e:	9202      	str	r2, [sp, #8]
 8003b10:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b12:	9403      	str	r4, [sp, #12]
 8003b14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b16:	f042 0201 	orr.w	r2, r2, #1
 8003b1a:	631a      	str	r2, [r3, #48]	; 0x30
 8003b1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b1e:	f002 0201 	and.w	r2, r2, #1
 8003b22:	9203      	str	r2, [sp, #12]
 8003b24:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b26:	9404      	str	r4, [sp, #16]
 8003b28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b2a:	f042 0202 	orr.w	r2, r2, #2
 8003b2e:	631a      	str	r2, [r3, #48]	; 0x30
 8003b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8003b38:	4622      	mov	r2, r4
 8003b3a:	4630      	mov	r0, r6
 8003b3c:	f240 3103 	movw	r1, #771	; 0x303
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b40:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8003b42:	f7fe ff55 	bl	80029f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8003b46:	4622      	mov	r2, r4
 8003b48:	4640      	mov	r0, r8
 8003b4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003b4e:	f7fe ff4f 	bl	80029f0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin, GPIO_PIN_RESET);
 8003b52:	4622      	mov	r2, r4
 8003b54:	4638      	mov	r0, r7
 8003b56:	21f0      	movs	r1, #240	; 0xf0
 8003b58:	f7fe ff4a 	bl	80029f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003b5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b60:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003b62:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003b64:	4b16      	ldr	r3, [pc, #88]	; (8003bc0 <MX_GPIO_Init+0xf4>)
 8003b66:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003b68:	4630      	mov	r0, r6

  /*Configure GPIO pins : PCPin PCPin PC8 PC9 */
  GPIO_InitStruct.Pin = E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b6a:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003b6e:	f7fe fe65 	bl	800283c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9;
 8003b72:	f240 3303 	movw	r3, #771	; 0x303
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b76:	a905      	add	r1, sp, #20
 8003b78:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9;
 8003b7a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b7c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b7e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b80:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b82:	f7fe fe5b 	bl	800283c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003b86:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b8a:	a905      	add	r1, sp, #20
 8003b8c:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003b8e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b90:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b92:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b94:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b96:	f7fe fe51 	bl	800283c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin;
 8003b9a:	23f0      	movs	r3, #240	; 0xf0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b9c:	a905      	add	r1, sp, #20
 8003b9e:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin;
 8003ba0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ba2:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ba6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ba8:	f7fe fe48 	bl	800283c <HAL_GPIO_Init>

}
 8003bac:	b00a      	add	sp, #40	; 0x28
 8003bae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bb2:	bf00      	nop
 8003bb4:	40023800 	.word	0x40023800
 8003bb8:	40020800 	.word	0x40020800
 8003bbc:	40020400 	.word	0x40020400
 8003bc0:	10210000 	.word	0x10210000
 8003bc4:	40020000 	.word	0x40020000

08003bc8 <_ZN6CanBusC1Emm>:
	bool txend=false;
	int error_code=0;
	unsigned long IDE;
	unsigned long RTR;
public:
	CanBus(unsigned long _IDE,unsigned long _RTR):IDE(_IDE),RTR(_RTR){
 8003bc8:	b480      	push	{r7}
 8003bca:	b085      	sub	sp, #20
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	607a      	str	r2, [r7, #4]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	3318      	adds	r3, #24
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]
 8003bdc:	605a      	str	r2, [r3, #4]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 2020 	strb.w	r2, [r3, #32]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	625a      	str	r2, [r3, #36]	; 0x24
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	68ba      	ldr	r2, [r7, #8]
 8003c00:	629a      	str	r2, [r3, #40]	; 0x28
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	62da      	str	r2, [r3, #44]	; 0x2c

	}
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr

08003c16 <_ZN7EncoderC1EP6CanBush>:
	unsigned short nodeID;
	void Sendreqest(unsigned long cmd);
	long countdata=0;
	float dist=0;
public:
	Encoder(CanBus *_canbus,unsigned char ID):canbus(_canbus),nodeID(ID){
 8003c16:	b480      	push	{r7}
 8003c18:	b085      	sub	sp, #20
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	60f8      	str	r0, [r7, #12]
 8003c1e:	60b9      	str	r1, [r7, #8]
 8003c20:	4613      	mov	r3, r2
 8003c22:	71fb      	strb	r3, [r7, #7]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	601a      	str	r2, [r3, #0]
 8003c2a:	79fb      	ldrb	r3, [r7, #7]
 8003c2c:	b29a      	uxth	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	809a      	strh	r2, [r3, #4]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	609a      	str	r2, [r3, #8]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f04f 0200 	mov.w	r2, #0
 8003c3e:	60da      	str	r2, [r3, #12]

	}
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	4618      	mov	r0, r3
 8003c44:	3714      	adds	r7, #20
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr

08003c4e <_ZN5MotorC1EP6CanBust>:
	CanBus *canbus;
	void DivideData(float data);
	unsigned char tx_buff[8]={0,};
	unsigned short node_id;
public:
	Motor(CanBus *_canbus,unsigned short _node_id):canbus(_canbus),node_id(_node_id)
 8003c4e:	b480      	push	{r7}
 8003c50:	b085      	sub	sp, #20
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	60f8      	str	r0, [r7, #12]
 8003c56:	60b9      	str	r1, [r7, #8]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	80fb      	strh	r3, [r7, #6]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	68ba      	ldr	r2, [r7, #8]
 8003c60:	601a      	str	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	3304      	adds	r3, #4
 8003c66:	2200      	movs	r2, #0
 8003c68:	601a      	str	r2, [r3, #0]
 8003c6a:	605a      	str	r2, [r3, #4]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	88fa      	ldrh	r2, [r7, #6]
 8003c70:	819a      	strh	r2, [r3, #12]
	{
	}
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	4618      	mov	r0, r3
 8003c76:	3714      	adds	r7, #20
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <_ZN11AircylinderC1EP6CanBush>:
	unsigned char nodeID;

public:
	 void open();
	 void close();
	Aircylinder(CanBus *can,unsigned char ID):canbus(can),nodeID(ID)
 8003c80:	b480      	push	{r7}
 8003c82:	b085      	sub	sp, #20
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	71fb      	strb	r3, [r7, #7]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	68ba      	ldr	r2, [r7, #8]
 8003c92:	601a      	str	r2, [r3, #0]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	79fa      	ldrb	r2, [r7, #7]
 8003c98:	711a      	strb	r2, [r3, #4]
	{

	}
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3714      	adds	r7, #20
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <_ZN5ServoC1EP6CanBust>:
	CanBus *canbus;
	void DivideData(float data);
	unsigned char tx_buff[8]={0,};
	unsigned short node_id;
public:
	Servo(CanBus *_canbus,unsigned short _node_id):canbus(_canbus),node_id(_node_id)
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	80fb      	strh	r3, [r7, #6]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	68ba      	ldr	r2, [r7, #8]
 8003cba:	601a      	str	r2, [r3, #0]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	3304      	adds	r3, #4
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	605a      	str	r2, [r3, #4]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	88fa      	ldrh	r2, [r7, #6]
 8003cca:	819a      	strh	r2, [r3, #12]
	{
	}
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3714      	adds	r7, #20
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
	...

08003cdc <_ZN12localizationC1EP6CanBusS1_>:
	float currentX=0;
	float currentY=0;
	float currentyaw=0;
	unsigned long timcount1=0,timcount2=0;
public:
	 localization(CanBus *_canbus,CanBus *_canbus_r):canbus(_canbus),canbus_r(_canbus_r)
 8003cdc:	b480      	push	{r7}
 8003cde:	b085      	sub	sp, #20
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	607a      	str	r2, [r7, #4]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	68ba      	ldr	r2, [r7, #8]
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	605a      	str	r2, [r3, #4]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4a1a      	ldr	r2, [pc, #104]	; (8003d60 <_ZN12localizationC1EP6CanBusS1_+0x84>)
 8003cf8:	609a      	str	r2, [r3, #8]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d00:	60da      	str	r2, [r3, #12]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	4a17      	ldr	r2, [pc, #92]	; (8003d64 <_ZN12localizationC1EP6CanBusS1_+0x88>)
 8003d06:	611a      	str	r2, [r3, #16]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	4a16      	ldr	r2, [pc, #88]	; (8003d64 <_ZN12localizationC1EP6CanBusS1_+0x88>)
 8003d0c:	615a      	str	r2, [r3, #20]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	f04f 0200 	mov.w	r2, #0
 8003d14:	619a      	str	r2, [r3, #24]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	f04f 0200 	mov.w	r2, #0
 8003d1c:	61da      	str	r2, [r3, #28]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f04f 0200 	mov.w	r2, #0
 8003d34:	635a      	str	r2, [r3, #52]	; 0x34
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f04f 0200 	mov.w	r2, #0
 8003d3c:	639a      	str	r2, [r3, #56]	; 0x38
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f04f 0200 	mov.w	r2, #0
 8003d44:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	641a      	str	r2, [r3, #64]	; 0x40
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	645a      	str	r2, [r3, #68]	; 0x44
	{

	 }
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	4618      	mov	r0, r3
 8003d56:	3714      	adds	r7, #20
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr
 8003d60:	3d27ef9e 	.word	0x3d27ef9e
 8003d64:	3e851eb8 	.word	0x3e851eb8

08003d68 <_ZN6SensorC1EP6CanBusi>:
{
	CanBus *canbus;
	unsigned short sensordata[12]={0,};
	int num;
public:
	Sensor(CanBus *_canbus,int _num):canbus(_canbus),num(_num)
 8003d68:	b480      	push	{r7}
 8003d6a:	b085      	sub	sp, #20
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	60b9      	str	r1, [r7, #8]
 8003d72:	607a      	str	r2, [r7, #4]
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	68ba      	ldr	r2, [r7, #8]
 8003d78:	601a      	str	r2, [r3, #0]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	3304      	adds	r3, #4
 8003d7e:	2200      	movs	r2, #0
 8003d80:	601a      	str	r2, [r3, #0]
 8003d82:	605a      	str	r2, [r3, #4]
 8003d84:	609a      	str	r2, [r3, #8]
 8003d86:	60da      	str	r2, [r3, #12]
 8003d88:	611a      	str	r2, [r3, #16]
 8003d8a:	615a      	str	r2, [r3, #20]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	61da      	str	r2, [r3, #28]
	{

	}
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	4618      	mov	r0, r3
 8003d96:	3714      	adds	r7, #20
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <_ZN13PS3controllerC1EP6CanBus>:
	short Maskbyte(int matrixnum,int shiftnum);
	const unsigned long begincmd=0x70;
	unsigned long timecount=0;
	bool beginend=false;
public:
	PS3controller(CanBus *_canbus):canbus(_canbus)
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	601a      	str	r2, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	3304      	adds	r3, #4
 8003db4:	2200      	movs	r2, #0
 8003db6:	601a      	str	r2, [r3, #0]
 8003db8:	f8c3 2003 	str.w	r2, [r3, #3]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2270      	movs	r2, #112	; 0x70
 8003dc0:	60da      	str	r2, [r3, #12]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	611a      	str	r2, [r3, #16]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	751a      	strb	r2, [r3, #20]
	{

	}
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	370c      	adds	r7, #12
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr

08003ddc <_ZN21LowlayerHandelTypedefC1Ev>:
	Servo servo1,servo2,servo3,servo4,servo5,servo6,servo7,servo8;
	PS3controller PS3;
	localization loca;
	Encoder encoder1,encoder2,encoder3,encoder4;
	Sensor Ad1,Ad2,Ad3,Ad4,Ad5,Ad6;
	LowlayerHandelTypedef():extcan_d(CAN_ID_EXT,CAN_RTR_DATA),extcan_r(CAN_ID_EXT,CAN_RTR_REMOTE),stdcan_d(CAN_ID_STD,CAN_RTR_DATA)
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
	,M1(&stdcan_d,1),M2(&stdcan_d,2),M3(&stdcan_d,3),M4(&stdcan_d,4),
			M5(&stdcan_d,5),M6(&stdcan_d,6),M7(&stdcan_d,7),M8(&stdcan_d,8),Air1(&extcan_d,1),Air2(&extcan_d,2),Air3(&extcan_d,3)
	,Air4(&extcan_d,4),Air5(&extcan_d,5),Air6(&extcan_d,6),Air7(&extcan_d,7),Air8(&extcan_d,8),servo1(&extcan_d,1),servo2(&extcan_d,2)
	,servo3(&extcan_d,3),servo4(&extcan_d,4),servo5(&extcan_d,5),servo6(&extcan_d,6),servo7(&extcan_d,7),servo8(&extcan_d,8)
	,loca(&extcan_d,&extcan_r),encoder1(&extcan_r,1),encoder2(&extcan_r,2),encoder3(&extcan_r,3),encoder4(&extcan_r,4),PS3(&extcan_r)
	,Ad1(&extcan_r,1),Ad2(&extcan_r,2),Ad3(&extcan_r,3),Ad4(&extcan_r,4),Ad5(&extcan_r,5),Ad6(&extcan_r,6)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	2104      	movs	r1, #4
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7ff feec 	bl	8003bc8 <_ZN6CanBusC1Emm>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	3330      	adds	r3, #48	; 0x30
 8003df4:	2202      	movs	r2, #2
 8003df6:	2104      	movs	r1, #4
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f7ff fee5 	bl	8003bc8 <_ZN6CanBusC1Emm>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	3360      	adds	r3, #96	; 0x60
 8003e02:	2200      	movs	r2, #0
 8003e04:	2100      	movs	r1, #0
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7ff fede 	bl	8003bc8 <_ZN6CanBusC1Emm>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	3390      	adds	r3, #144	; 0x90
 8003e10:	6879      	ldr	r1, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7ff ff33 	bl	8003c80 <_ZN11AircylinderC1EP6CanBush>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	3398      	adds	r3, #152	; 0x98
 8003e1e:	6879      	ldr	r1, [r7, #4]
 8003e20:	2202      	movs	r2, #2
 8003e22:	4618      	mov	r0, r3
 8003e24:	f7ff ff2c 	bl	8003c80 <_ZN11AircylinderC1EP6CanBush>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	33a0      	adds	r3, #160	; 0xa0
 8003e2c:	6879      	ldr	r1, [r7, #4]
 8003e2e:	2203      	movs	r2, #3
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7ff ff25 	bl	8003c80 <_ZN11AircylinderC1EP6CanBush>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	33a8      	adds	r3, #168	; 0xa8
 8003e3a:	6879      	ldr	r1, [r7, #4]
 8003e3c:	2204      	movs	r2, #4
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f7ff ff1e 	bl	8003c80 <_ZN11AircylinderC1EP6CanBush>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	33b0      	adds	r3, #176	; 0xb0
 8003e48:	6879      	ldr	r1, [r7, #4]
 8003e4a:	2205      	movs	r2, #5
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7ff ff17 	bl	8003c80 <_ZN11AircylinderC1EP6CanBush>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	33b8      	adds	r3, #184	; 0xb8
 8003e56:	6879      	ldr	r1, [r7, #4]
 8003e58:	2206      	movs	r2, #6
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7ff ff10 	bl	8003c80 <_ZN11AircylinderC1EP6CanBush>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	33c0      	adds	r3, #192	; 0xc0
 8003e64:	6879      	ldr	r1, [r7, #4]
 8003e66:	2207      	movs	r2, #7
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7ff ff09 	bl	8003c80 <_ZN11AircylinderC1EP6CanBush>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	33c8      	adds	r3, #200	; 0xc8
 8003e72:	6879      	ldr	r1, [r7, #4]
 8003e74:	2208      	movs	r2, #8
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7ff ff02 	bl	8003c80 <_ZN11AircylinderC1EP6CanBush>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f103 00d0 	add.w	r0, r3, #208	; 0xd0
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	3360      	adds	r3, #96	; 0x60
 8003e86:	2201      	movs	r2, #1
 8003e88:	4619      	mov	r1, r3
 8003e8a:	f7ff fee0 	bl	8003c4e <_ZN5MotorC1EP6CanBust>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f103 00e0 	add.w	r0, r3, #224	; 0xe0
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	3360      	adds	r3, #96	; 0x60
 8003e98:	2202      	movs	r2, #2
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	f7ff fed7 	bl	8003c4e <_ZN5MotorC1EP6CanBust>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f103 00f0 	add.w	r0, r3, #240	; 0xf0
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	3360      	adds	r3, #96	; 0x60
 8003eaa:	2203      	movs	r2, #3
 8003eac:	4619      	mov	r1, r3
 8003eae:	f7ff fece 	bl	8003c4e <_ZN5MotorC1EP6CanBust>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f503 7080 	add.w	r0, r3, #256	; 0x100
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	3360      	adds	r3, #96	; 0x60
 8003ebc:	2204      	movs	r2, #4
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	f7ff fec5 	bl	8003c4e <_ZN5MotorC1EP6CanBust>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f503 7088 	add.w	r0, r3, #272	; 0x110
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	3360      	adds	r3, #96	; 0x60
 8003ece:	2205      	movs	r2, #5
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	f7ff febc 	bl	8003c4e <_ZN5MotorC1EP6CanBust>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f503 7090 	add.w	r0, r3, #288	; 0x120
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	3360      	adds	r3, #96	; 0x60
 8003ee0:	2206      	movs	r2, #6
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	f7ff feb3 	bl	8003c4e <_ZN5MotorC1EP6CanBust>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f503 7098 	add.w	r0, r3, #304	; 0x130
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	3360      	adds	r3, #96	; 0x60
 8003ef2:	2207      	movs	r2, #7
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	f7ff feaa 	bl	8003c4e <_ZN5MotorC1EP6CanBust>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f503 70a0 	add.w	r0, r3, #320	; 0x140
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	3360      	adds	r3, #96	; 0x60
 8003f04:	2208      	movs	r2, #8
 8003f06:	4619      	mov	r1, r3
 8003f08:	f7ff fea1 	bl	8003c4e <_ZN5MotorC1EP6CanBust>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8003f12:	6879      	ldr	r1, [r7, #4]
 8003f14:	2201      	movs	r2, #1
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7ff fec6 	bl	8003ca8 <_ZN5ServoC1EP6CanBust>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8003f22:	6879      	ldr	r1, [r7, #4]
 8003f24:	2202      	movs	r2, #2
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7ff febe 	bl	8003ca8 <_ZN5ServoC1EP6CanBust>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8003f32:	6879      	ldr	r1, [r7, #4]
 8003f34:	2203      	movs	r2, #3
 8003f36:	4618      	mov	r0, r3
 8003f38:	f7ff feb6 	bl	8003ca8 <_ZN5ServoC1EP6CanBust>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003f42:	6879      	ldr	r1, [r7, #4]
 8003f44:	2204      	movs	r2, #4
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7ff feae 	bl	8003ca8 <_ZN5ServoC1EP6CanBust>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8003f52:	6879      	ldr	r1, [r7, #4]
 8003f54:	2205      	movs	r2, #5
 8003f56:	4618      	mov	r0, r3
 8003f58:	f7ff fea6 	bl	8003ca8 <_ZN5ServoC1EP6CanBust>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 8003f62:	6879      	ldr	r1, [r7, #4]
 8003f64:	2206      	movs	r2, #6
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7ff fe9e 	bl	8003ca8 <_ZN5ServoC1EP6CanBust>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8003f72:	6879      	ldr	r1, [r7, #4]
 8003f74:	2207      	movs	r2, #7
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7ff fe96 	bl	8003ca8 <_ZN5ServoC1EP6CanBust>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	2208      	movs	r2, #8
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7ff fe8e 	bl	8003ca8 <_ZN5ServoC1EP6CanBust>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f503 72e8 	add.w	r2, r3, #464	; 0x1d0
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	3330      	adds	r3, #48	; 0x30
 8003f96:	4619      	mov	r1, r3
 8003f98:	4610      	mov	r0, r2
 8003f9a:	f7ff ff01 	bl	8003da0 <_ZN13PS3controllerC1EP6CanBus>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f503 70f4 	add.w	r0, r3, #488	; 0x1e8
 8003fa4:	6879      	ldr	r1, [r7, #4]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	3330      	adds	r3, #48	; 0x30
 8003faa:	461a      	mov	r2, r3
 8003fac:	f7ff fe96 	bl	8003cdc <_ZN12localizationC1EP6CanBusS1_>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f503 700c 	add.w	r0, r3, #560	; 0x230
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	3330      	adds	r3, #48	; 0x30
 8003fba:	2201      	movs	r2, #1
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	f7ff fe2a 	bl	8003c16 <_ZN7EncoderC1EP6CanBush>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f503 7010 	add.w	r0, r3, #576	; 0x240
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	3330      	adds	r3, #48	; 0x30
 8003fcc:	2202      	movs	r2, #2
 8003fce:	4619      	mov	r1, r3
 8003fd0:	f7ff fe21 	bl	8003c16 <_ZN7EncoderC1EP6CanBush>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f503 7014 	add.w	r0, r3, #592	; 0x250
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	3330      	adds	r3, #48	; 0x30
 8003fde:	2203      	movs	r2, #3
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	f7ff fe18 	bl	8003c16 <_ZN7EncoderC1EP6CanBush>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f503 7018 	add.w	r0, r3, #608	; 0x260
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	3330      	adds	r3, #48	; 0x30
 8003ff0:	2204      	movs	r2, #4
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	f7ff fe0f 	bl	8003c16 <_ZN7EncoderC1EP6CanBush>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f503 701c 	add.w	r0, r3, #624	; 0x270
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	3330      	adds	r3, #48	; 0x30
 8004002:	2201      	movs	r2, #1
 8004004:	4619      	mov	r1, r3
 8004006:	f7ff feaf 	bl	8003d68 <_ZN6SensorC1EP6CanBusi>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f503 7024 	add.w	r0, r3, #656	; 0x290
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	3330      	adds	r3, #48	; 0x30
 8004014:	2202      	movs	r2, #2
 8004016:	4619      	mov	r1, r3
 8004018:	f7ff fea6 	bl	8003d68 <_ZN6SensorC1EP6CanBusi>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f503 702c 	add.w	r0, r3, #688	; 0x2b0
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	3330      	adds	r3, #48	; 0x30
 8004026:	2203      	movs	r2, #3
 8004028:	4619      	mov	r1, r3
 800402a:	f7ff fe9d 	bl	8003d68 <_ZN6SensorC1EP6CanBusi>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	f503 7034 	add.w	r0, r3, #720	; 0x2d0
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	3330      	adds	r3, #48	; 0x30
 8004038:	2204      	movs	r2, #4
 800403a:	4619      	mov	r1, r3
 800403c:	f7ff fe94 	bl	8003d68 <_ZN6SensorC1EP6CanBusi>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f503 703c 	add.w	r0, r3, #752	; 0x2f0
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	3330      	adds	r3, #48	; 0x30
 800404a:	2205      	movs	r2, #5
 800404c:	4619      	mov	r1, r3
 800404e:	f7ff fe8b 	bl	8003d68 <_ZN6SensorC1EP6CanBusi>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f503 7044 	add.w	r0, r3, #784	; 0x310
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	3330      	adds	r3, #48	; 0x30
 800405c:	2206      	movs	r2, #6
 800405e:	4619      	mov	r1, r3
 8004060:	f7ff fe82 	bl	8003d68 <_ZN6SensorC1EP6CanBusi>
	{


	}
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	4618      	mov	r0, r3
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
	...

08004070 <_ZN6Timer1C1EP17TIM_HandleTypeDeff>:
	unsigned short Prescaler=0;
	float ajustperiod;

	TIM_HandleTypeDef *htim;
public:
	Timer1(TIM_HandleTypeDef *timhandle,float p):period(p/1000),htim(timhandle),ajustperiod(0)
 8004070:	b580      	push	{r7, lr}
 8004072:	ed2d 8b02 	vpush	{d8}
 8004076:	b084      	sub	sp, #16
 8004078:	af00      	add	r7, sp, #0
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	ed87 0a01 	vstr	s0, [r7, #4]
 8004082:	ed97 7a01 	vldr	s14, [r7, #4]
 8004086:	eddf 6a39 	vldr	s13, [pc, #228]	; 800416c <_ZN6Timer1C1EP17TIM_HandleTypeDeff+0xfc>
 800408a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	edc3 7a00 	vstr	s15, [r3]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	809a      	strh	r2, [r3, #4]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2200      	movs	r2, #0
 800409e:	80da      	strh	r2, [r3, #6]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f04f 0200 	mov.w	r2, #0
 80040a6:	609a      	str	r2, [r3, #8]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	68ba      	ldr	r2, [r7, #8]
 80040ac:	60da      	str	r2, [r3, #12]
	{
		/**************initialization******************/
		while(ajustperiod!=period)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	ed93 7a02 	vldr	s14, [r3, #8]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	edd3 7a00 	vldr	s15, [r3]
 80040ba:	eeb4 7a67 	vcmp.f32	s14, s15
 80040be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040c2:	d040      	beq.n	8004146 <_ZN6Timer1C1EP17TIM_HandleTypeDeff+0xd6>
		{
			Prescaler++;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	88db      	ldrh	r3, [r3, #6]
 80040c8:	3301      	adds	r3, #1
 80040ca:	b29a      	uxth	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	80da      	strh	r2, [r3, #6]
			for(counterperiod=0;counterperiod<65535;counterperiod++)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	809a      	strh	r2, [r3, #4]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	889b      	ldrh	r3, [r3, #4]
 80040da:	461a      	mov	r2, r3
 80040dc:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80040e0:	429a      	cmp	r2, r3
 80040e2:	dce4      	bgt.n	80040ae <_ZN6Timer1C1EP17TIM_HandleTypeDeff+0x3e>
			{
			ajustperiod=((float)Prescaler*((float)counterperiod+1))/HAL_RCC_GetPCLK1Freq();
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	88db      	ldrh	r3, [r3, #6]
 80040e8:	ee07 3a90 	vmov	s15, r3
 80040ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	889b      	ldrh	r3, [r3, #4]
 80040f4:	ee07 3a90 	vmov	s15, r3
 80040f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004100:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004104:	ee27 8a27 	vmul.f32	s16, s14, s15
 8004108:	f7fe fd18 	bl	8002b3c <HAL_RCC_GetPCLK1Freq>
 800410c:	ee07 0a90 	vmov	s15, r0
 8004110:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004114:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	edc3 7a02 	vstr	s15, [r3, #8]
				if(ajustperiod==period)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	ed93 7a02 	vldr	s14, [r3, #8]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	edd3 7a00 	vldr	s15, [r3]
 800412a:	eeb4 7a67 	vcmp.f32	s14, s15
 800412e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004132:	d006      	beq.n	8004142 <_ZN6Timer1C1EP17TIM_HandleTypeDeff+0xd2>
			for(counterperiod=0;counterperiod<65535;counterperiod++)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	889b      	ldrh	r3, [r3, #4]
 8004138:	3301      	adds	r3, #1
 800413a:	b29a      	uxth	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	809a      	strh	r2, [r3, #4]
 8004140:	e7c9      	b.n	80040d6 <_ZN6Timer1C1EP17TIM_HandleTypeDeff+0x66>
				{
					break;
 8004142:	bf00      	nop
		while(ajustperiod!=period)
 8004144:	e7b3      	b.n	80040ae <_ZN6Timer1C1EP17TIM_HandleTypeDeff+0x3e>
				}
			}
		}
		timhandle->Init.Prescaler=(unsigned short)Prescaler-1;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	88db      	ldrh	r3, [r3, #6]
 800414a:	3b01      	subs	r3, #1
 800414c:	461a      	mov	r2, r3
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	605a      	str	r2, [r3, #4]
		timhandle->Init.Period=(unsigned short)counterperiod;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	889b      	ldrh	r3, [r3, #4]
 8004156:	461a      	mov	r2, r3
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	60da      	str	r2, [r3, #12]

		/***********************************************/
	}
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	4618      	mov	r0, r3
 8004160:	3710      	adds	r7, #16
 8004162:	46bd      	mov	sp, r7
 8004164:	ecbd 8b02 	vpop	{d8}
 8004168:	bd80      	pop	{r7, pc}
 800416a:	bf00      	nop
 800416c:	447a0000 	.word	0x447a0000

08004170 <_ZN6Timer15StartEv>:
	void Start()
 8004170:	b580      	push	{r7, lr}
 8004172:	b082      	sub	sp, #8
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
		{
			HAL_TIM_Base_Start_IT(htim);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	68db      	ldr	r3, [r3, #12]
 800417c:	4618      	mov	r0, r3
 800417e:	f7fe fedf 	bl	8002f40 <HAL_TIM_Base_Start_IT>
		}
 8004182:	bf00      	nop
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <_Z6LCD_RWc>:
void LCD_E(char act);
void LCD_RS(char act);
void LCD_OUT(int dat);

void LCD_RW(char act)
{
 800418a:	b480      	push	{r7}
 800418c:	b083      	sub	sp, #12
 800418e:	af00      	add	r7, sp, #0
 8004190:	4603      	mov	r3, r0
 8004192:	71fb      	strb	r3, [r7, #7]
	// RW = L
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <_Z5LCD_Ec>:

void LCD_E(char act)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	4603      	mov	r3, r0
 80041a8:	71fb      	strb	r3, [r7, #7]
	if(act){
 80041aa:	79fb      	ldrb	r3, [r7, #7]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d005      	beq.n	80041bc <_Z5LCD_Ec+0x1c>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 80041b0:	2201      	movs	r2, #1
 80041b2:	2101      	movs	r1, #1
 80041b4:	4806      	ldr	r0, [pc, #24]	; (80041d0 <_Z5LCD_Ec+0x30>)
 80041b6:	f7fe fc1b 	bl	80029f0 <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
	}
}
 80041ba:	e004      	b.n	80041c6 <_Z5LCD_Ec+0x26>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 80041bc:	2200      	movs	r2, #0
 80041be:	2101      	movs	r1, #1
 80041c0:	4803      	ldr	r0, [pc, #12]	; (80041d0 <_Z5LCD_Ec+0x30>)
 80041c2:	f7fe fc15 	bl	80029f0 <HAL_GPIO_WritePin>
}
 80041c6:	bf00      	nop
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	40020800 	.word	0x40020800

080041d4 <_Z6LCD_RSc>:

void LCD_RS(char act)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	4603      	mov	r3, r0
 80041dc:	71fb      	strb	r3, [r7, #7]
	if(act){
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d005      	beq.n	80041f0 <_Z6LCD_RSc+0x1c>
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_SET);
 80041e4:	2201      	movs	r2, #1
 80041e6:	2102      	movs	r1, #2
 80041e8:	4806      	ldr	r0, [pc, #24]	; (8004204 <_Z6LCD_RSc+0x30>)
 80041ea:	f7fe fc01 	bl	80029f0 <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
	}
}
 80041ee:	e004      	b.n	80041fa <_Z6LCD_RSc+0x26>
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 80041f0:	2200      	movs	r2, #0
 80041f2:	2102      	movs	r1, #2
 80041f4:	4803      	ldr	r0, [pc, #12]	; (8004204 <_Z6LCD_RSc+0x30>)
 80041f6:	f7fe fbfb 	bl	80029f0 <HAL_GPIO_WritePin>
}
 80041fa:	bf00      	nop
 80041fc:	3708      	adds	r7, #8
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	40020800 	.word	0x40020800

08004208 <_Z7LCD_OUTi>:

void LCD_OUT(int dat)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
	int pin;
	pin = dat & 0x0f0;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004216:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	b29b      	uxth	r3, r3
 800421c:	2201      	movs	r2, #1
 800421e:	4619      	mov	r1, r3
 8004220:	4809      	ldr	r0, [pc, #36]	; (8004248 <_Z7LCD_OUTi+0x40>)
 8004222:	f7fe fbe5 	bl	80029f0 <HAL_GPIO_WritePin>
	pin = (~pin) & 0x0f0;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	43db      	mvns	r3, r3
 800422a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800422e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	b29b      	uxth	r3, r3
 8004234:	2200      	movs	r2, #0
 8004236:	4619      	mov	r1, r3
 8004238:	4803      	ldr	r0, [pc, #12]	; (8004248 <_Z7LCD_OUTi+0x40>)
 800423a:	f7fe fbd9 	bl	80029f0 <HAL_GPIO_WritePin>
}
 800423e:	bf00      	nop
 8004240:	3710      	adds	r7, #16
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	40020400 	.word	0x40020400

0800424c <_Z10lcd_write8cc>:
void lcd_write8(char reg, char dat);
void lcd_write(char reg, char dat);

// 8bit mode write
void lcd_write8(char reg, char dat)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	4603      	mov	r3, r0
 8004254:	460a      	mov	r2, r1
 8004256:	71fb      	strb	r3, [r7, #7]
 8004258:	4613      	mov	r3, r2
 800425a:	71bb      	strb	r3, [r7, #6]
	LCD_RS(reg);
 800425c:	79fb      	ldrb	r3, [r7, #7]
 800425e:	4618      	mov	r0, r3
 8004260:	f7ff ffb8 	bl	80041d4 <_Z6LCD_RSc>
	LCD_OUT(dat);
 8004264:	79bb      	ldrb	r3, [r7, #6]
 8004266:	4618      	mov	r0, r3
 8004268:	f7ff ffce 	bl	8004208 <_Z7LCD_OUTi>
	LCD_E(ON);
 800426c:	2001      	movs	r0, #1
 800426e:	f7ff ff97 	bl	80041a0 <_Z5LCD_Ec>
	HAL_Delay(1);
 8004272:	2001      	movs	r0, #1
 8004274:	f7fd fe08 	bl	8001e88 <HAL_Delay>
	LCD_E(OFF);
 8004278:	2000      	movs	r0, #0
 800427a:	f7ff ff91 	bl	80041a0 <_Z5LCD_Ec>
	HAL_Delay(2);
 800427e:	2002      	movs	r0, #2
 8004280:	f7fd fe02 	bl	8001e88 <HAL_Delay>
}
 8004284:	bf00      	nop
 8004286:	3708      	adds	r7, #8
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <_Z9lcd_writecc>:

// 4bit mode write
void lcd_write(char reg, char dat)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	4603      	mov	r3, r0
 8004294:	460a      	mov	r2, r1
 8004296:	71fb      	strb	r3, [r7, #7]
 8004298:	4613      	mov	r3, r2
 800429a:	71bb      	strb	r3, [r7, #6]
	LCD_RS(reg);
 800429c:	79fb      	ldrb	r3, [r7, #7]
 800429e:	4618      	mov	r0, r3
 80042a0:	f7ff ff98 	bl	80041d4 <_Z6LCD_RSc>
	LCD_OUT(dat);
 80042a4:	79bb      	ldrb	r3, [r7, #6]
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7ff ffae 	bl	8004208 <_Z7LCD_OUTi>
	LCD_E(ON);
 80042ac:	2001      	movs	r0, #1
 80042ae:	f7ff ff77 	bl	80041a0 <_Z5LCD_Ec>
	HAL_Delay(1);
 80042b2:	2001      	movs	r0, #1
 80042b4:	f7fd fde8 	bl	8001e88 <HAL_Delay>
	LCD_E(OFF);
 80042b8:	2000      	movs	r0, #0
 80042ba:	f7ff ff71 	bl	80041a0 <_Z5LCD_Ec>
	dat<<=4;
 80042be:	79bb      	ldrb	r3, [r7, #6]
 80042c0:	011b      	lsls	r3, r3, #4
 80042c2:	71bb      	strb	r3, [r7, #6]
	LCD_OUT(dat);
 80042c4:	79bb      	ldrb	r3, [r7, #6]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7ff ff9e 	bl	8004208 <_Z7LCD_OUTi>
	LCD_E(ON);
 80042cc:	2001      	movs	r0, #1
 80042ce:	f7ff ff67 	bl	80041a0 <_Z5LCD_Ec>
	HAL_Delay(1);
 80042d2:	2001      	movs	r0, #1
 80042d4:	f7fd fdd8 	bl	8001e88 <HAL_Delay>
	LCD_E(OFF);
 80042d8:	2000      	movs	r0, #0
 80042da:	f7ff ff61 	bl	80041a0 <_Z5LCD_Ec>
}
 80042de:	bf00      	nop
 80042e0:	3708      	adds	r7, #8
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <_Z6LcdClsv>:

void LcdCls()
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	af00      	add	r7, sp, #0
	lcd_write(CMD, 1);
 80042ea:	2101      	movs	r1, #1
 80042ec:	2000      	movs	r0, #0
 80042ee:	f7ff ffcd 	bl	800428c <_Z9lcd_writecc>
}
 80042f2:	bf00      	nop
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <_Z14LcdDisplayModeccc>:

void LcdDisplayMode(char disp, char cursor, char blink)
{
 80042f6:	b580      	push	{r7, lr}
 80042f8:	b084      	sub	sp, #16
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	4603      	mov	r3, r0
 80042fe:	71fb      	strb	r3, [r7, #7]
 8004300:	460b      	mov	r3, r1
 8004302:	71bb      	strb	r3, [r7, #6]
 8004304:	4613      	mov	r3, r2
 8004306:	717b      	strb	r3, [r7, #5]
	char mode = 0x08;
 8004308:	2308      	movs	r3, #8
 800430a:	73fb      	strb	r3, [r7, #15]
	if(disp) mode |= 0x04;
 800430c:	79fb      	ldrb	r3, [r7, #7]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d003      	beq.n	800431a <_Z14LcdDisplayModeccc+0x24>
 8004312:	7bfb      	ldrb	r3, [r7, #15]
 8004314:	f043 0304 	orr.w	r3, r3, #4
 8004318:	73fb      	strb	r3, [r7, #15]
	if(cursor) mode |= 0x02;
 800431a:	79bb      	ldrb	r3, [r7, #6]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d003      	beq.n	8004328 <_Z14LcdDisplayModeccc+0x32>
 8004320:	7bfb      	ldrb	r3, [r7, #15]
 8004322:	f043 0302 	orr.w	r3, r3, #2
 8004326:	73fb      	strb	r3, [r7, #15]
	if(blink) mode |= 0x01;
 8004328:	797b      	ldrb	r3, [r7, #5]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d003      	beq.n	8004336 <_Z14LcdDisplayModeccc+0x40>
 800432e:	7bfb      	ldrb	r3, [r7, #15]
 8004330:	f043 0301 	orr.w	r3, r3, #1
 8004334:	73fb      	strb	r3, [r7, #15]
	lcd_write(CMD, mode);
 8004336:	7bfb      	ldrb	r3, [r7, #15]
 8004338:	4619      	mov	r1, r3
 800433a:	2000      	movs	r0, #0
 800433c:	f7ff ffa6 	bl	800428c <_Z9lcd_writecc>
}
 8004340:	bf00      	nop
 8004342:	3710      	adds	r7, #16
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <_Z7LcdInitv>:

void LcdInit()
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
	// LCD
	LCD_RW(OUT);
 800434c:	2000      	movs	r0, #0
 800434e:	f7ff ff1c 	bl	800418a <_Z6LCD_RWc>
	HAL_Delay(30);
 8004352:	201e      	movs	r0, #30
 8004354:	f7fd fd98 	bl	8001e88 <HAL_Delay>
	lcd_write8(CMD, 0x30);		// Function 8bit
 8004358:	2130      	movs	r1, #48	; 0x30
 800435a:	2000      	movs	r0, #0
 800435c:	f7ff ff76 	bl	800424c <_Z10lcd_write8cc>
	HAL_Delay(5);
 8004360:	2005      	movs	r0, #5
 8004362:	f7fd fd91 	bl	8001e88 <HAL_Delay>
	lcd_write8(CMD, 0x30);		// Function 8bit
 8004366:	2130      	movs	r1, #48	; 0x30
 8004368:	2000      	movs	r0, #0
 800436a:	f7ff ff6f 	bl	800424c <_Z10lcd_write8cc>
	HAL_Delay(5);
 800436e:	2005      	movs	r0, #5
 8004370:	f7fd fd8a 	bl	8001e88 <HAL_Delay>
	lcd_write8(CMD, 0x30);		// Function 8bit
 8004374:	2130      	movs	r1, #48	; 0x30
 8004376:	2000      	movs	r0, #0
 8004378:	f7ff ff68 	bl	800424c <_Z10lcd_write8cc>
	HAL_Delay(5);
 800437c:	2005      	movs	r0, #5
 800437e:	f7fd fd83 	bl	8001e88 <HAL_Delay>

	lcd_write8(CMD, 0x20);		// Function 4bit
 8004382:	2120      	movs	r1, #32
 8004384:	2000      	movs	r0, #0
 8004386:	f7ff ff61 	bl	800424c <_Z10lcd_write8cc>
	HAL_Delay(5);
 800438a:	2005      	movs	r0, #5
 800438c:	f7fd fd7c 	bl	8001e88 <HAL_Delay>
	lcd_write8(CMD, 0x20);		// Function 4bit
 8004390:	2120      	movs	r1, #32
 8004392:	2000      	movs	r0, #0
 8004394:	f7ff ff5a 	bl	800424c <_Z10lcd_write8cc>
	HAL_Delay(5);
 8004398:	2005      	movs	r0, #5
 800439a:	f7fd fd75 	bl	8001e88 <HAL_Delay>
	lcd_write8(CMD, 0x20);		// Function 4bit
 800439e:	2120      	movs	r1, #32
 80043a0:	2000      	movs	r0, #0
 80043a2:	f7ff ff53 	bl	800424c <_Z10lcd_write8cc>
	HAL_Delay(5);
 80043a6:	2005      	movs	r0, #5
 80043a8:	f7fd fd6e 	bl	8001e88 <HAL_Delay>

	LcdDisplayMode(0, 0, 0);
 80043ac:	2200      	movs	r2, #0
 80043ae:	2100      	movs	r1, #0
 80043b0:	2000      	movs	r0, #0
 80043b2:	f7ff ffa0 	bl	80042f6 <_Z14LcdDisplayModeccc>
	HAL_Delay(5);
 80043b6:	2005      	movs	r0, #5
 80043b8:	f7fd fd66 	bl	8001e88 <HAL_Delay>
	LcdCls();
 80043bc:	f7ff ff93 	bl	80042e6 <_Z6LcdClsv>
	HAL_Delay(5);
 80043c0:	2005      	movs	r0, #5
 80043c2:	f7fd fd61 	bl	8001e88 <HAL_Delay>
	lcd_write(CMD, 0x06);			// Entry Mode Set
 80043c6:	2106      	movs	r1, #6
 80043c8:	2000      	movs	r0, #0
 80043ca:	f7ff ff5f 	bl	800428c <_Z9lcd_writecc>
	HAL_Delay(40);
 80043ce:	2028      	movs	r0, #40	; 0x28
 80043d0:	f7fd fd5a 	bl	8001e88 <HAL_Delay>
	LcdDisplayMode(1, 1, 1);
 80043d4:	2201      	movs	r2, #1
 80043d6:	2101      	movs	r1, #1
 80043d8:	2001      	movs	r0, #1
 80043da:	f7ff ff8c 	bl	80042f6 <_Z14LcdDisplayModeccc>
	HAL_Delay(5);
 80043de:	2005      	movs	r0, #5
 80043e0:	f7fd fd52 	bl	8001e88 <HAL_Delay>
}
 80043e4:	bf00      	nop
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	f5ad 7d50 	sub.w	sp, sp, #832	; 0x340
 80043ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80043f0:	f7fd fd1e 	bl	8001e30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80043f4:	f000 f83c 	bl	8004470 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80043f8:	f7ff fb68 	bl	8003acc <MX_GPIO_Init>
  MX_DMA_Init();
 80043fc:	f7ff fb44 	bl	8003a88 <MX_DMA_Init>
  MX_CAN1_Init();
 8004400:	f7ff fad2 	bl	80039a8 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8004404:	f000 fa0a 	bl	800481c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004408:	f000 fa24 	bl	8004854 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800440c:	f000 f990 	bl	8004730 <MX_TIM6_Init>
  MX_TIM7_Init();
 8004410:	f000 f9ae 	bl	8004770 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  FilterConfig();
 8004414:	f7ff f918 	bl	8003648 <_Z12FilterConfigv>
  LowlayerHandelTypedef hlow;
 8004418:	f107 0310 	add.w	r3, r7, #16
 800441c:	4618      	mov	r0, r3
 800441e:	f7ff fcdd 	bl	8003ddc <_ZN21LowlayerHandelTypedefC1Ev>
    plow=&hlow;
 8004422:	4a10      	ldr	r2, [pc, #64]	; (8004464 <main+0x7c>)
 8004424:	f107 0310 	add.w	r3, r7, #16
 8004428:	6013      	str	r3, [r2, #0]

    Timer1 LoopInt(&htim6,10);//(tim handle,interrupt period)
 800442a:	463b      	mov	r3, r7
 800442c:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8004430:	490d      	ldr	r1, [pc, #52]	; (8004468 <main+0x80>)
 8004432:	4618      	mov	r0, r3
 8004434:	f7ff fe1c 	bl	8004070 <_ZN6Timer1C1EP17TIM_HandleTypeDeff>
    LoopInt.Start();
 8004438:	463b      	mov	r3, r7
 800443a:	4618      	mov	r0, r3
 800443c:	f7ff fe98 	bl	8004170 <_ZN6Timer15StartEv>
    LcdInit();
 8004440:	f7ff ff82 	bl	8004348 <_Z7LcdInitv>

    HAL_Delay(200);
 8004444:	20c8      	movs	r0, #200	; 0xc8
 8004446:	f7fd fd1f 	bl	8001e88 <HAL_Delay>
    /* USER CODE BEGIN 3 */
//	  HAL_Delay_s(1);
//	 	  LcdPuts((char *)"NUCLEO F401RE");
//	 	  HAL_Delay_s(1);
//	 	  LcdCls();
	  if(IntFlag)
 800444a:	4b08      	ldr	r3, [pc, #32]	; (800446c <main+0x84>)
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d0fb      	beq.n	800444a <main+0x62>
	 	  {
	 		  /****user code here*******/

hlow.extcan_d.Send(0x23, 0,0);
 8004452:	f107 0010 	add.w	r0, r7, #16
 8004456:	2300      	movs	r3, #0
 8004458:	2200      	movs	r2, #0
 800445a:	2123      	movs	r1, #35	; 0x23
 800445c:	f7ff f946 	bl	80036ec <_ZN6CanBus4SendEmhPh>
	  if(IntFlag)
 8004460:	e7f3      	b.n	800444a <main+0x62>
 8004462:	bf00      	nop
 8004464:	200006c8 	.word	0x200006c8
 8004468:	20000730 	.word	0x20000730
 800446c:	200006c0 	.word	0x200006c0

08004470 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b094      	sub	sp, #80	; 0x50
 8004474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004476:	f107 031c 	add.w	r3, r7, #28
 800447a:	2234      	movs	r2, #52	; 0x34
 800447c:	2100      	movs	r1, #0
 800447e:	4618      	mov	r0, r3
 8004480:	f000 faf6 	bl	8004a70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004484:	f107 0308 	add.w	r3, r7, #8
 8004488:	2200      	movs	r2, #0
 800448a:	601a      	str	r2, [r3, #0]
 800448c:	605a      	str	r2, [r3, #4]
 800448e:	609a      	str	r2, [r3, #8]
 8004490:	60da      	str	r2, [r3, #12]
 8004492:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004494:	2300      	movs	r3, #0
 8004496:	607b      	str	r3, [r7, #4]
 8004498:	4a2e      	ldr	r2, [pc, #184]	; (8004554 <_Z18SystemClock_Configv+0xe4>)
 800449a:	4b2e      	ldr	r3, [pc, #184]	; (8004554 <_Z18SystemClock_Configv+0xe4>)
 800449c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044a2:	6413      	str	r3, [r2, #64]	; 0x40
 80044a4:	4b2b      	ldr	r3, [pc, #172]	; (8004554 <_Z18SystemClock_Configv+0xe4>)
 80044a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ac:	607b      	str	r3, [r7, #4]
 80044ae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80044b0:	2300      	movs	r3, #0
 80044b2:	603b      	str	r3, [r7, #0]
 80044b4:	4a28      	ldr	r2, [pc, #160]	; (8004558 <_Z18SystemClock_Configv+0xe8>)
 80044b6:	4b28      	ldr	r3, [pc, #160]	; (8004558 <_Z18SystemClock_Configv+0xe8>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80044be:	6013      	str	r3, [r2, #0]
 80044c0:	4b25      	ldr	r3, [pc, #148]	; (8004558 <_Z18SystemClock_Configv+0xe8>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80044c8:	603b      	str	r3, [r7, #0]
 80044ca:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80044cc:	2301      	movs	r3, #1
 80044ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80044d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80044d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80044d6:	2302      	movs	r3, #2
 80044d8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80044da:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80044de:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80044e0:	2304      	movs	r3, #4
 80044e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 160;
 80044e4:	23a0      	movs	r3, #160	; 0xa0
 80044e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80044e8:	2302      	movs	r3, #2
 80044ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80044ec:	2302      	movs	r3, #2
 80044ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80044f0:	2302      	movs	r3, #2
 80044f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80044f4:	f107 031c 	add.w	r3, r7, #28
 80044f8:	4618      	mov	r0, r3
 80044fa:	f7fe fb87 	bl	8002c0c <HAL_RCC_OscConfig>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	bf14      	ite	ne
 8004504:	2301      	movne	r3, #1
 8004506:	2300      	moveq	r3, #0
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d001      	beq.n	8004512 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 800450e:	f000 f825 	bl	800455c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004512:	230f      	movs	r3, #15
 8004514:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004516:	2302      	movs	r3, #2
 8004518:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800451a:	2300      	movs	r3, #0
 800451c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800451e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004522:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004524:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004528:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800452a:	f107 0308 	add.w	r3, r7, #8
 800452e:	2105      	movs	r1, #5
 8004530:	4618      	mov	r0, r3
 8004532:	f7fe fa69 	bl	8002a08 <HAL_RCC_ClockConfig>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	bf14      	ite	ne
 800453c:	2301      	movne	r3, #1
 800453e:	2300      	moveq	r3, #0
 8004540:	b2db      	uxtb	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 8004546:	f000 f809 	bl	800455c <Error_Handler>
  }
}
 800454a:	bf00      	nop
 800454c:	3750      	adds	r7, #80	; 0x50
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	40023800 	.word	0x40023800
 8004558:	40007000 	.word	0x40007000

0800455c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800455c:	b480      	push	{r7}
 800455e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004560:	bf00      	nop
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
	...

0800456c <__io_putchar>:

#ifdef __cplusplus
 extern "C" {
#endif
void __io_putchar(uint8_t ch)
{
 800456c:	b507      	push	{r0, r1, r2, lr}
 800456e:	a902      	add	r1, sp, #8
	HAL_UART_Transmit(&huart2, &ch, 1, 1);
 8004570:	2301      	movs	r3, #1
{
 8004572:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_UART_Transmit(&huart2, &ch, 1, 1);
 8004576:	461a      	mov	r2, r3
 8004578:	4802      	ldr	r0, [pc, #8]	; (8004584 <__io_putchar+0x18>)
 800457a:	f7fe ffa7 	bl	80034cc <HAL_UART_Transmit>
}
 800457e:	b003      	add	sp, #12
 8004580:	f85d fb04 	ldr.w	pc, [sp], #4
 8004584:	200008b0 	.word	0x200008b0

08004588 <__io_getchar>:
int __io_getchar(void)
{
 8004588:	b507      	push	{r0, r1, r2, lr}
	uint8_t c;
	HAL_UART_Receive(&huart2, &c, sizeof(c),0xF);
 800458a:	230f      	movs	r3, #15
 800458c:	2201      	movs	r2, #1
 800458e:	f10d 0107 	add.w	r1, sp, #7
 8004592:	4804      	ldr	r0, [pc, #16]	; (80045a4 <__io_getchar+0x1c>)
 8004594:	f7fe fff7 	bl	8003586 <HAL_UART_Receive>
	return c;
}
 8004598:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800459c:	b003      	add	sp, #12
 800459e:	f85d fb04 	ldr.w	pc, [sp], #4
 80045a2:	bf00      	nop
 80045a4:	200008b0 	.word	0x200008b0

080045a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80045a8:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045aa:	4b0e      	ldr	r3, [pc, #56]	; (80045e4 <HAL_MspInit+0x3c>)
 80045ac:	2100      	movs	r1, #0
 80045ae:	9100      	str	r1, [sp, #0]
 80045b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045b6:	645a      	str	r2, [r3, #68]	; 0x44
 80045b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045ba:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80045be:	9200      	str	r2, [sp, #0]
 80045c0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80045c2:	9101      	str	r1, [sp, #4]
 80045c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045c6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80045ca:	641a      	str	r2, [r3, #64]	; 0x40
 80045cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045d2:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80045d4:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 80045d6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80045d8:	f7fd ff78 	bl	80024cc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80045dc:	b003      	add	sp, #12
 80045de:	f85d fb04 	ldr.w	pc, [sp], #4
 80045e2:	bf00      	nop
 80045e4:	40023800 	.word	0x40023800

080045e8 <NMI_Handler>:
 80045e8:	4770      	bx	lr

080045ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80045ea:	e7fe      	b.n	80045ea <HardFault_Handler>

080045ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80045ec:	e7fe      	b.n	80045ec <MemManage_Handler>

080045ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80045ee:	e7fe      	b.n	80045ee <BusFault_Handler>

080045f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80045f0:	e7fe      	b.n	80045f0 <UsageFault_Handler>

080045f2 <SVC_Handler>:
 80045f2:	4770      	bx	lr

080045f4 <DebugMon_Handler>:
 80045f4:	4770      	bx	lr

080045f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80045f6:	4770      	bx	lr

080045f8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80045f8:	f7fd bc34 	b.w	8001e64 <HAL_IncTick>

080045fc <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80045fc:	4801      	ldr	r0, [pc, #4]	; (8004604 <DMA1_Stream5_IRQHandler+0x8>)
 80045fe:	f7fe b863 	b.w	80026c8 <HAL_DMA_IRQHandler>
 8004602:	bf00      	nop
 8004604:	200007b0 	.word	0x200007b0

08004608 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004608:	4801      	ldr	r0, [pc, #4]	; (8004610 <DMA1_Stream6_IRQHandler+0x8>)
 800460a:	f7fe b85d 	b.w	80026c8 <HAL_DMA_IRQHandler>
 800460e:	bf00      	nop
 8004610:	20000810 	.word	0x20000810

08004614 <CAN1_SCE_IRQHandler>:
void CAN1_SCE_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004614:	4801      	ldr	r0, [pc, #4]	; (800461c <CAN1_SCE_IRQHandler+0x8>)
 8004616:	f7fd be5a 	b.w	80022ce <HAL_CAN_IRQHandler>
 800461a:	bf00      	nop
 800461c:	20000708 	.word	0x20000708

08004620 <CAN1_RX1_IRQHandler>:
 8004620:	f7ff bff8 	b.w	8004614 <CAN1_SCE_IRQHandler>

08004624 <CAN1_RX0_IRQHandler>:
 8004624:	f7ff bff6 	b.w	8004614 <CAN1_SCE_IRQHandler>

08004628 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004628:	4801      	ldr	r0, [pc, #4]	; (8004630 <TIM6_DAC_IRQHandler+0x8>)
 800462a:	f7fe bc9d 	b.w	8002f68 <HAL_TIM_IRQHandler>
 800462e:	bf00      	nop
 8004630:	20000730 	.word	0x20000730

08004634 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004634:	4801      	ldr	r0, [pc, #4]	; (800463c <TIM7_IRQHandler+0x8>)
 8004636:	f7fe bc97 	b.w	8002f68 <HAL_TIM_IRQHandler>
 800463a:	bf00      	nop
 800463c:	20000770 	.word	0x20000770

08004640 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8004640:	2001      	movs	r0, #1
 8004642:	4770      	bx	lr

08004644 <_kill>:

int _kill(int pid, int sig)
{
 8004644:	b508      	push	{r3, lr}
	errno = EINVAL;
 8004646:	f000 f9e9 	bl	8004a1c <__errno>
 800464a:	2316      	movs	r3, #22
 800464c:	6003      	str	r3, [r0, #0]
	return -1;
}
 800464e:	f04f 30ff 	mov.w	r0, #4294967295
 8004652:	bd08      	pop	{r3, pc}

08004654 <_exit>:

void _exit (int status)
{
 8004654:	b508      	push	{r3, lr}
	errno = EINVAL;
 8004656:	f000 f9e1 	bl	8004a1c <__errno>
 800465a:	2316      	movs	r3, #22
 800465c:	6003      	str	r3, [r0, #0]
 800465e:	e7fe      	b.n	800465e <_exit+0xa>

08004660 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004660:	b570      	push	{r4, r5, r6, lr}
 8004662:	460e      	mov	r6, r1
 8004664:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004666:	460c      	mov	r4, r1
 8004668:	1ba3      	subs	r3, r4, r6
 800466a:	429d      	cmp	r5, r3
 800466c:	dc01      	bgt.n	8004672 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 800466e:	4628      	mov	r0, r5
 8004670:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8004672:	f7ff ff89 	bl	8004588 <__io_getchar>
 8004676:	f804 0b01 	strb.w	r0, [r4], #1
 800467a:	e7f5      	b.n	8004668 <_read+0x8>

0800467c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800467c:	b570      	push	{r4, r5, r6, lr}
 800467e:	460e      	mov	r6, r1
 8004680:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004682:	460c      	mov	r4, r1
 8004684:	1ba3      	subs	r3, r4, r6
 8004686:	429d      	cmp	r5, r3
 8004688:	dc01      	bgt.n	800468e <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 800468a:	4628      	mov	r0, r5
 800468c:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 800468e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8004692:	f7ff ff6b 	bl	800456c <__io_putchar>
 8004696:	e7f5      	b.n	8004684 <_write+0x8>

08004698 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8004698:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800469a:	4b0a      	ldr	r3, [pc, #40]	; (80046c4 <_sbrk+0x2c>)
 800469c:	6819      	ldr	r1, [r3, #0]
{
 800469e:	4602      	mov	r2, r0
	if (heap_end == 0)
 80046a0:	b909      	cbnz	r1, 80046a6 <_sbrk+0xe>
		heap_end = &end;
 80046a2:	4909      	ldr	r1, [pc, #36]	; (80046c8 <_sbrk+0x30>)
 80046a4:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 80046a6:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80046a8:	4669      	mov	r1, sp
 80046aa:	4402      	add	r2, r0
 80046ac:	428a      	cmp	r2, r1
 80046ae:	d906      	bls.n	80046be <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80046b0:	f000 f9b4 	bl	8004a1c <__errno>
 80046b4:	230c      	movs	r3, #12
 80046b6:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80046b8:	f04f 30ff 	mov.w	r0, #4294967295
 80046bc:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 80046be:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80046c0:	bd08      	pop	{r3, pc}
 80046c2:	bf00      	nop
 80046c4:	200006cc 	.word	0x200006cc
 80046c8:	20000900 	.word	0x20000900

080046cc <_close>:

int _close(int file)
{
	return -1;
}
 80046cc:	f04f 30ff 	mov.w	r0, #4294967295
 80046d0:	4770      	bx	lr

080046d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80046d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80046d6:	604b      	str	r3, [r1, #4]
	return 0;
}
 80046d8:	2000      	movs	r0, #0
 80046da:	4770      	bx	lr

080046dc <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80046dc:	2001      	movs	r0, #1
 80046de:	4770      	bx	lr

080046e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80046e0:	2000      	movs	r0, #0
 80046e2:	4770      	bx	lr

080046e4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80046e4:	490f      	ldr	r1, [pc, #60]	; (8004724 <SystemInit+0x40>)
 80046e6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80046ea:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80046ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80046f2:	4b0d      	ldr	r3, [pc, #52]	; (8004728 <SystemInit+0x44>)
 80046f4:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80046f6:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80046f8:	f042 0201 	orr.w	r2, r2, #1
 80046fc:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80046fe:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004706:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800470a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800470c:	4a07      	ldr	r2, [pc, #28]	; (800472c <SystemInit+0x48>)
 800470e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004716:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004718:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800471a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800471e:	608b      	str	r3, [r1, #8]
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	e000ed00 	.word	0xe000ed00
 8004728:	40023800 	.word	0x40023800
 800472c:	24003010 	.word	0x24003010

08004730 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004730:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
 8004732:	4b0d      	ldr	r3, [pc, #52]	; (8004768 <MX_TIM6_Init+0x38>)
 8004734:	480d      	ldr	r0, [pc, #52]	; (800476c <MX_TIM6_Init+0x3c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004736:	2400      	movs	r4, #0
 8004738:	9400      	str	r4, [sp, #0]
 800473a:	9401      	str	r4, [sp, #4]
  htim6.Init.Prescaler = 0;
 800473c:	e880 0018 	stmia.w	r0, {r3, r4}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004740:	6084      	str	r4, [r0, #8]
  htim6.Init.Period = 0;
 8004742:	60c4      	str	r4, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004744:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004746:	f7fe fd17 	bl	8003178 <HAL_TIM_Base_Init>
 800474a:	b108      	cbz	r0, 8004750 <MX_TIM6_Init+0x20>
  {
    Error_Handler();
 800474c:	f7ff ff06 	bl	800455c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004750:	4669      	mov	r1, sp
 8004752:	4806      	ldr	r0, [pc, #24]	; (800476c <MX_TIM6_Init+0x3c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004754:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004756:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004758:	f7fe fd28 	bl	80031ac <HAL_TIMEx_MasterConfigSynchronization>
 800475c:	b108      	cbz	r0, 8004762 <MX_TIM6_Init+0x32>
  {
    Error_Handler();
 800475e:	f7ff fefd 	bl	800455c <Error_Handler>
  }

}
 8004762:	b002      	add	sp, #8
 8004764:	bd10      	pop	{r4, pc}
 8004766:	bf00      	nop
 8004768:	40001000 	.word	0x40001000
 800476c:	20000730 	.word	0x20000730

08004770 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8004770:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim7.Instance = TIM7;
 8004772:	4b0d      	ldr	r3, [pc, #52]	; (80047a8 <MX_TIM7_Init+0x38>)
 8004774:	480d      	ldr	r0, [pc, #52]	; (80047ac <MX_TIM7_Init+0x3c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004776:	2400      	movs	r4, #0
 8004778:	9400      	str	r4, [sp, #0]
 800477a:	9401      	str	r4, [sp, #4]
  htim7.Init.Prescaler = 0;
 800477c:	e880 0018 	stmia.w	r0, {r3, r4}
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004780:	6084      	str	r4, [r0, #8]
  htim7.Init.Period = 0;
 8004782:	60c4      	str	r4, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004784:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004786:	f7fe fcf7 	bl	8003178 <HAL_TIM_Base_Init>
 800478a:	b108      	cbz	r0, 8004790 <MX_TIM7_Init+0x20>
  {
    Error_Handler();
 800478c:	f7ff fee6 	bl	800455c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004790:	4669      	mov	r1, sp
 8004792:	4806      	ldr	r0, [pc, #24]	; (80047ac <MX_TIM7_Init+0x3c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004794:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004796:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004798:	f7fe fd08 	bl	80031ac <HAL_TIMEx_MasterConfigSynchronization>
 800479c:	b108      	cbz	r0, 80047a2 <MX_TIM7_Init+0x32>
  {
    Error_Handler();
 800479e:	f7ff fedd 	bl	800455c <Error_Handler>
  }

}
 80047a2:	b002      	add	sp, #8
 80047a4:	bd10      	pop	{r4, pc}
 80047a6:	bf00      	nop
 80047a8:	40001400 	.word	0x40001400
 80047ac:	20000770 	.word	0x20000770

080047b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80047b0:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM6)
 80047b2:	6803      	ldr	r3, [r0, #0]
 80047b4:	4a16      	ldr	r2, [pc, #88]	; (8004810 <HAL_TIM_Base_MspInit+0x60>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d115      	bne.n	80047e6 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80047ba:	2200      	movs	r2, #0
 80047bc:	4b15      	ldr	r3, [pc, #84]	; (8004814 <HAL_TIM_Base_MspInit+0x64>)
 80047be:	9200      	str	r2, [sp, #0]
 80047c0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80047c2:	f041 0110 	orr.w	r1, r1, #16
 80047c6:	6419      	str	r1, [r3, #64]	; 0x40
 80047c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ca:	f003 0310 	and.w	r3, r3, #16
 80047ce:	9300      	str	r3, [sp, #0]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80047d0:	2036      	movs	r0, #54	; 0x36
 80047d2:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 80047d4:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80047d6:	f7fd fe8b 	bl	80024f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80047da:	2036      	movs	r0, #54	; 0x36
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80047dc:	f7fd febc 	bl	8002558 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80047e0:	b003      	add	sp, #12
 80047e2:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM7)
 80047e6:	4a0c      	ldr	r2, [pc, #48]	; (8004818 <HAL_TIM_Base_MspInit+0x68>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d1f9      	bne.n	80047e0 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80047ec:	2200      	movs	r2, #0
 80047ee:	4b09      	ldr	r3, [pc, #36]	; (8004814 <HAL_TIM_Base_MspInit+0x64>)
 80047f0:	9201      	str	r2, [sp, #4]
 80047f2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80047f4:	f041 0120 	orr.w	r1, r1, #32
 80047f8:	6419      	str	r1, [r3, #64]	; 0x40
 80047fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fc:	f003 0320 	and.w	r3, r3, #32
 8004800:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004802:	2037      	movs	r0, #55	; 0x37
 8004804:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004806:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004808:	f7fd fe72 	bl	80024f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800480c:	2037      	movs	r0, #55	; 0x37
 800480e:	e7e5      	b.n	80047dc <HAL_TIM_Base_MspInit+0x2c>
 8004810:	40001000 	.word	0x40001000
 8004814:	40023800 	.word	0x40023800
 8004818:	40001400 	.word	0x40001400

0800481c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800481c:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 800481e:	480b      	ldr	r0, [pc, #44]	; (800484c <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8004820:	4b0b      	ldr	r3, [pc, #44]	; (8004850 <MX_USART1_UART_Init+0x34>)
 8004822:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8004826:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800482a:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800482c:	2300      	movs	r3, #0
 800482e:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004830:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004832:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004834:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004836:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004838:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800483a:	f7fe fe19 	bl	8003470 <HAL_UART_Init>
 800483e:	b118      	cbz	r0, 8004848 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004840:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004844:	f7ff be8a 	b.w	800455c <Error_Handler>
 8004848:	bd08      	pop	{r3, pc}
 800484a:	bf00      	nop
 800484c:	20000870 	.word	0x20000870
 8004850:	40011000 	.word	0x40011000

08004854 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004854:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8004856:	480b      	ldr	r0, [pc, #44]	; (8004884 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 8004858:	4b0b      	ldr	r3, [pc, #44]	; (8004888 <MX_USART2_UART_Init+0x34>)
 800485a:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800485e:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004862:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004864:	2300      	movs	r3, #0
 8004866:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004868:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800486a:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800486c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800486e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004870:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004872:	f7fe fdfd 	bl	8003470 <HAL_UART_Init>
 8004876:	b118      	cbz	r0, 8004880 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004878:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800487c:	f7ff be6e 	b.w	800455c <Error_Handler>
 8004880:	bd08      	pop	{r3, pc}
 8004882:	bf00      	nop
 8004884:	200008b0 	.word	0x200008b0
 8004888:	40004400 	.word	0x40004400

0800488c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800488c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800488e:	2214      	movs	r2, #20
{
 8004890:	b08a      	sub	sp, #40	; 0x28
 8004892:	4606      	mov	r6, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004894:	2100      	movs	r1, #0
 8004896:	eb0d 0002 	add.w	r0, sp, r2
 800489a:	f000 f8e9 	bl	8004a70 <memset>
  if(uartHandle->Instance==USART1)
 800489e:	6833      	ldr	r3, [r6, #0]
 80048a0:	4a41      	ldr	r2, [pc, #260]	; (80049a8 <HAL_UART_MspInit+0x11c>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d126      	bne.n	80048f4 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80048a6:	4b41      	ldr	r3, [pc, #260]	; (80049ac <HAL_UART_MspInit+0x120>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048a8:	4841      	ldr	r0, [pc, #260]	; (80049b0 <HAL_UART_MspInit+0x124>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80048aa:	2100      	movs	r1, #0
 80048ac:	9101      	str	r1, [sp, #4]
 80048ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048b0:	f042 0210 	orr.w	r2, r2, #16
 80048b4:	645a      	str	r2, [r3, #68]	; 0x44
 80048b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048b8:	f002 0210 	and.w	r2, r2, #16
 80048bc:	9201      	str	r2, [sp, #4]
 80048be:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048c0:	9102      	str	r1, [sp, #8]
 80048c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048c4:	f042 0201 	orr.w	r2, r2, #1
 80048c8:	631a      	str	r2, [r3, #48]	; 0x30
 80048ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048cc:	f003 0301 	and.w	r3, r3, #1
 80048d0:	9302      	str	r3, [sp, #8]
 80048d2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80048d4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80048d8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048da:	2302      	movs	r3, #2
 80048dc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048de:	2301      	movs	r3, #1
 80048e0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048e2:	2303      	movs	r3, #3
 80048e4:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048e6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80048e8:	2307      	movs	r3, #7
 80048ea:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ec:	f7fd ffa6 	bl	800283c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80048f0:	b00a      	add	sp, #40	; 0x28
 80048f2:	bd70      	pop	{r4, r5, r6, pc}
  else if(uartHandle->Instance==USART2)
 80048f4:	4a2f      	ldr	r2, [pc, #188]	; (80049b4 <HAL_UART_MspInit+0x128>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d1fa      	bne.n	80048f0 <HAL_UART_MspInit+0x64>
    __HAL_RCC_USART2_CLK_ENABLE();
 80048fa:	2500      	movs	r5, #0
 80048fc:	4b2b      	ldr	r3, [pc, #172]	; (80049ac <HAL_UART_MspInit+0x120>)
 80048fe:	9503      	str	r5, [sp, #12]
 8004900:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004902:	482b      	ldr	r0, [pc, #172]	; (80049b0 <HAL_UART_MspInit+0x124>)
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004904:	4c2c      	ldr	r4, [pc, #176]	; (80049b8 <HAL_UART_MspInit+0x12c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004906:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800490a:	641a      	str	r2, [r3, #64]	; 0x40
 800490c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800490e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004912:	9203      	str	r2, [sp, #12]
 8004914:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004916:	9504      	str	r5, [sp, #16]
 8004918:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800491a:	f042 0201 	orr.w	r2, r2, #1
 800491e:	631a      	str	r2, [r3, #48]	; 0x30
 8004920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004922:	f003 0301 	and.w	r3, r3, #1
 8004926:	9304      	str	r3, [sp, #16]
 8004928:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800492a:	230c      	movs	r3, #12
 800492c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800492e:	2302      	movs	r3, #2
 8004930:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004932:	2301      	movs	r3, #1
 8004934:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004936:	2303      	movs	r3, #3
 8004938:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800493a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800493c:	2307      	movs	r3, #7
 800493e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004940:	f7fd ff7c 	bl	800283c <HAL_GPIO_Init>
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004944:	4b1d      	ldr	r3, [pc, #116]	; (80049bc <HAL_UART_MspInit+0x130>)
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004946:	60e5      	str	r5, [r4, #12]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004948:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
 800494c:	f04f 0e40 	mov.w	lr, #64	; 0x40
 8004950:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004954:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004956:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800495a:	6123      	str	r3, [r4, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800495c:	6165      	str	r5, [r4, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800495e:	61a5      	str	r5, [r4, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004960:	61e5      	str	r5, [r4, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004962:	6225      	str	r5, [r4, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004964:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004966:	f7fd fe31 	bl	80025cc <HAL_DMA_Init>
 800496a:	b108      	cbz	r0, 8004970 <HAL_UART_MspInit+0xe4>
      Error_Handler();
 800496c:	f7ff fdf6 	bl	800455c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004970:	6334      	str	r4, [r6, #48]	; 0x30
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004972:	4813      	ldr	r0, [pc, #76]	; (80049c0 <HAL_UART_MspInit+0x134>)
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004974:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004976:	4c13      	ldr	r4, [pc, #76]	; (80049c4 <HAL_UART_MspInit+0x138>)
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004978:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800497c:	e884 0009 	stmia.w	r4, {r0, r3}
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004980:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004984:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004986:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004988:	60a3      	str	r3, [r4, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800498a:	60e3      	str	r3, [r4, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800498c:	6122      	str	r2, [r4, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800498e:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004990:	61a3      	str	r3, [r4, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004992:	61e3      	str	r3, [r4, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004994:	6223      	str	r3, [r4, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004996:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004998:	f7fd fe18 	bl	80025cc <HAL_DMA_Init>
 800499c:	b108      	cbz	r0, 80049a2 <HAL_UART_MspInit+0x116>
      Error_Handler();
 800499e:	f7ff fddd 	bl	800455c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80049a2:	6374      	str	r4, [r6, #52]	; 0x34
 80049a4:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80049a6:	e7a3      	b.n	80048f0 <HAL_UART_MspInit+0x64>
 80049a8:	40011000 	.word	0x40011000
 80049ac:	40023800 	.word	0x40023800
 80049b0:	40020000 	.word	0x40020000
 80049b4:	40004400 	.word	0x40004400
 80049b8:	20000810 	.word	0x20000810
 80049bc:	400260a0 	.word	0x400260a0
 80049c0:	40026088 	.word	0x40026088
 80049c4:	200007b0 	.word	0x200007b0

080049c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80049c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004a00 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80049cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80049ce:	e003      	b.n	80049d8 <LoopCopyDataInit>

080049d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80049d0:	4b0c      	ldr	r3, [pc, #48]	; (8004a04 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80049d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80049d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80049d6:	3104      	adds	r1, #4

080049d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80049d8:	480b      	ldr	r0, [pc, #44]	; (8004a08 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80049da:	4b0c      	ldr	r3, [pc, #48]	; (8004a0c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80049dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80049de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80049e0:	d3f6      	bcc.n	80049d0 <CopyDataInit>
  ldr  r2, =_sbss
 80049e2:	4a0b      	ldr	r2, [pc, #44]	; (8004a10 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80049e4:	e002      	b.n	80049ec <LoopFillZerobss>

080049e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80049e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80049e8:	f842 3b04 	str.w	r3, [r2], #4

080049ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80049ec:	4b09      	ldr	r3, [pc, #36]	; (8004a14 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80049ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80049f0:	d3f9      	bcc.n	80049e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80049f2:	f7ff fe77 	bl	80046e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80049f6:	f000 f817 	bl	8004a28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80049fa:	f7ff fcf5 	bl	80043e8 <main>
  bx  lr    
 80049fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004a00:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004a04:	08008b4c 	.word	0x08008b4c
  ldr  r0, =_sdata
 8004a08:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004a0c:	2000067c 	.word	0x2000067c
  ldr  r2, =_sbss
 8004a10:	2000067c 	.word	0x2000067c
  ldr  r3, = _ebss
 8004a14:	20000900 	.word	0x20000900

08004a18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a18:	e7fe      	b.n	8004a18 <ADC_IRQHandler>
	...

08004a1c <__errno>:
 8004a1c:	4b01      	ldr	r3, [pc, #4]	; (8004a24 <__errno+0x8>)
 8004a1e:	6818      	ldr	r0, [r3, #0]
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	2000000c 	.word	0x2000000c

08004a28 <__libc_init_array>:
 8004a28:	b570      	push	{r4, r5, r6, lr}
 8004a2a:	4e0d      	ldr	r6, [pc, #52]	; (8004a60 <__libc_init_array+0x38>)
 8004a2c:	4c0d      	ldr	r4, [pc, #52]	; (8004a64 <__libc_init_array+0x3c>)
 8004a2e:	1ba4      	subs	r4, r4, r6
 8004a30:	10a4      	asrs	r4, r4, #2
 8004a32:	2500      	movs	r5, #0
 8004a34:	42a5      	cmp	r5, r4
 8004a36:	d109      	bne.n	8004a4c <__libc_init_array+0x24>
 8004a38:	4e0b      	ldr	r6, [pc, #44]	; (8004a68 <__libc_init_array+0x40>)
 8004a3a:	4c0c      	ldr	r4, [pc, #48]	; (8004a6c <__libc_init_array+0x44>)
 8004a3c:	f003 fdaa 	bl	8008594 <_init>
 8004a40:	1ba4      	subs	r4, r4, r6
 8004a42:	10a4      	asrs	r4, r4, #2
 8004a44:	2500      	movs	r5, #0
 8004a46:	42a5      	cmp	r5, r4
 8004a48:	d105      	bne.n	8004a56 <__libc_init_array+0x2e>
 8004a4a:	bd70      	pop	{r4, r5, r6, pc}
 8004a4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a50:	4798      	blx	r3
 8004a52:	3501      	adds	r5, #1
 8004a54:	e7ee      	b.n	8004a34 <__libc_init_array+0xc>
 8004a56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a5a:	4798      	blx	r3
 8004a5c:	3501      	adds	r5, #1
 8004a5e:	e7f2      	b.n	8004a46 <__libc_init_array+0x1e>
 8004a60:	08008b44 	.word	0x08008b44
 8004a64:	08008b44 	.word	0x08008b44
 8004a68:	08008b44 	.word	0x08008b44
 8004a6c:	08008b48 	.word	0x08008b48

08004a70 <memset>:
 8004a70:	4402      	add	r2, r0
 8004a72:	4603      	mov	r3, r0
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d100      	bne.n	8004a7a <memset+0xa>
 8004a78:	4770      	bx	lr
 8004a7a:	f803 1b01 	strb.w	r1, [r3], #1
 8004a7e:	e7f9      	b.n	8004a74 <memset+0x4>

08004a80 <printf>:
 8004a80:	b40f      	push	{r0, r1, r2, r3}
 8004a82:	4b0a      	ldr	r3, [pc, #40]	; (8004aac <printf+0x2c>)
 8004a84:	b513      	push	{r0, r1, r4, lr}
 8004a86:	681c      	ldr	r4, [r3, #0]
 8004a88:	b124      	cbz	r4, 8004a94 <printf+0x14>
 8004a8a:	69a3      	ldr	r3, [r4, #24]
 8004a8c:	b913      	cbnz	r3, 8004a94 <printf+0x14>
 8004a8e:	4620      	mov	r0, r4
 8004a90:	f002 f87a 	bl	8006b88 <__sinit>
 8004a94:	ab05      	add	r3, sp, #20
 8004a96:	9a04      	ldr	r2, [sp, #16]
 8004a98:	68a1      	ldr	r1, [r4, #8]
 8004a9a:	9301      	str	r3, [sp, #4]
 8004a9c:	4620      	mov	r0, r4
 8004a9e:	f000 f807 	bl	8004ab0 <_vfprintf_r>
 8004aa2:	b002      	add	sp, #8
 8004aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004aa8:	b004      	add	sp, #16
 8004aaa:	4770      	bx	lr
 8004aac:	2000000c 	.word	0x2000000c

08004ab0 <_vfprintf_r>:
 8004ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ab4:	b0bd      	sub	sp, #244	; 0xf4
 8004ab6:	4688      	mov	r8, r1
 8004ab8:	4615      	mov	r5, r2
 8004aba:	461c      	mov	r4, r3
 8004abc:	461f      	mov	r7, r3
 8004abe:	4683      	mov	fp, r0
 8004ac0:	f002 fa12 	bl	8006ee8 <_localeconv_r>
 8004ac4:	6803      	ldr	r3, [r0, #0]
 8004ac6:	930d      	str	r3, [sp, #52]	; 0x34
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f7fb fbf1 	bl	80002b0 <strlen>
 8004ace:	9009      	str	r0, [sp, #36]	; 0x24
 8004ad0:	f1bb 0f00 	cmp.w	fp, #0
 8004ad4:	d005      	beq.n	8004ae2 <_vfprintf_r+0x32>
 8004ad6:	f8db 3018 	ldr.w	r3, [fp, #24]
 8004ada:	b913      	cbnz	r3, 8004ae2 <_vfprintf_r+0x32>
 8004adc:	4658      	mov	r0, fp
 8004ade:	f002 f853 	bl	8006b88 <__sinit>
 8004ae2:	4b99      	ldr	r3, [pc, #612]	; (8004d48 <_vfprintf_r+0x298>)
 8004ae4:	4598      	cmp	r8, r3
 8004ae6:	d137      	bne.n	8004b58 <_vfprintf_r+0xa8>
 8004ae8:	f8db 8004 	ldr.w	r8, [fp, #4]
 8004aec:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8004af0:	07d8      	lsls	r0, r3, #31
 8004af2:	d407      	bmi.n	8004b04 <_vfprintf_r+0x54>
 8004af4:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8004af8:	0599      	lsls	r1, r3, #22
 8004afa:	d403      	bmi.n	8004b04 <_vfprintf_r+0x54>
 8004afc:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8004b00:	f002 fa02 	bl	8006f08 <__retarget_lock_acquire_recursive>
 8004b04:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8004b08:	049a      	lsls	r2, r3, #18
 8004b0a:	d409      	bmi.n	8004b20 <_vfprintf_r+0x70>
 8004b0c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004b10:	f8a8 300c 	strh.w	r3, [r8, #12]
 8004b14:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8004b18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b1c:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 8004b20:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8004b24:	071e      	lsls	r6, r3, #28
 8004b26:	d502      	bpl.n	8004b2e <_vfprintf_r+0x7e>
 8004b28:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8004b2c:	bb03      	cbnz	r3, 8004b70 <_vfprintf_r+0xc0>
 8004b2e:	4641      	mov	r1, r8
 8004b30:	4658      	mov	r0, fp
 8004b32:	f001 f839 	bl	8005ba8 <__swsetup_r>
 8004b36:	b1d8      	cbz	r0, 8004b70 <_vfprintf_r+0xc0>
 8004b38:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8004b3c:	07dd      	lsls	r5, r3, #31
 8004b3e:	d407      	bmi.n	8004b50 <_vfprintf_r+0xa0>
 8004b40:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8004b44:	059c      	lsls	r4, r3, #22
 8004b46:	d403      	bmi.n	8004b50 <_vfprintf_r+0xa0>
 8004b48:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8004b4c:	f002 f9dd 	bl	8006f0a <__retarget_lock_release_recursive>
 8004b50:	f04f 33ff 	mov.w	r3, #4294967295
 8004b54:	930a      	str	r3, [sp, #40]	; 0x28
 8004b56:	e026      	b.n	8004ba6 <_vfprintf_r+0xf6>
 8004b58:	4b7c      	ldr	r3, [pc, #496]	; (8004d4c <_vfprintf_r+0x29c>)
 8004b5a:	4598      	cmp	r8, r3
 8004b5c:	d102      	bne.n	8004b64 <_vfprintf_r+0xb4>
 8004b5e:	f8db 8008 	ldr.w	r8, [fp, #8]
 8004b62:	e7c3      	b.n	8004aec <_vfprintf_r+0x3c>
 8004b64:	4b7a      	ldr	r3, [pc, #488]	; (8004d50 <_vfprintf_r+0x2a0>)
 8004b66:	4598      	cmp	r8, r3
 8004b68:	bf08      	it	eq
 8004b6a:	f8db 800c 	ldreq.w	r8, [fp, #12]
 8004b6e:	e7bd      	b.n	8004aec <_vfprintf_r+0x3c>
 8004b70:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8004b74:	f003 021a 	and.w	r2, r3, #26
 8004b78:	2a0a      	cmp	r2, #10
 8004b7a:	d118      	bne.n	8004bae <_vfprintf_r+0xfe>
 8004b7c:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8004b80:	2a00      	cmp	r2, #0
 8004b82:	db14      	blt.n	8004bae <_vfprintf_r+0xfe>
 8004b84:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 8004b88:	07d0      	lsls	r0, r2, #31
 8004b8a:	d405      	bmi.n	8004b98 <_vfprintf_r+0xe8>
 8004b8c:	0599      	lsls	r1, r3, #22
 8004b8e:	d403      	bmi.n	8004b98 <_vfprintf_r+0xe8>
 8004b90:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8004b94:	f002 f9b9 	bl	8006f0a <__retarget_lock_release_recursive>
 8004b98:	4623      	mov	r3, r4
 8004b9a:	462a      	mov	r2, r5
 8004b9c:	4641      	mov	r1, r8
 8004b9e:	4658      	mov	r0, fp
 8004ba0:	f000 ffc2 	bl	8005b28 <__sbprintf>
 8004ba4:	900a      	str	r0, [sp, #40]	; 0x28
 8004ba6:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004ba8:	b03d      	add	sp, #244	; 0xf4
 8004baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bae:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8004d40 <_vfprintf_r+0x290>
 8004bb2:	ed8d 7b06 	vstr	d7, [sp, #24]
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	ac2c      	add	r4, sp, #176	; 0xb0
 8004bba:	941f      	str	r4, [sp, #124]	; 0x7c
 8004bbc:	9321      	str	r3, [sp, #132]	; 0x84
 8004bbe:	9320      	str	r3, [sp, #128]	; 0x80
 8004bc0:	9505      	str	r5, [sp, #20]
 8004bc2:	9303      	str	r3, [sp, #12]
 8004bc4:	9311      	str	r3, [sp, #68]	; 0x44
 8004bc6:	9310      	str	r3, [sp, #64]	; 0x40
 8004bc8:	930a      	str	r3, [sp, #40]	; 0x28
 8004bca:	9d05      	ldr	r5, [sp, #20]
 8004bcc:	462b      	mov	r3, r5
 8004bce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004bd2:	b112      	cbz	r2, 8004bda <_vfprintf_r+0x12a>
 8004bd4:	2a25      	cmp	r2, #37	; 0x25
 8004bd6:	f040 8083 	bne.w	8004ce0 <_vfprintf_r+0x230>
 8004bda:	9b05      	ldr	r3, [sp, #20]
 8004bdc:	1aee      	subs	r6, r5, r3
 8004bde:	d00d      	beq.n	8004bfc <_vfprintf_r+0x14c>
 8004be0:	e884 0048 	stmia.w	r4, {r3, r6}
 8004be4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004be6:	4433      	add	r3, r6
 8004be8:	9321      	str	r3, [sp, #132]	; 0x84
 8004bea:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004bec:	3301      	adds	r3, #1
 8004bee:	2b07      	cmp	r3, #7
 8004bf0:	9320      	str	r3, [sp, #128]	; 0x80
 8004bf2:	dc77      	bgt.n	8004ce4 <_vfprintf_r+0x234>
 8004bf4:	3408      	adds	r4, #8
 8004bf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bf8:	4433      	add	r3, r6
 8004bfa:	930a      	str	r3, [sp, #40]	; 0x28
 8004bfc:	782b      	ldrb	r3, [r5, #0]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f000 8739 	beq.w	8005a76 <_vfprintf_r+0xfc6>
 8004c04:	2300      	movs	r3, #0
 8004c06:	1c69      	adds	r1, r5, #1
 8004c08:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004c0c:	461a      	mov	r2, r3
 8004c0e:	f04f 3aff 	mov.w	sl, #4294967295
 8004c12:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c14:	461d      	mov	r5, r3
 8004c16:	200a      	movs	r0, #10
 8004c18:	1c4e      	adds	r6, r1, #1
 8004c1a:	7809      	ldrb	r1, [r1, #0]
 8004c1c:	9605      	str	r6, [sp, #20]
 8004c1e:	9102      	str	r1, [sp, #8]
 8004c20:	9902      	ldr	r1, [sp, #8]
 8004c22:	3920      	subs	r1, #32
 8004c24:	2958      	cmp	r1, #88	; 0x58
 8004c26:	f200 841d 	bhi.w	8005464 <_vfprintf_r+0x9b4>
 8004c2a:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004c2e:	00b3      	.short	0x00b3
 8004c30:	041b041b 	.word	0x041b041b
 8004c34:	041b00b8 	.word	0x041b00b8
 8004c38:	041b041b 	.word	0x041b041b
 8004c3c:	041b041b 	.word	0x041b041b
 8004c40:	00bb041b 	.word	0x00bb041b
 8004c44:	041b0065 	.word	0x041b0065
 8004c48:	00c700c4 	.word	0x00c700c4
 8004c4c:	00e4041b 	.word	0x00e4041b
 8004c50:	00e700e7 	.word	0x00e700e7
 8004c54:	00e700e7 	.word	0x00e700e7
 8004c58:	00e700e7 	.word	0x00e700e7
 8004c5c:	00e700e7 	.word	0x00e700e7
 8004c60:	041b00e7 	.word	0x041b00e7
 8004c64:	041b041b 	.word	0x041b041b
 8004c68:	041b041b 	.word	0x041b041b
 8004c6c:	041b041b 	.word	0x041b041b
 8004c70:	041b041b 	.word	0x041b041b
 8004c74:	011b041b 	.word	0x011b041b
 8004c78:	041b0131 	.word	0x041b0131
 8004c7c:	041b0131 	.word	0x041b0131
 8004c80:	041b041b 	.word	0x041b041b
 8004c84:	00fa041b 	.word	0x00fa041b
 8004c88:	041b041b 	.word	0x041b041b
 8004c8c:	041b0346 	.word	0x041b0346
 8004c90:	041b041b 	.word	0x041b041b
 8004c94:	041b041b 	.word	0x041b041b
 8004c98:	041b03ad 	.word	0x041b03ad
 8004c9c:	0093041b 	.word	0x0093041b
 8004ca0:	041b041b 	.word	0x041b041b
 8004ca4:	041b041b 	.word	0x041b041b
 8004ca8:	041b041b 	.word	0x041b041b
 8004cac:	041b041b 	.word	0x041b041b
 8004cb0:	041b041b 	.word	0x041b041b
 8004cb4:	006b010d 	.word	0x006b010d
 8004cb8:	01310131 	.word	0x01310131
 8004cbc:	00fd0131 	.word	0x00fd0131
 8004cc0:	041b006b 	.word	0x041b006b
 8004cc4:	0100041b 	.word	0x0100041b
 8004cc8:	0328041b 	.word	0x0328041b
 8004ccc:	037c0348 	.word	0x037c0348
 8004cd0:	041b0107 	.word	0x041b0107
 8004cd4:	041b038d 	.word	0x041b038d
 8004cd8:	041b03af 	.word	0x041b03af
 8004cdc:	03c7041b 	.word	0x03c7041b
 8004ce0:	461d      	mov	r5, r3
 8004ce2:	e773      	b.n	8004bcc <_vfprintf_r+0x11c>
 8004ce4:	aa1f      	add	r2, sp, #124	; 0x7c
 8004ce6:	4641      	mov	r1, r8
 8004ce8:	4658      	mov	r0, fp
 8004cea:	f002 fecc 	bl	8007a86 <__sprint_r>
 8004cee:	2800      	cmp	r0, #0
 8004cf0:	f040 8699 	bne.w	8005a26 <_vfprintf_r+0xf76>
 8004cf4:	ac2c      	add	r4, sp, #176	; 0xb0
 8004cf6:	e77e      	b.n	8004bf6 <_vfprintf_r+0x146>
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	222b      	movs	r2, #43	; 0x2b
 8004cfc:	9905      	ldr	r1, [sp, #20]
 8004cfe:	e78b      	b.n	8004c18 <_vfprintf_r+0x168>
 8004d00:	460f      	mov	r7, r1
 8004d02:	e7fb      	b.n	8004cfc <_vfprintf_r+0x24c>
 8004d04:	b10b      	cbz	r3, 8004d0a <_vfprintf_r+0x25a>
 8004d06:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004d0a:	06aa      	lsls	r2, r5, #26
 8004d0c:	f140 80b0 	bpl.w	8004e70 <_vfprintf_r+0x3c0>
 8004d10:	3707      	adds	r7, #7
 8004d12:	f027 0707 	bic.w	r7, r7, #7
 8004d16:	f107 0308 	add.w	r3, r7, #8
 8004d1a:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004d1e:	9304      	str	r3, [sp, #16]
 8004d20:	2e00      	cmp	r6, #0
 8004d22:	f177 0300 	sbcs.w	r3, r7, #0
 8004d26:	da06      	bge.n	8004d36 <_vfprintf_r+0x286>
 8004d28:	4276      	negs	r6, r6
 8004d2a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8004d2e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8004d32:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004d36:	2301      	movs	r3, #1
 8004d38:	e2d0      	b.n	80052dc <_vfprintf_r+0x82c>
 8004d3a:	bf00      	nop
 8004d3c:	f3af 8000 	nop.w
	...
 8004d48:	080086d8 	.word	0x080086d8
 8004d4c:	080086f8 	.word	0x080086f8
 8004d50:	080086b8 	.word	0x080086b8
 8004d54:	b10b      	cbz	r3, 8004d5a <_vfprintf_r+0x2aa>
 8004d56:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004d5a:	4ba2      	ldr	r3, [pc, #648]	; (8004fe4 <_vfprintf_r+0x534>)
 8004d5c:	9311      	str	r3, [sp, #68]	; 0x44
 8004d5e:	06a9      	lsls	r1, r5, #26
 8004d60:	f140 8331 	bpl.w	80053c6 <_vfprintf_r+0x916>
 8004d64:	3707      	adds	r7, #7
 8004d66:	f027 0707 	bic.w	r7, r7, #7
 8004d6a:	f107 0308 	add.w	r3, r7, #8
 8004d6e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004d72:	9304      	str	r3, [sp, #16]
 8004d74:	07eb      	lsls	r3, r5, #31
 8004d76:	d50b      	bpl.n	8004d90 <_vfprintf_r+0x2e0>
 8004d78:	ea56 0307 	orrs.w	r3, r6, r7
 8004d7c:	d008      	beq.n	8004d90 <_vfprintf_r+0x2e0>
 8004d7e:	2330      	movs	r3, #48	; 0x30
 8004d80:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8004d84:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8004d88:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8004d8c:	f045 0502 	orr.w	r5, r5, #2
 8004d90:	2302      	movs	r3, #2
 8004d92:	e2a0      	b.n	80052d6 <_vfprintf_r+0x826>
 8004d94:	2a00      	cmp	r2, #0
 8004d96:	d1b1      	bne.n	8004cfc <_vfprintf_r+0x24c>
 8004d98:	2301      	movs	r3, #1
 8004d9a:	2220      	movs	r2, #32
 8004d9c:	e7ae      	b.n	8004cfc <_vfprintf_r+0x24c>
 8004d9e:	f045 0501 	orr.w	r5, r5, #1
 8004da2:	e7ab      	b.n	8004cfc <_vfprintf_r+0x24c>
 8004da4:	683e      	ldr	r6, [r7, #0]
 8004da6:	960b      	str	r6, [sp, #44]	; 0x2c
 8004da8:	2e00      	cmp	r6, #0
 8004daa:	f107 0104 	add.w	r1, r7, #4
 8004dae:	daa7      	bge.n	8004d00 <_vfprintf_r+0x250>
 8004db0:	4276      	negs	r6, r6
 8004db2:	960b      	str	r6, [sp, #44]	; 0x2c
 8004db4:	460f      	mov	r7, r1
 8004db6:	f045 0504 	orr.w	r5, r5, #4
 8004dba:	e79f      	b.n	8004cfc <_vfprintf_r+0x24c>
 8004dbc:	9905      	ldr	r1, [sp, #20]
 8004dbe:	1c4e      	adds	r6, r1, #1
 8004dc0:	7809      	ldrb	r1, [r1, #0]
 8004dc2:	9102      	str	r1, [sp, #8]
 8004dc4:	292a      	cmp	r1, #42	; 0x2a
 8004dc6:	d010      	beq.n	8004dea <_vfprintf_r+0x33a>
 8004dc8:	f04f 0a00 	mov.w	sl, #0
 8004dcc:	9605      	str	r6, [sp, #20]
 8004dce:	9902      	ldr	r1, [sp, #8]
 8004dd0:	3930      	subs	r1, #48	; 0x30
 8004dd2:	2909      	cmp	r1, #9
 8004dd4:	f63f af24 	bhi.w	8004c20 <_vfprintf_r+0x170>
 8004dd8:	fb00 1a0a 	mla	sl, r0, sl, r1
 8004ddc:	9905      	ldr	r1, [sp, #20]
 8004dde:	460e      	mov	r6, r1
 8004de0:	f816 1b01 	ldrb.w	r1, [r6], #1
 8004de4:	9102      	str	r1, [sp, #8]
 8004de6:	9605      	str	r6, [sp, #20]
 8004de8:	e7f1      	b.n	8004dce <_vfprintf_r+0x31e>
 8004dea:	6839      	ldr	r1, [r7, #0]
 8004dec:	9605      	str	r6, [sp, #20]
 8004dee:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 8004df2:	3704      	adds	r7, #4
 8004df4:	e782      	b.n	8004cfc <_vfprintf_r+0x24c>
 8004df6:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004dfa:	e77f      	b.n	8004cfc <_vfprintf_r+0x24c>
 8004dfc:	2100      	movs	r1, #0
 8004dfe:	910b      	str	r1, [sp, #44]	; 0x2c
 8004e00:	9902      	ldr	r1, [sp, #8]
 8004e02:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004e04:	3930      	subs	r1, #48	; 0x30
 8004e06:	fb00 1106 	mla	r1, r0, r6, r1
 8004e0a:	910b      	str	r1, [sp, #44]	; 0x2c
 8004e0c:	9905      	ldr	r1, [sp, #20]
 8004e0e:	460e      	mov	r6, r1
 8004e10:	f816 1b01 	ldrb.w	r1, [r6], #1
 8004e14:	9102      	str	r1, [sp, #8]
 8004e16:	9902      	ldr	r1, [sp, #8]
 8004e18:	9605      	str	r6, [sp, #20]
 8004e1a:	3930      	subs	r1, #48	; 0x30
 8004e1c:	2909      	cmp	r1, #9
 8004e1e:	d9ef      	bls.n	8004e00 <_vfprintf_r+0x350>
 8004e20:	e6fe      	b.n	8004c20 <_vfprintf_r+0x170>
 8004e22:	f045 0508 	orr.w	r5, r5, #8
 8004e26:	e769      	b.n	8004cfc <_vfprintf_r+0x24c>
 8004e28:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8004e2c:	e766      	b.n	8004cfc <_vfprintf_r+0x24c>
 8004e2e:	9905      	ldr	r1, [sp, #20]
 8004e30:	7809      	ldrb	r1, [r1, #0]
 8004e32:	296c      	cmp	r1, #108	; 0x6c
 8004e34:	d105      	bne.n	8004e42 <_vfprintf_r+0x392>
 8004e36:	9905      	ldr	r1, [sp, #20]
 8004e38:	3101      	adds	r1, #1
 8004e3a:	9105      	str	r1, [sp, #20]
 8004e3c:	f045 0520 	orr.w	r5, r5, #32
 8004e40:	e75c      	b.n	8004cfc <_vfprintf_r+0x24c>
 8004e42:	f045 0510 	orr.w	r5, r5, #16
 8004e46:	e759      	b.n	8004cfc <_vfprintf_r+0x24c>
 8004e48:	1d3b      	adds	r3, r7, #4
 8004e4a:	9304      	str	r3, [sp, #16]
 8004e4c:	2600      	movs	r6, #0
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8004e54:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8004e58:	f04f 0a01 	mov.w	sl, #1
 8004e5c:	9608      	str	r6, [sp, #32]
 8004e5e:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 8004e62:	e11e      	b.n	80050a2 <_vfprintf_r+0x5f2>
 8004e64:	b10b      	cbz	r3, 8004e6a <_vfprintf_r+0x3ba>
 8004e66:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004e6a:	f045 0510 	orr.w	r5, r5, #16
 8004e6e:	e74c      	b.n	8004d0a <_vfprintf_r+0x25a>
 8004e70:	f015 0f10 	tst.w	r5, #16
 8004e74:	f107 0304 	add.w	r3, r7, #4
 8004e78:	d003      	beq.n	8004e82 <_vfprintf_r+0x3d2>
 8004e7a:	683e      	ldr	r6, [r7, #0]
 8004e7c:	9304      	str	r3, [sp, #16]
 8004e7e:	17f7      	asrs	r7, r6, #31
 8004e80:	e74e      	b.n	8004d20 <_vfprintf_r+0x270>
 8004e82:	683e      	ldr	r6, [r7, #0]
 8004e84:	9304      	str	r3, [sp, #16]
 8004e86:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004e8a:	bf18      	it	ne
 8004e8c:	b236      	sxthne	r6, r6
 8004e8e:	e7f6      	b.n	8004e7e <_vfprintf_r+0x3ce>
 8004e90:	b10b      	cbz	r3, 8004e96 <_vfprintf_r+0x3e6>
 8004e92:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004e96:	3707      	adds	r7, #7
 8004e98:	f027 0707 	bic.w	r7, r7, #7
 8004e9c:	f107 0308 	add.w	r3, r7, #8
 8004ea0:	9304      	str	r3, [sp, #16]
 8004ea2:	ed97 7b00 	vldr	d7, [r7]
 8004ea6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8004eaa:	9b06      	ldr	r3, [sp, #24]
 8004eac:	9312      	str	r3, [sp, #72]	; 0x48
 8004eae:	9b07      	ldr	r3, [sp, #28]
 8004eb0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004eb4:	9313      	str	r3, [sp, #76]	; 0x4c
 8004eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8004eba:	4b4b      	ldr	r3, [pc, #300]	; (8004fe8 <_vfprintf_r+0x538>)
 8004ebc:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8004ec0:	f7fb fe50 	bl	8000b64 <__aeabi_dcmpun>
 8004ec4:	2800      	cmp	r0, #0
 8004ec6:	f040 85e3 	bne.w	8005a90 <_vfprintf_r+0xfe0>
 8004eca:	f04f 32ff 	mov.w	r2, #4294967295
 8004ece:	4b46      	ldr	r3, [pc, #280]	; (8004fe8 <_vfprintf_r+0x538>)
 8004ed0:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8004ed4:	f7fb fe28 	bl	8000b28 <__aeabi_dcmple>
 8004ed8:	2800      	cmp	r0, #0
 8004eda:	f040 85d9 	bne.w	8005a90 <_vfprintf_r+0xfe0>
 8004ede:	2200      	movs	r2, #0
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ee6:	f7fb fe15 	bl	8000b14 <__aeabi_dcmplt>
 8004eea:	b110      	cbz	r0, 8004ef2 <_vfprintf_r+0x442>
 8004eec:	232d      	movs	r3, #45	; 0x2d
 8004eee:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004ef2:	4b3e      	ldr	r3, [pc, #248]	; (8004fec <_vfprintf_r+0x53c>)
 8004ef4:	4a3e      	ldr	r2, [pc, #248]	; (8004ff0 <_vfprintf_r+0x540>)
 8004ef6:	9902      	ldr	r1, [sp, #8]
 8004ef8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8004efc:	2947      	cmp	r1, #71	; 0x47
 8004efe:	bfcc      	ite	gt
 8004f00:	4691      	movgt	r9, r2
 8004f02:	4699      	movle	r9, r3
 8004f04:	f04f 0a03 	mov.w	sl, #3
 8004f08:	2600      	movs	r6, #0
 8004f0a:	9608      	str	r6, [sp, #32]
 8004f0c:	e0c9      	b.n	80050a2 <_vfprintf_r+0x5f2>
 8004f0e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8004f12:	d022      	beq.n	8004f5a <_vfprintf_r+0x4aa>
 8004f14:	9b02      	ldr	r3, [sp, #8]
 8004f16:	f023 0320 	bic.w	r3, r3, #32
 8004f1a:	2b47      	cmp	r3, #71	; 0x47
 8004f1c:	d104      	bne.n	8004f28 <_vfprintf_r+0x478>
 8004f1e:	f1ba 0f00 	cmp.w	sl, #0
 8004f22:	bf08      	it	eq
 8004f24:	f04f 0a01 	moveq.w	sl, #1
 8004f28:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8004f2c:	9314      	str	r3, [sp, #80]	; 0x50
 8004f2e:	9b07      	ldr	r3, [sp, #28]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	da15      	bge.n	8004f60 <_vfprintf_r+0x4b0>
 8004f34:	9b06      	ldr	r3, [sp, #24]
 8004f36:	930e      	str	r3, [sp, #56]	; 0x38
 8004f38:	9b07      	ldr	r3, [sp, #28]
 8004f3a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004f3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004f40:	232d      	movs	r3, #45	; 0x2d
 8004f42:	930c      	str	r3, [sp, #48]	; 0x30
 8004f44:	9b02      	ldr	r3, [sp, #8]
 8004f46:	f023 0720 	bic.w	r7, r3, #32
 8004f4a:	2f46      	cmp	r7, #70	; 0x46
 8004f4c:	d00e      	beq.n	8004f6c <_vfprintf_r+0x4bc>
 8004f4e:	2f45      	cmp	r7, #69	; 0x45
 8004f50:	d146      	bne.n	8004fe0 <_vfprintf_r+0x530>
 8004f52:	f10a 0601 	add.w	r6, sl, #1
 8004f56:	2102      	movs	r1, #2
 8004f58:	e00a      	b.n	8004f70 <_vfprintf_r+0x4c0>
 8004f5a:	f04f 0a06 	mov.w	sl, #6
 8004f5e:	e7e3      	b.n	8004f28 <_vfprintf_r+0x478>
 8004f60:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004f64:	2300      	movs	r3, #0
 8004f66:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8004f6a:	e7ea      	b.n	8004f42 <_vfprintf_r+0x492>
 8004f6c:	4656      	mov	r6, sl
 8004f6e:	2103      	movs	r1, #3
 8004f70:	ab1d      	add	r3, sp, #116	; 0x74
 8004f72:	9301      	str	r3, [sp, #4]
 8004f74:	ab1a      	add	r3, sp, #104	; 0x68
 8004f76:	9300      	str	r3, [sp, #0]
 8004f78:	4632      	mov	r2, r6
 8004f7a:	ab19      	add	r3, sp, #100	; 0x64
 8004f7c:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8004f80:	4658      	mov	r0, fp
 8004f82:	f000 ff0d 	bl	8005da0 <_dtoa_r>
 8004f86:	2f47      	cmp	r7, #71	; 0x47
 8004f88:	4681      	mov	r9, r0
 8004f8a:	d102      	bne.n	8004f92 <_vfprintf_r+0x4e2>
 8004f8c:	07eb      	lsls	r3, r5, #31
 8004f8e:	f140 858c 	bpl.w	8005aaa <_vfprintf_r+0xffa>
 8004f92:	eb09 0306 	add.w	r3, r9, r6
 8004f96:	2f46      	cmp	r7, #70	; 0x46
 8004f98:	9303      	str	r3, [sp, #12]
 8004f9a:	d111      	bne.n	8004fc0 <_vfprintf_r+0x510>
 8004f9c:	f899 3000 	ldrb.w	r3, [r9]
 8004fa0:	2b30      	cmp	r3, #48	; 0x30
 8004fa2:	d109      	bne.n	8004fb8 <_vfprintf_r+0x508>
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004fac:	f7fb fda8 	bl	8000b00 <__aeabi_dcmpeq>
 8004fb0:	b910      	cbnz	r0, 8004fb8 <_vfprintf_r+0x508>
 8004fb2:	f1c6 0601 	rsb	r6, r6, #1
 8004fb6:	9619      	str	r6, [sp, #100]	; 0x64
 8004fb8:	9a03      	ldr	r2, [sp, #12]
 8004fba:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004fbc:	441a      	add	r2, r3
 8004fbe:	9203      	str	r2, [sp, #12]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004fc8:	f7fb fd9a 	bl	8000b00 <__aeabi_dcmpeq>
 8004fcc:	b990      	cbnz	r0, 8004ff4 <_vfprintf_r+0x544>
 8004fce:	2230      	movs	r2, #48	; 0x30
 8004fd0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004fd2:	9903      	ldr	r1, [sp, #12]
 8004fd4:	4299      	cmp	r1, r3
 8004fd6:	d90f      	bls.n	8004ff8 <_vfprintf_r+0x548>
 8004fd8:	1c59      	adds	r1, r3, #1
 8004fda:	911d      	str	r1, [sp, #116]	; 0x74
 8004fdc:	701a      	strb	r2, [r3, #0]
 8004fde:	e7f7      	b.n	8004fd0 <_vfprintf_r+0x520>
 8004fe0:	4656      	mov	r6, sl
 8004fe2:	e7b8      	b.n	8004f56 <_vfprintf_r+0x4a6>
 8004fe4:	08008664 	.word	0x08008664
 8004fe8:	7fefffff 	.word	0x7fefffff
 8004fec:	08008654 	.word	0x08008654
 8004ff0:	08008658 	.word	0x08008658
 8004ff4:	9b03      	ldr	r3, [sp, #12]
 8004ff6:	931d      	str	r3, [sp, #116]	; 0x74
 8004ff8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004ffa:	2f47      	cmp	r7, #71	; 0x47
 8004ffc:	eba3 0309 	sub.w	r3, r3, r9
 8005000:	9303      	str	r3, [sp, #12]
 8005002:	f040 80f8 	bne.w	80051f6 <_vfprintf_r+0x746>
 8005006:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005008:	1cdf      	adds	r7, r3, #3
 800500a:	db02      	blt.n	8005012 <_vfprintf_r+0x562>
 800500c:	459a      	cmp	sl, r3
 800500e:	f280 811f 	bge.w	8005250 <_vfprintf_r+0x7a0>
 8005012:	9b02      	ldr	r3, [sp, #8]
 8005014:	3b02      	subs	r3, #2
 8005016:	9302      	str	r3, [sp, #8]
 8005018:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800501a:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800501e:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8005022:	1e53      	subs	r3, r2, #1
 8005024:	2b00      	cmp	r3, #0
 8005026:	9319      	str	r3, [sp, #100]	; 0x64
 8005028:	bfb6      	itet	lt
 800502a:	f1c2 0301 	rsblt	r3, r2, #1
 800502e:	222b      	movge	r2, #43	; 0x2b
 8005030:	222d      	movlt	r2, #45	; 0x2d
 8005032:	2b09      	cmp	r3, #9
 8005034:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8005038:	f340 80fa 	ble.w	8005230 <_vfprintf_r+0x780>
 800503c:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8005040:	260a      	movs	r6, #10
 8005042:	fb93 f0f6 	sdiv	r0, r3, r6
 8005046:	fb06 3310 	mls	r3, r6, r0, r3
 800504a:	3330      	adds	r3, #48	; 0x30
 800504c:	2809      	cmp	r0, #9
 800504e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005052:	f102 31ff 	add.w	r1, r2, #4294967295
 8005056:	4603      	mov	r3, r0
 8005058:	f300 80e3 	bgt.w	8005222 <_vfprintf_r+0x772>
 800505c:	3330      	adds	r3, #48	; 0x30
 800505e:	f801 3c01 	strb.w	r3, [r1, #-1]
 8005062:	3a02      	subs	r2, #2
 8005064:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8005068:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 800506c:	4282      	cmp	r2, r0
 800506e:	4619      	mov	r1, r3
 8005070:	f0c0 80d9 	bcc.w	8005226 <_vfprintf_r+0x776>
 8005074:	9a03      	ldr	r2, [sp, #12]
 8005076:	ab1b      	add	r3, sp, #108	; 0x6c
 8005078:	1acb      	subs	r3, r1, r3
 800507a:	2a01      	cmp	r2, #1
 800507c:	9310      	str	r3, [sp, #64]	; 0x40
 800507e:	eb03 0a02 	add.w	sl, r3, r2
 8005082:	dc03      	bgt.n	800508c <_vfprintf_r+0x5dc>
 8005084:	f015 0301 	ands.w	r3, r5, #1
 8005088:	9308      	str	r3, [sp, #32]
 800508a:	d003      	beq.n	8005094 <_vfprintf_r+0x5e4>
 800508c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800508e:	449a      	add	sl, r3
 8005090:	2300      	movs	r3, #0
 8005092:	9308      	str	r3, [sp, #32]
 8005094:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005096:	b113      	cbz	r3, 800509e <_vfprintf_r+0x5ee>
 8005098:	232d      	movs	r3, #45	; 0x2d
 800509a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800509e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80050a0:	2600      	movs	r6, #0
 80050a2:	4556      	cmp	r6, sl
 80050a4:	4633      	mov	r3, r6
 80050a6:	bfb8      	it	lt
 80050a8:	4653      	movlt	r3, sl
 80050aa:	930c      	str	r3, [sp, #48]	; 0x30
 80050ac:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80050b0:	b113      	cbz	r3, 80050b8 <_vfprintf_r+0x608>
 80050b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050b4:	3301      	adds	r3, #1
 80050b6:	930c      	str	r3, [sp, #48]	; 0x30
 80050b8:	f015 0302 	ands.w	r3, r5, #2
 80050bc:	9314      	str	r3, [sp, #80]	; 0x50
 80050be:	bf1e      	ittt	ne
 80050c0:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 80050c2:	3302      	addne	r3, #2
 80050c4:	930c      	strne	r3, [sp, #48]	; 0x30
 80050c6:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80050ca:	9315      	str	r3, [sp, #84]	; 0x54
 80050cc:	d114      	bne.n	80050f8 <_vfprintf_r+0x648>
 80050ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80050d2:	1a9f      	subs	r7, r3, r2
 80050d4:	2f00      	cmp	r7, #0
 80050d6:	dd0f      	ble.n	80050f8 <_vfprintf_r+0x648>
 80050d8:	4ba8      	ldr	r3, [pc, #672]	; (800537c <_vfprintf_r+0x8cc>)
 80050da:	6023      	str	r3, [r4, #0]
 80050dc:	2f10      	cmp	r7, #16
 80050de:	f300 81d3 	bgt.w	8005488 <_vfprintf_r+0x9d8>
 80050e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050e4:	6067      	str	r7, [r4, #4]
 80050e6:	441f      	add	r7, r3
 80050e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80050ea:	9721      	str	r7, [sp, #132]	; 0x84
 80050ec:	3301      	adds	r3, #1
 80050ee:	2b07      	cmp	r3, #7
 80050f0:	9320      	str	r3, [sp, #128]	; 0x80
 80050f2:	f300 81e0 	bgt.w	80054b6 <_vfprintf_r+0xa06>
 80050f6:	3408      	adds	r4, #8
 80050f8:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80050fc:	b173      	cbz	r3, 800511c <_vfprintf_r+0x66c>
 80050fe:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8005102:	6023      	str	r3, [r4, #0]
 8005104:	2301      	movs	r3, #1
 8005106:	6063      	str	r3, [r4, #4]
 8005108:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800510a:	3301      	adds	r3, #1
 800510c:	9321      	str	r3, [sp, #132]	; 0x84
 800510e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005110:	3301      	adds	r3, #1
 8005112:	2b07      	cmp	r3, #7
 8005114:	9320      	str	r3, [sp, #128]	; 0x80
 8005116:	f300 81d8 	bgt.w	80054ca <_vfprintf_r+0xa1a>
 800511a:	3408      	adds	r4, #8
 800511c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800511e:	b16b      	cbz	r3, 800513c <_vfprintf_r+0x68c>
 8005120:	ab18      	add	r3, sp, #96	; 0x60
 8005122:	6023      	str	r3, [r4, #0]
 8005124:	2302      	movs	r3, #2
 8005126:	6063      	str	r3, [r4, #4]
 8005128:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800512a:	3302      	adds	r3, #2
 800512c:	9321      	str	r3, [sp, #132]	; 0x84
 800512e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005130:	3301      	adds	r3, #1
 8005132:	2b07      	cmp	r3, #7
 8005134:	9320      	str	r3, [sp, #128]	; 0x80
 8005136:	f300 81d2 	bgt.w	80054de <_vfprintf_r+0xa2e>
 800513a:	3408      	adds	r4, #8
 800513c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800513e:	2b80      	cmp	r3, #128	; 0x80
 8005140:	d114      	bne.n	800516c <_vfprintf_r+0x6bc>
 8005142:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005144:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005146:	1a9f      	subs	r7, r3, r2
 8005148:	2f00      	cmp	r7, #0
 800514a:	dd0f      	ble.n	800516c <_vfprintf_r+0x6bc>
 800514c:	4b8c      	ldr	r3, [pc, #560]	; (8005380 <_vfprintf_r+0x8d0>)
 800514e:	6023      	str	r3, [r4, #0]
 8005150:	2f10      	cmp	r7, #16
 8005152:	f300 81ce 	bgt.w	80054f2 <_vfprintf_r+0xa42>
 8005156:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005158:	6067      	str	r7, [r4, #4]
 800515a:	441f      	add	r7, r3
 800515c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800515e:	9721      	str	r7, [sp, #132]	; 0x84
 8005160:	3301      	adds	r3, #1
 8005162:	2b07      	cmp	r3, #7
 8005164:	9320      	str	r3, [sp, #128]	; 0x80
 8005166:	f300 81dd 	bgt.w	8005524 <_vfprintf_r+0xa74>
 800516a:	3408      	adds	r4, #8
 800516c:	eba6 060a 	sub.w	r6, r6, sl
 8005170:	2e00      	cmp	r6, #0
 8005172:	dd0f      	ble.n	8005194 <_vfprintf_r+0x6e4>
 8005174:	4f82      	ldr	r7, [pc, #520]	; (8005380 <_vfprintf_r+0x8d0>)
 8005176:	6027      	str	r7, [r4, #0]
 8005178:	2e10      	cmp	r6, #16
 800517a:	f300 81dd 	bgt.w	8005538 <_vfprintf_r+0xa88>
 800517e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005180:	9821      	ldr	r0, [sp, #132]	; 0x84
 8005182:	6066      	str	r6, [r4, #4]
 8005184:	3301      	adds	r3, #1
 8005186:	4406      	add	r6, r0
 8005188:	2b07      	cmp	r3, #7
 800518a:	9621      	str	r6, [sp, #132]	; 0x84
 800518c:	9320      	str	r3, [sp, #128]	; 0x80
 800518e:	f300 81ea 	bgt.w	8005566 <_vfprintf_r+0xab6>
 8005192:	3408      	adds	r4, #8
 8005194:	05e9      	lsls	r1, r5, #23
 8005196:	f100 81f0 	bmi.w	800557a <_vfprintf_r+0xaca>
 800519a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800519c:	e884 0600 	stmia.w	r4, {r9, sl}
 80051a0:	4453      	add	r3, sl
 80051a2:	9321      	str	r3, [sp, #132]	; 0x84
 80051a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80051a6:	3301      	adds	r3, #1
 80051a8:	2b07      	cmp	r3, #7
 80051aa:	9320      	str	r3, [sp, #128]	; 0x80
 80051ac:	f340 841b 	ble.w	80059e6 <_vfprintf_r+0xf36>
 80051b0:	aa1f      	add	r2, sp, #124	; 0x7c
 80051b2:	4641      	mov	r1, r8
 80051b4:	4658      	mov	r0, fp
 80051b6:	f002 fc66 	bl	8007a86 <__sprint_r>
 80051ba:	2800      	cmp	r0, #0
 80051bc:	f040 8433 	bne.w	8005a26 <_vfprintf_r+0xf76>
 80051c0:	ac2c      	add	r4, sp, #176	; 0xb0
 80051c2:	0768      	lsls	r0, r5, #29
 80051c4:	f100 8412 	bmi.w	80059ec <_vfprintf_r+0xf3c>
 80051c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80051cc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80051ce:	428a      	cmp	r2, r1
 80051d0:	bfac      	ite	ge
 80051d2:	189b      	addge	r3, r3, r2
 80051d4:	185b      	addlt	r3, r3, r1
 80051d6:	930a      	str	r3, [sp, #40]	; 0x28
 80051d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051da:	b13b      	cbz	r3, 80051ec <_vfprintf_r+0x73c>
 80051dc:	aa1f      	add	r2, sp, #124	; 0x7c
 80051de:	4641      	mov	r1, r8
 80051e0:	4658      	mov	r0, fp
 80051e2:	f002 fc50 	bl	8007a86 <__sprint_r>
 80051e6:	2800      	cmp	r0, #0
 80051e8:	f040 841d 	bne.w	8005a26 <_vfprintf_r+0xf76>
 80051ec:	2300      	movs	r3, #0
 80051ee:	9320      	str	r3, [sp, #128]	; 0x80
 80051f0:	9f04      	ldr	r7, [sp, #16]
 80051f2:	ac2c      	add	r4, sp, #176	; 0xb0
 80051f4:	e4e9      	b.n	8004bca <_vfprintf_r+0x11a>
 80051f6:	9b02      	ldr	r3, [sp, #8]
 80051f8:	2b65      	cmp	r3, #101	; 0x65
 80051fa:	f77f af0d 	ble.w	8005018 <_vfprintf_r+0x568>
 80051fe:	9b02      	ldr	r3, [sp, #8]
 8005200:	2b66      	cmp	r3, #102	; 0x66
 8005202:	d125      	bne.n	8005250 <_vfprintf_r+0x7a0>
 8005204:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005206:	2b00      	cmp	r3, #0
 8005208:	dd1a      	ble.n	8005240 <_vfprintf_r+0x790>
 800520a:	f1ba 0f00 	cmp.w	sl, #0
 800520e:	d101      	bne.n	8005214 <_vfprintf_r+0x764>
 8005210:	07ee      	lsls	r6, r5, #31
 8005212:	d502      	bpl.n	800521a <_vfprintf_r+0x76a>
 8005214:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005216:	4413      	add	r3, r2
 8005218:	4453      	add	r3, sl
 800521a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800521c:	9208      	str	r2, [sp, #32]
 800521e:	469a      	mov	sl, r3
 8005220:	e738      	b.n	8005094 <_vfprintf_r+0x5e4>
 8005222:	460a      	mov	r2, r1
 8005224:	e70d      	b.n	8005042 <_vfprintf_r+0x592>
 8005226:	f812 1b01 	ldrb.w	r1, [r2], #1
 800522a:	f803 1b01 	strb.w	r1, [r3], #1
 800522e:	e71d      	b.n	800506c <_vfprintf_r+0x5bc>
 8005230:	2230      	movs	r2, #48	; 0x30
 8005232:	4413      	add	r3, r2
 8005234:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8005238:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 800523c:	a91c      	add	r1, sp, #112	; 0x70
 800523e:	e719      	b.n	8005074 <_vfprintf_r+0x5c4>
 8005240:	f1ba 0f00 	cmp.w	sl, #0
 8005244:	d101      	bne.n	800524a <_vfprintf_r+0x79a>
 8005246:	07ed      	lsls	r5, r5, #31
 8005248:	d515      	bpl.n	8005276 <_vfprintf_r+0x7c6>
 800524a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800524c:	3301      	adds	r3, #1
 800524e:	e7e3      	b.n	8005218 <_vfprintf_r+0x768>
 8005250:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005252:	9b03      	ldr	r3, [sp, #12]
 8005254:	429a      	cmp	r2, r3
 8005256:	db06      	blt.n	8005266 <_vfprintf_r+0x7b6>
 8005258:	07e8      	lsls	r0, r5, #31
 800525a:	d50e      	bpl.n	800527a <_vfprintf_r+0x7ca>
 800525c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800525e:	4413      	add	r3, r2
 8005260:	2267      	movs	r2, #103	; 0x67
 8005262:	9202      	str	r2, [sp, #8]
 8005264:	e7d9      	b.n	800521a <_vfprintf_r+0x76a>
 8005266:	9b03      	ldr	r3, [sp, #12]
 8005268:	9909      	ldr	r1, [sp, #36]	; 0x24
 800526a:	2a00      	cmp	r2, #0
 800526c:	440b      	add	r3, r1
 800526e:	dcf7      	bgt.n	8005260 <_vfprintf_r+0x7b0>
 8005270:	f1c2 0201 	rsb	r2, r2, #1
 8005274:	e7f3      	b.n	800525e <_vfprintf_r+0x7ae>
 8005276:	2301      	movs	r3, #1
 8005278:	e7cf      	b.n	800521a <_vfprintf_r+0x76a>
 800527a:	4613      	mov	r3, r2
 800527c:	e7f0      	b.n	8005260 <_vfprintf_r+0x7b0>
 800527e:	b10b      	cbz	r3, 8005284 <_vfprintf_r+0x7d4>
 8005280:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005284:	f015 0f20 	tst.w	r5, #32
 8005288:	f107 0304 	add.w	r3, r7, #4
 800528c:	d008      	beq.n	80052a0 <_vfprintf_r+0x7f0>
 800528e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005290:	683a      	ldr	r2, [r7, #0]
 8005292:	17ce      	asrs	r6, r1, #31
 8005294:	4608      	mov	r0, r1
 8005296:	4631      	mov	r1, r6
 8005298:	e9c2 0100 	strd	r0, r1, [r2]
 800529c:	461f      	mov	r7, r3
 800529e:	e494      	b.n	8004bca <_vfprintf_r+0x11a>
 80052a0:	06e9      	lsls	r1, r5, #27
 80052a2:	d503      	bpl.n	80052ac <_vfprintf_r+0x7fc>
 80052a4:	683a      	ldr	r2, [r7, #0]
 80052a6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80052a8:	6011      	str	r1, [r2, #0]
 80052aa:	e7f7      	b.n	800529c <_vfprintf_r+0x7ec>
 80052ac:	066a      	lsls	r2, r5, #25
 80052ae:	d5f9      	bpl.n	80052a4 <_vfprintf_r+0x7f4>
 80052b0:	683a      	ldr	r2, [r7, #0]
 80052b2:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 80052b6:	8011      	strh	r1, [r2, #0]
 80052b8:	e7f0      	b.n	800529c <_vfprintf_r+0x7ec>
 80052ba:	f045 0510 	orr.w	r5, r5, #16
 80052be:	f015 0320 	ands.w	r3, r5, #32
 80052c2:	d022      	beq.n	800530a <_vfprintf_r+0x85a>
 80052c4:	3707      	adds	r7, #7
 80052c6:	f027 0707 	bic.w	r7, r7, #7
 80052ca:	f107 0308 	add.w	r3, r7, #8
 80052ce:	e9d7 6700 	ldrd	r6, r7, [r7]
 80052d2:	9304      	str	r3, [sp, #16]
 80052d4:	2300      	movs	r3, #0
 80052d6:	2200      	movs	r2, #0
 80052d8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80052dc:	f1ba 3fff 	cmp.w	sl, #4294967295
 80052e0:	f000 83e8 	beq.w	8005ab4 <_vfprintf_r+0x1004>
 80052e4:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 80052e8:	9208      	str	r2, [sp, #32]
 80052ea:	ea56 0207 	orrs.w	r2, r6, r7
 80052ee:	f040 83e6 	bne.w	8005abe <_vfprintf_r+0x100e>
 80052f2:	f1ba 0f00 	cmp.w	sl, #0
 80052f6:	f000 80a9 	beq.w	800544c <_vfprintf_r+0x99c>
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d075      	beq.n	80053ea <_vfprintf_r+0x93a>
 80052fe:	2b02      	cmp	r3, #2
 8005300:	f000 8090 	beq.w	8005424 <_vfprintf_r+0x974>
 8005304:	2600      	movs	r6, #0
 8005306:	2700      	movs	r7, #0
 8005308:	e3df      	b.n	8005aca <_vfprintf_r+0x101a>
 800530a:	1d3a      	adds	r2, r7, #4
 800530c:	f015 0110 	ands.w	r1, r5, #16
 8005310:	9204      	str	r2, [sp, #16]
 8005312:	d002      	beq.n	800531a <_vfprintf_r+0x86a>
 8005314:	683e      	ldr	r6, [r7, #0]
 8005316:	2700      	movs	r7, #0
 8005318:	e7dd      	b.n	80052d6 <_vfprintf_r+0x826>
 800531a:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800531e:	d0f9      	beq.n	8005314 <_vfprintf_r+0x864>
 8005320:	883e      	ldrh	r6, [r7, #0]
 8005322:	2700      	movs	r7, #0
 8005324:	e7d6      	b.n	80052d4 <_vfprintf_r+0x824>
 8005326:	1d3b      	adds	r3, r7, #4
 8005328:	9304      	str	r3, [sp, #16]
 800532a:	2330      	movs	r3, #48	; 0x30
 800532c:	2278      	movs	r2, #120	; 0x78
 800532e:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8005332:	4b14      	ldr	r3, [pc, #80]	; (8005384 <_vfprintf_r+0x8d4>)
 8005334:	683e      	ldr	r6, [r7, #0]
 8005336:	9311      	str	r3, [sp, #68]	; 0x44
 8005338:	2700      	movs	r7, #0
 800533a:	f045 0502 	orr.w	r5, r5, #2
 800533e:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8005342:	2302      	movs	r3, #2
 8005344:	9202      	str	r2, [sp, #8]
 8005346:	e7c6      	b.n	80052d6 <_vfprintf_r+0x826>
 8005348:	1d3b      	adds	r3, r7, #4
 800534a:	2600      	movs	r6, #0
 800534c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8005350:	9304      	str	r3, [sp, #16]
 8005352:	f8d7 9000 	ldr.w	r9, [r7]
 8005356:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800535a:	d00a      	beq.n	8005372 <_vfprintf_r+0x8c2>
 800535c:	4652      	mov	r2, sl
 800535e:	4631      	mov	r1, r6
 8005360:	4648      	mov	r0, r9
 8005362:	f7fa ff55 	bl	8000210 <memchr>
 8005366:	2800      	cmp	r0, #0
 8005368:	f000 808c 	beq.w	8005484 <_vfprintf_r+0x9d4>
 800536c:	eba0 0a09 	sub.w	sl, r0, r9
 8005370:	e5cb      	b.n	8004f0a <_vfprintf_r+0x45a>
 8005372:	4648      	mov	r0, r9
 8005374:	f7fa ff9c 	bl	80002b0 <strlen>
 8005378:	4682      	mov	sl, r0
 800537a:	e5c6      	b.n	8004f0a <_vfprintf_r+0x45a>
 800537c:	08008688 	.word	0x08008688
 8005380:	08008698 	.word	0x08008698
 8005384:	08008675 	.word	0x08008675
 8005388:	f045 0510 	orr.w	r5, r5, #16
 800538c:	06ae      	lsls	r6, r5, #26
 800538e:	d509      	bpl.n	80053a4 <_vfprintf_r+0x8f4>
 8005390:	3707      	adds	r7, #7
 8005392:	f027 0707 	bic.w	r7, r7, #7
 8005396:	f107 0308 	add.w	r3, r7, #8
 800539a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800539e:	9304      	str	r3, [sp, #16]
 80053a0:	2301      	movs	r3, #1
 80053a2:	e798      	b.n	80052d6 <_vfprintf_r+0x826>
 80053a4:	1d3b      	adds	r3, r7, #4
 80053a6:	f015 0f10 	tst.w	r5, #16
 80053aa:	9304      	str	r3, [sp, #16]
 80053ac:	d001      	beq.n	80053b2 <_vfprintf_r+0x902>
 80053ae:	683e      	ldr	r6, [r7, #0]
 80053b0:	e002      	b.n	80053b8 <_vfprintf_r+0x908>
 80053b2:	0668      	lsls	r0, r5, #25
 80053b4:	d5fb      	bpl.n	80053ae <_vfprintf_r+0x8fe>
 80053b6:	883e      	ldrh	r6, [r7, #0]
 80053b8:	2700      	movs	r7, #0
 80053ba:	e7f1      	b.n	80053a0 <_vfprintf_r+0x8f0>
 80053bc:	b10b      	cbz	r3, 80053c2 <_vfprintf_r+0x912>
 80053be:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80053c2:	4ba2      	ldr	r3, [pc, #648]	; (800564c <_vfprintf_r+0xb9c>)
 80053c4:	e4ca      	b.n	8004d5c <_vfprintf_r+0x2ac>
 80053c6:	1d3b      	adds	r3, r7, #4
 80053c8:	f015 0f10 	tst.w	r5, #16
 80053cc:	9304      	str	r3, [sp, #16]
 80053ce:	d001      	beq.n	80053d4 <_vfprintf_r+0x924>
 80053d0:	683e      	ldr	r6, [r7, #0]
 80053d2:	e002      	b.n	80053da <_vfprintf_r+0x92a>
 80053d4:	066a      	lsls	r2, r5, #25
 80053d6:	d5fb      	bpl.n	80053d0 <_vfprintf_r+0x920>
 80053d8:	883e      	ldrh	r6, [r7, #0]
 80053da:	2700      	movs	r7, #0
 80053dc:	e4ca      	b.n	8004d74 <_vfprintf_r+0x2c4>
 80053de:	464b      	mov	r3, r9
 80053e0:	e374      	b.n	8005acc <_vfprintf_r+0x101c>
 80053e2:	2f00      	cmp	r7, #0
 80053e4:	bf08      	it	eq
 80053e6:	2e0a      	cmpeq	r6, #10
 80053e8:	d205      	bcs.n	80053f6 <_vfprintf_r+0x946>
 80053ea:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 80053ee:	3630      	adds	r6, #48	; 0x30
 80053f0:	f809 6d41 	strb.w	r6, [r9, #-65]!
 80053f4:	e385      	b.n	8005b02 <_vfprintf_r+0x1052>
 80053f6:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80053fa:	4630      	mov	r0, r6
 80053fc:	4639      	mov	r1, r7
 80053fe:	220a      	movs	r2, #10
 8005400:	2300      	movs	r3, #0
 8005402:	f7fb fbed 	bl	8000be0 <__aeabi_uldivmod>
 8005406:	3230      	adds	r2, #48	; 0x30
 8005408:	f809 2d01 	strb.w	r2, [r9, #-1]!
 800540c:	2300      	movs	r3, #0
 800540e:	4630      	mov	r0, r6
 8005410:	4639      	mov	r1, r7
 8005412:	220a      	movs	r2, #10
 8005414:	f7fb fbe4 	bl	8000be0 <__aeabi_uldivmod>
 8005418:	4606      	mov	r6, r0
 800541a:	460f      	mov	r7, r1
 800541c:	ea56 0307 	orrs.w	r3, r6, r7
 8005420:	d1eb      	bne.n	80053fa <_vfprintf_r+0x94a>
 8005422:	e36e      	b.n	8005b02 <_vfprintf_r+0x1052>
 8005424:	2600      	movs	r6, #0
 8005426:	2700      	movs	r7, #0
 8005428:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800542c:	f006 030f 	and.w	r3, r6, #15
 8005430:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005432:	5cd3      	ldrb	r3, [r2, r3]
 8005434:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8005438:	0933      	lsrs	r3, r6, #4
 800543a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800543e:	093a      	lsrs	r2, r7, #4
 8005440:	461e      	mov	r6, r3
 8005442:	4617      	mov	r7, r2
 8005444:	ea56 0307 	orrs.w	r3, r6, r7
 8005448:	d1f0      	bne.n	800542c <_vfprintf_r+0x97c>
 800544a:	e35a      	b.n	8005b02 <_vfprintf_r+0x1052>
 800544c:	b93b      	cbnz	r3, 800545e <_vfprintf_r+0x9ae>
 800544e:	07e8      	lsls	r0, r5, #31
 8005450:	d505      	bpl.n	800545e <_vfprintf_r+0x9ae>
 8005452:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 8005456:	2330      	movs	r3, #48	; 0x30
 8005458:	f809 3d41 	strb.w	r3, [r9, #-65]!
 800545c:	e351      	b.n	8005b02 <_vfprintf_r+0x1052>
 800545e:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8005462:	e34e      	b.n	8005b02 <_vfprintf_r+0x1052>
 8005464:	b10b      	cbz	r3, 800546a <_vfprintf_r+0x9ba>
 8005466:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800546a:	9b02      	ldr	r3, [sp, #8]
 800546c:	2b00      	cmp	r3, #0
 800546e:	f000 8302 	beq.w	8005a76 <_vfprintf_r+0xfc6>
 8005472:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8005476:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800547a:	2600      	movs	r6, #0
 800547c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005480:	9704      	str	r7, [sp, #16]
 8005482:	e4e9      	b.n	8004e58 <_vfprintf_r+0x3a8>
 8005484:	4606      	mov	r6, r0
 8005486:	e540      	b.n	8004f0a <_vfprintf_r+0x45a>
 8005488:	2310      	movs	r3, #16
 800548a:	6063      	str	r3, [r4, #4]
 800548c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800548e:	3310      	adds	r3, #16
 8005490:	9321      	str	r3, [sp, #132]	; 0x84
 8005492:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005494:	3301      	adds	r3, #1
 8005496:	2b07      	cmp	r3, #7
 8005498:	9320      	str	r3, [sp, #128]	; 0x80
 800549a:	dc02      	bgt.n	80054a2 <_vfprintf_r+0x9f2>
 800549c:	3408      	adds	r4, #8
 800549e:	3f10      	subs	r7, #16
 80054a0:	e61a      	b.n	80050d8 <_vfprintf_r+0x628>
 80054a2:	aa1f      	add	r2, sp, #124	; 0x7c
 80054a4:	4641      	mov	r1, r8
 80054a6:	4658      	mov	r0, fp
 80054a8:	f002 faed 	bl	8007a86 <__sprint_r>
 80054ac:	2800      	cmp	r0, #0
 80054ae:	f040 82ba 	bne.w	8005a26 <_vfprintf_r+0xf76>
 80054b2:	ac2c      	add	r4, sp, #176	; 0xb0
 80054b4:	e7f3      	b.n	800549e <_vfprintf_r+0x9ee>
 80054b6:	aa1f      	add	r2, sp, #124	; 0x7c
 80054b8:	4641      	mov	r1, r8
 80054ba:	4658      	mov	r0, fp
 80054bc:	f002 fae3 	bl	8007a86 <__sprint_r>
 80054c0:	2800      	cmp	r0, #0
 80054c2:	f040 82b0 	bne.w	8005a26 <_vfprintf_r+0xf76>
 80054c6:	ac2c      	add	r4, sp, #176	; 0xb0
 80054c8:	e616      	b.n	80050f8 <_vfprintf_r+0x648>
 80054ca:	aa1f      	add	r2, sp, #124	; 0x7c
 80054cc:	4641      	mov	r1, r8
 80054ce:	4658      	mov	r0, fp
 80054d0:	f002 fad9 	bl	8007a86 <__sprint_r>
 80054d4:	2800      	cmp	r0, #0
 80054d6:	f040 82a6 	bne.w	8005a26 <_vfprintf_r+0xf76>
 80054da:	ac2c      	add	r4, sp, #176	; 0xb0
 80054dc:	e61e      	b.n	800511c <_vfprintf_r+0x66c>
 80054de:	aa1f      	add	r2, sp, #124	; 0x7c
 80054e0:	4641      	mov	r1, r8
 80054e2:	4658      	mov	r0, fp
 80054e4:	f002 facf 	bl	8007a86 <__sprint_r>
 80054e8:	2800      	cmp	r0, #0
 80054ea:	f040 829c 	bne.w	8005a26 <_vfprintf_r+0xf76>
 80054ee:	ac2c      	add	r4, sp, #176	; 0xb0
 80054f0:	e624      	b.n	800513c <_vfprintf_r+0x68c>
 80054f2:	2210      	movs	r2, #16
 80054f4:	6062      	str	r2, [r4, #4]
 80054f6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80054f8:	3210      	adds	r2, #16
 80054fa:	9221      	str	r2, [sp, #132]	; 0x84
 80054fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80054fe:	3201      	adds	r2, #1
 8005500:	2a07      	cmp	r2, #7
 8005502:	9220      	str	r2, [sp, #128]	; 0x80
 8005504:	dc02      	bgt.n	800550c <_vfprintf_r+0xa5c>
 8005506:	3408      	adds	r4, #8
 8005508:	3f10      	subs	r7, #16
 800550a:	e620      	b.n	800514e <_vfprintf_r+0x69e>
 800550c:	aa1f      	add	r2, sp, #124	; 0x7c
 800550e:	4641      	mov	r1, r8
 8005510:	4658      	mov	r0, fp
 8005512:	9314      	str	r3, [sp, #80]	; 0x50
 8005514:	f002 fab7 	bl	8007a86 <__sprint_r>
 8005518:	2800      	cmp	r0, #0
 800551a:	f040 8284 	bne.w	8005a26 <_vfprintf_r+0xf76>
 800551e:	ac2c      	add	r4, sp, #176	; 0xb0
 8005520:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005522:	e7f1      	b.n	8005508 <_vfprintf_r+0xa58>
 8005524:	aa1f      	add	r2, sp, #124	; 0x7c
 8005526:	4641      	mov	r1, r8
 8005528:	4658      	mov	r0, fp
 800552a:	f002 faac 	bl	8007a86 <__sprint_r>
 800552e:	2800      	cmp	r0, #0
 8005530:	f040 8279 	bne.w	8005a26 <_vfprintf_r+0xf76>
 8005534:	ac2c      	add	r4, sp, #176	; 0xb0
 8005536:	e619      	b.n	800516c <_vfprintf_r+0x6bc>
 8005538:	2310      	movs	r3, #16
 800553a:	6063      	str	r3, [r4, #4]
 800553c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800553e:	3310      	adds	r3, #16
 8005540:	9321      	str	r3, [sp, #132]	; 0x84
 8005542:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005544:	3301      	adds	r3, #1
 8005546:	2b07      	cmp	r3, #7
 8005548:	9320      	str	r3, [sp, #128]	; 0x80
 800554a:	dc02      	bgt.n	8005552 <_vfprintf_r+0xaa2>
 800554c:	3408      	adds	r4, #8
 800554e:	3e10      	subs	r6, #16
 8005550:	e611      	b.n	8005176 <_vfprintf_r+0x6c6>
 8005552:	aa1f      	add	r2, sp, #124	; 0x7c
 8005554:	4641      	mov	r1, r8
 8005556:	4658      	mov	r0, fp
 8005558:	f002 fa95 	bl	8007a86 <__sprint_r>
 800555c:	2800      	cmp	r0, #0
 800555e:	f040 8262 	bne.w	8005a26 <_vfprintf_r+0xf76>
 8005562:	ac2c      	add	r4, sp, #176	; 0xb0
 8005564:	e7f3      	b.n	800554e <_vfprintf_r+0xa9e>
 8005566:	aa1f      	add	r2, sp, #124	; 0x7c
 8005568:	4641      	mov	r1, r8
 800556a:	4658      	mov	r0, fp
 800556c:	f002 fa8b 	bl	8007a86 <__sprint_r>
 8005570:	2800      	cmp	r0, #0
 8005572:	f040 8258 	bne.w	8005a26 <_vfprintf_r+0xf76>
 8005576:	ac2c      	add	r4, sp, #176	; 0xb0
 8005578:	e60c      	b.n	8005194 <_vfprintf_r+0x6e4>
 800557a:	9b02      	ldr	r3, [sp, #8]
 800557c:	2b65      	cmp	r3, #101	; 0x65
 800557e:	f340 81ad 	ble.w	80058dc <_vfprintf_r+0xe2c>
 8005582:	2200      	movs	r2, #0
 8005584:	2300      	movs	r3, #0
 8005586:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800558a:	f7fb fab9 	bl	8000b00 <__aeabi_dcmpeq>
 800558e:	2800      	cmp	r0, #0
 8005590:	d062      	beq.n	8005658 <_vfprintf_r+0xba8>
 8005592:	4b2f      	ldr	r3, [pc, #188]	; (8005650 <_vfprintf_r+0xba0>)
 8005594:	6023      	str	r3, [r4, #0]
 8005596:	2301      	movs	r3, #1
 8005598:	6063      	str	r3, [r4, #4]
 800559a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800559c:	3301      	adds	r3, #1
 800559e:	9321      	str	r3, [sp, #132]	; 0x84
 80055a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80055a2:	3301      	adds	r3, #1
 80055a4:	2b07      	cmp	r3, #7
 80055a6:	9320      	str	r3, [sp, #128]	; 0x80
 80055a8:	dc25      	bgt.n	80055f6 <_vfprintf_r+0xb46>
 80055aa:	3408      	adds	r4, #8
 80055ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80055ae:	9a03      	ldr	r2, [sp, #12]
 80055b0:	4293      	cmp	r3, r2
 80055b2:	db02      	blt.n	80055ba <_vfprintf_r+0xb0a>
 80055b4:	07ea      	lsls	r2, r5, #31
 80055b6:	f57f ae04 	bpl.w	80051c2 <_vfprintf_r+0x712>
 80055ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055bc:	6023      	str	r3, [r4, #0]
 80055be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055c0:	6063      	str	r3, [r4, #4]
 80055c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055c6:	4413      	add	r3, r2
 80055c8:	9321      	str	r3, [sp, #132]	; 0x84
 80055ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80055cc:	3301      	adds	r3, #1
 80055ce:	2b07      	cmp	r3, #7
 80055d0:	9320      	str	r3, [sp, #128]	; 0x80
 80055d2:	dc1a      	bgt.n	800560a <_vfprintf_r+0xb5a>
 80055d4:	3408      	adds	r4, #8
 80055d6:	9b03      	ldr	r3, [sp, #12]
 80055d8:	1e5e      	subs	r6, r3, #1
 80055da:	2e00      	cmp	r6, #0
 80055dc:	f77f adf1 	ble.w	80051c2 <_vfprintf_r+0x712>
 80055e0:	4f1c      	ldr	r7, [pc, #112]	; (8005654 <_vfprintf_r+0xba4>)
 80055e2:	f04f 0910 	mov.w	r9, #16
 80055e6:	2e10      	cmp	r6, #16
 80055e8:	6027      	str	r7, [r4, #0]
 80055ea:	dc18      	bgt.n	800561e <_vfprintf_r+0xb6e>
 80055ec:	6066      	str	r6, [r4, #4]
 80055ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055f0:	441e      	add	r6, r3
 80055f2:	9621      	str	r6, [sp, #132]	; 0x84
 80055f4:	e5d6      	b.n	80051a4 <_vfprintf_r+0x6f4>
 80055f6:	aa1f      	add	r2, sp, #124	; 0x7c
 80055f8:	4641      	mov	r1, r8
 80055fa:	4658      	mov	r0, fp
 80055fc:	f002 fa43 	bl	8007a86 <__sprint_r>
 8005600:	2800      	cmp	r0, #0
 8005602:	f040 8210 	bne.w	8005a26 <_vfprintf_r+0xf76>
 8005606:	ac2c      	add	r4, sp, #176	; 0xb0
 8005608:	e7d0      	b.n	80055ac <_vfprintf_r+0xafc>
 800560a:	aa1f      	add	r2, sp, #124	; 0x7c
 800560c:	4641      	mov	r1, r8
 800560e:	4658      	mov	r0, fp
 8005610:	f002 fa39 	bl	8007a86 <__sprint_r>
 8005614:	2800      	cmp	r0, #0
 8005616:	f040 8206 	bne.w	8005a26 <_vfprintf_r+0xf76>
 800561a:	ac2c      	add	r4, sp, #176	; 0xb0
 800561c:	e7db      	b.n	80055d6 <_vfprintf_r+0xb26>
 800561e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005620:	f8c4 9004 	str.w	r9, [r4, #4]
 8005624:	3310      	adds	r3, #16
 8005626:	9321      	str	r3, [sp, #132]	; 0x84
 8005628:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800562a:	3301      	adds	r3, #1
 800562c:	2b07      	cmp	r3, #7
 800562e:	9320      	str	r3, [sp, #128]	; 0x80
 8005630:	dc02      	bgt.n	8005638 <_vfprintf_r+0xb88>
 8005632:	3408      	adds	r4, #8
 8005634:	3e10      	subs	r6, #16
 8005636:	e7d6      	b.n	80055e6 <_vfprintf_r+0xb36>
 8005638:	aa1f      	add	r2, sp, #124	; 0x7c
 800563a:	4641      	mov	r1, r8
 800563c:	4658      	mov	r0, fp
 800563e:	f002 fa22 	bl	8007a86 <__sprint_r>
 8005642:	2800      	cmp	r0, #0
 8005644:	f040 81ef 	bne.w	8005a26 <_vfprintf_r+0xf76>
 8005648:	ac2c      	add	r4, sp, #176	; 0xb0
 800564a:	e7f3      	b.n	8005634 <_vfprintf_r+0xb84>
 800564c:	08008675 	.word	0x08008675
 8005650:	08008686 	.word	0x08008686
 8005654:	08008698 	.word	0x08008698
 8005658:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800565a:	2b00      	cmp	r3, #0
 800565c:	dc7a      	bgt.n	8005754 <_vfprintf_r+0xca4>
 800565e:	4b9d      	ldr	r3, [pc, #628]	; (80058d4 <_vfprintf_r+0xe24>)
 8005660:	6023      	str	r3, [r4, #0]
 8005662:	2301      	movs	r3, #1
 8005664:	6063      	str	r3, [r4, #4]
 8005666:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005668:	3301      	adds	r3, #1
 800566a:	9321      	str	r3, [sp, #132]	; 0x84
 800566c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800566e:	3301      	adds	r3, #1
 8005670:	2b07      	cmp	r3, #7
 8005672:	9320      	str	r3, [sp, #128]	; 0x80
 8005674:	dc44      	bgt.n	8005700 <_vfprintf_r+0xc50>
 8005676:	3408      	adds	r4, #8
 8005678:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800567a:	b923      	cbnz	r3, 8005686 <_vfprintf_r+0xbd6>
 800567c:	9b03      	ldr	r3, [sp, #12]
 800567e:	b913      	cbnz	r3, 8005686 <_vfprintf_r+0xbd6>
 8005680:	07eb      	lsls	r3, r5, #31
 8005682:	f57f ad9e 	bpl.w	80051c2 <_vfprintf_r+0x712>
 8005686:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005688:	6023      	str	r3, [r4, #0]
 800568a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800568c:	6063      	str	r3, [r4, #4]
 800568e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005690:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005692:	4413      	add	r3, r2
 8005694:	9321      	str	r3, [sp, #132]	; 0x84
 8005696:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005698:	3301      	adds	r3, #1
 800569a:	2b07      	cmp	r3, #7
 800569c:	9320      	str	r3, [sp, #128]	; 0x80
 800569e:	dc39      	bgt.n	8005714 <_vfprintf_r+0xc64>
 80056a0:	f104 0308 	add.w	r3, r4, #8
 80056a4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80056a6:	2e00      	cmp	r6, #0
 80056a8:	da19      	bge.n	80056de <_vfprintf_r+0xc2e>
 80056aa:	4f8b      	ldr	r7, [pc, #556]	; (80058d8 <_vfprintf_r+0xe28>)
 80056ac:	4276      	negs	r6, r6
 80056ae:	2410      	movs	r4, #16
 80056b0:	2e10      	cmp	r6, #16
 80056b2:	601f      	str	r7, [r3, #0]
 80056b4:	dc38      	bgt.n	8005728 <_vfprintf_r+0xc78>
 80056b6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80056b8:	605e      	str	r6, [r3, #4]
 80056ba:	4416      	add	r6, r2
 80056bc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80056be:	9621      	str	r6, [sp, #132]	; 0x84
 80056c0:	3201      	adds	r2, #1
 80056c2:	2a07      	cmp	r2, #7
 80056c4:	f103 0308 	add.w	r3, r3, #8
 80056c8:	9220      	str	r2, [sp, #128]	; 0x80
 80056ca:	dd08      	ble.n	80056de <_vfprintf_r+0xc2e>
 80056cc:	aa1f      	add	r2, sp, #124	; 0x7c
 80056ce:	4641      	mov	r1, r8
 80056d0:	4658      	mov	r0, fp
 80056d2:	f002 f9d8 	bl	8007a86 <__sprint_r>
 80056d6:	2800      	cmp	r0, #0
 80056d8:	f040 81a5 	bne.w	8005a26 <_vfprintf_r+0xf76>
 80056dc:	ab2c      	add	r3, sp, #176	; 0xb0
 80056de:	9a03      	ldr	r2, [sp, #12]
 80056e0:	605a      	str	r2, [r3, #4]
 80056e2:	9903      	ldr	r1, [sp, #12]
 80056e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80056e6:	f8c3 9000 	str.w	r9, [r3]
 80056ea:	440a      	add	r2, r1
 80056ec:	9221      	str	r2, [sp, #132]	; 0x84
 80056ee:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80056f0:	3201      	adds	r2, #1
 80056f2:	2a07      	cmp	r2, #7
 80056f4:	9220      	str	r2, [sp, #128]	; 0x80
 80056f6:	f73f ad5b 	bgt.w	80051b0 <_vfprintf_r+0x700>
 80056fa:	f103 0408 	add.w	r4, r3, #8
 80056fe:	e560      	b.n	80051c2 <_vfprintf_r+0x712>
 8005700:	aa1f      	add	r2, sp, #124	; 0x7c
 8005702:	4641      	mov	r1, r8
 8005704:	4658      	mov	r0, fp
 8005706:	f002 f9be 	bl	8007a86 <__sprint_r>
 800570a:	2800      	cmp	r0, #0
 800570c:	f040 818b 	bne.w	8005a26 <_vfprintf_r+0xf76>
 8005710:	ac2c      	add	r4, sp, #176	; 0xb0
 8005712:	e7b1      	b.n	8005678 <_vfprintf_r+0xbc8>
 8005714:	aa1f      	add	r2, sp, #124	; 0x7c
 8005716:	4641      	mov	r1, r8
 8005718:	4658      	mov	r0, fp
 800571a:	f002 f9b4 	bl	8007a86 <__sprint_r>
 800571e:	2800      	cmp	r0, #0
 8005720:	f040 8181 	bne.w	8005a26 <_vfprintf_r+0xf76>
 8005724:	ab2c      	add	r3, sp, #176	; 0xb0
 8005726:	e7bd      	b.n	80056a4 <_vfprintf_r+0xbf4>
 8005728:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800572a:	605c      	str	r4, [r3, #4]
 800572c:	3210      	adds	r2, #16
 800572e:	9221      	str	r2, [sp, #132]	; 0x84
 8005730:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005732:	3201      	adds	r2, #1
 8005734:	2a07      	cmp	r2, #7
 8005736:	9220      	str	r2, [sp, #128]	; 0x80
 8005738:	dc02      	bgt.n	8005740 <_vfprintf_r+0xc90>
 800573a:	3308      	adds	r3, #8
 800573c:	3e10      	subs	r6, #16
 800573e:	e7b7      	b.n	80056b0 <_vfprintf_r+0xc00>
 8005740:	aa1f      	add	r2, sp, #124	; 0x7c
 8005742:	4641      	mov	r1, r8
 8005744:	4658      	mov	r0, fp
 8005746:	f002 f99e 	bl	8007a86 <__sprint_r>
 800574a:	2800      	cmp	r0, #0
 800574c:	f040 816b 	bne.w	8005a26 <_vfprintf_r+0xf76>
 8005750:	ab2c      	add	r3, sp, #176	; 0xb0
 8005752:	e7f3      	b.n	800573c <_vfprintf_r+0xc8c>
 8005754:	9b08      	ldr	r3, [sp, #32]
 8005756:	9a03      	ldr	r2, [sp, #12]
 8005758:	4293      	cmp	r3, r2
 800575a:	bfa8      	it	ge
 800575c:	4613      	movge	r3, r2
 800575e:	2b00      	cmp	r3, #0
 8005760:	461e      	mov	r6, r3
 8005762:	dd0b      	ble.n	800577c <_vfprintf_r+0xccc>
 8005764:	6063      	str	r3, [r4, #4]
 8005766:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005768:	f8c4 9000 	str.w	r9, [r4]
 800576c:	4433      	add	r3, r6
 800576e:	9321      	str	r3, [sp, #132]	; 0x84
 8005770:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005772:	3301      	adds	r3, #1
 8005774:	2b07      	cmp	r3, #7
 8005776:	9320      	str	r3, [sp, #128]	; 0x80
 8005778:	dc62      	bgt.n	8005840 <_vfprintf_r+0xd90>
 800577a:	3408      	adds	r4, #8
 800577c:	9b08      	ldr	r3, [sp, #32]
 800577e:	2e00      	cmp	r6, #0
 8005780:	bfa8      	it	ge
 8005782:	1b9b      	subge	r3, r3, r6
 8005784:	2b00      	cmp	r3, #0
 8005786:	461e      	mov	r6, r3
 8005788:	dd0f      	ble.n	80057aa <_vfprintf_r+0xcfa>
 800578a:	4f53      	ldr	r7, [pc, #332]	; (80058d8 <_vfprintf_r+0xe28>)
 800578c:	f04f 0a10 	mov.w	sl, #16
 8005790:	2e10      	cmp	r6, #16
 8005792:	6027      	str	r7, [r4, #0]
 8005794:	dc5e      	bgt.n	8005854 <_vfprintf_r+0xda4>
 8005796:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005798:	6066      	str	r6, [r4, #4]
 800579a:	441e      	add	r6, r3
 800579c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800579e:	9621      	str	r6, [sp, #132]	; 0x84
 80057a0:	3301      	adds	r3, #1
 80057a2:	2b07      	cmp	r3, #7
 80057a4:	9320      	str	r3, [sp, #128]	; 0x80
 80057a6:	dc6c      	bgt.n	8005882 <_vfprintf_r+0xdd2>
 80057a8:	3408      	adds	r4, #8
 80057aa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80057ac:	9a03      	ldr	r2, [sp, #12]
 80057ae:	4293      	cmp	r3, r2
 80057b0:	db01      	blt.n	80057b6 <_vfprintf_r+0xd06>
 80057b2:	07ef      	lsls	r7, r5, #31
 80057b4:	d50d      	bpl.n	80057d2 <_vfprintf_r+0xd22>
 80057b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80057b8:	6023      	str	r3, [r4, #0]
 80057ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057bc:	6063      	str	r3, [r4, #4]
 80057be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80057c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057c2:	4413      	add	r3, r2
 80057c4:	9321      	str	r3, [sp, #132]	; 0x84
 80057c6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80057c8:	3301      	adds	r3, #1
 80057ca:	2b07      	cmp	r3, #7
 80057cc:	9320      	str	r3, [sp, #128]	; 0x80
 80057ce:	dc62      	bgt.n	8005896 <_vfprintf_r+0xde6>
 80057d0:	3408      	adds	r4, #8
 80057d2:	9b03      	ldr	r3, [sp, #12]
 80057d4:	9a08      	ldr	r2, [sp, #32]
 80057d6:	1a9e      	subs	r6, r3, r2
 80057d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80057da:	9a03      	ldr	r2, [sp, #12]
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	429e      	cmp	r6, r3
 80057e0:	bfa8      	it	ge
 80057e2:	461e      	movge	r6, r3
 80057e4:	2e00      	cmp	r6, #0
 80057e6:	dd0c      	ble.n	8005802 <_vfprintf_r+0xd52>
 80057e8:	9b08      	ldr	r3, [sp, #32]
 80057ea:	444b      	add	r3, r9
 80057ec:	e884 0048 	stmia.w	r4, {r3, r6}
 80057f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057f2:	4433      	add	r3, r6
 80057f4:	9321      	str	r3, [sp, #132]	; 0x84
 80057f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80057f8:	3301      	adds	r3, #1
 80057fa:	2b07      	cmp	r3, #7
 80057fc:	9320      	str	r3, [sp, #128]	; 0x80
 80057fe:	dc54      	bgt.n	80058aa <_vfprintf_r+0xdfa>
 8005800:	3408      	adds	r4, #8
 8005802:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005804:	9a03      	ldr	r2, [sp, #12]
 8005806:	2e00      	cmp	r6, #0
 8005808:	eba2 0303 	sub.w	r3, r2, r3
 800580c:	bfac      	ite	ge
 800580e:	1b9e      	subge	r6, r3, r6
 8005810:	461e      	movlt	r6, r3
 8005812:	2e00      	cmp	r6, #0
 8005814:	f77f acd5 	ble.w	80051c2 <_vfprintf_r+0x712>
 8005818:	4f2f      	ldr	r7, [pc, #188]	; (80058d8 <_vfprintf_r+0xe28>)
 800581a:	f04f 0910 	mov.w	r9, #16
 800581e:	2e10      	cmp	r6, #16
 8005820:	6027      	str	r7, [r4, #0]
 8005822:	f77f aee3 	ble.w	80055ec <_vfprintf_r+0xb3c>
 8005826:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005828:	f8c4 9004 	str.w	r9, [r4, #4]
 800582c:	3310      	adds	r3, #16
 800582e:	9321      	str	r3, [sp, #132]	; 0x84
 8005830:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005832:	3301      	adds	r3, #1
 8005834:	2b07      	cmp	r3, #7
 8005836:	9320      	str	r3, [sp, #128]	; 0x80
 8005838:	dc41      	bgt.n	80058be <_vfprintf_r+0xe0e>
 800583a:	3408      	adds	r4, #8
 800583c:	3e10      	subs	r6, #16
 800583e:	e7ee      	b.n	800581e <_vfprintf_r+0xd6e>
 8005840:	aa1f      	add	r2, sp, #124	; 0x7c
 8005842:	4641      	mov	r1, r8
 8005844:	4658      	mov	r0, fp
 8005846:	f002 f91e 	bl	8007a86 <__sprint_r>
 800584a:	2800      	cmp	r0, #0
 800584c:	f040 80eb 	bne.w	8005a26 <_vfprintf_r+0xf76>
 8005850:	ac2c      	add	r4, sp, #176	; 0xb0
 8005852:	e793      	b.n	800577c <_vfprintf_r+0xccc>
 8005854:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005856:	f8c4 a004 	str.w	sl, [r4, #4]
 800585a:	3310      	adds	r3, #16
 800585c:	9321      	str	r3, [sp, #132]	; 0x84
 800585e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005860:	3301      	adds	r3, #1
 8005862:	2b07      	cmp	r3, #7
 8005864:	9320      	str	r3, [sp, #128]	; 0x80
 8005866:	dc02      	bgt.n	800586e <_vfprintf_r+0xdbe>
 8005868:	3408      	adds	r4, #8
 800586a:	3e10      	subs	r6, #16
 800586c:	e790      	b.n	8005790 <_vfprintf_r+0xce0>
 800586e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005870:	4641      	mov	r1, r8
 8005872:	4658      	mov	r0, fp
 8005874:	f002 f907 	bl	8007a86 <__sprint_r>
 8005878:	2800      	cmp	r0, #0
 800587a:	f040 80d4 	bne.w	8005a26 <_vfprintf_r+0xf76>
 800587e:	ac2c      	add	r4, sp, #176	; 0xb0
 8005880:	e7f3      	b.n	800586a <_vfprintf_r+0xdba>
 8005882:	aa1f      	add	r2, sp, #124	; 0x7c
 8005884:	4641      	mov	r1, r8
 8005886:	4658      	mov	r0, fp
 8005888:	f002 f8fd 	bl	8007a86 <__sprint_r>
 800588c:	2800      	cmp	r0, #0
 800588e:	f040 80ca 	bne.w	8005a26 <_vfprintf_r+0xf76>
 8005892:	ac2c      	add	r4, sp, #176	; 0xb0
 8005894:	e789      	b.n	80057aa <_vfprintf_r+0xcfa>
 8005896:	aa1f      	add	r2, sp, #124	; 0x7c
 8005898:	4641      	mov	r1, r8
 800589a:	4658      	mov	r0, fp
 800589c:	f002 f8f3 	bl	8007a86 <__sprint_r>
 80058a0:	2800      	cmp	r0, #0
 80058a2:	f040 80c0 	bne.w	8005a26 <_vfprintf_r+0xf76>
 80058a6:	ac2c      	add	r4, sp, #176	; 0xb0
 80058a8:	e793      	b.n	80057d2 <_vfprintf_r+0xd22>
 80058aa:	aa1f      	add	r2, sp, #124	; 0x7c
 80058ac:	4641      	mov	r1, r8
 80058ae:	4658      	mov	r0, fp
 80058b0:	f002 f8e9 	bl	8007a86 <__sprint_r>
 80058b4:	2800      	cmp	r0, #0
 80058b6:	f040 80b6 	bne.w	8005a26 <_vfprintf_r+0xf76>
 80058ba:	ac2c      	add	r4, sp, #176	; 0xb0
 80058bc:	e7a1      	b.n	8005802 <_vfprintf_r+0xd52>
 80058be:	aa1f      	add	r2, sp, #124	; 0x7c
 80058c0:	4641      	mov	r1, r8
 80058c2:	4658      	mov	r0, fp
 80058c4:	f002 f8df 	bl	8007a86 <__sprint_r>
 80058c8:	2800      	cmp	r0, #0
 80058ca:	f040 80ac 	bne.w	8005a26 <_vfprintf_r+0xf76>
 80058ce:	ac2c      	add	r4, sp, #176	; 0xb0
 80058d0:	e7b4      	b.n	800583c <_vfprintf_r+0xd8c>
 80058d2:	bf00      	nop
 80058d4:	08008686 	.word	0x08008686
 80058d8:	08008698 	.word	0x08008698
 80058dc:	9b03      	ldr	r3, [sp, #12]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	dc01      	bgt.n	80058e6 <_vfprintf_r+0xe36>
 80058e2:	07ee      	lsls	r6, r5, #31
 80058e4:	d576      	bpl.n	80059d4 <_vfprintf_r+0xf24>
 80058e6:	2301      	movs	r3, #1
 80058e8:	6063      	str	r3, [r4, #4]
 80058ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80058ec:	f8c4 9000 	str.w	r9, [r4]
 80058f0:	3301      	adds	r3, #1
 80058f2:	9321      	str	r3, [sp, #132]	; 0x84
 80058f4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80058f6:	3301      	adds	r3, #1
 80058f8:	2b07      	cmp	r3, #7
 80058fa:	9320      	str	r3, [sp, #128]	; 0x80
 80058fc:	dc36      	bgt.n	800596c <_vfprintf_r+0xebc>
 80058fe:	3408      	adds	r4, #8
 8005900:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005902:	6023      	str	r3, [r4, #0]
 8005904:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005906:	6063      	str	r3, [r4, #4]
 8005908:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800590a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800590c:	4413      	add	r3, r2
 800590e:	9321      	str	r3, [sp, #132]	; 0x84
 8005910:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005912:	3301      	adds	r3, #1
 8005914:	2b07      	cmp	r3, #7
 8005916:	9320      	str	r3, [sp, #128]	; 0x80
 8005918:	dc31      	bgt.n	800597e <_vfprintf_r+0xece>
 800591a:	3408      	adds	r4, #8
 800591c:	2300      	movs	r3, #0
 800591e:	2200      	movs	r2, #0
 8005920:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005924:	f7fb f8ec 	bl	8000b00 <__aeabi_dcmpeq>
 8005928:	9b03      	ldr	r3, [sp, #12]
 800592a:	1e5e      	subs	r6, r3, #1
 800592c:	2800      	cmp	r0, #0
 800592e:	d12f      	bne.n	8005990 <_vfprintf_r+0xee0>
 8005930:	f109 0301 	add.w	r3, r9, #1
 8005934:	e884 0048 	stmia.w	r4, {r3, r6}
 8005938:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800593a:	9a03      	ldr	r2, [sp, #12]
 800593c:	3b01      	subs	r3, #1
 800593e:	4413      	add	r3, r2
 8005940:	9321      	str	r3, [sp, #132]	; 0x84
 8005942:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005944:	3301      	adds	r3, #1
 8005946:	2b07      	cmp	r3, #7
 8005948:	9320      	str	r3, [sp, #128]	; 0x80
 800594a:	dd4a      	ble.n	80059e2 <_vfprintf_r+0xf32>
 800594c:	aa1f      	add	r2, sp, #124	; 0x7c
 800594e:	4641      	mov	r1, r8
 8005950:	4658      	mov	r0, fp
 8005952:	f002 f898 	bl	8007a86 <__sprint_r>
 8005956:	2800      	cmp	r0, #0
 8005958:	d165      	bne.n	8005a26 <_vfprintf_r+0xf76>
 800595a:	ac2c      	add	r4, sp, #176	; 0xb0
 800595c:	ab1b      	add	r3, sp, #108	; 0x6c
 800595e:	6023      	str	r3, [r4, #0]
 8005960:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005962:	6063      	str	r3, [r4, #4]
 8005964:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005966:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005968:	4413      	add	r3, r2
 800596a:	e41a      	b.n	80051a2 <_vfprintf_r+0x6f2>
 800596c:	aa1f      	add	r2, sp, #124	; 0x7c
 800596e:	4641      	mov	r1, r8
 8005970:	4658      	mov	r0, fp
 8005972:	f002 f888 	bl	8007a86 <__sprint_r>
 8005976:	2800      	cmp	r0, #0
 8005978:	d155      	bne.n	8005a26 <_vfprintf_r+0xf76>
 800597a:	ac2c      	add	r4, sp, #176	; 0xb0
 800597c:	e7c0      	b.n	8005900 <_vfprintf_r+0xe50>
 800597e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005980:	4641      	mov	r1, r8
 8005982:	4658      	mov	r0, fp
 8005984:	f002 f87f 	bl	8007a86 <__sprint_r>
 8005988:	2800      	cmp	r0, #0
 800598a:	d14c      	bne.n	8005a26 <_vfprintf_r+0xf76>
 800598c:	ac2c      	add	r4, sp, #176	; 0xb0
 800598e:	e7c5      	b.n	800591c <_vfprintf_r+0xe6c>
 8005990:	2e00      	cmp	r6, #0
 8005992:	dde3      	ble.n	800595c <_vfprintf_r+0xeac>
 8005994:	4f60      	ldr	r7, [pc, #384]	; (8005b18 <_vfprintf_r+0x1068>)
 8005996:	f04f 0910 	mov.w	r9, #16
 800599a:	2e10      	cmp	r6, #16
 800599c:	6027      	str	r7, [r4, #0]
 800599e:	dc04      	bgt.n	80059aa <_vfprintf_r+0xefa>
 80059a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059a2:	6066      	str	r6, [r4, #4]
 80059a4:	441e      	add	r6, r3
 80059a6:	9621      	str	r6, [sp, #132]	; 0x84
 80059a8:	e7cb      	b.n	8005942 <_vfprintf_r+0xe92>
 80059aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059ac:	f8c4 9004 	str.w	r9, [r4, #4]
 80059b0:	3310      	adds	r3, #16
 80059b2:	9321      	str	r3, [sp, #132]	; 0x84
 80059b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80059b6:	3301      	adds	r3, #1
 80059b8:	2b07      	cmp	r3, #7
 80059ba:	9320      	str	r3, [sp, #128]	; 0x80
 80059bc:	dc02      	bgt.n	80059c4 <_vfprintf_r+0xf14>
 80059be:	3408      	adds	r4, #8
 80059c0:	3e10      	subs	r6, #16
 80059c2:	e7ea      	b.n	800599a <_vfprintf_r+0xeea>
 80059c4:	aa1f      	add	r2, sp, #124	; 0x7c
 80059c6:	4641      	mov	r1, r8
 80059c8:	4658      	mov	r0, fp
 80059ca:	f002 f85c 	bl	8007a86 <__sprint_r>
 80059ce:	bb50      	cbnz	r0, 8005a26 <_vfprintf_r+0xf76>
 80059d0:	ac2c      	add	r4, sp, #176	; 0xb0
 80059d2:	e7f5      	b.n	80059c0 <_vfprintf_r+0xf10>
 80059d4:	2301      	movs	r3, #1
 80059d6:	6063      	str	r3, [r4, #4]
 80059d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059da:	f8c4 9000 	str.w	r9, [r4]
 80059de:	3301      	adds	r3, #1
 80059e0:	e7ae      	b.n	8005940 <_vfprintf_r+0xe90>
 80059e2:	3408      	adds	r4, #8
 80059e4:	e7ba      	b.n	800595c <_vfprintf_r+0xeac>
 80059e6:	3408      	adds	r4, #8
 80059e8:	f7ff bbeb 	b.w	80051c2 <_vfprintf_r+0x712>
 80059ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059f0:	1a9d      	subs	r5, r3, r2
 80059f2:	2d00      	cmp	r5, #0
 80059f4:	f77f abe8 	ble.w	80051c8 <_vfprintf_r+0x718>
 80059f8:	2610      	movs	r6, #16
 80059fa:	4b48      	ldr	r3, [pc, #288]	; (8005b1c <_vfprintf_r+0x106c>)
 80059fc:	6023      	str	r3, [r4, #0]
 80059fe:	2d10      	cmp	r5, #16
 8005a00:	dc24      	bgt.n	8005a4c <_vfprintf_r+0xf9c>
 8005a02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a04:	6065      	str	r5, [r4, #4]
 8005a06:	441d      	add	r5, r3
 8005a08:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005a0a:	9521      	str	r5, [sp, #132]	; 0x84
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	2b07      	cmp	r3, #7
 8005a10:	9320      	str	r3, [sp, #128]	; 0x80
 8005a12:	f77f abd9 	ble.w	80051c8 <_vfprintf_r+0x718>
 8005a16:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a18:	4641      	mov	r1, r8
 8005a1a:	4658      	mov	r0, fp
 8005a1c:	f002 f833 	bl	8007a86 <__sprint_r>
 8005a20:	2800      	cmp	r0, #0
 8005a22:	f43f abd1 	beq.w	80051c8 <_vfprintf_r+0x718>
 8005a26:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8005a2a:	07d9      	lsls	r1, r3, #31
 8005a2c:	d407      	bmi.n	8005a3e <_vfprintf_r+0xf8e>
 8005a2e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005a32:	059a      	lsls	r2, r3, #22
 8005a34:	d403      	bmi.n	8005a3e <_vfprintf_r+0xf8e>
 8005a36:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8005a3a:	f001 fa66 	bl	8006f0a <__retarget_lock_release_recursive>
 8005a3e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005a42:	065b      	lsls	r3, r3, #25
 8005a44:	f57f a8af 	bpl.w	8004ba6 <_vfprintf_r+0xf6>
 8005a48:	f7ff b882 	b.w	8004b50 <_vfprintf_r+0xa0>
 8005a4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a4e:	6066      	str	r6, [r4, #4]
 8005a50:	3310      	adds	r3, #16
 8005a52:	9321      	str	r3, [sp, #132]	; 0x84
 8005a54:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005a56:	3301      	adds	r3, #1
 8005a58:	2b07      	cmp	r3, #7
 8005a5a:	9320      	str	r3, [sp, #128]	; 0x80
 8005a5c:	dc02      	bgt.n	8005a64 <_vfprintf_r+0xfb4>
 8005a5e:	3408      	adds	r4, #8
 8005a60:	3d10      	subs	r5, #16
 8005a62:	e7ca      	b.n	80059fa <_vfprintf_r+0xf4a>
 8005a64:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a66:	4641      	mov	r1, r8
 8005a68:	4658      	mov	r0, fp
 8005a6a:	f002 f80c 	bl	8007a86 <__sprint_r>
 8005a6e:	2800      	cmp	r0, #0
 8005a70:	d1d9      	bne.n	8005a26 <_vfprintf_r+0xf76>
 8005a72:	ac2c      	add	r4, sp, #176	; 0xb0
 8005a74:	e7f4      	b.n	8005a60 <_vfprintf_r+0xfb0>
 8005a76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a78:	b913      	cbnz	r3, 8005a80 <_vfprintf_r+0xfd0>
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	9320      	str	r3, [sp, #128]	; 0x80
 8005a7e:	e7d2      	b.n	8005a26 <_vfprintf_r+0xf76>
 8005a80:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a82:	4641      	mov	r1, r8
 8005a84:	4658      	mov	r0, fp
 8005a86:	f001 fffe 	bl	8007a86 <__sprint_r>
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	d0f5      	beq.n	8005a7a <_vfprintf_r+0xfca>
 8005a8e:	e7ca      	b.n	8005a26 <_vfprintf_r+0xf76>
 8005a90:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a94:	4610      	mov	r0, r2
 8005a96:	4619      	mov	r1, r3
 8005a98:	f7fb f864 	bl	8000b64 <__aeabi_dcmpun>
 8005a9c:	2800      	cmp	r0, #0
 8005a9e:	f43f aa36 	beq.w	8004f0e <_vfprintf_r+0x45e>
 8005aa2:	4b1f      	ldr	r3, [pc, #124]	; (8005b20 <_vfprintf_r+0x1070>)
 8005aa4:	4a1f      	ldr	r2, [pc, #124]	; (8005b24 <_vfprintf_r+0x1074>)
 8005aa6:	f7ff ba26 	b.w	8004ef6 <_vfprintf_r+0x446>
 8005aaa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005aac:	1a1b      	subs	r3, r3, r0
 8005aae:	9303      	str	r3, [sp, #12]
 8005ab0:	f7ff baa9 	b.w	8005006 <_vfprintf_r+0x556>
 8005ab4:	ea56 0207 	orrs.w	r2, r6, r7
 8005ab8:	9508      	str	r5, [sp, #32]
 8005aba:	f43f ac1e 	beq.w	80052fa <_vfprintf_r+0x84a>
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	f43f ac8f 	beq.w	80053e2 <_vfprintf_r+0x932>
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	f43f acaf 	beq.w	8005428 <_vfprintf_r+0x978>
 8005aca:	ab2c      	add	r3, sp, #176	; 0xb0
 8005acc:	08f1      	lsrs	r1, r6, #3
 8005ace:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8005ad2:	08f8      	lsrs	r0, r7, #3
 8005ad4:	f006 0207 	and.w	r2, r6, #7
 8005ad8:	4607      	mov	r7, r0
 8005ada:	460e      	mov	r6, r1
 8005adc:	3230      	adds	r2, #48	; 0x30
 8005ade:	ea56 0107 	orrs.w	r1, r6, r7
 8005ae2:	f103 39ff 	add.w	r9, r3, #4294967295
 8005ae6:	f803 2c01 	strb.w	r2, [r3, #-1]
 8005aea:	f47f ac78 	bne.w	80053de <_vfprintf_r+0x92e>
 8005aee:	9908      	ldr	r1, [sp, #32]
 8005af0:	07cd      	lsls	r5, r1, #31
 8005af2:	d506      	bpl.n	8005b02 <_vfprintf_r+0x1052>
 8005af4:	2a30      	cmp	r2, #48	; 0x30
 8005af6:	d004      	beq.n	8005b02 <_vfprintf_r+0x1052>
 8005af8:	2230      	movs	r2, #48	; 0x30
 8005afa:	f809 2c01 	strb.w	r2, [r9, #-1]
 8005afe:	f1a3 0902 	sub.w	r9, r3, #2
 8005b02:	4656      	mov	r6, sl
 8005b04:	2300      	movs	r3, #0
 8005b06:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 8005b0a:	9d08      	ldr	r5, [sp, #32]
 8005b0c:	9308      	str	r3, [sp, #32]
 8005b0e:	ebaa 0a09 	sub.w	sl, sl, r9
 8005b12:	f7ff bac6 	b.w	80050a2 <_vfprintf_r+0x5f2>
 8005b16:	bf00      	nop
 8005b18:	08008698 	.word	0x08008698
 8005b1c:	08008688 	.word	0x08008688
 8005b20:	0800865c 	.word	0x0800865c
 8005b24:	08008660 	.word	0x08008660

08005b28 <__sbprintf>:
 8005b28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b2a:	460c      	mov	r4, r1
 8005b2c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8005b30:	461f      	mov	r7, r3
 8005b32:	8989      	ldrh	r1, [r1, #12]
 8005b34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b36:	9319      	str	r3, [sp, #100]	; 0x64
 8005b38:	89e3      	ldrh	r3, [r4, #14]
 8005b3a:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005b3e:	f021 0102 	bic.w	r1, r1, #2
 8005b42:	6a23      	ldr	r3, [r4, #32]
 8005b44:	f8ad 100c 	strh.w	r1, [sp, #12]
 8005b48:	9308      	str	r3, [sp, #32]
 8005b4a:	a91a      	add	r1, sp, #104	; 0x68
 8005b4c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005b4e:	930a      	str	r3, [sp, #40]	; 0x28
 8005b50:	4615      	mov	r5, r2
 8005b52:	2300      	movs	r3, #0
 8005b54:	4606      	mov	r6, r0
 8005b56:	9100      	str	r1, [sp, #0]
 8005b58:	9104      	str	r1, [sp, #16]
 8005b5a:	a816      	add	r0, sp, #88	; 0x58
 8005b5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005b60:	9102      	str	r1, [sp, #8]
 8005b62:	9105      	str	r1, [sp, #20]
 8005b64:	9306      	str	r3, [sp, #24]
 8005b66:	f001 f9cd 	bl	8006f04 <__retarget_lock_init_recursive>
 8005b6a:	462a      	mov	r2, r5
 8005b6c:	463b      	mov	r3, r7
 8005b6e:	4669      	mov	r1, sp
 8005b70:	4630      	mov	r0, r6
 8005b72:	f7fe ff9d 	bl	8004ab0 <_vfprintf_r>
 8005b76:	1e05      	subs	r5, r0, #0
 8005b78:	db07      	blt.n	8005b8a <__sbprintf+0x62>
 8005b7a:	4669      	mov	r1, sp
 8005b7c:	4630      	mov	r0, r6
 8005b7e:	f000 ff6f 	bl	8006a60 <_fflush_r>
 8005b82:	2800      	cmp	r0, #0
 8005b84:	bf18      	it	ne
 8005b86:	f04f 35ff 	movne.w	r5, #4294967295
 8005b8a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8005b8e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005b90:	065b      	lsls	r3, r3, #25
 8005b92:	bf42      	ittt	mi
 8005b94:	89a3      	ldrhmi	r3, [r4, #12]
 8005b96:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8005b9a:	81a3      	strhmi	r3, [r4, #12]
 8005b9c:	f001 f9b3 	bl	8006f06 <__retarget_lock_close_recursive>
 8005ba0:	4628      	mov	r0, r5
 8005ba2:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8005ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ba8 <__swsetup_r>:
 8005ba8:	4b32      	ldr	r3, [pc, #200]	; (8005c74 <__swsetup_r+0xcc>)
 8005baa:	b570      	push	{r4, r5, r6, lr}
 8005bac:	681d      	ldr	r5, [r3, #0]
 8005bae:	4606      	mov	r6, r0
 8005bb0:	460c      	mov	r4, r1
 8005bb2:	b125      	cbz	r5, 8005bbe <__swsetup_r+0x16>
 8005bb4:	69ab      	ldr	r3, [r5, #24]
 8005bb6:	b913      	cbnz	r3, 8005bbe <__swsetup_r+0x16>
 8005bb8:	4628      	mov	r0, r5
 8005bba:	f000 ffe5 	bl	8006b88 <__sinit>
 8005bbe:	4b2e      	ldr	r3, [pc, #184]	; (8005c78 <__swsetup_r+0xd0>)
 8005bc0:	429c      	cmp	r4, r3
 8005bc2:	d10f      	bne.n	8005be4 <__swsetup_r+0x3c>
 8005bc4:	686c      	ldr	r4, [r5, #4]
 8005bc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	0715      	lsls	r5, r2, #28
 8005bce:	d42c      	bmi.n	8005c2a <__swsetup_r+0x82>
 8005bd0:	06d0      	lsls	r0, r2, #27
 8005bd2:	d411      	bmi.n	8005bf8 <__swsetup_r+0x50>
 8005bd4:	2209      	movs	r2, #9
 8005bd6:	6032      	str	r2, [r6, #0]
 8005bd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005bdc:	81a3      	strh	r3, [r4, #12]
 8005bde:	f04f 30ff 	mov.w	r0, #4294967295
 8005be2:	bd70      	pop	{r4, r5, r6, pc}
 8005be4:	4b25      	ldr	r3, [pc, #148]	; (8005c7c <__swsetup_r+0xd4>)
 8005be6:	429c      	cmp	r4, r3
 8005be8:	d101      	bne.n	8005bee <__swsetup_r+0x46>
 8005bea:	68ac      	ldr	r4, [r5, #8]
 8005bec:	e7eb      	b.n	8005bc6 <__swsetup_r+0x1e>
 8005bee:	4b24      	ldr	r3, [pc, #144]	; (8005c80 <__swsetup_r+0xd8>)
 8005bf0:	429c      	cmp	r4, r3
 8005bf2:	bf08      	it	eq
 8005bf4:	68ec      	ldreq	r4, [r5, #12]
 8005bf6:	e7e6      	b.n	8005bc6 <__swsetup_r+0x1e>
 8005bf8:	0751      	lsls	r1, r2, #29
 8005bfa:	d512      	bpl.n	8005c22 <__swsetup_r+0x7a>
 8005bfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005bfe:	b141      	cbz	r1, 8005c12 <__swsetup_r+0x6a>
 8005c00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c04:	4299      	cmp	r1, r3
 8005c06:	d002      	beq.n	8005c0e <__swsetup_r+0x66>
 8005c08:	4630      	mov	r0, r6
 8005c0a:	f001 f893 	bl	8006d34 <_free_r>
 8005c0e:	2300      	movs	r3, #0
 8005c10:	6363      	str	r3, [r4, #52]	; 0x34
 8005c12:	89a3      	ldrh	r3, [r4, #12]
 8005c14:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005c18:	81a3      	strh	r3, [r4, #12]
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	6063      	str	r3, [r4, #4]
 8005c1e:	6923      	ldr	r3, [r4, #16]
 8005c20:	6023      	str	r3, [r4, #0]
 8005c22:	89a3      	ldrh	r3, [r4, #12]
 8005c24:	f043 0308 	orr.w	r3, r3, #8
 8005c28:	81a3      	strh	r3, [r4, #12]
 8005c2a:	6923      	ldr	r3, [r4, #16]
 8005c2c:	b94b      	cbnz	r3, 8005c42 <__swsetup_r+0x9a>
 8005c2e:	89a3      	ldrh	r3, [r4, #12]
 8005c30:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005c34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c38:	d003      	beq.n	8005c42 <__swsetup_r+0x9a>
 8005c3a:	4621      	mov	r1, r4
 8005c3c:	4630      	mov	r0, r6
 8005c3e:	f001 f991 	bl	8006f64 <__smakebuf_r>
 8005c42:	89a2      	ldrh	r2, [r4, #12]
 8005c44:	f012 0301 	ands.w	r3, r2, #1
 8005c48:	d00c      	beq.n	8005c64 <__swsetup_r+0xbc>
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	60a3      	str	r3, [r4, #8]
 8005c4e:	6963      	ldr	r3, [r4, #20]
 8005c50:	425b      	negs	r3, r3
 8005c52:	61a3      	str	r3, [r4, #24]
 8005c54:	6923      	ldr	r3, [r4, #16]
 8005c56:	b953      	cbnz	r3, 8005c6e <__swsetup_r+0xc6>
 8005c58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c5c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005c60:	d1ba      	bne.n	8005bd8 <__swsetup_r+0x30>
 8005c62:	bd70      	pop	{r4, r5, r6, pc}
 8005c64:	0792      	lsls	r2, r2, #30
 8005c66:	bf58      	it	pl
 8005c68:	6963      	ldrpl	r3, [r4, #20]
 8005c6a:	60a3      	str	r3, [r4, #8]
 8005c6c:	e7f2      	b.n	8005c54 <__swsetup_r+0xac>
 8005c6e:	2000      	movs	r0, #0
 8005c70:	e7f7      	b.n	8005c62 <__swsetup_r+0xba>
 8005c72:	bf00      	nop
 8005c74:	2000000c 	.word	0x2000000c
 8005c78:	080086d8 	.word	0x080086d8
 8005c7c:	080086f8 	.word	0x080086f8
 8005c80:	080086b8 	.word	0x080086b8

08005c84 <quorem>:
 8005c84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c88:	6903      	ldr	r3, [r0, #16]
 8005c8a:	690c      	ldr	r4, [r1, #16]
 8005c8c:	429c      	cmp	r4, r3
 8005c8e:	4680      	mov	r8, r0
 8005c90:	f300 8082 	bgt.w	8005d98 <quorem+0x114>
 8005c94:	3c01      	subs	r4, #1
 8005c96:	f101 0714 	add.w	r7, r1, #20
 8005c9a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8005c9e:	f100 0614 	add.w	r6, r0, #20
 8005ca2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005ca6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005caa:	eb06 030e 	add.w	r3, r6, lr
 8005cae:	3501      	adds	r5, #1
 8005cb0:	eb07 090e 	add.w	r9, r7, lr
 8005cb4:	9301      	str	r3, [sp, #4]
 8005cb6:	fbb0 f5f5 	udiv	r5, r0, r5
 8005cba:	b395      	cbz	r5, 8005d22 <quorem+0x9e>
 8005cbc:	f04f 0a00 	mov.w	sl, #0
 8005cc0:	4638      	mov	r0, r7
 8005cc2:	46b4      	mov	ip, r6
 8005cc4:	46d3      	mov	fp, sl
 8005cc6:	f850 2b04 	ldr.w	r2, [r0], #4
 8005cca:	b293      	uxth	r3, r2
 8005ccc:	fb05 a303 	mla	r3, r5, r3, sl
 8005cd0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	ebab 0303 	sub.w	r3, fp, r3
 8005cda:	0c12      	lsrs	r2, r2, #16
 8005cdc:	f8bc b000 	ldrh.w	fp, [ip]
 8005ce0:	fb05 a202 	mla	r2, r5, r2, sl
 8005ce4:	fa13 f38b 	uxtah	r3, r3, fp
 8005ce8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005cec:	fa1f fb82 	uxth.w	fp, r2
 8005cf0:	f8dc 2000 	ldr.w	r2, [ip]
 8005cf4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005cf8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d02:	4581      	cmp	r9, r0
 8005d04:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005d08:	f84c 3b04 	str.w	r3, [ip], #4
 8005d0c:	d2db      	bcs.n	8005cc6 <quorem+0x42>
 8005d0e:	f856 300e 	ldr.w	r3, [r6, lr]
 8005d12:	b933      	cbnz	r3, 8005d22 <quorem+0x9e>
 8005d14:	9b01      	ldr	r3, [sp, #4]
 8005d16:	3b04      	subs	r3, #4
 8005d18:	429e      	cmp	r6, r3
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	d330      	bcc.n	8005d80 <quorem+0xfc>
 8005d1e:	f8c8 4010 	str.w	r4, [r8, #16]
 8005d22:	4640      	mov	r0, r8
 8005d24:	f001 fd95 	bl	8007852 <__mcmp>
 8005d28:	2800      	cmp	r0, #0
 8005d2a:	db25      	blt.n	8005d78 <quorem+0xf4>
 8005d2c:	3501      	adds	r5, #1
 8005d2e:	4630      	mov	r0, r6
 8005d30:	f04f 0e00 	mov.w	lr, #0
 8005d34:	f857 2b04 	ldr.w	r2, [r7], #4
 8005d38:	f8d0 c000 	ldr.w	ip, [r0]
 8005d3c:	b293      	uxth	r3, r2
 8005d3e:	ebae 0303 	sub.w	r3, lr, r3
 8005d42:	0c12      	lsrs	r2, r2, #16
 8005d44:	fa13 f38c 	uxtah	r3, r3, ip
 8005d48:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005d4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d56:	45b9      	cmp	r9, r7
 8005d58:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005d5c:	f840 3b04 	str.w	r3, [r0], #4
 8005d60:	d2e8      	bcs.n	8005d34 <quorem+0xb0>
 8005d62:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005d66:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005d6a:	b92a      	cbnz	r2, 8005d78 <quorem+0xf4>
 8005d6c:	3b04      	subs	r3, #4
 8005d6e:	429e      	cmp	r6, r3
 8005d70:	461a      	mov	r2, r3
 8005d72:	d30b      	bcc.n	8005d8c <quorem+0x108>
 8005d74:	f8c8 4010 	str.w	r4, [r8, #16]
 8005d78:	4628      	mov	r0, r5
 8005d7a:	b003      	add	sp, #12
 8005d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d80:	6812      	ldr	r2, [r2, #0]
 8005d82:	3b04      	subs	r3, #4
 8005d84:	2a00      	cmp	r2, #0
 8005d86:	d1ca      	bne.n	8005d1e <quorem+0x9a>
 8005d88:	3c01      	subs	r4, #1
 8005d8a:	e7c5      	b.n	8005d18 <quorem+0x94>
 8005d8c:	6812      	ldr	r2, [r2, #0]
 8005d8e:	3b04      	subs	r3, #4
 8005d90:	2a00      	cmp	r2, #0
 8005d92:	d1ef      	bne.n	8005d74 <quorem+0xf0>
 8005d94:	3c01      	subs	r4, #1
 8005d96:	e7ea      	b.n	8005d6e <quorem+0xea>
 8005d98:	2000      	movs	r0, #0
 8005d9a:	e7ee      	b.n	8005d7a <quorem+0xf6>
 8005d9c:	0000      	movs	r0, r0
	...

08005da0 <_dtoa_r>:
 8005da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005da4:	ec57 6b10 	vmov	r6, r7, d0
 8005da8:	b097      	sub	sp, #92	; 0x5c
 8005daa:	e9cd 6700 	strd	r6, r7, [sp]
 8005dae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005db0:	9107      	str	r1, [sp, #28]
 8005db2:	4604      	mov	r4, r0
 8005db4:	920a      	str	r2, [sp, #40]	; 0x28
 8005db6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005db8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005dba:	b93e      	cbnz	r6, 8005dcc <_dtoa_r+0x2c>
 8005dbc:	2010      	movs	r0, #16
 8005dbe:	f001 f911 	bl	8006fe4 <malloc>
 8005dc2:	6260      	str	r0, [r4, #36]	; 0x24
 8005dc4:	6046      	str	r6, [r0, #4]
 8005dc6:	6086      	str	r6, [r0, #8]
 8005dc8:	6006      	str	r6, [r0, #0]
 8005dca:	60c6      	str	r6, [r0, #12]
 8005dcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dce:	6819      	ldr	r1, [r3, #0]
 8005dd0:	b151      	cbz	r1, 8005de8 <_dtoa_r+0x48>
 8005dd2:	685a      	ldr	r2, [r3, #4]
 8005dd4:	604a      	str	r2, [r1, #4]
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	4093      	lsls	r3, r2
 8005dda:	608b      	str	r3, [r1, #8]
 8005ddc:	4620      	mov	r0, r4
 8005dde:	f001 fb63 	bl	80074a8 <_Bfree>
 8005de2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005de4:	2200      	movs	r2, #0
 8005de6:	601a      	str	r2, [r3, #0]
 8005de8:	9b01      	ldr	r3, [sp, #4]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	bfbf      	itttt	lt
 8005dee:	2301      	movlt	r3, #1
 8005df0:	602b      	strlt	r3, [r5, #0]
 8005df2:	9b01      	ldrlt	r3, [sp, #4]
 8005df4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005df8:	bfb2      	itee	lt
 8005dfa:	9301      	strlt	r3, [sp, #4]
 8005dfc:	2300      	movge	r3, #0
 8005dfe:	602b      	strge	r3, [r5, #0]
 8005e00:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005e04:	4ba8      	ldr	r3, [pc, #672]	; (80060a8 <_dtoa_r+0x308>)
 8005e06:	ea33 0308 	bics.w	r3, r3, r8
 8005e0a:	d11b      	bne.n	8005e44 <_dtoa_r+0xa4>
 8005e0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e0e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005e12:	6013      	str	r3, [r2, #0]
 8005e14:	9b00      	ldr	r3, [sp, #0]
 8005e16:	b923      	cbnz	r3, 8005e22 <_dtoa_r+0x82>
 8005e18:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005e1c:	2800      	cmp	r0, #0
 8005e1e:	f000 8578 	beq.w	8006912 <_dtoa_r+0xb72>
 8005e22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e24:	b953      	cbnz	r3, 8005e3c <_dtoa_r+0x9c>
 8005e26:	4ba1      	ldr	r3, [pc, #644]	; (80060ac <_dtoa_r+0x30c>)
 8005e28:	e021      	b.n	8005e6e <_dtoa_r+0xce>
 8005e2a:	4ba1      	ldr	r3, [pc, #644]	; (80060b0 <_dtoa_r+0x310>)
 8005e2c:	9302      	str	r3, [sp, #8]
 8005e2e:	3308      	adds	r3, #8
 8005e30:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e32:	6013      	str	r3, [r2, #0]
 8005e34:	9802      	ldr	r0, [sp, #8]
 8005e36:	b017      	add	sp, #92	; 0x5c
 8005e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e3c:	4b9b      	ldr	r3, [pc, #620]	; (80060ac <_dtoa_r+0x30c>)
 8005e3e:	9302      	str	r3, [sp, #8]
 8005e40:	3303      	adds	r3, #3
 8005e42:	e7f5      	b.n	8005e30 <_dtoa_r+0x90>
 8005e44:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	4630      	mov	r0, r6
 8005e4e:	4639      	mov	r1, r7
 8005e50:	f7fa fe56 	bl	8000b00 <__aeabi_dcmpeq>
 8005e54:	4681      	mov	r9, r0
 8005e56:	b160      	cbz	r0, 8005e72 <_dtoa_r+0xd2>
 8005e58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	6013      	str	r3, [r2, #0]
 8005e5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	f000 8553 	beq.w	800690c <_dtoa_r+0xb6c>
 8005e66:	4b93      	ldr	r3, [pc, #588]	; (80060b4 <_dtoa_r+0x314>)
 8005e68:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e6a:	6013      	str	r3, [r2, #0]
 8005e6c:	3b01      	subs	r3, #1
 8005e6e:	9302      	str	r3, [sp, #8]
 8005e70:	e7e0      	b.n	8005e34 <_dtoa_r+0x94>
 8005e72:	aa14      	add	r2, sp, #80	; 0x50
 8005e74:	a915      	add	r1, sp, #84	; 0x54
 8005e76:	ec47 6b10 	vmov	d0, r6, r7
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	f001 fd61 	bl	8007942 <__d2b>
 8005e80:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005e84:	4682      	mov	sl, r0
 8005e86:	2d00      	cmp	r5, #0
 8005e88:	d07e      	beq.n	8005f88 <_dtoa_r+0x1e8>
 8005e8a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005e8e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005e92:	4630      	mov	r0, r6
 8005e94:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005e98:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005e9c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	4b85      	ldr	r3, [pc, #532]	; (80060b8 <_dtoa_r+0x318>)
 8005ea4:	f7fa fa10 	bl	80002c8 <__aeabi_dsub>
 8005ea8:	a379      	add	r3, pc, #484	; (adr r3, 8006090 <_dtoa_r+0x2f0>)
 8005eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eae:	f7fa fbbf 	bl	8000630 <__aeabi_dmul>
 8005eb2:	a379      	add	r3, pc, #484	; (adr r3, 8006098 <_dtoa_r+0x2f8>)
 8005eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb8:	f7fa fa08 	bl	80002cc <__adddf3>
 8005ebc:	4606      	mov	r6, r0
 8005ebe:	4628      	mov	r0, r5
 8005ec0:	460f      	mov	r7, r1
 8005ec2:	f7fa fb4f 	bl	8000564 <__aeabi_i2d>
 8005ec6:	a376      	add	r3, pc, #472	; (adr r3, 80060a0 <_dtoa_r+0x300>)
 8005ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ecc:	f7fa fbb0 	bl	8000630 <__aeabi_dmul>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	4630      	mov	r0, r6
 8005ed6:	4639      	mov	r1, r7
 8005ed8:	f7fa f9f8 	bl	80002cc <__adddf3>
 8005edc:	4606      	mov	r6, r0
 8005ede:	460f      	mov	r7, r1
 8005ee0:	f7fa fe56 	bl	8000b90 <__aeabi_d2iz>
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	4683      	mov	fp, r0
 8005ee8:	2300      	movs	r3, #0
 8005eea:	4630      	mov	r0, r6
 8005eec:	4639      	mov	r1, r7
 8005eee:	f7fa fe11 	bl	8000b14 <__aeabi_dcmplt>
 8005ef2:	b158      	cbz	r0, 8005f0c <_dtoa_r+0x16c>
 8005ef4:	4658      	mov	r0, fp
 8005ef6:	f7fa fb35 	bl	8000564 <__aeabi_i2d>
 8005efa:	4602      	mov	r2, r0
 8005efc:	460b      	mov	r3, r1
 8005efe:	4630      	mov	r0, r6
 8005f00:	4639      	mov	r1, r7
 8005f02:	f7fa fdfd 	bl	8000b00 <__aeabi_dcmpeq>
 8005f06:	b908      	cbnz	r0, 8005f0c <_dtoa_r+0x16c>
 8005f08:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005f0c:	f1bb 0f16 	cmp.w	fp, #22
 8005f10:	d859      	bhi.n	8005fc6 <_dtoa_r+0x226>
 8005f12:	496a      	ldr	r1, [pc, #424]	; (80060bc <_dtoa_r+0x31c>)
 8005f14:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005f18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005f1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f20:	f7fa fe16 	bl	8000b50 <__aeabi_dcmpgt>
 8005f24:	2800      	cmp	r0, #0
 8005f26:	d050      	beq.n	8005fca <_dtoa_r+0x22a>
 8005f28:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	930e      	str	r3, [sp, #56]	; 0x38
 8005f30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005f32:	1b5d      	subs	r5, r3, r5
 8005f34:	1e6b      	subs	r3, r5, #1
 8005f36:	9306      	str	r3, [sp, #24]
 8005f38:	bf45      	ittet	mi
 8005f3a:	f1c5 0301 	rsbmi	r3, r5, #1
 8005f3e:	9305      	strmi	r3, [sp, #20]
 8005f40:	2300      	movpl	r3, #0
 8005f42:	2300      	movmi	r3, #0
 8005f44:	bf4c      	ite	mi
 8005f46:	9306      	strmi	r3, [sp, #24]
 8005f48:	9305      	strpl	r3, [sp, #20]
 8005f4a:	f1bb 0f00 	cmp.w	fp, #0
 8005f4e:	db3e      	blt.n	8005fce <_dtoa_r+0x22e>
 8005f50:	9b06      	ldr	r3, [sp, #24]
 8005f52:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005f56:	445b      	add	r3, fp
 8005f58:	9306      	str	r3, [sp, #24]
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	9308      	str	r3, [sp, #32]
 8005f5e:	9b07      	ldr	r3, [sp, #28]
 8005f60:	2b09      	cmp	r3, #9
 8005f62:	f200 80af 	bhi.w	80060c4 <_dtoa_r+0x324>
 8005f66:	2b05      	cmp	r3, #5
 8005f68:	bfc4      	itt	gt
 8005f6a:	3b04      	subgt	r3, #4
 8005f6c:	9307      	strgt	r3, [sp, #28]
 8005f6e:	9b07      	ldr	r3, [sp, #28]
 8005f70:	f1a3 0302 	sub.w	r3, r3, #2
 8005f74:	bfcc      	ite	gt
 8005f76:	2600      	movgt	r6, #0
 8005f78:	2601      	movle	r6, #1
 8005f7a:	2b03      	cmp	r3, #3
 8005f7c:	f200 80ae 	bhi.w	80060dc <_dtoa_r+0x33c>
 8005f80:	e8df f003 	tbb	[pc, r3]
 8005f84:	772f8482 	.word	0x772f8482
 8005f88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005f8a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005f8c:	441d      	add	r5, r3
 8005f8e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005f92:	2b20      	cmp	r3, #32
 8005f94:	dd11      	ble.n	8005fba <_dtoa_r+0x21a>
 8005f96:	9a00      	ldr	r2, [sp, #0]
 8005f98:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005f9c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005fa0:	fa22 f000 	lsr.w	r0, r2, r0
 8005fa4:	fa08 f303 	lsl.w	r3, r8, r3
 8005fa8:	4318      	orrs	r0, r3
 8005faa:	f7fa facb 	bl	8000544 <__aeabi_ui2d>
 8005fae:	2301      	movs	r3, #1
 8005fb0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005fb4:	3d01      	subs	r5, #1
 8005fb6:	9312      	str	r3, [sp, #72]	; 0x48
 8005fb8:	e772      	b.n	8005ea0 <_dtoa_r+0x100>
 8005fba:	f1c3 0020 	rsb	r0, r3, #32
 8005fbe:	9b00      	ldr	r3, [sp, #0]
 8005fc0:	fa03 f000 	lsl.w	r0, r3, r0
 8005fc4:	e7f1      	b.n	8005faa <_dtoa_r+0x20a>
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e7b1      	b.n	8005f2e <_dtoa_r+0x18e>
 8005fca:	900e      	str	r0, [sp, #56]	; 0x38
 8005fcc:	e7b0      	b.n	8005f30 <_dtoa_r+0x190>
 8005fce:	9b05      	ldr	r3, [sp, #20]
 8005fd0:	eba3 030b 	sub.w	r3, r3, fp
 8005fd4:	9305      	str	r3, [sp, #20]
 8005fd6:	f1cb 0300 	rsb	r3, fp, #0
 8005fda:	9308      	str	r3, [sp, #32]
 8005fdc:	2300      	movs	r3, #0
 8005fde:	930b      	str	r3, [sp, #44]	; 0x2c
 8005fe0:	e7bd      	b.n	8005f5e <_dtoa_r+0x1be>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	9309      	str	r3, [sp, #36]	; 0x24
 8005fe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	dd7a      	ble.n	80060e2 <_dtoa_r+0x342>
 8005fec:	9304      	str	r3, [sp, #16]
 8005fee:	9303      	str	r3, [sp, #12]
 8005ff0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	606a      	str	r2, [r5, #4]
 8005ff6:	2104      	movs	r1, #4
 8005ff8:	f101 0214 	add.w	r2, r1, #20
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d975      	bls.n	80060ec <_dtoa_r+0x34c>
 8006000:	6869      	ldr	r1, [r5, #4]
 8006002:	4620      	mov	r0, r4
 8006004:	f001 fa1c 	bl	8007440 <_Balloc>
 8006008:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800600a:	6028      	str	r0, [r5, #0]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	9302      	str	r3, [sp, #8]
 8006010:	9b03      	ldr	r3, [sp, #12]
 8006012:	2b0e      	cmp	r3, #14
 8006014:	f200 80e5 	bhi.w	80061e2 <_dtoa_r+0x442>
 8006018:	2e00      	cmp	r6, #0
 800601a:	f000 80e2 	beq.w	80061e2 <_dtoa_r+0x442>
 800601e:	ed9d 7b00 	vldr	d7, [sp]
 8006022:	f1bb 0f00 	cmp.w	fp, #0
 8006026:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800602a:	dd74      	ble.n	8006116 <_dtoa_r+0x376>
 800602c:	4a23      	ldr	r2, [pc, #140]	; (80060bc <_dtoa_r+0x31c>)
 800602e:	f00b 030f 	and.w	r3, fp, #15
 8006032:	ea4f 162b 	mov.w	r6, fp, asr #4
 8006036:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800603a:	06f0      	lsls	r0, r6, #27
 800603c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006040:	d559      	bpl.n	80060f6 <_dtoa_r+0x356>
 8006042:	4b1f      	ldr	r3, [pc, #124]	; (80060c0 <_dtoa_r+0x320>)
 8006044:	ec51 0b17 	vmov	r0, r1, d7
 8006048:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800604c:	f7fa fc1a 	bl	8000884 <__aeabi_ddiv>
 8006050:	e9cd 0100 	strd	r0, r1, [sp]
 8006054:	f006 060f 	and.w	r6, r6, #15
 8006058:	2503      	movs	r5, #3
 800605a:	4f19      	ldr	r7, [pc, #100]	; (80060c0 <_dtoa_r+0x320>)
 800605c:	2e00      	cmp	r6, #0
 800605e:	d14c      	bne.n	80060fa <_dtoa_r+0x35a>
 8006060:	4642      	mov	r2, r8
 8006062:	464b      	mov	r3, r9
 8006064:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006068:	f7fa fc0c 	bl	8000884 <__aeabi_ddiv>
 800606c:	e9cd 0100 	strd	r0, r1, [sp]
 8006070:	e06a      	b.n	8006148 <_dtoa_r+0x3a8>
 8006072:	2301      	movs	r3, #1
 8006074:	9309      	str	r3, [sp, #36]	; 0x24
 8006076:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006078:	445b      	add	r3, fp
 800607a:	9304      	str	r3, [sp, #16]
 800607c:	3301      	adds	r3, #1
 800607e:	2b01      	cmp	r3, #1
 8006080:	9303      	str	r3, [sp, #12]
 8006082:	bfb8      	it	lt
 8006084:	2301      	movlt	r3, #1
 8006086:	e7b3      	b.n	8005ff0 <_dtoa_r+0x250>
 8006088:	2300      	movs	r3, #0
 800608a:	e7ab      	b.n	8005fe4 <_dtoa_r+0x244>
 800608c:	2300      	movs	r3, #0
 800608e:	e7f1      	b.n	8006074 <_dtoa_r+0x2d4>
 8006090:	636f4361 	.word	0x636f4361
 8006094:	3fd287a7 	.word	0x3fd287a7
 8006098:	8b60c8b3 	.word	0x8b60c8b3
 800609c:	3fc68a28 	.word	0x3fc68a28
 80060a0:	509f79fb 	.word	0x509f79fb
 80060a4:	3fd34413 	.word	0x3fd34413
 80060a8:	7ff00000 	.word	0x7ff00000
 80060ac:	080086b1 	.word	0x080086b1
 80060b0:	080086a8 	.word	0x080086a8
 80060b4:	08008687 	.word	0x08008687
 80060b8:	3ff80000 	.word	0x3ff80000
 80060bc:	08008740 	.word	0x08008740
 80060c0:	08008718 	.word	0x08008718
 80060c4:	2601      	movs	r6, #1
 80060c6:	2300      	movs	r3, #0
 80060c8:	9307      	str	r3, [sp, #28]
 80060ca:	9609      	str	r6, [sp, #36]	; 0x24
 80060cc:	f04f 33ff 	mov.w	r3, #4294967295
 80060d0:	9304      	str	r3, [sp, #16]
 80060d2:	9303      	str	r3, [sp, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	2312      	movs	r3, #18
 80060d8:	920a      	str	r2, [sp, #40]	; 0x28
 80060da:	e789      	b.n	8005ff0 <_dtoa_r+0x250>
 80060dc:	2301      	movs	r3, #1
 80060de:	9309      	str	r3, [sp, #36]	; 0x24
 80060e0:	e7f4      	b.n	80060cc <_dtoa_r+0x32c>
 80060e2:	2301      	movs	r3, #1
 80060e4:	9304      	str	r3, [sp, #16]
 80060e6:	9303      	str	r3, [sp, #12]
 80060e8:	461a      	mov	r2, r3
 80060ea:	e7f5      	b.n	80060d8 <_dtoa_r+0x338>
 80060ec:	686a      	ldr	r2, [r5, #4]
 80060ee:	3201      	adds	r2, #1
 80060f0:	606a      	str	r2, [r5, #4]
 80060f2:	0049      	lsls	r1, r1, #1
 80060f4:	e780      	b.n	8005ff8 <_dtoa_r+0x258>
 80060f6:	2502      	movs	r5, #2
 80060f8:	e7af      	b.n	800605a <_dtoa_r+0x2ba>
 80060fa:	07f1      	lsls	r1, r6, #31
 80060fc:	d508      	bpl.n	8006110 <_dtoa_r+0x370>
 80060fe:	4640      	mov	r0, r8
 8006100:	4649      	mov	r1, r9
 8006102:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006106:	f7fa fa93 	bl	8000630 <__aeabi_dmul>
 800610a:	3501      	adds	r5, #1
 800610c:	4680      	mov	r8, r0
 800610e:	4689      	mov	r9, r1
 8006110:	1076      	asrs	r6, r6, #1
 8006112:	3708      	adds	r7, #8
 8006114:	e7a2      	b.n	800605c <_dtoa_r+0x2bc>
 8006116:	f000 809d 	beq.w	8006254 <_dtoa_r+0x4b4>
 800611a:	f1cb 0600 	rsb	r6, fp, #0
 800611e:	4b9f      	ldr	r3, [pc, #636]	; (800639c <_dtoa_r+0x5fc>)
 8006120:	4f9f      	ldr	r7, [pc, #636]	; (80063a0 <_dtoa_r+0x600>)
 8006122:	f006 020f 	and.w	r2, r6, #15
 8006126:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800612a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006132:	f7fa fa7d 	bl	8000630 <__aeabi_dmul>
 8006136:	e9cd 0100 	strd	r0, r1, [sp]
 800613a:	1136      	asrs	r6, r6, #4
 800613c:	2300      	movs	r3, #0
 800613e:	2502      	movs	r5, #2
 8006140:	2e00      	cmp	r6, #0
 8006142:	d17c      	bne.n	800623e <_dtoa_r+0x49e>
 8006144:	2b00      	cmp	r3, #0
 8006146:	d191      	bne.n	800606c <_dtoa_r+0x2cc>
 8006148:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800614a:	2b00      	cmp	r3, #0
 800614c:	f000 8084 	beq.w	8006258 <_dtoa_r+0x4b8>
 8006150:	e9dd 8900 	ldrd	r8, r9, [sp]
 8006154:	2200      	movs	r2, #0
 8006156:	4b93      	ldr	r3, [pc, #588]	; (80063a4 <_dtoa_r+0x604>)
 8006158:	4640      	mov	r0, r8
 800615a:	4649      	mov	r1, r9
 800615c:	f7fa fcda 	bl	8000b14 <__aeabi_dcmplt>
 8006160:	2800      	cmp	r0, #0
 8006162:	d079      	beq.n	8006258 <_dtoa_r+0x4b8>
 8006164:	9b03      	ldr	r3, [sp, #12]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d076      	beq.n	8006258 <_dtoa_r+0x4b8>
 800616a:	9b04      	ldr	r3, [sp, #16]
 800616c:	2b00      	cmp	r3, #0
 800616e:	dd34      	ble.n	80061da <_dtoa_r+0x43a>
 8006170:	2200      	movs	r2, #0
 8006172:	4b8d      	ldr	r3, [pc, #564]	; (80063a8 <_dtoa_r+0x608>)
 8006174:	4640      	mov	r0, r8
 8006176:	4649      	mov	r1, r9
 8006178:	f7fa fa5a 	bl	8000630 <__aeabi_dmul>
 800617c:	e9cd 0100 	strd	r0, r1, [sp]
 8006180:	9e04      	ldr	r6, [sp, #16]
 8006182:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006186:	3501      	adds	r5, #1
 8006188:	4628      	mov	r0, r5
 800618a:	f7fa f9eb 	bl	8000564 <__aeabi_i2d>
 800618e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006192:	f7fa fa4d 	bl	8000630 <__aeabi_dmul>
 8006196:	2200      	movs	r2, #0
 8006198:	4b84      	ldr	r3, [pc, #528]	; (80063ac <_dtoa_r+0x60c>)
 800619a:	f7fa f897 	bl	80002cc <__adddf3>
 800619e:	4680      	mov	r8, r0
 80061a0:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80061a4:	2e00      	cmp	r6, #0
 80061a6:	d15a      	bne.n	800625e <_dtoa_r+0x4be>
 80061a8:	2200      	movs	r2, #0
 80061aa:	4b81      	ldr	r3, [pc, #516]	; (80063b0 <_dtoa_r+0x610>)
 80061ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80061b0:	f7fa f88a 	bl	80002c8 <__aeabi_dsub>
 80061b4:	4642      	mov	r2, r8
 80061b6:	464b      	mov	r3, r9
 80061b8:	e9cd 0100 	strd	r0, r1, [sp]
 80061bc:	f7fa fcc8 	bl	8000b50 <__aeabi_dcmpgt>
 80061c0:	2800      	cmp	r0, #0
 80061c2:	f040 829b 	bne.w	80066fc <_dtoa_r+0x95c>
 80061c6:	4642      	mov	r2, r8
 80061c8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80061cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80061d0:	f7fa fca0 	bl	8000b14 <__aeabi_dcmplt>
 80061d4:	2800      	cmp	r0, #0
 80061d6:	f040 828f 	bne.w	80066f8 <_dtoa_r+0x958>
 80061da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80061de:	e9cd 2300 	strd	r2, r3, [sp]
 80061e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	f2c0 8150 	blt.w	800648a <_dtoa_r+0x6ea>
 80061ea:	f1bb 0f0e 	cmp.w	fp, #14
 80061ee:	f300 814c 	bgt.w	800648a <_dtoa_r+0x6ea>
 80061f2:	4b6a      	ldr	r3, [pc, #424]	; (800639c <_dtoa_r+0x5fc>)
 80061f4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80061f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061fe:	2b00      	cmp	r3, #0
 8006200:	f280 80da 	bge.w	80063b8 <_dtoa_r+0x618>
 8006204:	9b03      	ldr	r3, [sp, #12]
 8006206:	2b00      	cmp	r3, #0
 8006208:	f300 80d6 	bgt.w	80063b8 <_dtoa_r+0x618>
 800620c:	f040 8273 	bne.w	80066f6 <_dtoa_r+0x956>
 8006210:	2200      	movs	r2, #0
 8006212:	4b67      	ldr	r3, [pc, #412]	; (80063b0 <_dtoa_r+0x610>)
 8006214:	4640      	mov	r0, r8
 8006216:	4649      	mov	r1, r9
 8006218:	f7fa fa0a 	bl	8000630 <__aeabi_dmul>
 800621c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006220:	f7fa fc8c 	bl	8000b3c <__aeabi_dcmpge>
 8006224:	9e03      	ldr	r6, [sp, #12]
 8006226:	4637      	mov	r7, r6
 8006228:	2800      	cmp	r0, #0
 800622a:	f040 824a 	bne.w	80066c2 <_dtoa_r+0x922>
 800622e:	9b02      	ldr	r3, [sp, #8]
 8006230:	9a02      	ldr	r2, [sp, #8]
 8006232:	1c5d      	adds	r5, r3, #1
 8006234:	2331      	movs	r3, #49	; 0x31
 8006236:	7013      	strb	r3, [r2, #0]
 8006238:	f10b 0b01 	add.w	fp, fp, #1
 800623c:	e245      	b.n	80066ca <_dtoa_r+0x92a>
 800623e:	07f2      	lsls	r2, r6, #31
 8006240:	d505      	bpl.n	800624e <_dtoa_r+0x4ae>
 8006242:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006246:	f7fa f9f3 	bl	8000630 <__aeabi_dmul>
 800624a:	3501      	adds	r5, #1
 800624c:	2301      	movs	r3, #1
 800624e:	1076      	asrs	r6, r6, #1
 8006250:	3708      	adds	r7, #8
 8006252:	e775      	b.n	8006140 <_dtoa_r+0x3a0>
 8006254:	2502      	movs	r5, #2
 8006256:	e777      	b.n	8006148 <_dtoa_r+0x3a8>
 8006258:	465f      	mov	r7, fp
 800625a:	9e03      	ldr	r6, [sp, #12]
 800625c:	e794      	b.n	8006188 <_dtoa_r+0x3e8>
 800625e:	9a02      	ldr	r2, [sp, #8]
 8006260:	4b4e      	ldr	r3, [pc, #312]	; (800639c <_dtoa_r+0x5fc>)
 8006262:	4432      	add	r2, r6
 8006264:	9213      	str	r2, [sp, #76]	; 0x4c
 8006266:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006268:	1e71      	subs	r1, r6, #1
 800626a:	2a00      	cmp	r2, #0
 800626c:	d048      	beq.n	8006300 <_dtoa_r+0x560>
 800626e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8006272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006276:	2000      	movs	r0, #0
 8006278:	494e      	ldr	r1, [pc, #312]	; (80063b4 <_dtoa_r+0x614>)
 800627a:	f7fa fb03 	bl	8000884 <__aeabi_ddiv>
 800627e:	4642      	mov	r2, r8
 8006280:	464b      	mov	r3, r9
 8006282:	f7fa f821 	bl	80002c8 <__aeabi_dsub>
 8006286:	9d02      	ldr	r5, [sp, #8]
 8006288:	4680      	mov	r8, r0
 800628a:	4689      	mov	r9, r1
 800628c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006290:	f7fa fc7e 	bl	8000b90 <__aeabi_d2iz>
 8006294:	4606      	mov	r6, r0
 8006296:	f7fa f965 	bl	8000564 <__aeabi_i2d>
 800629a:	4602      	mov	r2, r0
 800629c:	460b      	mov	r3, r1
 800629e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062a2:	f7fa f811 	bl	80002c8 <__aeabi_dsub>
 80062a6:	3630      	adds	r6, #48	; 0x30
 80062a8:	f805 6b01 	strb.w	r6, [r5], #1
 80062ac:	4642      	mov	r2, r8
 80062ae:	464b      	mov	r3, r9
 80062b0:	e9cd 0100 	strd	r0, r1, [sp]
 80062b4:	f7fa fc2e 	bl	8000b14 <__aeabi_dcmplt>
 80062b8:	2800      	cmp	r0, #0
 80062ba:	d165      	bne.n	8006388 <_dtoa_r+0x5e8>
 80062bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80062c0:	2000      	movs	r0, #0
 80062c2:	4938      	ldr	r1, [pc, #224]	; (80063a4 <_dtoa_r+0x604>)
 80062c4:	f7fa f800 	bl	80002c8 <__aeabi_dsub>
 80062c8:	4642      	mov	r2, r8
 80062ca:	464b      	mov	r3, r9
 80062cc:	f7fa fc22 	bl	8000b14 <__aeabi_dcmplt>
 80062d0:	2800      	cmp	r0, #0
 80062d2:	f040 80ba 	bne.w	800644a <_dtoa_r+0x6aa>
 80062d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80062d8:	429d      	cmp	r5, r3
 80062da:	f43f af7e 	beq.w	80061da <_dtoa_r+0x43a>
 80062de:	2200      	movs	r2, #0
 80062e0:	4b31      	ldr	r3, [pc, #196]	; (80063a8 <_dtoa_r+0x608>)
 80062e2:	4640      	mov	r0, r8
 80062e4:	4649      	mov	r1, r9
 80062e6:	f7fa f9a3 	bl	8000630 <__aeabi_dmul>
 80062ea:	2200      	movs	r2, #0
 80062ec:	4680      	mov	r8, r0
 80062ee:	4689      	mov	r9, r1
 80062f0:	4b2d      	ldr	r3, [pc, #180]	; (80063a8 <_dtoa_r+0x608>)
 80062f2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062f6:	f7fa f99b 	bl	8000630 <__aeabi_dmul>
 80062fa:	e9cd 0100 	strd	r0, r1, [sp]
 80062fe:	e7c5      	b.n	800628c <_dtoa_r+0x4ec>
 8006300:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8006304:	4642      	mov	r2, r8
 8006306:	464b      	mov	r3, r9
 8006308:	e9d1 0100 	ldrd	r0, r1, [r1]
 800630c:	f7fa f990 	bl	8000630 <__aeabi_dmul>
 8006310:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006314:	9d02      	ldr	r5, [sp, #8]
 8006316:	e9dd 0100 	ldrd	r0, r1, [sp]
 800631a:	f7fa fc39 	bl	8000b90 <__aeabi_d2iz>
 800631e:	4606      	mov	r6, r0
 8006320:	f7fa f920 	bl	8000564 <__aeabi_i2d>
 8006324:	3630      	adds	r6, #48	; 0x30
 8006326:	4602      	mov	r2, r0
 8006328:	460b      	mov	r3, r1
 800632a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800632e:	f7f9 ffcb 	bl	80002c8 <__aeabi_dsub>
 8006332:	f805 6b01 	strb.w	r6, [r5], #1
 8006336:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006338:	42ab      	cmp	r3, r5
 800633a:	4680      	mov	r8, r0
 800633c:	4689      	mov	r9, r1
 800633e:	f04f 0200 	mov.w	r2, #0
 8006342:	d125      	bne.n	8006390 <_dtoa_r+0x5f0>
 8006344:	4b1b      	ldr	r3, [pc, #108]	; (80063b4 <_dtoa_r+0x614>)
 8006346:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800634a:	f7f9 ffbf 	bl	80002cc <__adddf3>
 800634e:	4602      	mov	r2, r0
 8006350:	460b      	mov	r3, r1
 8006352:	4640      	mov	r0, r8
 8006354:	4649      	mov	r1, r9
 8006356:	f7fa fbfb 	bl	8000b50 <__aeabi_dcmpgt>
 800635a:	2800      	cmp	r0, #0
 800635c:	d175      	bne.n	800644a <_dtoa_r+0x6aa>
 800635e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006362:	2000      	movs	r0, #0
 8006364:	4913      	ldr	r1, [pc, #76]	; (80063b4 <_dtoa_r+0x614>)
 8006366:	f7f9 ffaf 	bl	80002c8 <__aeabi_dsub>
 800636a:	4602      	mov	r2, r0
 800636c:	460b      	mov	r3, r1
 800636e:	4640      	mov	r0, r8
 8006370:	4649      	mov	r1, r9
 8006372:	f7fa fbcf 	bl	8000b14 <__aeabi_dcmplt>
 8006376:	2800      	cmp	r0, #0
 8006378:	f43f af2f 	beq.w	80061da <_dtoa_r+0x43a>
 800637c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006380:	2b30      	cmp	r3, #48	; 0x30
 8006382:	f105 32ff 	add.w	r2, r5, #4294967295
 8006386:	d001      	beq.n	800638c <_dtoa_r+0x5ec>
 8006388:	46bb      	mov	fp, r7
 800638a:	e04d      	b.n	8006428 <_dtoa_r+0x688>
 800638c:	4615      	mov	r5, r2
 800638e:	e7f5      	b.n	800637c <_dtoa_r+0x5dc>
 8006390:	4b05      	ldr	r3, [pc, #20]	; (80063a8 <_dtoa_r+0x608>)
 8006392:	f7fa f94d 	bl	8000630 <__aeabi_dmul>
 8006396:	e9cd 0100 	strd	r0, r1, [sp]
 800639a:	e7bc      	b.n	8006316 <_dtoa_r+0x576>
 800639c:	08008740 	.word	0x08008740
 80063a0:	08008718 	.word	0x08008718
 80063a4:	3ff00000 	.word	0x3ff00000
 80063a8:	40240000 	.word	0x40240000
 80063ac:	401c0000 	.word	0x401c0000
 80063b0:	40140000 	.word	0x40140000
 80063b4:	3fe00000 	.word	0x3fe00000
 80063b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80063bc:	9d02      	ldr	r5, [sp, #8]
 80063be:	4642      	mov	r2, r8
 80063c0:	464b      	mov	r3, r9
 80063c2:	4630      	mov	r0, r6
 80063c4:	4639      	mov	r1, r7
 80063c6:	f7fa fa5d 	bl	8000884 <__aeabi_ddiv>
 80063ca:	f7fa fbe1 	bl	8000b90 <__aeabi_d2iz>
 80063ce:	9000      	str	r0, [sp, #0]
 80063d0:	f7fa f8c8 	bl	8000564 <__aeabi_i2d>
 80063d4:	4642      	mov	r2, r8
 80063d6:	464b      	mov	r3, r9
 80063d8:	f7fa f92a 	bl	8000630 <__aeabi_dmul>
 80063dc:	4602      	mov	r2, r0
 80063de:	460b      	mov	r3, r1
 80063e0:	4630      	mov	r0, r6
 80063e2:	4639      	mov	r1, r7
 80063e4:	f7f9 ff70 	bl	80002c8 <__aeabi_dsub>
 80063e8:	9e00      	ldr	r6, [sp, #0]
 80063ea:	9f03      	ldr	r7, [sp, #12]
 80063ec:	3630      	adds	r6, #48	; 0x30
 80063ee:	f805 6b01 	strb.w	r6, [r5], #1
 80063f2:	9e02      	ldr	r6, [sp, #8]
 80063f4:	1bae      	subs	r6, r5, r6
 80063f6:	42b7      	cmp	r7, r6
 80063f8:	4602      	mov	r2, r0
 80063fa:	460b      	mov	r3, r1
 80063fc:	d138      	bne.n	8006470 <_dtoa_r+0x6d0>
 80063fe:	f7f9 ff65 	bl	80002cc <__adddf3>
 8006402:	4606      	mov	r6, r0
 8006404:	460f      	mov	r7, r1
 8006406:	4602      	mov	r2, r0
 8006408:	460b      	mov	r3, r1
 800640a:	4640      	mov	r0, r8
 800640c:	4649      	mov	r1, r9
 800640e:	f7fa fb81 	bl	8000b14 <__aeabi_dcmplt>
 8006412:	b9c8      	cbnz	r0, 8006448 <_dtoa_r+0x6a8>
 8006414:	4632      	mov	r2, r6
 8006416:	463b      	mov	r3, r7
 8006418:	4640      	mov	r0, r8
 800641a:	4649      	mov	r1, r9
 800641c:	f7fa fb70 	bl	8000b00 <__aeabi_dcmpeq>
 8006420:	b110      	cbz	r0, 8006428 <_dtoa_r+0x688>
 8006422:	9b00      	ldr	r3, [sp, #0]
 8006424:	07db      	lsls	r3, r3, #31
 8006426:	d40f      	bmi.n	8006448 <_dtoa_r+0x6a8>
 8006428:	4651      	mov	r1, sl
 800642a:	4620      	mov	r0, r4
 800642c:	f001 f83c 	bl	80074a8 <_Bfree>
 8006430:	2300      	movs	r3, #0
 8006432:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006434:	702b      	strb	r3, [r5, #0]
 8006436:	f10b 0301 	add.w	r3, fp, #1
 800643a:	6013      	str	r3, [r2, #0]
 800643c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800643e:	2b00      	cmp	r3, #0
 8006440:	f43f acf8 	beq.w	8005e34 <_dtoa_r+0x94>
 8006444:	601d      	str	r5, [r3, #0]
 8006446:	e4f5      	b.n	8005e34 <_dtoa_r+0x94>
 8006448:	465f      	mov	r7, fp
 800644a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800644e:	2a39      	cmp	r2, #57	; 0x39
 8006450:	f105 33ff 	add.w	r3, r5, #4294967295
 8006454:	d106      	bne.n	8006464 <_dtoa_r+0x6c4>
 8006456:	9a02      	ldr	r2, [sp, #8]
 8006458:	429a      	cmp	r2, r3
 800645a:	d107      	bne.n	800646c <_dtoa_r+0x6cc>
 800645c:	2330      	movs	r3, #48	; 0x30
 800645e:	7013      	strb	r3, [r2, #0]
 8006460:	3701      	adds	r7, #1
 8006462:	4613      	mov	r3, r2
 8006464:	781a      	ldrb	r2, [r3, #0]
 8006466:	3201      	adds	r2, #1
 8006468:	701a      	strb	r2, [r3, #0]
 800646a:	e78d      	b.n	8006388 <_dtoa_r+0x5e8>
 800646c:	461d      	mov	r5, r3
 800646e:	e7ec      	b.n	800644a <_dtoa_r+0x6aa>
 8006470:	2200      	movs	r2, #0
 8006472:	4ba4      	ldr	r3, [pc, #656]	; (8006704 <_dtoa_r+0x964>)
 8006474:	f7fa f8dc 	bl	8000630 <__aeabi_dmul>
 8006478:	2200      	movs	r2, #0
 800647a:	2300      	movs	r3, #0
 800647c:	4606      	mov	r6, r0
 800647e:	460f      	mov	r7, r1
 8006480:	f7fa fb3e 	bl	8000b00 <__aeabi_dcmpeq>
 8006484:	2800      	cmp	r0, #0
 8006486:	d09a      	beq.n	80063be <_dtoa_r+0x61e>
 8006488:	e7ce      	b.n	8006428 <_dtoa_r+0x688>
 800648a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800648c:	2a00      	cmp	r2, #0
 800648e:	f000 80cd 	beq.w	800662c <_dtoa_r+0x88c>
 8006492:	9a07      	ldr	r2, [sp, #28]
 8006494:	2a01      	cmp	r2, #1
 8006496:	f300 80af 	bgt.w	80065f8 <_dtoa_r+0x858>
 800649a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800649c:	2a00      	cmp	r2, #0
 800649e:	f000 80a7 	beq.w	80065f0 <_dtoa_r+0x850>
 80064a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80064a6:	9e08      	ldr	r6, [sp, #32]
 80064a8:	9d05      	ldr	r5, [sp, #20]
 80064aa:	9a05      	ldr	r2, [sp, #20]
 80064ac:	441a      	add	r2, r3
 80064ae:	9205      	str	r2, [sp, #20]
 80064b0:	9a06      	ldr	r2, [sp, #24]
 80064b2:	2101      	movs	r1, #1
 80064b4:	441a      	add	r2, r3
 80064b6:	4620      	mov	r0, r4
 80064b8:	9206      	str	r2, [sp, #24]
 80064ba:	f001 f895 	bl	80075e8 <__i2b>
 80064be:	4607      	mov	r7, r0
 80064c0:	2d00      	cmp	r5, #0
 80064c2:	dd0c      	ble.n	80064de <_dtoa_r+0x73e>
 80064c4:	9b06      	ldr	r3, [sp, #24]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	dd09      	ble.n	80064de <_dtoa_r+0x73e>
 80064ca:	42ab      	cmp	r3, r5
 80064cc:	9a05      	ldr	r2, [sp, #20]
 80064ce:	bfa8      	it	ge
 80064d0:	462b      	movge	r3, r5
 80064d2:	1ad2      	subs	r2, r2, r3
 80064d4:	9205      	str	r2, [sp, #20]
 80064d6:	9a06      	ldr	r2, [sp, #24]
 80064d8:	1aed      	subs	r5, r5, r3
 80064da:	1ad3      	subs	r3, r2, r3
 80064dc:	9306      	str	r3, [sp, #24]
 80064de:	9b08      	ldr	r3, [sp, #32]
 80064e0:	b1f3      	cbz	r3, 8006520 <_dtoa_r+0x780>
 80064e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f000 80a5 	beq.w	8006634 <_dtoa_r+0x894>
 80064ea:	2e00      	cmp	r6, #0
 80064ec:	dd10      	ble.n	8006510 <_dtoa_r+0x770>
 80064ee:	4639      	mov	r1, r7
 80064f0:	4632      	mov	r2, r6
 80064f2:	4620      	mov	r0, r4
 80064f4:	f001 f90e 	bl	8007714 <__pow5mult>
 80064f8:	4652      	mov	r2, sl
 80064fa:	4601      	mov	r1, r0
 80064fc:	4607      	mov	r7, r0
 80064fe:	4620      	mov	r0, r4
 8006500:	f001 f87b 	bl	80075fa <__multiply>
 8006504:	4651      	mov	r1, sl
 8006506:	4680      	mov	r8, r0
 8006508:	4620      	mov	r0, r4
 800650a:	f000 ffcd 	bl	80074a8 <_Bfree>
 800650e:	46c2      	mov	sl, r8
 8006510:	9b08      	ldr	r3, [sp, #32]
 8006512:	1b9a      	subs	r2, r3, r6
 8006514:	d004      	beq.n	8006520 <_dtoa_r+0x780>
 8006516:	4651      	mov	r1, sl
 8006518:	4620      	mov	r0, r4
 800651a:	f001 f8fb 	bl	8007714 <__pow5mult>
 800651e:	4682      	mov	sl, r0
 8006520:	2101      	movs	r1, #1
 8006522:	4620      	mov	r0, r4
 8006524:	f001 f860 	bl	80075e8 <__i2b>
 8006528:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800652a:	2b00      	cmp	r3, #0
 800652c:	4606      	mov	r6, r0
 800652e:	f340 8083 	ble.w	8006638 <_dtoa_r+0x898>
 8006532:	461a      	mov	r2, r3
 8006534:	4601      	mov	r1, r0
 8006536:	4620      	mov	r0, r4
 8006538:	f001 f8ec 	bl	8007714 <__pow5mult>
 800653c:	9b07      	ldr	r3, [sp, #28]
 800653e:	2b01      	cmp	r3, #1
 8006540:	4606      	mov	r6, r0
 8006542:	dd7c      	ble.n	800663e <_dtoa_r+0x89e>
 8006544:	f04f 0800 	mov.w	r8, #0
 8006548:	6933      	ldr	r3, [r6, #16]
 800654a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800654e:	6918      	ldr	r0, [r3, #16]
 8006550:	f000 fffc 	bl	800754c <__hi0bits>
 8006554:	f1c0 0020 	rsb	r0, r0, #32
 8006558:	9b06      	ldr	r3, [sp, #24]
 800655a:	4418      	add	r0, r3
 800655c:	f010 001f 	ands.w	r0, r0, #31
 8006560:	f000 8096 	beq.w	8006690 <_dtoa_r+0x8f0>
 8006564:	f1c0 0320 	rsb	r3, r0, #32
 8006568:	2b04      	cmp	r3, #4
 800656a:	f340 8087 	ble.w	800667c <_dtoa_r+0x8dc>
 800656e:	9b05      	ldr	r3, [sp, #20]
 8006570:	f1c0 001c 	rsb	r0, r0, #28
 8006574:	4403      	add	r3, r0
 8006576:	9305      	str	r3, [sp, #20]
 8006578:	9b06      	ldr	r3, [sp, #24]
 800657a:	4405      	add	r5, r0
 800657c:	4403      	add	r3, r0
 800657e:	9306      	str	r3, [sp, #24]
 8006580:	9b05      	ldr	r3, [sp, #20]
 8006582:	2b00      	cmp	r3, #0
 8006584:	dd05      	ble.n	8006592 <_dtoa_r+0x7f2>
 8006586:	4651      	mov	r1, sl
 8006588:	461a      	mov	r2, r3
 800658a:	4620      	mov	r0, r4
 800658c:	f001 f910 	bl	80077b0 <__lshift>
 8006590:	4682      	mov	sl, r0
 8006592:	9b06      	ldr	r3, [sp, #24]
 8006594:	2b00      	cmp	r3, #0
 8006596:	dd05      	ble.n	80065a4 <_dtoa_r+0x804>
 8006598:	4631      	mov	r1, r6
 800659a:	461a      	mov	r2, r3
 800659c:	4620      	mov	r0, r4
 800659e:	f001 f907 	bl	80077b0 <__lshift>
 80065a2:	4606      	mov	r6, r0
 80065a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d074      	beq.n	8006694 <_dtoa_r+0x8f4>
 80065aa:	4631      	mov	r1, r6
 80065ac:	4650      	mov	r0, sl
 80065ae:	f001 f950 	bl	8007852 <__mcmp>
 80065b2:	2800      	cmp	r0, #0
 80065b4:	da6e      	bge.n	8006694 <_dtoa_r+0x8f4>
 80065b6:	2300      	movs	r3, #0
 80065b8:	4651      	mov	r1, sl
 80065ba:	220a      	movs	r2, #10
 80065bc:	4620      	mov	r0, r4
 80065be:	f000 ff8a 	bl	80074d6 <__multadd>
 80065c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80065c8:	4682      	mov	sl, r0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	f000 81a8 	beq.w	8006920 <_dtoa_r+0xb80>
 80065d0:	2300      	movs	r3, #0
 80065d2:	4639      	mov	r1, r7
 80065d4:	220a      	movs	r2, #10
 80065d6:	4620      	mov	r0, r4
 80065d8:	f000 ff7d 	bl	80074d6 <__multadd>
 80065dc:	9b04      	ldr	r3, [sp, #16]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	4607      	mov	r7, r0
 80065e2:	f300 80c8 	bgt.w	8006776 <_dtoa_r+0x9d6>
 80065e6:	9b07      	ldr	r3, [sp, #28]
 80065e8:	2b02      	cmp	r3, #2
 80065ea:	f340 80c4 	ble.w	8006776 <_dtoa_r+0x9d6>
 80065ee:	e059      	b.n	80066a4 <_dtoa_r+0x904>
 80065f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80065f2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80065f6:	e756      	b.n	80064a6 <_dtoa_r+0x706>
 80065f8:	9b03      	ldr	r3, [sp, #12]
 80065fa:	1e5e      	subs	r6, r3, #1
 80065fc:	9b08      	ldr	r3, [sp, #32]
 80065fe:	42b3      	cmp	r3, r6
 8006600:	bfbf      	itttt	lt
 8006602:	9b08      	ldrlt	r3, [sp, #32]
 8006604:	9608      	strlt	r6, [sp, #32]
 8006606:	1af2      	sublt	r2, r6, r3
 8006608:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800660a:	bfb6      	itet	lt
 800660c:	189b      	addlt	r3, r3, r2
 800660e:	1b9e      	subge	r6, r3, r6
 8006610:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8006612:	9b03      	ldr	r3, [sp, #12]
 8006614:	bfb8      	it	lt
 8006616:	2600      	movlt	r6, #0
 8006618:	2b00      	cmp	r3, #0
 800661a:	bfb9      	ittee	lt
 800661c:	9b05      	ldrlt	r3, [sp, #20]
 800661e:	9a03      	ldrlt	r2, [sp, #12]
 8006620:	9d05      	ldrge	r5, [sp, #20]
 8006622:	9b03      	ldrge	r3, [sp, #12]
 8006624:	bfbc      	itt	lt
 8006626:	1a9d      	sublt	r5, r3, r2
 8006628:	2300      	movlt	r3, #0
 800662a:	e73e      	b.n	80064aa <_dtoa_r+0x70a>
 800662c:	9e08      	ldr	r6, [sp, #32]
 800662e:	9d05      	ldr	r5, [sp, #20]
 8006630:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006632:	e745      	b.n	80064c0 <_dtoa_r+0x720>
 8006634:	9a08      	ldr	r2, [sp, #32]
 8006636:	e76e      	b.n	8006516 <_dtoa_r+0x776>
 8006638:	9b07      	ldr	r3, [sp, #28]
 800663a:	2b01      	cmp	r3, #1
 800663c:	dc19      	bgt.n	8006672 <_dtoa_r+0x8d2>
 800663e:	9b00      	ldr	r3, [sp, #0]
 8006640:	b9bb      	cbnz	r3, 8006672 <_dtoa_r+0x8d2>
 8006642:	9b01      	ldr	r3, [sp, #4]
 8006644:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006648:	b99b      	cbnz	r3, 8006672 <_dtoa_r+0x8d2>
 800664a:	9b01      	ldr	r3, [sp, #4]
 800664c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006650:	0d1b      	lsrs	r3, r3, #20
 8006652:	051b      	lsls	r3, r3, #20
 8006654:	b183      	cbz	r3, 8006678 <_dtoa_r+0x8d8>
 8006656:	9b05      	ldr	r3, [sp, #20]
 8006658:	3301      	adds	r3, #1
 800665a:	9305      	str	r3, [sp, #20]
 800665c:	9b06      	ldr	r3, [sp, #24]
 800665e:	3301      	adds	r3, #1
 8006660:	9306      	str	r3, [sp, #24]
 8006662:	f04f 0801 	mov.w	r8, #1
 8006666:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006668:	2b00      	cmp	r3, #0
 800666a:	f47f af6d 	bne.w	8006548 <_dtoa_r+0x7a8>
 800666e:	2001      	movs	r0, #1
 8006670:	e772      	b.n	8006558 <_dtoa_r+0x7b8>
 8006672:	f04f 0800 	mov.w	r8, #0
 8006676:	e7f6      	b.n	8006666 <_dtoa_r+0x8c6>
 8006678:	4698      	mov	r8, r3
 800667a:	e7f4      	b.n	8006666 <_dtoa_r+0x8c6>
 800667c:	d080      	beq.n	8006580 <_dtoa_r+0x7e0>
 800667e:	9a05      	ldr	r2, [sp, #20]
 8006680:	331c      	adds	r3, #28
 8006682:	441a      	add	r2, r3
 8006684:	9205      	str	r2, [sp, #20]
 8006686:	9a06      	ldr	r2, [sp, #24]
 8006688:	441a      	add	r2, r3
 800668a:	441d      	add	r5, r3
 800668c:	4613      	mov	r3, r2
 800668e:	e776      	b.n	800657e <_dtoa_r+0x7de>
 8006690:	4603      	mov	r3, r0
 8006692:	e7f4      	b.n	800667e <_dtoa_r+0x8de>
 8006694:	9b03      	ldr	r3, [sp, #12]
 8006696:	2b00      	cmp	r3, #0
 8006698:	dc36      	bgt.n	8006708 <_dtoa_r+0x968>
 800669a:	9b07      	ldr	r3, [sp, #28]
 800669c:	2b02      	cmp	r3, #2
 800669e:	dd33      	ble.n	8006708 <_dtoa_r+0x968>
 80066a0:	9b03      	ldr	r3, [sp, #12]
 80066a2:	9304      	str	r3, [sp, #16]
 80066a4:	9b04      	ldr	r3, [sp, #16]
 80066a6:	b963      	cbnz	r3, 80066c2 <_dtoa_r+0x922>
 80066a8:	4631      	mov	r1, r6
 80066aa:	2205      	movs	r2, #5
 80066ac:	4620      	mov	r0, r4
 80066ae:	f000 ff12 	bl	80074d6 <__multadd>
 80066b2:	4601      	mov	r1, r0
 80066b4:	4606      	mov	r6, r0
 80066b6:	4650      	mov	r0, sl
 80066b8:	f001 f8cb 	bl	8007852 <__mcmp>
 80066bc:	2800      	cmp	r0, #0
 80066be:	f73f adb6 	bgt.w	800622e <_dtoa_r+0x48e>
 80066c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066c4:	9d02      	ldr	r5, [sp, #8]
 80066c6:	ea6f 0b03 	mvn.w	fp, r3
 80066ca:	2300      	movs	r3, #0
 80066cc:	9303      	str	r3, [sp, #12]
 80066ce:	4631      	mov	r1, r6
 80066d0:	4620      	mov	r0, r4
 80066d2:	f000 fee9 	bl	80074a8 <_Bfree>
 80066d6:	2f00      	cmp	r7, #0
 80066d8:	f43f aea6 	beq.w	8006428 <_dtoa_r+0x688>
 80066dc:	9b03      	ldr	r3, [sp, #12]
 80066de:	b12b      	cbz	r3, 80066ec <_dtoa_r+0x94c>
 80066e0:	42bb      	cmp	r3, r7
 80066e2:	d003      	beq.n	80066ec <_dtoa_r+0x94c>
 80066e4:	4619      	mov	r1, r3
 80066e6:	4620      	mov	r0, r4
 80066e8:	f000 fede 	bl	80074a8 <_Bfree>
 80066ec:	4639      	mov	r1, r7
 80066ee:	4620      	mov	r0, r4
 80066f0:	f000 feda 	bl	80074a8 <_Bfree>
 80066f4:	e698      	b.n	8006428 <_dtoa_r+0x688>
 80066f6:	2600      	movs	r6, #0
 80066f8:	4637      	mov	r7, r6
 80066fa:	e7e2      	b.n	80066c2 <_dtoa_r+0x922>
 80066fc:	46bb      	mov	fp, r7
 80066fe:	4637      	mov	r7, r6
 8006700:	e595      	b.n	800622e <_dtoa_r+0x48e>
 8006702:	bf00      	nop
 8006704:	40240000 	.word	0x40240000
 8006708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800670a:	bb93      	cbnz	r3, 8006772 <_dtoa_r+0x9d2>
 800670c:	9b03      	ldr	r3, [sp, #12]
 800670e:	9304      	str	r3, [sp, #16]
 8006710:	9d02      	ldr	r5, [sp, #8]
 8006712:	4631      	mov	r1, r6
 8006714:	4650      	mov	r0, sl
 8006716:	f7ff fab5 	bl	8005c84 <quorem>
 800671a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800671e:	f805 9b01 	strb.w	r9, [r5], #1
 8006722:	9b02      	ldr	r3, [sp, #8]
 8006724:	9a04      	ldr	r2, [sp, #16]
 8006726:	1aeb      	subs	r3, r5, r3
 8006728:	429a      	cmp	r2, r3
 800672a:	f300 80dc 	bgt.w	80068e6 <_dtoa_r+0xb46>
 800672e:	9b02      	ldr	r3, [sp, #8]
 8006730:	2a01      	cmp	r2, #1
 8006732:	bfac      	ite	ge
 8006734:	189b      	addge	r3, r3, r2
 8006736:	3301      	addlt	r3, #1
 8006738:	4698      	mov	r8, r3
 800673a:	2300      	movs	r3, #0
 800673c:	9303      	str	r3, [sp, #12]
 800673e:	4651      	mov	r1, sl
 8006740:	2201      	movs	r2, #1
 8006742:	4620      	mov	r0, r4
 8006744:	f001 f834 	bl	80077b0 <__lshift>
 8006748:	4631      	mov	r1, r6
 800674a:	4682      	mov	sl, r0
 800674c:	f001 f881 	bl	8007852 <__mcmp>
 8006750:	2800      	cmp	r0, #0
 8006752:	f300 808d 	bgt.w	8006870 <_dtoa_r+0xad0>
 8006756:	d103      	bne.n	8006760 <_dtoa_r+0x9c0>
 8006758:	f019 0f01 	tst.w	r9, #1
 800675c:	f040 8088 	bne.w	8006870 <_dtoa_r+0xad0>
 8006760:	4645      	mov	r5, r8
 8006762:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006766:	2b30      	cmp	r3, #48	; 0x30
 8006768:	f105 32ff 	add.w	r2, r5, #4294967295
 800676c:	d1af      	bne.n	80066ce <_dtoa_r+0x92e>
 800676e:	4615      	mov	r5, r2
 8006770:	e7f7      	b.n	8006762 <_dtoa_r+0x9c2>
 8006772:	9b03      	ldr	r3, [sp, #12]
 8006774:	9304      	str	r3, [sp, #16]
 8006776:	2d00      	cmp	r5, #0
 8006778:	dd05      	ble.n	8006786 <_dtoa_r+0x9e6>
 800677a:	4639      	mov	r1, r7
 800677c:	462a      	mov	r2, r5
 800677e:	4620      	mov	r0, r4
 8006780:	f001 f816 	bl	80077b0 <__lshift>
 8006784:	4607      	mov	r7, r0
 8006786:	f1b8 0f00 	cmp.w	r8, #0
 800678a:	d04c      	beq.n	8006826 <_dtoa_r+0xa86>
 800678c:	6879      	ldr	r1, [r7, #4]
 800678e:	4620      	mov	r0, r4
 8006790:	f000 fe56 	bl	8007440 <_Balloc>
 8006794:	693a      	ldr	r2, [r7, #16]
 8006796:	3202      	adds	r2, #2
 8006798:	4605      	mov	r5, r0
 800679a:	0092      	lsls	r2, r2, #2
 800679c:	f107 010c 	add.w	r1, r7, #12
 80067a0:	300c      	adds	r0, #12
 80067a2:	f000 fe35 	bl	8007410 <memcpy>
 80067a6:	2201      	movs	r2, #1
 80067a8:	4629      	mov	r1, r5
 80067aa:	4620      	mov	r0, r4
 80067ac:	f001 f800 	bl	80077b0 <__lshift>
 80067b0:	9b00      	ldr	r3, [sp, #0]
 80067b2:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80067b6:	9703      	str	r7, [sp, #12]
 80067b8:	f003 0301 	and.w	r3, r3, #1
 80067bc:	4607      	mov	r7, r0
 80067be:	9305      	str	r3, [sp, #20]
 80067c0:	4631      	mov	r1, r6
 80067c2:	4650      	mov	r0, sl
 80067c4:	f7ff fa5e 	bl	8005c84 <quorem>
 80067c8:	9903      	ldr	r1, [sp, #12]
 80067ca:	4605      	mov	r5, r0
 80067cc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80067d0:	4650      	mov	r0, sl
 80067d2:	f001 f83e 	bl	8007852 <__mcmp>
 80067d6:	463a      	mov	r2, r7
 80067d8:	9000      	str	r0, [sp, #0]
 80067da:	4631      	mov	r1, r6
 80067dc:	4620      	mov	r0, r4
 80067de:	f001 f852 	bl	8007886 <__mdiff>
 80067e2:	68c3      	ldr	r3, [r0, #12]
 80067e4:	4602      	mov	r2, r0
 80067e6:	bb03      	cbnz	r3, 800682a <_dtoa_r+0xa8a>
 80067e8:	4601      	mov	r1, r0
 80067ea:	9006      	str	r0, [sp, #24]
 80067ec:	4650      	mov	r0, sl
 80067ee:	f001 f830 	bl	8007852 <__mcmp>
 80067f2:	9a06      	ldr	r2, [sp, #24]
 80067f4:	4603      	mov	r3, r0
 80067f6:	4611      	mov	r1, r2
 80067f8:	4620      	mov	r0, r4
 80067fa:	9306      	str	r3, [sp, #24]
 80067fc:	f000 fe54 	bl	80074a8 <_Bfree>
 8006800:	9b06      	ldr	r3, [sp, #24]
 8006802:	b9a3      	cbnz	r3, 800682e <_dtoa_r+0xa8e>
 8006804:	9a07      	ldr	r2, [sp, #28]
 8006806:	b992      	cbnz	r2, 800682e <_dtoa_r+0xa8e>
 8006808:	9a05      	ldr	r2, [sp, #20]
 800680a:	b982      	cbnz	r2, 800682e <_dtoa_r+0xa8e>
 800680c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006810:	d029      	beq.n	8006866 <_dtoa_r+0xac6>
 8006812:	9b00      	ldr	r3, [sp, #0]
 8006814:	2b00      	cmp	r3, #0
 8006816:	dd01      	ble.n	800681c <_dtoa_r+0xa7c>
 8006818:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800681c:	f108 0501 	add.w	r5, r8, #1
 8006820:	f888 9000 	strb.w	r9, [r8]
 8006824:	e753      	b.n	80066ce <_dtoa_r+0x92e>
 8006826:	4638      	mov	r0, r7
 8006828:	e7c2      	b.n	80067b0 <_dtoa_r+0xa10>
 800682a:	2301      	movs	r3, #1
 800682c:	e7e3      	b.n	80067f6 <_dtoa_r+0xa56>
 800682e:	9a00      	ldr	r2, [sp, #0]
 8006830:	2a00      	cmp	r2, #0
 8006832:	db04      	blt.n	800683e <_dtoa_r+0xa9e>
 8006834:	d125      	bne.n	8006882 <_dtoa_r+0xae2>
 8006836:	9a07      	ldr	r2, [sp, #28]
 8006838:	bb1a      	cbnz	r2, 8006882 <_dtoa_r+0xae2>
 800683a:	9a05      	ldr	r2, [sp, #20]
 800683c:	bb0a      	cbnz	r2, 8006882 <_dtoa_r+0xae2>
 800683e:	2b00      	cmp	r3, #0
 8006840:	ddec      	ble.n	800681c <_dtoa_r+0xa7c>
 8006842:	4651      	mov	r1, sl
 8006844:	2201      	movs	r2, #1
 8006846:	4620      	mov	r0, r4
 8006848:	f000 ffb2 	bl	80077b0 <__lshift>
 800684c:	4631      	mov	r1, r6
 800684e:	4682      	mov	sl, r0
 8006850:	f000 ffff 	bl	8007852 <__mcmp>
 8006854:	2800      	cmp	r0, #0
 8006856:	dc03      	bgt.n	8006860 <_dtoa_r+0xac0>
 8006858:	d1e0      	bne.n	800681c <_dtoa_r+0xa7c>
 800685a:	f019 0f01 	tst.w	r9, #1
 800685e:	d0dd      	beq.n	800681c <_dtoa_r+0xa7c>
 8006860:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006864:	d1d8      	bne.n	8006818 <_dtoa_r+0xa78>
 8006866:	2339      	movs	r3, #57	; 0x39
 8006868:	f888 3000 	strb.w	r3, [r8]
 800686c:	f108 0801 	add.w	r8, r8, #1
 8006870:	4645      	mov	r5, r8
 8006872:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006876:	2b39      	cmp	r3, #57	; 0x39
 8006878:	f105 32ff 	add.w	r2, r5, #4294967295
 800687c:	d03b      	beq.n	80068f6 <_dtoa_r+0xb56>
 800687e:	3301      	adds	r3, #1
 8006880:	e040      	b.n	8006904 <_dtoa_r+0xb64>
 8006882:	2b00      	cmp	r3, #0
 8006884:	f108 0501 	add.w	r5, r8, #1
 8006888:	dd05      	ble.n	8006896 <_dtoa_r+0xaf6>
 800688a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800688e:	d0ea      	beq.n	8006866 <_dtoa_r+0xac6>
 8006890:	f109 0901 	add.w	r9, r9, #1
 8006894:	e7c4      	b.n	8006820 <_dtoa_r+0xa80>
 8006896:	9b02      	ldr	r3, [sp, #8]
 8006898:	9a04      	ldr	r2, [sp, #16]
 800689a:	f805 9c01 	strb.w	r9, [r5, #-1]
 800689e:	1aeb      	subs	r3, r5, r3
 80068a0:	4293      	cmp	r3, r2
 80068a2:	46a8      	mov	r8, r5
 80068a4:	f43f af4b 	beq.w	800673e <_dtoa_r+0x99e>
 80068a8:	4651      	mov	r1, sl
 80068aa:	2300      	movs	r3, #0
 80068ac:	220a      	movs	r2, #10
 80068ae:	4620      	mov	r0, r4
 80068b0:	f000 fe11 	bl	80074d6 <__multadd>
 80068b4:	9b03      	ldr	r3, [sp, #12]
 80068b6:	9903      	ldr	r1, [sp, #12]
 80068b8:	42bb      	cmp	r3, r7
 80068ba:	4682      	mov	sl, r0
 80068bc:	f04f 0300 	mov.w	r3, #0
 80068c0:	f04f 020a 	mov.w	r2, #10
 80068c4:	4620      	mov	r0, r4
 80068c6:	d104      	bne.n	80068d2 <_dtoa_r+0xb32>
 80068c8:	f000 fe05 	bl	80074d6 <__multadd>
 80068cc:	9003      	str	r0, [sp, #12]
 80068ce:	4607      	mov	r7, r0
 80068d0:	e776      	b.n	80067c0 <_dtoa_r+0xa20>
 80068d2:	f000 fe00 	bl	80074d6 <__multadd>
 80068d6:	2300      	movs	r3, #0
 80068d8:	9003      	str	r0, [sp, #12]
 80068da:	220a      	movs	r2, #10
 80068dc:	4639      	mov	r1, r7
 80068de:	4620      	mov	r0, r4
 80068e0:	f000 fdf9 	bl	80074d6 <__multadd>
 80068e4:	e7f3      	b.n	80068ce <_dtoa_r+0xb2e>
 80068e6:	4651      	mov	r1, sl
 80068e8:	2300      	movs	r3, #0
 80068ea:	220a      	movs	r2, #10
 80068ec:	4620      	mov	r0, r4
 80068ee:	f000 fdf2 	bl	80074d6 <__multadd>
 80068f2:	4682      	mov	sl, r0
 80068f4:	e70d      	b.n	8006712 <_dtoa_r+0x972>
 80068f6:	9b02      	ldr	r3, [sp, #8]
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d105      	bne.n	8006908 <_dtoa_r+0xb68>
 80068fc:	9a02      	ldr	r2, [sp, #8]
 80068fe:	f10b 0b01 	add.w	fp, fp, #1
 8006902:	2331      	movs	r3, #49	; 0x31
 8006904:	7013      	strb	r3, [r2, #0]
 8006906:	e6e2      	b.n	80066ce <_dtoa_r+0x92e>
 8006908:	4615      	mov	r5, r2
 800690a:	e7b2      	b.n	8006872 <_dtoa_r+0xad2>
 800690c:	4b09      	ldr	r3, [pc, #36]	; (8006934 <_dtoa_r+0xb94>)
 800690e:	f7ff baae 	b.w	8005e6e <_dtoa_r+0xce>
 8006912:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006914:	2b00      	cmp	r3, #0
 8006916:	f47f aa88 	bne.w	8005e2a <_dtoa_r+0x8a>
 800691a:	4b07      	ldr	r3, [pc, #28]	; (8006938 <_dtoa_r+0xb98>)
 800691c:	f7ff baa7 	b.w	8005e6e <_dtoa_r+0xce>
 8006920:	9b04      	ldr	r3, [sp, #16]
 8006922:	2b00      	cmp	r3, #0
 8006924:	f73f aef4 	bgt.w	8006710 <_dtoa_r+0x970>
 8006928:	9b07      	ldr	r3, [sp, #28]
 800692a:	2b02      	cmp	r3, #2
 800692c:	f77f aef0 	ble.w	8006710 <_dtoa_r+0x970>
 8006930:	e6b8      	b.n	80066a4 <_dtoa_r+0x904>
 8006932:	bf00      	nop
 8006934:	08008686 	.word	0x08008686
 8006938:	080086a8 	.word	0x080086a8

0800693c <__sflush_r>:
 800693c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006940:	b293      	uxth	r3, r2
 8006942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006946:	4605      	mov	r5, r0
 8006948:	0718      	lsls	r0, r3, #28
 800694a:	460c      	mov	r4, r1
 800694c:	d461      	bmi.n	8006a12 <__sflush_r+0xd6>
 800694e:	684b      	ldr	r3, [r1, #4]
 8006950:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006954:	2b00      	cmp	r3, #0
 8006956:	818a      	strh	r2, [r1, #12]
 8006958:	dc05      	bgt.n	8006966 <__sflush_r+0x2a>
 800695a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800695c:	2b00      	cmp	r3, #0
 800695e:	dc02      	bgt.n	8006966 <__sflush_r+0x2a>
 8006960:	2000      	movs	r0, #0
 8006962:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006966:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006968:	2e00      	cmp	r6, #0
 800696a:	d0f9      	beq.n	8006960 <__sflush_r+0x24>
 800696c:	2300      	movs	r3, #0
 800696e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006972:	682f      	ldr	r7, [r5, #0]
 8006974:	602b      	str	r3, [r5, #0]
 8006976:	d037      	beq.n	80069e8 <__sflush_r+0xac>
 8006978:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800697a:	89a3      	ldrh	r3, [r4, #12]
 800697c:	075a      	lsls	r2, r3, #29
 800697e:	d505      	bpl.n	800698c <__sflush_r+0x50>
 8006980:	6863      	ldr	r3, [r4, #4]
 8006982:	1ac0      	subs	r0, r0, r3
 8006984:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006986:	b10b      	cbz	r3, 800698c <__sflush_r+0x50>
 8006988:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800698a:	1ac0      	subs	r0, r0, r3
 800698c:	2300      	movs	r3, #0
 800698e:	4602      	mov	r2, r0
 8006990:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006992:	6a21      	ldr	r1, [r4, #32]
 8006994:	4628      	mov	r0, r5
 8006996:	47b0      	blx	r6
 8006998:	1c43      	adds	r3, r0, #1
 800699a:	89a3      	ldrh	r3, [r4, #12]
 800699c:	d106      	bne.n	80069ac <__sflush_r+0x70>
 800699e:	6829      	ldr	r1, [r5, #0]
 80069a0:	291d      	cmp	r1, #29
 80069a2:	d84f      	bhi.n	8006a44 <__sflush_r+0x108>
 80069a4:	4a2d      	ldr	r2, [pc, #180]	; (8006a5c <__sflush_r+0x120>)
 80069a6:	40ca      	lsrs	r2, r1
 80069a8:	07d6      	lsls	r6, r2, #31
 80069aa:	d54b      	bpl.n	8006a44 <__sflush_r+0x108>
 80069ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069b0:	b21b      	sxth	r3, r3
 80069b2:	2200      	movs	r2, #0
 80069b4:	6062      	str	r2, [r4, #4]
 80069b6:	04d9      	lsls	r1, r3, #19
 80069b8:	6922      	ldr	r2, [r4, #16]
 80069ba:	81a3      	strh	r3, [r4, #12]
 80069bc:	6022      	str	r2, [r4, #0]
 80069be:	d504      	bpl.n	80069ca <__sflush_r+0x8e>
 80069c0:	1c42      	adds	r2, r0, #1
 80069c2:	d101      	bne.n	80069c8 <__sflush_r+0x8c>
 80069c4:	682b      	ldr	r3, [r5, #0]
 80069c6:	b903      	cbnz	r3, 80069ca <__sflush_r+0x8e>
 80069c8:	6560      	str	r0, [r4, #84]	; 0x54
 80069ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069cc:	602f      	str	r7, [r5, #0]
 80069ce:	2900      	cmp	r1, #0
 80069d0:	d0c6      	beq.n	8006960 <__sflush_r+0x24>
 80069d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80069d6:	4299      	cmp	r1, r3
 80069d8:	d002      	beq.n	80069e0 <__sflush_r+0xa4>
 80069da:	4628      	mov	r0, r5
 80069dc:	f000 f9aa 	bl	8006d34 <_free_r>
 80069e0:	2000      	movs	r0, #0
 80069e2:	6360      	str	r0, [r4, #52]	; 0x34
 80069e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069e8:	6a21      	ldr	r1, [r4, #32]
 80069ea:	2301      	movs	r3, #1
 80069ec:	4628      	mov	r0, r5
 80069ee:	47b0      	blx	r6
 80069f0:	1c41      	adds	r1, r0, #1
 80069f2:	d1c2      	bne.n	800697a <__sflush_r+0x3e>
 80069f4:	682b      	ldr	r3, [r5, #0]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d0bf      	beq.n	800697a <__sflush_r+0x3e>
 80069fa:	2b1d      	cmp	r3, #29
 80069fc:	d001      	beq.n	8006a02 <__sflush_r+0xc6>
 80069fe:	2b16      	cmp	r3, #22
 8006a00:	d101      	bne.n	8006a06 <__sflush_r+0xca>
 8006a02:	602f      	str	r7, [r5, #0]
 8006a04:	e7ac      	b.n	8006960 <__sflush_r+0x24>
 8006a06:	89a3      	ldrh	r3, [r4, #12]
 8006a08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a0c:	81a3      	strh	r3, [r4, #12]
 8006a0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a12:	690f      	ldr	r7, [r1, #16]
 8006a14:	2f00      	cmp	r7, #0
 8006a16:	d0a3      	beq.n	8006960 <__sflush_r+0x24>
 8006a18:	079b      	lsls	r3, r3, #30
 8006a1a:	680e      	ldr	r6, [r1, #0]
 8006a1c:	bf08      	it	eq
 8006a1e:	694b      	ldreq	r3, [r1, #20]
 8006a20:	600f      	str	r7, [r1, #0]
 8006a22:	bf18      	it	ne
 8006a24:	2300      	movne	r3, #0
 8006a26:	eba6 0807 	sub.w	r8, r6, r7
 8006a2a:	608b      	str	r3, [r1, #8]
 8006a2c:	f1b8 0f00 	cmp.w	r8, #0
 8006a30:	dd96      	ble.n	8006960 <__sflush_r+0x24>
 8006a32:	4643      	mov	r3, r8
 8006a34:	463a      	mov	r2, r7
 8006a36:	6a21      	ldr	r1, [r4, #32]
 8006a38:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006a3a:	4628      	mov	r0, r5
 8006a3c:	47b0      	blx	r6
 8006a3e:	2800      	cmp	r0, #0
 8006a40:	dc07      	bgt.n	8006a52 <__sflush_r+0x116>
 8006a42:	89a3      	ldrh	r3, [r4, #12]
 8006a44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a48:	81a3      	strh	r3, [r4, #12]
 8006a4a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a52:	4407      	add	r7, r0
 8006a54:	eba8 0800 	sub.w	r8, r8, r0
 8006a58:	e7e8      	b.n	8006a2c <__sflush_r+0xf0>
 8006a5a:	bf00      	nop
 8006a5c:	20400001 	.word	0x20400001

08006a60 <_fflush_r>:
 8006a60:	b538      	push	{r3, r4, r5, lr}
 8006a62:	690b      	ldr	r3, [r1, #16]
 8006a64:	4605      	mov	r5, r0
 8006a66:	460c      	mov	r4, r1
 8006a68:	b913      	cbnz	r3, 8006a70 <_fflush_r+0x10>
 8006a6a:	2500      	movs	r5, #0
 8006a6c:	4628      	mov	r0, r5
 8006a6e:	bd38      	pop	{r3, r4, r5, pc}
 8006a70:	b118      	cbz	r0, 8006a7a <_fflush_r+0x1a>
 8006a72:	6983      	ldr	r3, [r0, #24]
 8006a74:	b90b      	cbnz	r3, 8006a7a <_fflush_r+0x1a>
 8006a76:	f000 f887 	bl	8006b88 <__sinit>
 8006a7a:	4b14      	ldr	r3, [pc, #80]	; (8006acc <_fflush_r+0x6c>)
 8006a7c:	429c      	cmp	r4, r3
 8006a7e:	d11b      	bne.n	8006ab8 <_fflush_r+0x58>
 8006a80:	686c      	ldr	r4, [r5, #4]
 8006a82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d0ef      	beq.n	8006a6a <_fflush_r+0xa>
 8006a8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006a8c:	07d0      	lsls	r0, r2, #31
 8006a8e:	d404      	bmi.n	8006a9a <_fflush_r+0x3a>
 8006a90:	0599      	lsls	r1, r3, #22
 8006a92:	d402      	bmi.n	8006a9a <_fflush_r+0x3a>
 8006a94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a96:	f000 fa37 	bl	8006f08 <__retarget_lock_acquire_recursive>
 8006a9a:	4628      	mov	r0, r5
 8006a9c:	4621      	mov	r1, r4
 8006a9e:	f7ff ff4d 	bl	800693c <__sflush_r>
 8006aa2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006aa4:	07da      	lsls	r2, r3, #31
 8006aa6:	4605      	mov	r5, r0
 8006aa8:	d4e0      	bmi.n	8006a6c <_fflush_r+0xc>
 8006aaa:	89a3      	ldrh	r3, [r4, #12]
 8006aac:	059b      	lsls	r3, r3, #22
 8006aae:	d4dd      	bmi.n	8006a6c <_fflush_r+0xc>
 8006ab0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ab2:	f000 fa2a 	bl	8006f0a <__retarget_lock_release_recursive>
 8006ab6:	e7d9      	b.n	8006a6c <_fflush_r+0xc>
 8006ab8:	4b05      	ldr	r3, [pc, #20]	; (8006ad0 <_fflush_r+0x70>)
 8006aba:	429c      	cmp	r4, r3
 8006abc:	d101      	bne.n	8006ac2 <_fflush_r+0x62>
 8006abe:	68ac      	ldr	r4, [r5, #8]
 8006ac0:	e7df      	b.n	8006a82 <_fflush_r+0x22>
 8006ac2:	4b04      	ldr	r3, [pc, #16]	; (8006ad4 <_fflush_r+0x74>)
 8006ac4:	429c      	cmp	r4, r3
 8006ac6:	bf08      	it	eq
 8006ac8:	68ec      	ldreq	r4, [r5, #12]
 8006aca:	e7da      	b.n	8006a82 <_fflush_r+0x22>
 8006acc:	080086d8 	.word	0x080086d8
 8006ad0:	080086f8 	.word	0x080086f8
 8006ad4:	080086b8 	.word	0x080086b8

08006ad8 <_cleanup_r>:
 8006ad8:	4901      	ldr	r1, [pc, #4]	; (8006ae0 <_cleanup_r+0x8>)
 8006ada:	f000 b9e7 	b.w	8006eac <_fwalk_reent>
 8006ade:	bf00      	nop
 8006ae0:	08007b91 	.word	0x08007b91

08006ae4 <std.isra.0>:
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	b510      	push	{r4, lr}
 8006ae8:	4604      	mov	r4, r0
 8006aea:	6003      	str	r3, [r0, #0]
 8006aec:	6043      	str	r3, [r0, #4]
 8006aee:	6083      	str	r3, [r0, #8]
 8006af0:	8181      	strh	r1, [r0, #12]
 8006af2:	6643      	str	r3, [r0, #100]	; 0x64
 8006af4:	81c2      	strh	r2, [r0, #14]
 8006af6:	6103      	str	r3, [r0, #16]
 8006af8:	6143      	str	r3, [r0, #20]
 8006afa:	6183      	str	r3, [r0, #24]
 8006afc:	4619      	mov	r1, r3
 8006afe:	2208      	movs	r2, #8
 8006b00:	305c      	adds	r0, #92	; 0x5c
 8006b02:	f7fd ffb5 	bl	8004a70 <memset>
 8006b06:	4b05      	ldr	r3, [pc, #20]	; (8006b1c <std.isra.0+0x38>)
 8006b08:	6263      	str	r3, [r4, #36]	; 0x24
 8006b0a:	4b05      	ldr	r3, [pc, #20]	; (8006b20 <std.isra.0+0x3c>)
 8006b0c:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b0e:	4b05      	ldr	r3, [pc, #20]	; (8006b24 <std.isra.0+0x40>)
 8006b10:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b12:	4b05      	ldr	r3, [pc, #20]	; (8006b28 <std.isra.0+0x44>)
 8006b14:	6224      	str	r4, [r4, #32]
 8006b16:	6323      	str	r3, [r4, #48]	; 0x30
 8006b18:	bd10      	pop	{r4, pc}
 8006b1a:	bf00      	nop
 8006b1c:	08007a01 	.word	0x08007a01
 8006b20:	08007a23 	.word	0x08007a23
 8006b24:	08007a5b 	.word	0x08007a5b
 8006b28:	08007a7f 	.word	0x08007a7f

08006b2c <__sfmoreglue>:
 8006b2c:	b570      	push	{r4, r5, r6, lr}
 8006b2e:	1e4a      	subs	r2, r1, #1
 8006b30:	2568      	movs	r5, #104	; 0x68
 8006b32:	4355      	muls	r5, r2
 8006b34:	460e      	mov	r6, r1
 8006b36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006b3a:	f000 fa5b 	bl	8006ff4 <_malloc_r>
 8006b3e:	4604      	mov	r4, r0
 8006b40:	b140      	cbz	r0, 8006b54 <__sfmoreglue+0x28>
 8006b42:	2100      	movs	r1, #0
 8006b44:	e880 0042 	stmia.w	r0, {r1, r6}
 8006b48:	300c      	adds	r0, #12
 8006b4a:	60a0      	str	r0, [r4, #8]
 8006b4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006b50:	f7fd ff8e 	bl	8004a70 <memset>
 8006b54:	4620      	mov	r0, r4
 8006b56:	bd70      	pop	{r4, r5, r6, pc}

08006b58 <__sfp_lock_acquire>:
 8006b58:	4801      	ldr	r0, [pc, #4]	; (8006b60 <__sfp_lock_acquire+0x8>)
 8006b5a:	f000 b9d5 	b.w	8006f08 <__retarget_lock_acquire_recursive>
 8006b5e:	bf00      	nop
 8006b60:	200008f8 	.word	0x200008f8

08006b64 <__sfp_lock_release>:
 8006b64:	4801      	ldr	r0, [pc, #4]	; (8006b6c <__sfp_lock_release+0x8>)
 8006b66:	f000 b9d0 	b.w	8006f0a <__retarget_lock_release_recursive>
 8006b6a:	bf00      	nop
 8006b6c:	200008f8 	.word	0x200008f8

08006b70 <__sinit_lock_acquire>:
 8006b70:	4801      	ldr	r0, [pc, #4]	; (8006b78 <__sinit_lock_acquire+0x8>)
 8006b72:	f000 b9c9 	b.w	8006f08 <__retarget_lock_acquire_recursive>
 8006b76:	bf00      	nop
 8006b78:	200008f3 	.word	0x200008f3

08006b7c <__sinit_lock_release>:
 8006b7c:	4801      	ldr	r0, [pc, #4]	; (8006b84 <__sinit_lock_release+0x8>)
 8006b7e:	f000 b9c4 	b.w	8006f0a <__retarget_lock_release_recursive>
 8006b82:	bf00      	nop
 8006b84:	200008f3 	.word	0x200008f3

08006b88 <__sinit>:
 8006b88:	b510      	push	{r4, lr}
 8006b8a:	4604      	mov	r4, r0
 8006b8c:	f7ff fff0 	bl	8006b70 <__sinit_lock_acquire>
 8006b90:	69a3      	ldr	r3, [r4, #24]
 8006b92:	b11b      	cbz	r3, 8006b9c <__sinit+0x14>
 8006b94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b98:	f7ff bff0 	b.w	8006b7c <__sinit_lock_release>
 8006b9c:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8006ba0:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8006ba4:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8006ba8:	4b12      	ldr	r3, [pc, #72]	; (8006bf4 <__sinit+0x6c>)
 8006baa:	4a13      	ldr	r2, [pc, #76]	; (8006bf8 <__sinit+0x70>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	62a2      	str	r2, [r4, #40]	; 0x28
 8006bb0:	429c      	cmp	r4, r3
 8006bb2:	bf04      	itt	eq
 8006bb4:	2301      	moveq	r3, #1
 8006bb6:	61a3      	streq	r3, [r4, #24]
 8006bb8:	4620      	mov	r0, r4
 8006bba:	f000 f81f 	bl	8006bfc <__sfp>
 8006bbe:	6060      	str	r0, [r4, #4]
 8006bc0:	4620      	mov	r0, r4
 8006bc2:	f000 f81b 	bl	8006bfc <__sfp>
 8006bc6:	60a0      	str	r0, [r4, #8]
 8006bc8:	4620      	mov	r0, r4
 8006bca:	f000 f817 	bl	8006bfc <__sfp>
 8006bce:	2200      	movs	r2, #0
 8006bd0:	60e0      	str	r0, [r4, #12]
 8006bd2:	2104      	movs	r1, #4
 8006bd4:	6860      	ldr	r0, [r4, #4]
 8006bd6:	f7ff ff85 	bl	8006ae4 <std.isra.0>
 8006bda:	2201      	movs	r2, #1
 8006bdc:	2109      	movs	r1, #9
 8006bde:	68a0      	ldr	r0, [r4, #8]
 8006be0:	f7ff ff80 	bl	8006ae4 <std.isra.0>
 8006be4:	2202      	movs	r2, #2
 8006be6:	2112      	movs	r1, #18
 8006be8:	68e0      	ldr	r0, [r4, #12]
 8006bea:	f7ff ff7b 	bl	8006ae4 <std.isra.0>
 8006bee:	2301      	movs	r3, #1
 8006bf0:	61a3      	str	r3, [r4, #24]
 8006bf2:	e7cf      	b.n	8006b94 <__sinit+0xc>
 8006bf4:	08008650 	.word	0x08008650
 8006bf8:	08006ad9 	.word	0x08006ad9

08006bfc <__sfp>:
 8006bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bfe:	4607      	mov	r7, r0
 8006c00:	f7ff ffaa 	bl	8006b58 <__sfp_lock_acquire>
 8006c04:	4b1f      	ldr	r3, [pc, #124]	; (8006c84 <__sfp+0x88>)
 8006c06:	681e      	ldr	r6, [r3, #0]
 8006c08:	69b3      	ldr	r3, [r6, #24]
 8006c0a:	b913      	cbnz	r3, 8006c12 <__sfp+0x16>
 8006c0c:	4630      	mov	r0, r6
 8006c0e:	f7ff ffbb 	bl	8006b88 <__sinit>
 8006c12:	36d8      	adds	r6, #216	; 0xd8
 8006c14:	68b4      	ldr	r4, [r6, #8]
 8006c16:	6873      	ldr	r3, [r6, #4]
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	d503      	bpl.n	8006c24 <__sfp+0x28>
 8006c1c:	6833      	ldr	r3, [r6, #0]
 8006c1e:	b133      	cbz	r3, 8006c2e <__sfp+0x32>
 8006c20:	6836      	ldr	r6, [r6, #0]
 8006c22:	e7f7      	b.n	8006c14 <__sfp+0x18>
 8006c24:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006c28:	b17d      	cbz	r5, 8006c4a <__sfp+0x4e>
 8006c2a:	3468      	adds	r4, #104	; 0x68
 8006c2c:	e7f4      	b.n	8006c18 <__sfp+0x1c>
 8006c2e:	2104      	movs	r1, #4
 8006c30:	4638      	mov	r0, r7
 8006c32:	f7ff ff7b 	bl	8006b2c <__sfmoreglue>
 8006c36:	4604      	mov	r4, r0
 8006c38:	6030      	str	r0, [r6, #0]
 8006c3a:	2800      	cmp	r0, #0
 8006c3c:	d1f0      	bne.n	8006c20 <__sfp+0x24>
 8006c3e:	f7ff ff91 	bl	8006b64 <__sfp_lock_release>
 8006c42:	230c      	movs	r3, #12
 8006c44:	603b      	str	r3, [r7, #0]
 8006c46:	4620      	mov	r0, r4
 8006c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006c4e:	81e3      	strh	r3, [r4, #14]
 8006c50:	2301      	movs	r3, #1
 8006c52:	81a3      	strh	r3, [r4, #12]
 8006c54:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006c58:	6665      	str	r5, [r4, #100]	; 0x64
 8006c5a:	f000 f953 	bl	8006f04 <__retarget_lock_init_recursive>
 8006c5e:	f7ff ff81 	bl	8006b64 <__sfp_lock_release>
 8006c62:	6025      	str	r5, [r4, #0]
 8006c64:	60a5      	str	r5, [r4, #8]
 8006c66:	6065      	str	r5, [r4, #4]
 8006c68:	6125      	str	r5, [r4, #16]
 8006c6a:	6165      	str	r5, [r4, #20]
 8006c6c:	61a5      	str	r5, [r4, #24]
 8006c6e:	2208      	movs	r2, #8
 8006c70:	4629      	mov	r1, r5
 8006c72:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006c76:	f7fd fefb 	bl	8004a70 <memset>
 8006c7a:	6365      	str	r5, [r4, #52]	; 0x34
 8006c7c:	63a5      	str	r5, [r4, #56]	; 0x38
 8006c7e:	64a5      	str	r5, [r4, #72]	; 0x48
 8006c80:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006c82:	e7e0      	b.n	8006c46 <__sfp+0x4a>
 8006c84:	08008650 	.word	0x08008650

08006c88 <_malloc_trim_r>:
 8006c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c8c:	4f25      	ldr	r7, [pc, #148]	; (8006d24 <_malloc_trim_r+0x9c>)
 8006c8e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8006d30 <_malloc_trim_r+0xa8>
 8006c92:	4689      	mov	r9, r1
 8006c94:	4606      	mov	r6, r0
 8006c96:	f000 fbc7 	bl	8007428 <__malloc_lock>
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	685d      	ldr	r5, [r3, #4]
 8006c9e:	f1a8 0411 	sub.w	r4, r8, #17
 8006ca2:	f025 0503 	bic.w	r5, r5, #3
 8006ca6:	eba4 0409 	sub.w	r4, r4, r9
 8006caa:	442c      	add	r4, r5
 8006cac:	fbb4 f4f8 	udiv	r4, r4, r8
 8006cb0:	3c01      	subs	r4, #1
 8006cb2:	fb08 f404 	mul.w	r4, r8, r4
 8006cb6:	4544      	cmp	r4, r8
 8006cb8:	da05      	bge.n	8006cc6 <_malloc_trim_r+0x3e>
 8006cba:	4630      	mov	r0, r6
 8006cbc:	f000 fbba 	bl	8007434 <__malloc_unlock>
 8006cc0:	2000      	movs	r0, #0
 8006cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cc6:	2100      	movs	r1, #0
 8006cc8:	4630      	mov	r0, r6
 8006cca:	f000 fe89 	bl	80079e0 <_sbrk_r>
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	442b      	add	r3, r5
 8006cd2:	4298      	cmp	r0, r3
 8006cd4:	d1f1      	bne.n	8006cba <_malloc_trim_r+0x32>
 8006cd6:	4261      	negs	r1, r4
 8006cd8:	4630      	mov	r0, r6
 8006cda:	f000 fe81 	bl	80079e0 <_sbrk_r>
 8006cde:	3001      	adds	r0, #1
 8006ce0:	d110      	bne.n	8006d04 <_malloc_trim_r+0x7c>
 8006ce2:	2100      	movs	r1, #0
 8006ce4:	4630      	mov	r0, r6
 8006ce6:	f000 fe7b 	bl	80079e0 <_sbrk_r>
 8006cea:	68ba      	ldr	r2, [r7, #8]
 8006cec:	1a83      	subs	r3, r0, r2
 8006cee:	2b0f      	cmp	r3, #15
 8006cf0:	dde3      	ble.n	8006cba <_malloc_trim_r+0x32>
 8006cf2:	490d      	ldr	r1, [pc, #52]	; (8006d28 <_malloc_trim_r+0xa0>)
 8006cf4:	6809      	ldr	r1, [r1, #0]
 8006cf6:	1a40      	subs	r0, r0, r1
 8006cf8:	490c      	ldr	r1, [pc, #48]	; (8006d2c <_malloc_trim_r+0xa4>)
 8006cfa:	f043 0301 	orr.w	r3, r3, #1
 8006cfe:	6008      	str	r0, [r1, #0]
 8006d00:	6053      	str	r3, [r2, #4]
 8006d02:	e7da      	b.n	8006cba <_malloc_trim_r+0x32>
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	4a09      	ldr	r2, [pc, #36]	; (8006d2c <_malloc_trim_r+0xa4>)
 8006d08:	1b2d      	subs	r5, r5, r4
 8006d0a:	f045 0501 	orr.w	r5, r5, #1
 8006d0e:	605d      	str	r5, [r3, #4]
 8006d10:	6813      	ldr	r3, [r2, #0]
 8006d12:	4630      	mov	r0, r6
 8006d14:	1b1c      	subs	r4, r3, r4
 8006d16:	6014      	str	r4, [r2, #0]
 8006d18:	f000 fb8c 	bl	8007434 <__malloc_unlock>
 8006d1c:	2001      	movs	r0, #1
 8006d1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d22:	bf00      	nop
 8006d24:	20000100 	.word	0x20000100
 8006d28:	20000508 	.word	0x20000508
 8006d2c:	200006d0 	.word	0x200006d0
 8006d30:	00001000 	.word	0x00001000

08006d34 <_free_r>:
 8006d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d38:	4604      	mov	r4, r0
 8006d3a:	4688      	mov	r8, r1
 8006d3c:	2900      	cmp	r1, #0
 8006d3e:	f000 80ab 	beq.w	8006e98 <_free_r+0x164>
 8006d42:	f000 fb71 	bl	8007428 <__malloc_lock>
 8006d46:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8006d4a:	4d54      	ldr	r5, [pc, #336]	; (8006e9c <_free_r+0x168>)
 8006d4c:	f022 0001 	bic.w	r0, r2, #1
 8006d50:	f1a8 0308 	sub.w	r3, r8, #8
 8006d54:	181f      	adds	r7, r3, r0
 8006d56:	68a9      	ldr	r1, [r5, #8]
 8006d58:	687e      	ldr	r6, [r7, #4]
 8006d5a:	428f      	cmp	r7, r1
 8006d5c:	f026 0603 	bic.w	r6, r6, #3
 8006d60:	f002 0201 	and.w	r2, r2, #1
 8006d64:	d11b      	bne.n	8006d9e <_free_r+0x6a>
 8006d66:	4430      	add	r0, r6
 8006d68:	b93a      	cbnz	r2, 8006d7a <_free_r+0x46>
 8006d6a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8006d6e:	1a9b      	subs	r3, r3, r2
 8006d70:	4410      	add	r0, r2
 8006d72:	6899      	ldr	r1, [r3, #8]
 8006d74:	68da      	ldr	r2, [r3, #12]
 8006d76:	60ca      	str	r2, [r1, #12]
 8006d78:	6091      	str	r1, [r2, #8]
 8006d7a:	f040 0201 	orr.w	r2, r0, #1
 8006d7e:	605a      	str	r2, [r3, #4]
 8006d80:	60ab      	str	r3, [r5, #8]
 8006d82:	4b47      	ldr	r3, [pc, #284]	; (8006ea0 <_free_r+0x16c>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4298      	cmp	r0, r3
 8006d88:	d304      	bcc.n	8006d94 <_free_r+0x60>
 8006d8a:	4b46      	ldr	r3, [pc, #280]	; (8006ea4 <_free_r+0x170>)
 8006d8c:	4620      	mov	r0, r4
 8006d8e:	6819      	ldr	r1, [r3, #0]
 8006d90:	f7ff ff7a 	bl	8006c88 <_malloc_trim_r>
 8006d94:	4620      	mov	r0, r4
 8006d96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d9a:	f000 bb4b 	b.w	8007434 <__malloc_unlock>
 8006d9e:	607e      	str	r6, [r7, #4]
 8006da0:	2a00      	cmp	r2, #0
 8006da2:	d139      	bne.n	8006e18 <_free_r+0xe4>
 8006da4:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8006da8:	1a5b      	subs	r3, r3, r1
 8006daa:	4408      	add	r0, r1
 8006dac:	6899      	ldr	r1, [r3, #8]
 8006dae:	f105 0e08 	add.w	lr, r5, #8
 8006db2:	4571      	cmp	r1, lr
 8006db4:	d032      	beq.n	8006e1c <_free_r+0xe8>
 8006db6:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8006dba:	f8c1 e00c 	str.w	lr, [r1, #12]
 8006dbe:	f8ce 1008 	str.w	r1, [lr, #8]
 8006dc2:	19b9      	adds	r1, r7, r6
 8006dc4:	6849      	ldr	r1, [r1, #4]
 8006dc6:	07c9      	lsls	r1, r1, #31
 8006dc8:	d40a      	bmi.n	8006de0 <_free_r+0xac>
 8006dca:	4430      	add	r0, r6
 8006dcc:	68b9      	ldr	r1, [r7, #8]
 8006dce:	bb3a      	cbnz	r2, 8006e20 <_free_r+0xec>
 8006dd0:	4e35      	ldr	r6, [pc, #212]	; (8006ea8 <_free_r+0x174>)
 8006dd2:	42b1      	cmp	r1, r6
 8006dd4:	d124      	bne.n	8006e20 <_free_r+0xec>
 8006dd6:	616b      	str	r3, [r5, #20]
 8006dd8:	612b      	str	r3, [r5, #16]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	60d9      	str	r1, [r3, #12]
 8006dde:	6099      	str	r1, [r3, #8]
 8006de0:	f040 0101 	orr.w	r1, r0, #1
 8006de4:	6059      	str	r1, [r3, #4]
 8006de6:	5018      	str	r0, [r3, r0]
 8006de8:	2a00      	cmp	r2, #0
 8006dea:	d1d3      	bne.n	8006d94 <_free_r+0x60>
 8006dec:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006df0:	d21a      	bcs.n	8006e28 <_free_r+0xf4>
 8006df2:	08c0      	lsrs	r0, r0, #3
 8006df4:	1081      	asrs	r1, r0, #2
 8006df6:	2201      	movs	r2, #1
 8006df8:	408a      	lsls	r2, r1
 8006dfa:	6869      	ldr	r1, [r5, #4]
 8006dfc:	3001      	adds	r0, #1
 8006dfe:	430a      	orrs	r2, r1
 8006e00:	606a      	str	r2, [r5, #4]
 8006e02:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8006e06:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8006e0a:	6099      	str	r1, [r3, #8]
 8006e0c:	3a08      	subs	r2, #8
 8006e0e:	60da      	str	r2, [r3, #12]
 8006e10:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8006e14:	60cb      	str	r3, [r1, #12]
 8006e16:	e7bd      	b.n	8006d94 <_free_r+0x60>
 8006e18:	2200      	movs	r2, #0
 8006e1a:	e7d2      	b.n	8006dc2 <_free_r+0x8e>
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	e7d0      	b.n	8006dc2 <_free_r+0x8e>
 8006e20:	68fe      	ldr	r6, [r7, #12]
 8006e22:	60ce      	str	r6, [r1, #12]
 8006e24:	60b1      	str	r1, [r6, #8]
 8006e26:	e7db      	b.n	8006de0 <_free_r+0xac>
 8006e28:	0a42      	lsrs	r2, r0, #9
 8006e2a:	2a04      	cmp	r2, #4
 8006e2c:	d813      	bhi.n	8006e56 <_free_r+0x122>
 8006e2e:	0982      	lsrs	r2, r0, #6
 8006e30:	3238      	adds	r2, #56	; 0x38
 8006e32:	1c51      	adds	r1, r2, #1
 8006e34:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8006e38:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8006e3c:	428e      	cmp	r6, r1
 8006e3e:	d124      	bne.n	8006e8a <_free_r+0x156>
 8006e40:	2001      	movs	r0, #1
 8006e42:	1092      	asrs	r2, r2, #2
 8006e44:	fa00 f202 	lsl.w	r2, r0, r2
 8006e48:	6868      	ldr	r0, [r5, #4]
 8006e4a:	4302      	orrs	r2, r0
 8006e4c:	606a      	str	r2, [r5, #4]
 8006e4e:	60de      	str	r6, [r3, #12]
 8006e50:	6099      	str	r1, [r3, #8]
 8006e52:	60b3      	str	r3, [r6, #8]
 8006e54:	e7de      	b.n	8006e14 <_free_r+0xe0>
 8006e56:	2a14      	cmp	r2, #20
 8006e58:	d801      	bhi.n	8006e5e <_free_r+0x12a>
 8006e5a:	325b      	adds	r2, #91	; 0x5b
 8006e5c:	e7e9      	b.n	8006e32 <_free_r+0xfe>
 8006e5e:	2a54      	cmp	r2, #84	; 0x54
 8006e60:	d802      	bhi.n	8006e68 <_free_r+0x134>
 8006e62:	0b02      	lsrs	r2, r0, #12
 8006e64:	326e      	adds	r2, #110	; 0x6e
 8006e66:	e7e4      	b.n	8006e32 <_free_r+0xfe>
 8006e68:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006e6c:	d802      	bhi.n	8006e74 <_free_r+0x140>
 8006e6e:	0bc2      	lsrs	r2, r0, #15
 8006e70:	3277      	adds	r2, #119	; 0x77
 8006e72:	e7de      	b.n	8006e32 <_free_r+0xfe>
 8006e74:	f240 5154 	movw	r1, #1364	; 0x554
 8006e78:	428a      	cmp	r2, r1
 8006e7a:	bf9a      	itte	ls
 8006e7c:	0c82      	lsrls	r2, r0, #18
 8006e7e:	327c      	addls	r2, #124	; 0x7c
 8006e80:	227e      	movhi	r2, #126	; 0x7e
 8006e82:	e7d6      	b.n	8006e32 <_free_r+0xfe>
 8006e84:	6889      	ldr	r1, [r1, #8]
 8006e86:	428e      	cmp	r6, r1
 8006e88:	d004      	beq.n	8006e94 <_free_r+0x160>
 8006e8a:	684a      	ldr	r2, [r1, #4]
 8006e8c:	f022 0203 	bic.w	r2, r2, #3
 8006e90:	4290      	cmp	r0, r2
 8006e92:	d3f7      	bcc.n	8006e84 <_free_r+0x150>
 8006e94:	68ce      	ldr	r6, [r1, #12]
 8006e96:	e7da      	b.n	8006e4e <_free_r+0x11a>
 8006e98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e9c:	20000100 	.word	0x20000100
 8006ea0:	2000050c 	.word	0x2000050c
 8006ea4:	20000700 	.word	0x20000700
 8006ea8:	20000108 	.word	0x20000108

08006eac <_fwalk_reent>:
 8006eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006eb0:	4680      	mov	r8, r0
 8006eb2:	4689      	mov	r9, r1
 8006eb4:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 8006eb8:	2600      	movs	r6, #0
 8006eba:	b914      	cbnz	r4, 8006ec2 <_fwalk_reent+0x16>
 8006ebc:	4630      	mov	r0, r6
 8006ebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ec2:	68a5      	ldr	r5, [r4, #8]
 8006ec4:	6867      	ldr	r7, [r4, #4]
 8006ec6:	3f01      	subs	r7, #1
 8006ec8:	d501      	bpl.n	8006ece <_fwalk_reent+0x22>
 8006eca:	6824      	ldr	r4, [r4, #0]
 8006ecc:	e7f5      	b.n	8006eba <_fwalk_reent+0xe>
 8006ece:	89ab      	ldrh	r3, [r5, #12]
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d907      	bls.n	8006ee4 <_fwalk_reent+0x38>
 8006ed4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ed8:	3301      	adds	r3, #1
 8006eda:	d003      	beq.n	8006ee4 <_fwalk_reent+0x38>
 8006edc:	4629      	mov	r1, r5
 8006ede:	4640      	mov	r0, r8
 8006ee0:	47c8      	blx	r9
 8006ee2:	4306      	orrs	r6, r0
 8006ee4:	3568      	adds	r5, #104	; 0x68
 8006ee6:	e7ee      	b.n	8006ec6 <_fwalk_reent+0x1a>

08006ee8 <_localeconv_r>:
 8006ee8:	4b04      	ldr	r3, [pc, #16]	; (8006efc <_localeconv_r+0x14>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	6a18      	ldr	r0, [r3, #32]
 8006eee:	4b04      	ldr	r3, [pc, #16]	; (8006f00 <_localeconv_r+0x18>)
 8006ef0:	2800      	cmp	r0, #0
 8006ef2:	bf08      	it	eq
 8006ef4:	4618      	moveq	r0, r3
 8006ef6:	30f0      	adds	r0, #240	; 0xf0
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop
 8006efc:	2000000c 	.word	0x2000000c
 8006f00:	20000510 	.word	0x20000510

08006f04 <__retarget_lock_init_recursive>:
 8006f04:	4770      	bx	lr

08006f06 <__retarget_lock_close_recursive>:
 8006f06:	4770      	bx	lr

08006f08 <__retarget_lock_acquire_recursive>:
 8006f08:	4770      	bx	lr

08006f0a <__retarget_lock_release_recursive>:
 8006f0a:	4770      	bx	lr

08006f0c <__swhatbuf_r>:
 8006f0c:	b570      	push	{r4, r5, r6, lr}
 8006f0e:	460e      	mov	r6, r1
 8006f10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f14:	2900      	cmp	r1, #0
 8006f16:	b090      	sub	sp, #64	; 0x40
 8006f18:	4614      	mov	r4, r2
 8006f1a:	461d      	mov	r5, r3
 8006f1c:	da09      	bge.n	8006f32 <__swhatbuf_r+0x26>
 8006f1e:	89b3      	ldrh	r3, [r6, #12]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006f26:	602a      	str	r2, [r5, #0]
 8006f28:	d116      	bne.n	8006f58 <__swhatbuf_r+0x4c>
 8006f2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f2e:	6023      	str	r3, [r4, #0]
 8006f30:	e015      	b.n	8006f5e <__swhatbuf_r+0x52>
 8006f32:	aa01      	add	r2, sp, #4
 8006f34:	f000 ff02 	bl	8007d3c <_fstat_r>
 8006f38:	2800      	cmp	r0, #0
 8006f3a:	dbf0      	blt.n	8006f1e <__swhatbuf_r+0x12>
 8006f3c:	9a02      	ldr	r2, [sp, #8]
 8006f3e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006f42:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006f46:	425a      	negs	r2, r3
 8006f48:	415a      	adcs	r2, r3
 8006f4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f4e:	602a      	str	r2, [r5, #0]
 8006f50:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006f54:	6023      	str	r3, [r4, #0]
 8006f56:	e002      	b.n	8006f5e <__swhatbuf_r+0x52>
 8006f58:	2340      	movs	r3, #64	; 0x40
 8006f5a:	6023      	str	r3, [r4, #0]
 8006f5c:	4610      	mov	r0, r2
 8006f5e:	b010      	add	sp, #64	; 0x40
 8006f60:	bd70      	pop	{r4, r5, r6, pc}
	...

08006f64 <__smakebuf_r>:
 8006f64:	898b      	ldrh	r3, [r1, #12]
 8006f66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006f68:	079d      	lsls	r5, r3, #30
 8006f6a:	4606      	mov	r6, r0
 8006f6c:	460c      	mov	r4, r1
 8006f6e:	d507      	bpl.n	8006f80 <__smakebuf_r+0x1c>
 8006f70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f74:	6023      	str	r3, [r4, #0]
 8006f76:	6123      	str	r3, [r4, #16]
 8006f78:	2301      	movs	r3, #1
 8006f7a:	6163      	str	r3, [r4, #20]
 8006f7c:	b002      	add	sp, #8
 8006f7e:	bd70      	pop	{r4, r5, r6, pc}
 8006f80:	ab01      	add	r3, sp, #4
 8006f82:	466a      	mov	r2, sp
 8006f84:	f7ff ffc2 	bl	8006f0c <__swhatbuf_r>
 8006f88:	9900      	ldr	r1, [sp, #0]
 8006f8a:	4605      	mov	r5, r0
 8006f8c:	4630      	mov	r0, r6
 8006f8e:	f000 f831 	bl	8006ff4 <_malloc_r>
 8006f92:	b948      	cbnz	r0, 8006fa8 <__smakebuf_r+0x44>
 8006f94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f98:	059a      	lsls	r2, r3, #22
 8006f9a:	d4ef      	bmi.n	8006f7c <__smakebuf_r+0x18>
 8006f9c:	f023 0303 	bic.w	r3, r3, #3
 8006fa0:	f043 0302 	orr.w	r3, r3, #2
 8006fa4:	81a3      	strh	r3, [r4, #12]
 8006fa6:	e7e3      	b.n	8006f70 <__smakebuf_r+0xc>
 8006fa8:	4b0d      	ldr	r3, [pc, #52]	; (8006fe0 <__smakebuf_r+0x7c>)
 8006faa:	62b3      	str	r3, [r6, #40]	; 0x28
 8006fac:	89a3      	ldrh	r3, [r4, #12]
 8006fae:	6020      	str	r0, [r4, #0]
 8006fb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fb4:	81a3      	strh	r3, [r4, #12]
 8006fb6:	9b00      	ldr	r3, [sp, #0]
 8006fb8:	6163      	str	r3, [r4, #20]
 8006fba:	9b01      	ldr	r3, [sp, #4]
 8006fbc:	6120      	str	r0, [r4, #16]
 8006fbe:	b15b      	cbz	r3, 8006fd8 <__smakebuf_r+0x74>
 8006fc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fc4:	4630      	mov	r0, r6
 8006fc6:	f001 f819 	bl	8007ffc <_isatty_r>
 8006fca:	b128      	cbz	r0, 8006fd8 <__smakebuf_r+0x74>
 8006fcc:	89a3      	ldrh	r3, [r4, #12]
 8006fce:	f023 0303 	bic.w	r3, r3, #3
 8006fd2:	f043 0301 	orr.w	r3, r3, #1
 8006fd6:	81a3      	strh	r3, [r4, #12]
 8006fd8:	89a3      	ldrh	r3, [r4, #12]
 8006fda:	431d      	orrs	r5, r3
 8006fdc:	81a5      	strh	r5, [r4, #12]
 8006fde:	e7cd      	b.n	8006f7c <__smakebuf_r+0x18>
 8006fe0:	08006ad9 	.word	0x08006ad9

08006fe4 <malloc>:
 8006fe4:	4b02      	ldr	r3, [pc, #8]	; (8006ff0 <malloc+0xc>)
 8006fe6:	4601      	mov	r1, r0
 8006fe8:	6818      	ldr	r0, [r3, #0]
 8006fea:	f000 b803 	b.w	8006ff4 <_malloc_r>
 8006fee:	bf00      	nop
 8006ff0:	2000000c 	.word	0x2000000c

08006ff4 <_malloc_r>:
 8006ff4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff8:	f101 040b 	add.w	r4, r1, #11
 8006ffc:	2c16      	cmp	r4, #22
 8006ffe:	4681      	mov	r9, r0
 8007000:	d907      	bls.n	8007012 <_malloc_r+0x1e>
 8007002:	f034 0407 	bics.w	r4, r4, #7
 8007006:	d505      	bpl.n	8007014 <_malloc_r+0x20>
 8007008:	230c      	movs	r3, #12
 800700a:	f8c9 3000 	str.w	r3, [r9]
 800700e:	2600      	movs	r6, #0
 8007010:	e131      	b.n	8007276 <_malloc_r+0x282>
 8007012:	2410      	movs	r4, #16
 8007014:	428c      	cmp	r4, r1
 8007016:	d3f7      	bcc.n	8007008 <_malloc_r+0x14>
 8007018:	4648      	mov	r0, r9
 800701a:	f000 fa05 	bl	8007428 <__malloc_lock>
 800701e:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8007022:	4d9c      	ldr	r5, [pc, #624]	; (8007294 <_malloc_r+0x2a0>)
 8007024:	d236      	bcs.n	8007094 <_malloc_r+0xa0>
 8007026:	f104 0208 	add.w	r2, r4, #8
 800702a:	442a      	add	r2, r5
 800702c:	f1a2 0108 	sub.w	r1, r2, #8
 8007030:	6856      	ldr	r6, [r2, #4]
 8007032:	428e      	cmp	r6, r1
 8007034:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8007038:	d102      	bne.n	8007040 <_malloc_r+0x4c>
 800703a:	68d6      	ldr	r6, [r2, #12]
 800703c:	42b2      	cmp	r2, r6
 800703e:	d010      	beq.n	8007062 <_malloc_r+0x6e>
 8007040:	6873      	ldr	r3, [r6, #4]
 8007042:	68f2      	ldr	r2, [r6, #12]
 8007044:	68b1      	ldr	r1, [r6, #8]
 8007046:	f023 0303 	bic.w	r3, r3, #3
 800704a:	60ca      	str	r2, [r1, #12]
 800704c:	4433      	add	r3, r6
 800704e:	6091      	str	r1, [r2, #8]
 8007050:	685a      	ldr	r2, [r3, #4]
 8007052:	f042 0201 	orr.w	r2, r2, #1
 8007056:	605a      	str	r2, [r3, #4]
 8007058:	4648      	mov	r0, r9
 800705a:	f000 f9eb 	bl	8007434 <__malloc_unlock>
 800705e:	3608      	adds	r6, #8
 8007060:	e109      	b.n	8007276 <_malloc_r+0x282>
 8007062:	3302      	adds	r3, #2
 8007064:	4a8c      	ldr	r2, [pc, #560]	; (8007298 <_malloc_r+0x2a4>)
 8007066:	692e      	ldr	r6, [r5, #16]
 8007068:	4296      	cmp	r6, r2
 800706a:	4611      	mov	r1, r2
 800706c:	d06d      	beq.n	800714a <_malloc_r+0x156>
 800706e:	6870      	ldr	r0, [r6, #4]
 8007070:	f020 0003 	bic.w	r0, r0, #3
 8007074:	1b07      	subs	r7, r0, r4
 8007076:	2f0f      	cmp	r7, #15
 8007078:	dd47      	ble.n	800710a <_malloc_r+0x116>
 800707a:	1933      	adds	r3, r6, r4
 800707c:	f044 0401 	orr.w	r4, r4, #1
 8007080:	6074      	str	r4, [r6, #4]
 8007082:	616b      	str	r3, [r5, #20]
 8007084:	612b      	str	r3, [r5, #16]
 8007086:	60da      	str	r2, [r3, #12]
 8007088:	609a      	str	r2, [r3, #8]
 800708a:	f047 0201 	orr.w	r2, r7, #1
 800708e:	605a      	str	r2, [r3, #4]
 8007090:	5037      	str	r7, [r6, r0]
 8007092:	e7e1      	b.n	8007058 <_malloc_r+0x64>
 8007094:	0a63      	lsrs	r3, r4, #9
 8007096:	d02a      	beq.n	80070ee <_malloc_r+0xfa>
 8007098:	2b04      	cmp	r3, #4
 800709a:	d812      	bhi.n	80070c2 <_malloc_r+0xce>
 800709c:	09a3      	lsrs	r3, r4, #6
 800709e:	3338      	adds	r3, #56	; 0x38
 80070a0:	1c5a      	adds	r2, r3, #1
 80070a2:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80070a6:	f1a2 0008 	sub.w	r0, r2, #8
 80070aa:	6856      	ldr	r6, [r2, #4]
 80070ac:	4286      	cmp	r6, r0
 80070ae:	d006      	beq.n	80070be <_malloc_r+0xca>
 80070b0:	6872      	ldr	r2, [r6, #4]
 80070b2:	f022 0203 	bic.w	r2, r2, #3
 80070b6:	1b11      	subs	r1, r2, r4
 80070b8:	290f      	cmp	r1, #15
 80070ba:	dd1c      	ble.n	80070f6 <_malloc_r+0x102>
 80070bc:	3b01      	subs	r3, #1
 80070be:	3301      	adds	r3, #1
 80070c0:	e7d0      	b.n	8007064 <_malloc_r+0x70>
 80070c2:	2b14      	cmp	r3, #20
 80070c4:	d801      	bhi.n	80070ca <_malloc_r+0xd6>
 80070c6:	335b      	adds	r3, #91	; 0x5b
 80070c8:	e7ea      	b.n	80070a0 <_malloc_r+0xac>
 80070ca:	2b54      	cmp	r3, #84	; 0x54
 80070cc:	d802      	bhi.n	80070d4 <_malloc_r+0xe0>
 80070ce:	0b23      	lsrs	r3, r4, #12
 80070d0:	336e      	adds	r3, #110	; 0x6e
 80070d2:	e7e5      	b.n	80070a0 <_malloc_r+0xac>
 80070d4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80070d8:	d802      	bhi.n	80070e0 <_malloc_r+0xec>
 80070da:	0be3      	lsrs	r3, r4, #15
 80070dc:	3377      	adds	r3, #119	; 0x77
 80070de:	e7df      	b.n	80070a0 <_malloc_r+0xac>
 80070e0:	f240 5254 	movw	r2, #1364	; 0x554
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d804      	bhi.n	80070f2 <_malloc_r+0xfe>
 80070e8:	0ca3      	lsrs	r3, r4, #18
 80070ea:	337c      	adds	r3, #124	; 0x7c
 80070ec:	e7d8      	b.n	80070a0 <_malloc_r+0xac>
 80070ee:	233f      	movs	r3, #63	; 0x3f
 80070f0:	e7d6      	b.n	80070a0 <_malloc_r+0xac>
 80070f2:	237e      	movs	r3, #126	; 0x7e
 80070f4:	e7d4      	b.n	80070a0 <_malloc_r+0xac>
 80070f6:	2900      	cmp	r1, #0
 80070f8:	68f1      	ldr	r1, [r6, #12]
 80070fa:	db04      	blt.n	8007106 <_malloc_r+0x112>
 80070fc:	68b3      	ldr	r3, [r6, #8]
 80070fe:	60d9      	str	r1, [r3, #12]
 8007100:	608b      	str	r3, [r1, #8]
 8007102:	18b3      	adds	r3, r6, r2
 8007104:	e7a4      	b.n	8007050 <_malloc_r+0x5c>
 8007106:	460e      	mov	r6, r1
 8007108:	e7d0      	b.n	80070ac <_malloc_r+0xb8>
 800710a:	2f00      	cmp	r7, #0
 800710c:	616a      	str	r2, [r5, #20]
 800710e:	612a      	str	r2, [r5, #16]
 8007110:	db05      	blt.n	800711e <_malloc_r+0x12a>
 8007112:	4430      	add	r0, r6
 8007114:	6843      	ldr	r3, [r0, #4]
 8007116:	f043 0301 	orr.w	r3, r3, #1
 800711a:	6043      	str	r3, [r0, #4]
 800711c:	e79c      	b.n	8007058 <_malloc_r+0x64>
 800711e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007122:	d244      	bcs.n	80071ae <_malloc_r+0x1ba>
 8007124:	08c0      	lsrs	r0, r0, #3
 8007126:	1087      	asrs	r7, r0, #2
 8007128:	2201      	movs	r2, #1
 800712a:	fa02 f707 	lsl.w	r7, r2, r7
 800712e:	686a      	ldr	r2, [r5, #4]
 8007130:	3001      	adds	r0, #1
 8007132:	433a      	orrs	r2, r7
 8007134:	606a      	str	r2, [r5, #4]
 8007136:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800713a:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800713e:	60b7      	str	r7, [r6, #8]
 8007140:	3a08      	subs	r2, #8
 8007142:	60f2      	str	r2, [r6, #12]
 8007144:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8007148:	60fe      	str	r6, [r7, #12]
 800714a:	2001      	movs	r0, #1
 800714c:	109a      	asrs	r2, r3, #2
 800714e:	fa00 f202 	lsl.w	r2, r0, r2
 8007152:	6868      	ldr	r0, [r5, #4]
 8007154:	4282      	cmp	r2, r0
 8007156:	f200 80a1 	bhi.w	800729c <_malloc_r+0x2a8>
 800715a:	4202      	tst	r2, r0
 800715c:	d106      	bne.n	800716c <_malloc_r+0x178>
 800715e:	f023 0303 	bic.w	r3, r3, #3
 8007162:	0052      	lsls	r2, r2, #1
 8007164:	4202      	tst	r2, r0
 8007166:	f103 0304 	add.w	r3, r3, #4
 800716a:	d0fa      	beq.n	8007162 <_malloc_r+0x16e>
 800716c:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8007170:	46e0      	mov	r8, ip
 8007172:	469e      	mov	lr, r3
 8007174:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8007178:	4546      	cmp	r6, r8
 800717a:	d153      	bne.n	8007224 <_malloc_r+0x230>
 800717c:	f10e 0e01 	add.w	lr, lr, #1
 8007180:	f01e 0f03 	tst.w	lr, #3
 8007184:	f108 0808 	add.w	r8, r8, #8
 8007188:	d1f4      	bne.n	8007174 <_malloc_r+0x180>
 800718a:	0798      	lsls	r0, r3, #30
 800718c:	d179      	bne.n	8007282 <_malloc_r+0x28e>
 800718e:	686b      	ldr	r3, [r5, #4]
 8007190:	ea23 0302 	bic.w	r3, r3, r2
 8007194:	606b      	str	r3, [r5, #4]
 8007196:	6868      	ldr	r0, [r5, #4]
 8007198:	0052      	lsls	r2, r2, #1
 800719a:	4282      	cmp	r2, r0
 800719c:	d87e      	bhi.n	800729c <_malloc_r+0x2a8>
 800719e:	2a00      	cmp	r2, #0
 80071a0:	d07c      	beq.n	800729c <_malloc_r+0x2a8>
 80071a2:	4673      	mov	r3, lr
 80071a4:	4202      	tst	r2, r0
 80071a6:	d1e1      	bne.n	800716c <_malloc_r+0x178>
 80071a8:	3304      	adds	r3, #4
 80071aa:	0052      	lsls	r2, r2, #1
 80071ac:	e7fa      	b.n	80071a4 <_malloc_r+0x1b0>
 80071ae:	0a42      	lsrs	r2, r0, #9
 80071b0:	2a04      	cmp	r2, #4
 80071b2:	d815      	bhi.n	80071e0 <_malloc_r+0x1ec>
 80071b4:	0982      	lsrs	r2, r0, #6
 80071b6:	3238      	adds	r2, #56	; 0x38
 80071b8:	1c57      	adds	r7, r2, #1
 80071ba:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80071be:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80071c2:	45be      	cmp	lr, r7
 80071c4:	d126      	bne.n	8007214 <_malloc_r+0x220>
 80071c6:	2001      	movs	r0, #1
 80071c8:	1092      	asrs	r2, r2, #2
 80071ca:	fa00 f202 	lsl.w	r2, r0, r2
 80071ce:	6868      	ldr	r0, [r5, #4]
 80071d0:	4310      	orrs	r0, r2
 80071d2:	6068      	str	r0, [r5, #4]
 80071d4:	f8c6 e00c 	str.w	lr, [r6, #12]
 80071d8:	60b7      	str	r7, [r6, #8]
 80071da:	f8ce 6008 	str.w	r6, [lr, #8]
 80071de:	e7b3      	b.n	8007148 <_malloc_r+0x154>
 80071e0:	2a14      	cmp	r2, #20
 80071e2:	d801      	bhi.n	80071e8 <_malloc_r+0x1f4>
 80071e4:	325b      	adds	r2, #91	; 0x5b
 80071e6:	e7e7      	b.n	80071b8 <_malloc_r+0x1c4>
 80071e8:	2a54      	cmp	r2, #84	; 0x54
 80071ea:	d802      	bhi.n	80071f2 <_malloc_r+0x1fe>
 80071ec:	0b02      	lsrs	r2, r0, #12
 80071ee:	326e      	adds	r2, #110	; 0x6e
 80071f0:	e7e2      	b.n	80071b8 <_malloc_r+0x1c4>
 80071f2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80071f6:	d802      	bhi.n	80071fe <_malloc_r+0x20a>
 80071f8:	0bc2      	lsrs	r2, r0, #15
 80071fa:	3277      	adds	r2, #119	; 0x77
 80071fc:	e7dc      	b.n	80071b8 <_malloc_r+0x1c4>
 80071fe:	f240 5754 	movw	r7, #1364	; 0x554
 8007202:	42ba      	cmp	r2, r7
 8007204:	bf9a      	itte	ls
 8007206:	0c82      	lsrls	r2, r0, #18
 8007208:	327c      	addls	r2, #124	; 0x7c
 800720a:	227e      	movhi	r2, #126	; 0x7e
 800720c:	e7d4      	b.n	80071b8 <_malloc_r+0x1c4>
 800720e:	68bf      	ldr	r7, [r7, #8]
 8007210:	45be      	cmp	lr, r7
 8007212:	d004      	beq.n	800721e <_malloc_r+0x22a>
 8007214:	687a      	ldr	r2, [r7, #4]
 8007216:	f022 0203 	bic.w	r2, r2, #3
 800721a:	4290      	cmp	r0, r2
 800721c:	d3f7      	bcc.n	800720e <_malloc_r+0x21a>
 800721e:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8007222:	e7d7      	b.n	80071d4 <_malloc_r+0x1e0>
 8007224:	6870      	ldr	r0, [r6, #4]
 8007226:	68f7      	ldr	r7, [r6, #12]
 8007228:	f020 0003 	bic.w	r0, r0, #3
 800722c:	eba0 0a04 	sub.w	sl, r0, r4
 8007230:	f1ba 0f0f 	cmp.w	sl, #15
 8007234:	dd10      	ble.n	8007258 <_malloc_r+0x264>
 8007236:	68b2      	ldr	r2, [r6, #8]
 8007238:	1933      	adds	r3, r6, r4
 800723a:	f044 0401 	orr.w	r4, r4, #1
 800723e:	6074      	str	r4, [r6, #4]
 8007240:	60d7      	str	r7, [r2, #12]
 8007242:	60ba      	str	r2, [r7, #8]
 8007244:	f04a 0201 	orr.w	r2, sl, #1
 8007248:	616b      	str	r3, [r5, #20]
 800724a:	612b      	str	r3, [r5, #16]
 800724c:	60d9      	str	r1, [r3, #12]
 800724e:	6099      	str	r1, [r3, #8]
 8007250:	605a      	str	r2, [r3, #4]
 8007252:	f846 a000 	str.w	sl, [r6, r0]
 8007256:	e6ff      	b.n	8007058 <_malloc_r+0x64>
 8007258:	f1ba 0f00 	cmp.w	sl, #0
 800725c:	db0f      	blt.n	800727e <_malloc_r+0x28a>
 800725e:	4430      	add	r0, r6
 8007260:	6843      	ldr	r3, [r0, #4]
 8007262:	f043 0301 	orr.w	r3, r3, #1
 8007266:	6043      	str	r3, [r0, #4]
 8007268:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800726c:	4648      	mov	r0, r9
 800726e:	60df      	str	r7, [r3, #12]
 8007270:	60bb      	str	r3, [r7, #8]
 8007272:	f000 f8df 	bl	8007434 <__malloc_unlock>
 8007276:	4630      	mov	r0, r6
 8007278:	b003      	add	sp, #12
 800727a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800727e:	463e      	mov	r6, r7
 8007280:	e77a      	b.n	8007178 <_malloc_r+0x184>
 8007282:	f85c 0908 	ldr.w	r0, [ip], #-8
 8007286:	4584      	cmp	ip, r0
 8007288:	f103 33ff 	add.w	r3, r3, #4294967295
 800728c:	f43f af7d 	beq.w	800718a <_malloc_r+0x196>
 8007290:	e781      	b.n	8007196 <_malloc_r+0x1a2>
 8007292:	bf00      	nop
 8007294:	20000100 	.word	0x20000100
 8007298:	20000108 	.word	0x20000108
 800729c:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80072a0:	f8db 6004 	ldr.w	r6, [fp, #4]
 80072a4:	f026 0603 	bic.w	r6, r6, #3
 80072a8:	42b4      	cmp	r4, r6
 80072aa:	d803      	bhi.n	80072b4 <_malloc_r+0x2c0>
 80072ac:	1b33      	subs	r3, r6, r4
 80072ae:	2b0f      	cmp	r3, #15
 80072b0:	f300 8096 	bgt.w	80073e0 <_malloc_r+0x3ec>
 80072b4:	4a4f      	ldr	r2, [pc, #316]	; (80073f4 <_malloc_r+0x400>)
 80072b6:	6817      	ldr	r7, [r2, #0]
 80072b8:	4a4f      	ldr	r2, [pc, #316]	; (80073f8 <_malloc_r+0x404>)
 80072ba:	6811      	ldr	r1, [r2, #0]
 80072bc:	3710      	adds	r7, #16
 80072be:	3101      	adds	r1, #1
 80072c0:	eb0b 0306 	add.w	r3, fp, r6
 80072c4:	4427      	add	r7, r4
 80072c6:	d005      	beq.n	80072d4 <_malloc_r+0x2e0>
 80072c8:	494c      	ldr	r1, [pc, #304]	; (80073fc <_malloc_r+0x408>)
 80072ca:	3901      	subs	r1, #1
 80072cc:	440f      	add	r7, r1
 80072ce:	3101      	adds	r1, #1
 80072d0:	4249      	negs	r1, r1
 80072d2:	400f      	ands	r7, r1
 80072d4:	4639      	mov	r1, r7
 80072d6:	4648      	mov	r0, r9
 80072d8:	9201      	str	r2, [sp, #4]
 80072da:	9300      	str	r3, [sp, #0]
 80072dc:	f000 fb80 	bl	80079e0 <_sbrk_r>
 80072e0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80072e4:	4680      	mov	r8, r0
 80072e6:	d056      	beq.n	8007396 <_malloc_r+0x3a2>
 80072e8:	9b00      	ldr	r3, [sp, #0]
 80072ea:	9a01      	ldr	r2, [sp, #4]
 80072ec:	4283      	cmp	r3, r0
 80072ee:	d901      	bls.n	80072f4 <_malloc_r+0x300>
 80072f0:	45ab      	cmp	fp, r5
 80072f2:	d150      	bne.n	8007396 <_malloc_r+0x3a2>
 80072f4:	4842      	ldr	r0, [pc, #264]	; (8007400 <_malloc_r+0x40c>)
 80072f6:	6801      	ldr	r1, [r0, #0]
 80072f8:	4543      	cmp	r3, r8
 80072fa:	eb07 0e01 	add.w	lr, r7, r1
 80072fe:	f8c0 e000 	str.w	lr, [r0]
 8007302:	4940      	ldr	r1, [pc, #256]	; (8007404 <_malloc_r+0x410>)
 8007304:	4682      	mov	sl, r0
 8007306:	d113      	bne.n	8007330 <_malloc_r+0x33c>
 8007308:	420b      	tst	r3, r1
 800730a:	d111      	bne.n	8007330 <_malloc_r+0x33c>
 800730c:	68ab      	ldr	r3, [r5, #8]
 800730e:	443e      	add	r6, r7
 8007310:	f046 0601 	orr.w	r6, r6, #1
 8007314:	605e      	str	r6, [r3, #4]
 8007316:	4a3c      	ldr	r2, [pc, #240]	; (8007408 <_malloc_r+0x414>)
 8007318:	f8da 3000 	ldr.w	r3, [sl]
 800731c:	6811      	ldr	r1, [r2, #0]
 800731e:	428b      	cmp	r3, r1
 8007320:	bf88      	it	hi
 8007322:	6013      	strhi	r3, [r2, #0]
 8007324:	4a39      	ldr	r2, [pc, #228]	; (800740c <_malloc_r+0x418>)
 8007326:	6811      	ldr	r1, [r2, #0]
 8007328:	428b      	cmp	r3, r1
 800732a:	bf88      	it	hi
 800732c:	6013      	strhi	r3, [r2, #0]
 800732e:	e032      	b.n	8007396 <_malloc_r+0x3a2>
 8007330:	6810      	ldr	r0, [r2, #0]
 8007332:	3001      	adds	r0, #1
 8007334:	bf1b      	ittet	ne
 8007336:	eba8 0303 	subne.w	r3, r8, r3
 800733a:	4473      	addne	r3, lr
 800733c:	f8c2 8000 	streq.w	r8, [r2]
 8007340:	f8ca 3000 	strne.w	r3, [sl]
 8007344:	f018 0007 	ands.w	r0, r8, #7
 8007348:	bf1c      	itt	ne
 800734a:	f1c0 0008 	rsbne	r0, r0, #8
 800734e:	4480      	addne	r8, r0
 8007350:	4b2a      	ldr	r3, [pc, #168]	; (80073fc <_malloc_r+0x408>)
 8007352:	4447      	add	r7, r8
 8007354:	4418      	add	r0, r3
 8007356:	400f      	ands	r7, r1
 8007358:	1bc7      	subs	r7, r0, r7
 800735a:	4639      	mov	r1, r7
 800735c:	4648      	mov	r0, r9
 800735e:	f000 fb3f 	bl	80079e0 <_sbrk_r>
 8007362:	1c43      	adds	r3, r0, #1
 8007364:	bf08      	it	eq
 8007366:	4640      	moveq	r0, r8
 8007368:	f8da 3000 	ldr.w	r3, [sl]
 800736c:	f8c5 8008 	str.w	r8, [r5, #8]
 8007370:	bf08      	it	eq
 8007372:	2700      	moveq	r7, #0
 8007374:	eba0 0008 	sub.w	r0, r0, r8
 8007378:	443b      	add	r3, r7
 800737a:	4407      	add	r7, r0
 800737c:	f047 0701 	orr.w	r7, r7, #1
 8007380:	45ab      	cmp	fp, r5
 8007382:	f8ca 3000 	str.w	r3, [sl]
 8007386:	f8c8 7004 	str.w	r7, [r8, #4]
 800738a:	d0c4      	beq.n	8007316 <_malloc_r+0x322>
 800738c:	2e0f      	cmp	r6, #15
 800738e:	d810      	bhi.n	80073b2 <_malloc_r+0x3be>
 8007390:	2301      	movs	r3, #1
 8007392:	f8c8 3004 	str.w	r3, [r8, #4]
 8007396:	68ab      	ldr	r3, [r5, #8]
 8007398:	685a      	ldr	r2, [r3, #4]
 800739a:	f022 0203 	bic.w	r2, r2, #3
 800739e:	4294      	cmp	r4, r2
 80073a0:	eba2 0304 	sub.w	r3, r2, r4
 80073a4:	d801      	bhi.n	80073aa <_malloc_r+0x3b6>
 80073a6:	2b0f      	cmp	r3, #15
 80073a8:	dc1a      	bgt.n	80073e0 <_malloc_r+0x3ec>
 80073aa:	4648      	mov	r0, r9
 80073ac:	f000 f842 	bl	8007434 <__malloc_unlock>
 80073b0:	e62d      	b.n	800700e <_malloc_r+0x1a>
 80073b2:	f8db 3004 	ldr.w	r3, [fp, #4]
 80073b6:	3e0c      	subs	r6, #12
 80073b8:	f026 0607 	bic.w	r6, r6, #7
 80073bc:	f003 0301 	and.w	r3, r3, #1
 80073c0:	4333      	orrs	r3, r6
 80073c2:	f8cb 3004 	str.w	r3, [fp, #4]
 80073c6:	eb0b 0306 	add.w	r3, fp, r6
 80073ca:	2205      	movs	r2, #5
 80073cc:	2e0f      	cmp	r6, #15
 80073ce:	605a      	str	r2, [r3, #4]
 80073d0:	609a      	str	r2, [r3, #8]
 80073d2:	d9a0      	bls.n	8007316 <_malloc_r+0x322>
 80073d4:	f10b 0108 	add.w	r1, fp, #8
 80073d8:	4648      	mov	r0, r9
 80073da:	f7ff fcab 	bl	8006d34 <_free_r>
 80073de:	e79a      	b.n	8007316 <_malloc_r+0x322>
 80073e0:	68ae      	ldr	r6, [r5, #8]
 80073e2:	f044 0201 	orr.w	r2, r4, #1
 80073e6:	4434      	add	r4, r6
 80073e8:	f043 0301 	orr.w	r3, r3, #1
 80073ec:	6072      	str	r2, [r6, #4]
 80073ee:	60ac      	str	r4, [r5, #8]
 80073f0:	6063      	str	r3, [r4, #4]
 80073f2:	e631      	b.n	8007058 <_malloc_r+0x64>
 80073f4:	20000700 	.word	0x20000700
 80073f8:	20000508 	.word	0x20000508
 80073fc:	00001000 	.word	0x00001000
 8007400:	200006d0 	.word	0x200006d0
 8007404:	00000fff 	.word	0x00000fff
 8007408:	200006f8 	.word	0x200006f8
 800740c:	200006fc 	.word	0x200006fc

08007410 <memcpy>:
 8007410:	b510      	push	{r4, lr}
 8007412:	1e43      	subs	r3, r0, #1
 8007414:	440a      	add	r2, r1
 8007416:	4291      	cmp	r1, r2
 8007418:	d100      	bne.n	800741c <memcpy+0xc>
 800741a:	bd10      	pop	{r4, pc}
 800741c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007420:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007424:	e7f7      	b.n	8007416 <memcpy+0x6>
	...

08007428 <__malloc_lock>:
 8007428:	4801      	ldr	r0, [pc, #4]	; (8007430 <__malloc_lock+0x8>)
 800742a:	f7ff bd6d 	b.w	8006f08 <__retarget_lock_acquire_recursive>
 800742e:	bf00      	nop
 8007430:	200008f4 	.word	0x200008f4

08007434 <__malloc_unlock>:
 8007434:	4801      	ldr	r0, [pc, #4]	; (800743c <__malloc_unlock+0x8>)
 8007436:	f7ff bd68 	b.w	8006f0a <__retarget_lock_release_recursive>
 800743a:	bf00      	nop
 800743c:	200008f4 	.word	0x200008f4

08007440 <_Balloc>:
 8007440:	b570      	push	{r4, r5, r6, lr}
 8007442:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007444:	4604      	mov	r4, r0
 8007446:	460e      	mov	r6, r1
 8007448:	b93d      	cbnz	r5, 800745a <_Balloc+0x1a>
 800744a:	2010      	movs	r0, #16
 800744c:	f7ff fdca 	bl	8006fe4 <malloc>
 8007450:	6260      	str	r0, [r4, #36]	; 0x24
 8007452:	6045      	str	r5, [r0, #4]
 8007454:	6085      	str	r5, [r0, #8]
 8007456:	6005      	str	r5, [r0, #0]
 8007458:	60c5      	str	r5, [r0, #12]
 800745a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800745c:	68eb      	ldr	r3, [r5, #12]
 800745e:	b183      	cbz	r3, 8007482 <_Balloc+0x42>
 8007460:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007468:	b9b8      	cbnz	r0, 800749a <_Balloc+0x5a>
 800746a:	2101      	movs	r1, #1
 800746c:	fa01 f506 	lsl.w	r5, r1, r6
 8007470:	1d6a      	adds	r2, r5, #5
 8007472:	0092      	lsls	r2, r2, #2
 8007474:	4620      	mov	r0, r4
 8007476:	f000 fb4d 	bl	8007b14 <_calloc_r>
 800747a:	b160      	cbz	r0, 8007496 <_Balloc+0x56>
 800747c:	6046      	str	r6, [r0, #4]
 800747e:	6085      	str	r5, [r0, #8]
 8007480:	e00e      	b.n	80074a0 <_Balloc+0x60>
 8007482:	2221      	movs	r2, #33	; 0x21
 8007484:	2104      	movs	r1, #4
 8007486:	4620      	mov	r0, r4
 8007488:	f000 fb44 	bl	8007b14 <_calloc_r>
 800748c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800748e:	60e8      	str	r0, [r5, #12]
 8007490:	68db      	ldr	r3, [r3, #12]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d1e4      	bne.n	8007460 <_Balloc+0x20>
 8007496:	2000      	movs	r0, #0
 8007498:	bd70      	pop	{r4, r5, r6, pc}
 800749a:	6802      	ldr	r2, [r0, #0]
 800749c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80074a0:	2300      	movs	r3, #0
 80074a2:	6103      	str	r3, [r0, #16]
 80074a4:	60c3      	str	r3, [r0, #12]
 80074a6:	bd70      	pop	{r4, r5, r6, pc}

080074a8 <_Bfree>:
 80074a8:	b570      	push	{r4, r5, r6, lr}
 80074aa:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80074ac:	4606      	mov	r6, r0
 80074ae:	460d      	mov	r5, r1
 80074b0:	b93c      	cbnz	r4, 80074c2 <_Bfree+0x1a>
 80074b2:	2010      	movs	r0, #16
 80074b4:	f7ff fd96 	bl	8006fe4 <malloc>
 80074b8:	6270      	str	r0, [r6, #36]	; 0x24
 80074ba:	6044      	str	r4, [r0, #4]
 80074bc:	6084      	str	r4, [r0, #8]
 80074be:	6004      	str	r4, [r0, #0]
 80074c0:	60c4      	str	r4, [r0, #12]
 80074c2:	b13d      	cbz	r5, 80074d4 <_Bfree+0x2c>
 80074c4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80074c6:	686a      	ldr	r2, [r5, #4]
 80074c8:	68db      	ldr	r3, [r3, #12]
 80074ca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074ce:	6029      	str	r1, [r5, #0]
 80074d0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80074d4:	bd70      	pop	{r4, r5, r6, pc}

080074d6 <__multadd>:
 80074d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074da:	690d      	ldr	r5, [r1, #16]
 80074dc:	461f      	mov	r7, r3
 80074de:	4606      	mov	r6, r0
 80074e0:	460c      	mov	r4, r1
 80074e2:	f101 0e14 	add.w	lr, r1, #20
 80074e6:	2300      	movs	r3, #0
 80074e8:	f8de 0000 	ldr.w	r0, [lr]
 80074ec:	b281      	uxth	r1, r0
 80074ee:	fb02 7101 	mla	r1, r2, r1, r7
 80074f2:	0c0f      	lsrs	r7, r1, #16
 80074f4:	0c00      	lsrs	r0, r0, #16
 80074f6:	fb02 7000 	mla	r0, r2, r0, r7
 80074fa:	b289      	uxth	r1, r1
 80074fc:	3301      	adds	r3, #1
 80074fe:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007502:	429d      	cmp	r5, r3
 8007504:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007508:	f84e 1b04 	str.w	r1, [lr], #4
 800750c:	dcec      	bgt.n	80074e8 <__multadd+0x12>
 800750e:	b1d7      	cbz	r7, 8007546 <__multadd+0x70>
 8007510:	68a3      	ldr	r3, [r4, #8]
 8007512:	429d      	cmp	r5, r3
 8007514:	db12      	blt.n	800753c <__multadd+0x66>
 8007516:	6861      	ldr	r1, [r4, #4]
 8007518:	4630      	mov	r0, r6
 800751a:	3101      	adds	r1, #1
 800751c:	f7ff ff90 	bl	8007440 <_Balloc>
 8007520:	6922      	ldr	r2, [r4, #16]
 8007522:	3202      	adds	r2, #2
 8007524:	f104 010c 	add.w	r1, r4, #12
 8007528:	4680      	mov	r8, r0
 800752a:	0092      	lsls	r2, r2, #2
 800752c:	300c      	adds	r0, #12
 800752e:	f7ff ff6f 	bl	8007410 <memcpy>
 8007532:	4621      	mov	r1, r4
 8007534:	4630      	mov	r0, r6
 8007536:	f7ff ffb7 	bl	80074a8 <_Bfree>
 800753a:	4644      	mov	r4, r8
 800753c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007540:	3501      	adds	r5, #1
 8007542:	615f      	str	r7, [r3, #20]
 8007544:	6125      	str	r5, [r4, #16]
 8007546:	4620      	mov	r0, r4
 8007548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800754c <__hi0bits>:
 800754c:	0c02      	lsrs	r2, r0, #16
 800754e:	0412      	lsls	r2, r2, #16
 8007550:	4603      	mov	r3, r0
 8007552:	b9b2      	cbnz	r2, 8007582 <__hi0bits+0x36>
 8007554:	0403      	lsls	r3, r0, #16
 8007556:	2010      	movs	r0, #16
 8007558:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800755c:	bf04      	itt	eq
 800755e:	021b      	lsleq	r3, r3, #8
 8007560:	3008      	addeq	r0, #8
 8007562:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007566:	bf04      	itt	eq
 8007568:	011b      	lsleq	r3, r3, #4
 800756a:	3004      	addeq	r0, #4
 800756c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007570:	bf04      	itt	eq
 8007572:	009b      	lsleq	r3, r3, #2
 8007574:	3002      	addeq	r0, #2
 8007576:	2b00      	cmp	r3, #0
 8007578:	db06      	blt.n	8007588 <__hi0bits+0x3c>
 800757a:	005b      	lsls	r3, r3, #1
 800757c:	d503      	bpl.n	8007586 <__hi0bits+0x3a>
 800757e:	3001      	adds	r0, #1
 8007580:	4770      	bx	lr
 8007582:	2000      	movs	r0, #0
 8007584:	e7e8      	b.n	8007558 <__hi0bits+0xc>
 8007586:	2020      	movs	r0, #32
 8007588:	4770      	bx	lr

0800758a <__lo0bits>:
 800758a:	6803      	ldr	r3, [r0, #0]
 800758c:	f013 0207 	ands.w	r2, r3, #7
 8007590:	4601      	mov	r1, r0
 8007592:	d00b      	beq.n	80075ac <__lo0bits+0x22>
 8007594:	07da      	lsls	r2, r3, #31
 8007596:	d423      	bmi.n	80075e0 <__lo0bits+0x56>
 8007598:	0798      	lsls	r0, r3, #30
 800759a:	bf49      	itett	mi
 800759c:	085b      	lsrmi	r3, r3, #1
 800759e:	089b      	lsrpl	r3, r3, #2
 80075a0:	2001      	movmi	r0, #1
 80075a2:	600b      	strmi	r3, [r1, #0]
 80075a4:	bf5c      	itt	pl
 80075a6:	600b      	strpl	r3, [r1, #0]
 80075a8:	2002      	movpl	r0, #2
 80075aa:	4770      	bx	lr
 80075ac:	b298      	uxth	r0, r3
 80075ae:	b9a8      	cbnz	r0, 80075dc <__lo0bits+0x52>
 80075b0:	0c1b      	lsrs	r3, r3, #16
 80075b2:	2010      	movs	r0, #16
 80075b4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80075b8:	bf04      	itt	eq
 80075ba:	0a1b      	lsreq	r3, r3, #8
 80075bc:	3008      	addeq	r0, #8
 80075be:	071a      	lsls	r2, r3, #28
 80075c0:	bf04      	itt	eq
 80075c2:	091b      	lsreq	r3, r3, #4
 80075c4:	3004      	addeq	r0, #4
 80075c6:	079a      	lsls	r2, r3, #30
 80075c8:	bf04      	itt	eq
 80075ca:	089b      	lsreq	r3, r3, #2
 80075cc:	3002      	addeq	r0, #2
 80075ce:	07da      	lsls	r2, r3, #31
 80075d0:	d402      	bmi.n	80075d8 <__lo0bits+0x4e>
 80075d2:	085b      	lsrs	r3, r3, #1
 80075d4:	d006      	beq.n	80075e4 <__lo0bits+0x5a>
 80075d6:	3001      	adds	r0, #1
 80075d8:	600b      	str	r3, [r1, #0]
 80075da:	4770      	bx	lr
 80075dc:	4610      	mov	r0, r2
 80075de:	e7e9      	b.n	80075b4 <__lo0bits+0x2a>
 80075e0:	2000      	movs	r0, #0
 80075e2:	4770      	bx	lr
 80075e4:	2020      	movs	r0, #32
 80075e6:	4770      	bx	lr

080075e8 <__i2b>:
 80075e8:	b510      	push	{r4, lr}
 80075ea:	460c      	mov	r4, r1
 80075ec:	2101      	movs	r1, #1
 80075ee:	f7ff ff27 	bl	8007440 <_Balloc>
 80075f2:	2201      	movs	r2, #1
 80075f4:	6144      	str	r4, [r0, #20]
 80075f6:	6102      	str	r2, [r0, #16]
 80075f8:	bd10      	pop	{r4, pc}

080075fa <__multiply>:
 80075fa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075fe:	4614      	mov	r4, r2
 8007600:	690a      	ldr	r2, [r1, #16]
 8007602:	6923      	ldr	r3, [r4, #16]
 8007604:	429a      	cmp	r2, r3
 8007606:	bfb8      	it	lt
 8007608:	460b      	movlt	r3, r1
 800760a:	4689      	mov	r9, r1
 800760c:	bfbc      	itt	lt
 800760e:	46a1      	movlt	r9, r4
 8007610:	461c      	movlt	r4, r3
 8007612:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007616:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800761a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800761e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007622:	eb07 060a 	add.w	r6, r7, sl
 8007626:	429e      	cmp	r6, r3
 8007628:	bfc8      	it	gt
 800762a:	3101      	addgt	r1, #1
 800762c:	f7ff ff08 	bl	8007440 <_Balloc>
 8007630:	f100 0514 	add.w	r5, r0, #20
 8007634:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007638:	462b      	mov	r3, r5
 800763a:	2200      	movs	r2, #0
 800763c:	4543      	cmp	r3, r8
 800763e:	d316      	bcc.n	800766e <__multiply+0x74>
 8007640:	f104 0214 	add.w	r2, r4, #20
 8007644:	f109 0114 	add.w	r1, r9, #20
 8007648:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800764c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007650:	9301      	str	r3, [sp, #4]
 8007652:	9c01      	ldr	r4, [sp, #4]
 8007654:	4294      	cmp	r4, r2
 8007656:	4613      	mov	r3, r2
 8007658:	d80c      	bhi.n	8007674 <__multiply+0x7a>
 800765a:	2e00      	cmp	r6, #0
 800765c:	dd03      	ble.n	8007666 <__multiply+0x6c>
 800765e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007662:	2b00      	cmp	r3, #0
 8007664:	d054      	beq.n	8007710 <__multiply+0x116>
 8007666:	6106      	str	r6, [r0, #16]
 8007668:	b003      	add	sp, #12
 800766a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800766e:	f843 2b04 	str.w	r2, [r3], #4
 8007672:	e7e3      	b.n	800763c <__multiply+0x42>
 8007674:	f8b3 a000 	ldrh.w	sl, [r3]
 8007678:	3204      	adds	r2, #4
 800767a:	f1ba 0f00 	cmp.w	sl, #0
 800767e:	d020      	beq.n	80076c2 <__multiply+0xc8>
 8007680:	46ae      	mov	lr, r5
 8007682:	4689      	mov	r9, r1
 8007684:	f04f 0c00 	mov.w	ip, #0
 8007688:	f859 4b04 	ldr.w	r4, [r9], #4
 800768c:	f8be b000 	ldrh.w	fp, [lr]
 8007690:	b2a3      	uxth	r3, r4
 8007692:	fb0a b303 	mla	r3, sl, r3, fp
 8007696:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800769a:	f8de 4000 	ldr.w	r4, [lr]
 800769e:	4463      	add	r3, ip
 80076a0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80076a4:	fb0a c40b 	mla	r4, sl, fp, ip
 80076a8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80076b2:	454f      	cmp	r7, r9
 80076b4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80076b8:	f84e 3b04 	str.w	r3, [lr], #4
 80076bc:	d8e4      	bhi.n	8007688 <__multiply+0x8e>
 80076be:	f8ce c000 	str.w	ip, [lr]
 80076c2:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80076c6:	f1b9 0f00 	cmp.w	r9, #0
 80076ca:	d01f      	beq.n	800770c <__multiply+0x112>
 80076cc:	682b      	ldr	r3, [r5, #0]
 80076ce:	46ae      	mov	lr, r5
 80076d0:	468c      	mov	ip, r1
 80076d2:	f04f 0a00 	mov.w	sl, #0
 80076d6:	f8bc 4000 	ldrh.w	r4, [ip]
 80076da:	f8be b002 	ldrh.w	fp, [lr, #2]
 80076de:	fb09 b404 	mla	r4, r9, r4, fp
 80076e2:	44a2      	add	sl, r4
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80076ea:	f84e 3b04 	str.w	r3, [lr], #4
 80076ee:	f85c 3b04 	ldr.w	r3, [ip], #4
 80076f2:	f8be 4000 	ldrh.w	r4, [lr]
 80076f6:	0c1b      	lsrs	r3, r3, #16
 80076f8:	fb09 4303 	mla	r3, r9, r3, r4
 80076fc:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8007700:	4567      	cmp	r7, ip
 8007702:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007706:	d8e6      	bhi.n	80076d6 <__multiply+0xdc>
 8007708:	f8ce 3000 	str.w	r3, [lr]
 800770c:	3504      	adds	r5, #4
 800770e:	e7a0      	b.n	8007652 <__multiply+0x58>
 8007710:	3e01      	subs	r6, #1
 8007712:	e7a2      	b.n	800765a <__multiply+0x60>

08007714 <__pow5mult>:
 8007714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007718:	4615      	mov	r5, r2
 800771a:	f012 0203 	ands.w	r2, r2, #3
 800771e:	4606      	mov	r6, r0
 8007720:	460f      	mov	r7, r1
 8007722:	d007      	beq.n	8007734 <__pow5mult+0x20>
 8007724:	3a01      	subs	r2, #1
 8007726:	4c21      	ldr	r4, [pc, #132]	; (80077ac <__pow5mult+0x98>)
 8007728:	2300      	movs	r3, #0
 800772a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800772e:	f7ff fed2 	bl	80074d6 <__multadd>
 8007732:	4607      	mov	r7, r0
 8007734:	10ad      	asrs	r5, r5, #2
 8007736:	d035      	beq.n	80077a4 <__pow5mult+0x90>
 8007738:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800773a:	b93c      	cbnz	r4, 800774c <__pow5mult+0x38>
 800773c:	2010      	movs	r0, #16
 800773e:	f7ff fc51 	bl	8006fe4 <malloc>
 8007742:	6270      	str	r0, [r6, #36]	; 0x24
 8007744:	6044      	str	r4, [r0, #4]
 8007746:	6084      	str	r4, [r0, #8]
 8007748:	6004      	str	r4, [r0, #0]
 800774a:	60c4      	str	r4, [r0, #12]
 800774c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007750:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007754:	b94c      	cbnz	r4, 800776a <__pow5mult+0x56>
 8007756:	f240 2171 	movw	r1, #625	; 0x271
 800775a:	4630      	mov	r0, r6
 800775c:	f7ff ff44 	bl	80075e8 <__i2b>
 8007760:	2300      	movs	r3, #0
 8007762:	f8c8 0008 	str.w	r0, [r8, #8]
 8007766:	4604      	mov	r4, r0
 8007768:	6003      	str	r3, [r0, #0]
 800776a:	f04f 0800 	mov.w	r8, #0
 800776e:	07eb      	lsls	r3, r5, #31
 8007770:	d50a      	bpl.n	8007788 <__pow5mult+0x74>
 8007772:	4639      	mov	r1, r7
 8007774:	4622      	mov	r2, r4
 8007776:	4630      	mov	r0, r6
 8007778:	f7ff ff3f 	bl	80075fa <__multiply>
 800777c:	4639      	mov	r1, r7
 800777e:	4681      	mov	r9, r0
 8007780:	4630      	mov	r0, r6
 8007782:	f7ff fe91 	bl	80074a8 <_Bfree>
 8007786:	464f      	mov	r7, r9
 8007788:	106d      	asrs	r5, r5, #1
 800778a:	d00b      	beq.n	80077a4 <__pow5mult+0x90>
 800778c:	6820      	ldr	r0, [r4, #0]
 800778e:	b938      	cbnz	r0, 80077a0 <__pow5mult+0x8c>
 8007790:	4622      	mov	r2, r4
 8007792:	4621      	mov	r1, r4
 8007794:	4630      	mov	r0, r6
 8007796:	f7ff ff30 	bl	80075fa <__multiply>
 800779a:	6020      	str	r0, [r4, #0]
 800779c:	f8c0 8000 	str.w	r8, [r0]
 80077a0:	4604      	mov	r4, r0
 80077a2:	e7e4      	b.n	800776e <__pow5mult+0x5a>
 80077a4:	4638      	mov	r0, r7
 80077a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077aa:	bf00      	nop
 80077ac:	08008808 	.word	0x08008808

080077b0 <__lshift>:
 80077b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077b4:	460c      	mov	r4, r1
 80077b6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80077ba:	6923      	ldr	r3, [r4, #16]
 80077bc:	6849      	ldr	r1, [r1, #4]
 80077be:	eb0a 0903 	add.w	r9, sl, r3
 80077c2:	68a3      	ldr	r3, [r4, #8]
 80077c4:	4607      	mov	r7, r0
 80077c6:	4616      	mov	r6, r2
 80077c8:	f109 0501 	add.w	r5, r9, #1
 80077cc:	42ab      	cmp	r3, r5
 80077ce:	db31      	blt.n	8007834 <__lshift+0x84>
 80077d0:	4638      	mov	r0, r7
 80077d2:	f7ff fe35 	bl	8007440 <_Balloc>
 80077d6:	2200      	movs	r2, #0
 80077d8:	4680      	mov	r8, r0
 80077da:	f100 0314 	add.w	r3, r0, #20
 80077de:	4611      	mov	r1, r2
 80077e0:	4552      	cmp	r2, sl
 80077e2:	db2a      	blt.n	800783a <__lshift+0x8a>
 80077e4:	6920      	ldr	r0, [r4, #16]
 80077e6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80077ea:	f104 0114 	add.w	r1, r4, #20
 80077ee:	f016 021f 	ands.w	r2, r6, #31
 80077f2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80077f6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80077fa:	d022      	beq.n	8007842 <__lshift+0x92>
 80077fc:	f1c2 0c20 	rsb	ip, r2, #32
 8007800:	2000      	movs	r0, #0
 8007802:	680e      	ldr	r6, [r1, #0]
 8007804:	4096      	lsls	r6, r2
 8007806:	4330      	orrs	r0, r6
 8007808:	f843 0b04 	str.w	r0, [r3], #4
 800780c:	f851 0b04 	ldr.w	r0, [r1], #4
 8007810:	458e      	cmp	lr, r1
 8007812:	fa20 f00c 	lsr.w	r0, r0, ip
 8007816:	d8f4      	bhi.n	8007802 <__lshift+0x52>
 8007818:	6018      	str	r0, [r3, #0]
 800781a:	b108      	cbz	r0, 8007820 <__lshift+0x70>
 800781c:	f109 0502 	add.w	r5, r9, #2
 8007820:	3d01      	subs	r5, #1
 8007822:	4638      	mov	r0, r7
 8007824:	f8c8 5010 	str.w	r5, [r8, #16]
 8007828:	4621      	mov	r1, r4
 800782a:	f7ff fe3d 	bl	80074a8 <_Bfree>
 800782e:	4640      	mov	r0, r8
 8007830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007834:	3101      	adds	r1, #1
 8007836:	005b      	lsls	r3, r3, #1
 8007838:	e7c8      	b.n	80077cc <__lshift+0x1c>
 800783a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800783e:	3201      	adds	r2, #1
 8007840:	e7ce      	b.n	80077e0 <__lshift+0x30>
 8007842:	3b04      	subs	r3, #4
 8007844:	f851 2b04 	ldr.w	r2, [r1], #4
 8007848:	f843 2f04 	str.w	r2, [r3, #4]!
 800784c:	458e      	cmp	lr, r1
 800784e:	d8f9      	bhi.n	8007844 <__lshift+0x94>
 8007850:	e7e6      	b.n	8007820 <__lshift+0x70>

08007852 <__mcmp>:
 8007852:	6903      	ldr	r3, [r0, #16]
 8007854:	690a      	ldr	r2, [r1, #16]
 8007856:	1a9b      	subs	r3, r3, r2
 8007858:	b530      	push	{r4, r5, lr}
 800785a:	d10c      	bne.n	8007876 <__mcmp+0x24>
 800785c:	0092      	lsls	r2, r2, #2
 800785e:	3014      	adds	r0, #20
 8007860:	3114      	adds	r1, #20
 8007862:	1884      	adds	r4, r0, r2
 8007864:	4411      	add	r1, r2
 8007866:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800786a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800786e:	4295      	cmp	r5, r2
 8007870:	d003      	beq.n	800787a <__mcmp+0x28>
 8007872:	d305      	bcc.n	8007880 <__mcmp+0x2e>
 8007874:	2301      	movs	r3, #1
 8007876:	4618      	mov	r0, r3
 8007878:	bd30      	pop	{r4, r5, pc}
 800787a:	42a0      	cmp	r0, r4
 800787c:	d3f3      	bcc.n	8007866 <__mcmp+0x14>
 800787e:	e7fa      	b.n	8007876 <__mcmp+0x24>
 8007880:	f04f 33ff 	mov.w	r3, #4294967295
 8007884:	e7f7      	b.n	8007876 <__mcmp+0x24>

08007886 <__mdiff>:
 8007886:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800788a:	460d      	mov	r5, r1
 800788c:	4607      	mov	r7, r0
 800788e:	4611      	mov	r1, r2
 8007890:	4628      	mov	r0, r5
 8007892:	4614      	mov	r4, r2
 8007894:	f7ff ffdd 	bl	8007852 <__mcmp>
 8007898:	1e06      	subs	r6, r0, #0
 800789a:	d108      	bne.n	80078ae <__mdiff+0x28>
 800789c:	4631      	mov	r1, r6
 800789e:	4638      	mov	r0, r7
 80078a0:	f7ff fdce 	bl	8007440 <_Balloc>
 80078a4:	2301      	movs	r3, #1
 80078a6:	6103      	str	r3, [r0, #16]
 80078a8:	6146      	str	r6, [r0, #20]
 80078aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ae:	bfa4      	itt	ge
 80078b0:	4623      	movge	r3, r4
 80078b2:	462c      	movge	r4, r5
 80078b4:	4638      	mov	r0, r7
 80078b6:	6861      	ldr	r1, [r4, #4]
 80078b8:	bfa6      	itte	ge
 80078ba:	461d      	movge	r5, r3
 80078bc:	2600      	movge	r6, #0
 80078be:	2601      	movlt	r6, #1
 80078c0:	f7ff fdbe 	bl	8007440 <_Balloc>
 80078c4:	692b      	ldr	r3, [r5, #16]
 80078c6:	60c6      	str	r6, [r0, #12]
 80078c8:	6926      	ldr	r6, [r4, #16]
 80078ca:	f105 0914 	add.w	r9, r5, #20
 80078ce:	f104 0214 	add.w	r2, r4, #20
 80078d2:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80078d6:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80078da:	f100 0514 	add.w	r5, r0, #20
 80078de:	f04f 0c00 	mov.w	ip, #0
 80078e2:	f852 ab04 	ldr.w	sl, [r2], #4
 80078e6:	f859 4b04 	ldr.w	r4, [r9], #4
 80078ea:	fa1c f18a 	uxtah	r1, ip, sl
 80078ee:	b2a3      	uxth	r3, r4
 80078f0:	1ac9      	subs	r1, r1, r3
 80078f2:	0c23      	lsrs	r3, r4, #16
 80078f4:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80078f8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80078fc:	b289      	uxth	r1, r1
 80078fe:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007902:	45c8      	cmp	r8, r9
 8007904:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007908:	4696      	mov	lr, r2
 800790a:	f845 3b04 	str.w	r3, [r5], #4
 800790e:	d8e8      	bhi.n	80078e2 <__mdiff+0x5c>
 8007910:	45be      	cmp	lr, r7
 8007912:	d305      	bcc.n	8007920 <__mdiff+0x9a>
 8007914:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007918:	b18b      	cbz	r3, 800793e <__mdiff+0xb8>
 800791a:	6106      	str	r6, [r0, #16]
 800791c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007920:	f85e 1b04 	ldr.w	r1, [lr], #4
 8007924:	fa1c f381 	uxtah	r3, ip, r1
 8007928:	141a      	asrs	r2, r3, #16
 800792a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800792e:	b29b      	uxth	r3, r3
 8007930:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007934:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007938:	f845 3b04 	str.w	r3, [r5], #4
 800793c:	e7e8      	b.n	8007910 <__mdiff+0x8a>
 800793e:	3e01      	subs	r6, #1
 8007940:	e7e8      	b.n	8007914 <__mdiff+0x8e>

08007942 <__d2b>:
 8007942:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007946:	460e      	mov	r6, r1
 8007948:	2101      	movs	r1, #1
 800794a:	ec59 8b10 	vmov	r8, r9, d0
 800794e:	4615      	mov	r5, r2
 8007950:	f7ff fd76 	bl	8007440 <_Balloc>
 8007954:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007958:	4607      	mov	r7, r0
 800795a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800795e:	bb34      	cbnz	r4, 80079ae <__d2b+0x6c>
 8007960:	9301      	str	r3, [sp, #4]
 8007962:	f1b8 0f00 	cmp.w	r8, #0
 8007966:	d027      	beq.n	80079b8 <__d2b+0x76>
 8007968:	a802      	add	r0, sp, #8
 800796a:	f840 8d08 	str.w	r8, [r0, #-8]!
 800796e:	f7ff fe0c 	bl	800758a <__lo0bits>
 8007972:	9900      	ldr	r1, [sp, #0]
 8007974:	b1f0      	cbz	r0, 80079b4 <__d2b+0x72>
 8007976:	9a01      	ldr	r2, [sp, #4]
 8007978:	f1c0 0320 	rsb	r3, r0, #32
 800797c:	fa02 f303 	lsl.w	r3, r2, r3
 8007980:	430b      	orrs	r3, r1
 8007982:	40c2      	lsrs	r2, r0
 8007984:	617b      	str	r3, [r7, #20]
 8007986:	9201      	str	r2, [sp, #4]
 8007988:	9b01      	ldr	r3, [sp, #4]
 800798a:	61bb      	str	r3, [r7, #24]
 800798c:	2b00      	cmp	r3, #0
 800798e:	bf14      	ite	ne
 8007990:	2102      	movne	r1, #2
 8007992:	2101      	moveq	r1, #1
 8007994:	6139      	str	r1, [r7, #16]
 8007996:	b1c4      	cbz	r4, 80079ca <__d2b+0x88>
 8007998:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800799c:	4404      	add	r4, r0
 800799e:	6034      	str	r4, [r6, #0]
 80079a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80079a4:	6028      	str	r0, [r5, #0]
 80079a6:	4638      	mov	r0, r7
 80079a8:	b003      	add	sp, #12
 80079aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80079b2:	e7d5      	b.n	8007960 <__d2b+0x1e>
 80079b4:	6179      	str	r1, [r7, #20]
 80079b6:	e7e7      	b.n	8007988 <__d2b+0x46>
 80079b8:	a801      	add	r0, sp, #4
 80079ba:	f7ff fde6 	bl	800758a <__lo0bits>
 80079be:	9b01      	ldr	r3, [sp, #4]
 80079c0:	617b      	str	r3, [r7, #20]
 80079c2:	2101      	movs	r1, #1
 80079c4:	6139      	str	r1, [r7, #16]
 80079c6:	3020      	adds	r0, #32
 80079c8:	e7e5      	b.n	8007996 <__d2b+0x54>
 80079ca:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80079ce:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80079d2:	6030      	str	r0, [r6, #0]
 80079d4:	6918      	ldr	r0, [r3, #16]
 80079d6:	f7ff fdb9 	bl	800754c <__hi0bits>
 80079da:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80079de:	e7e1      	b.n	80079a4 <__d2b+0x62>

080079e0 <_sbrk_r>:
 80079e0:	b538      	push	{r3, r4, r5, lr}
 80079e2:	4c06      	ldr	r4, [pc, #24]	; (80079fc <_sbrk_r+0x1c>)
 80079e4:	2300      	movs	r3, #0
 80079e6:	4605      	mov	r5, r0
 80079e8:	4608      	mov	r0, r1
 80079ea:	6023      	str	r3, [r4, #0]
 80079ec:	f7fc fe54 	bl	8004698 <_sbrk>
 80079f0:	1c43      	adds	r3, r0, #1
 80079f2:	d102      	bne.n	80079fa <_sbrk_r+0x1a>
 80079f4:	6823      	ldr	r3, [r4, #0]
 80079f6:	b103      	cbz	r3, 80079fa <_sbrk_r+0x1a>
 80079f8:	602b      	str	r3, [r5, #0]
 80079fa:	bd38      	pop	{r3, r4, r5, pc}
 80079fc:	200008fc 	.word	0x200008fc

08007a00 <__sread>:
 8007a00:	b510      	push	{r4, lr}
 8007a02:	460c      	mov	r4, r1
 8007a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a08:	f000 fb54 	bl	80080b4 <_read_r>
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	bfab      	itete	ge
 8007a10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007a12:	89a3      	ldrhlt	r3, [r4, #12]
 8007a14:	181b      	addge	r3, r3, r0
 8007a16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007a1a:	bfac      	ite	ge
 8007a1c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007a1e:	81a3      	strhlt	r3, [r4, #12]
 8007a20:	bd10      	pop	{r4, pc}

08007a22 <__swrite>:
 8007a22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a26:	461f      	mov	r7, r3
 8007a28:	898b      	ldrh	r3, [r1, #12]
 8007a2a:	05db      	lsls	r3, r3, #23
 8007a2c:	4605      	mov	r5, r0
 8007a2e:	460c      	mov	r4, r1
 8007a30:	4616      	mov	r6, r2
 8007a32:	d505      	bpl.n	8007a40 <__swrite+0x1e>
 8007a34:	2302      	movs	r3, #2
 8007a36:	2200      	movs	r2, #0
 8007a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a3c:	f000 fafc 	bl	8008038 <_lseek_r>
 8007a40:	89a3      	ldrh	r3, [r4, #12]
 8007a42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a4a:	81a3      	strh	r3, [r4, #12]
 8007a4c:	4632      	mov	r2, r6
 8007a4e:	463b      	mov	r3, r7
 8007a50:	4628      	mov	r0, r5
 8007a52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a56:	f000 b84b 	b.w	8007af0 <_write_r>

08007a5a <__sseek>:
 8007a5a:	b510      	push	{r4, lr}
 8007a5c:	460c      	mov	r4, r1
 8007a5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a62:	f000 fae9 	bl	8008038 <_lseek_r>
 8007a66:	1c43      	adds	r3, r0, #1
 8007a68:	89a3      	ldrh	r3, [r4, #12]
 8007a6a:	bf15      	itete	ne
 8007a6c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007a6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007a72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007a76:	81a3      	strheq	r3, [r4, #12]
 8007a78:	bf18      	it	ne
 8007a7a:	81a3      	strhne	r3, [r4, #12]
 8007a7c:	bd10      	pop	{r4, pc}

08007a7e <__sclose>:
 8007a7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a82:	f000 b875 	b.w	8007b70 <_close_r>

08007a86 <__sprint_r>:
 8007a86:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a8a:	6893      	ldr	r3, [r2, #8]
 8007a8c:	4680      	mov	r8, r0
 8007a8e:	460f      	mov	r7, r1
 8007a90:	4614      	mov	r4, r2
 8007a92:	b91b      	cbnz	r3, 8007a9c <__sprint_r+0x16>
 8007a94:	6053      	str	r3, [r2, #4]
 8007a96:	4618      	mov	r0, r3
 8007a98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a9c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8007a9e:	049d      	lsls	r5, r3, #18
 8007aa0:	d523      	bpl.n	8007aea <__sprint_r+0x64>
 8007aa2:	6815      	ldr	r5, [r2, #0]
 8007aa4:	68a0      	ldr	r0, [r4, #8]
 8007aa6:	3508      	adds	r5, #8
 8007aa8:	b920      	cbnz	r0, 8007ab4 <__sprint_r+0x2e>
 8007aaa:	2300      	movs	r3, #0
 8007aac:	60a3      	str	r3, [r4, #8]
 8007aae:	6063      	str	r3, [r4, #4]
 8007ab0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ab4:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8007ab8:	f855 bc08 	ldr.w	fp, [r5, #-8]
 8007abc:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8007ac0:	f04f 0900 	mov.w	r9, #0
 8007ac4:	45ca      	cmp	sl, r9
 8007ac6:	dc05      	bgt.n	8007ad4 <__sprint_r+0x4e>
 8007ac8:	68a3      	ldr	r3, [r4, #8]
 8007aca:	f026 0603 	bic.w	r6, r6, #3
 8007ace:	1b9e      	subs	r6, r3, r6
 8007ad0:	60a6      	str	r6, [r4, #8]
 8007ad2:	e7e7      	b.n	8007aa4 <__sprint_r+0x1e>
 8007ad4:	463a      	mov	r2, r7
 8007ad6:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8007ada:	4640      	mov	r0, r8
 8007adc:	f000 f905 	bl	8007cea <_fputwc_r>
 8007ae0:	1c43      	adds	r3, r0, #1
 8007ae2:	d0e2      	beq.n	8007aaa <__sprint_r+0x24>
 8007ae4:	f109 0901 	add.w	r9, r9, #1
 8007ae8:	e7ec      	b.n	8007ac4 <__sprint_r+0x3e>
 8007aea:	f000 f939 	bl	8007d60 <__sfvwrite_r>
 8007aee:	e7dc      	b.n	8007aaa <__sprint_r+0x24>

08007af0 <_write_r>:
 8007af0:	b538      	push	{r3, r4, r5, lr}
 8007af2:	4c07      	ldr	r4, [pc, #28]	; (8007b10 <_write_r+0x20>)
 8007af4:	4605      	mov	r5, r0
 8007af6:	4608      	mov	r0, r1
 8007af8:	4611      	mov	r1, r2
 8007afa:	2200      	movs	r2, #0
 8007afc:	6022      	str	r2, [r4, #0]
 8007afe:	461a      	mov	r2, r3
 8007b00:	f7fc fdbc 	bl	800467c <_write>
 8007b04:	1c43      	adds	r3, r0, #1
 8007b06:	d102      	bne.n	8007b0e <_write_r+0x1e>
 8007b08:	6823      	ldr	r3, [r4, #0]
 8007b0a:	b103      	cbz	r3, 8007b0e <_write_r+0x1e>
 8007b0c:	602b      	str	r3, [r5, #0]
 8007b0e:	bd38      	pop	{r3, r4, r5, pc}
 8007b10:	200008fc 	.word	0x200008fc

08007b14 <_calloc_r>:
 8007b14:	b510      	push	{r4, lr}
 8007b16:	4351      	muls	r1, r2
 8007b18:	f7ff fa6c 	bl	8006ff4 <_malloc_r>
 8007b1c:	4604      	mov	r4, r0
 8007b1e:	b198      	cbz	r0, 8007b48 <_calloc_r+0x34>
 8007b20:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8007b24:	f022 0203 	bic.w	r2, r2, #3
 8007b28:	3a04      	subs	r2, #4
 8007b2a:	2a24      	cmp	r2, #36	; 0x24
 8007b2c:	d81b      	bhi.n	8007b66 <_calloc_r+0x52>
 8007b2e:	2a13      	cmp	r2, #19
 8007b30:	d917      	bls.n	8007b62 <_calloc_r+0x4e>
 8007b32:	2100      	movs	r1, #0
 8007b34:	2a1b      	cmp	r2, #27
 8007b36:	6001      	str	r1, [r0, #0]
 8007b38:	6041      	str	r1, [r0, #4]
 8007b3a:	d807      	bhi.n	8007b4c <_calloc_r+0x38>
 8007b3c:	f100 0308 	add.w	r3, r0, #8
 8007b40:	2200      	movs	r2, #0
 8007b42:	601a      	str	r2, [r3, #0]
 8007b44:	605a      	str	r2, [r3, #4]
 8007b46:	609a      	str	r2, [r3, #8]
 8007b48:	4620      	mov	r0, r4
 8007b4a:	bd10      	pop	{r4, pc}
 8007b4c:	2a24      	cmp	r2, #36	; 0x24
 8007b4e:	6081      	str	r1, [r0, #8]
 8007b50:	60c1      	str	r1, [r0, #12]
 8007b52:	bf11      	iteee	ne
 8007b54:	f100 0310 	addne.w	r3, r0, #16
 8007b58:	6101      	streq	r1, [r0, #16]
 8007b5a:	f100 0318 	addeq.w	r3, r0, #24
 8007b5e:	6141      	streq	r1, [r0, #20]
 8007b60:	e7ee      	b.n	8007b40 <_calloc_r+0x2c>
 8007b62:	4603      	mov	r3, r0
 8007b64:	e7ec      	b.n	8007b40 <_calloc_r+0x2c>
 8007b66:	2100      	movs	r1, #0
 8007b68:	f7fc ff82 	bl	8004a70 <memset>
 8007b6c:	e7ec      	b.n	8007b48 <_calloc_r+0x34>
	...

08007b70 <_close_r>:
 8007b70:	b538      	push	{r3, r4, r5, lr}
 8007b72:	4c06      	ldr	r4, [pc, #24]	; (8007b8c <_close_r+0x1c>)
 8007b74:	2300      	movs	r3, #0
 8007b76:	4605      	mov	r5, r0
 8007b78:	4608      	mov	r0, r1
 8007b7a:	6023      	str	r3, [r4, #0]
 8007b7c:	f7fc fda6 	bl	80046cc <_close>
 8007b80:	1c43      	adds	r3, r0, #1
 8007b82:	d102      	bne.n	8007b8a <_close_r+0x1a>
 8007b84:	6823      	ldr	r3, [r4, #0]
 8007b86:	b103      	cbz	r3, 8007b8a <_close_r+0x1a>
 8007b88:	602b      	str	r3, [r5, #0]
 8007b8a:	bd38      	pop	{r3, r4, r5, pc}
 8007b8c:	200008fc 	.word	0x200008fc

08007b90 <_fclose_r>:
 8007b90:	b570      	push	{r4, r5, r6, lr}
 8007b92:	4605      	mov	r5, r0
 8007b94:	460c      	mov	r4, r1
 8007b96:	b911      	cbnz	r1, 8007b9e <_fclose_r+0xe>
 8007b98:	2600      	movs	r6, #0
 8007b9a:	4630      	mov	r0, r6
 8007b9c:	bd70      	pop	{r4, r5, r6, pc}
 8007b9e:	b118      	cbz	r0, 8007ba8 <_fclose_r+0x18>
 8007ba0:	6983      	ldr	r3, [r0, #24]
 8007ba2:	b90b      	cbnz	r3, 8007ba8 <_fclose_r+0x18>
 8007ba4:	f7fe fff0 	bl	8006b88 <__sinit>
 8007ba8:	4b2c      	ldr	r3, [pc, #176]	; (8007c5c <_fclose_r+0xcc>)
 8007baa:	429c      	cmp	r4, r3
 8007bac:	d114      	bne.n	8007bd8 <_fclose_r+0x48>
 8007bae:	686c      	ldr	r4, [r5, #4]
 8007bb0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007bb2:	07d8      	lsls	r0, r3, #31
 8007bb4:	d405      	bmi.n	8007bc2 <_fclose_r+0x32>
 8007bb6:	89a3      	ldrh	r3, [r4, #12]
 8007bb8:	0599      	lsls	r1, r3, #22
 8007bba:	d402      	bmi.n	8007bc2 <_fclose_r+0x32>
 8007bbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bbe:	f7ff f9a3 	bl	8006f08 <__retarget_lock_acquire_recursive>
 8007bc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bc6:	b98b      	cbnz	r3, 8007bec <_fclose_r+0x5c>
 8007bc8:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8007bca:	f016 0601 	ands.w	r6, r6, #1
 8007bce:	d1e3      	bne.n	8007b98 <_fclose_r+0x8>
 8007bd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bd2:	f7ff f99a 	bl	8006f0a <__retarget_lock_release_recursive>
 8007bd6:	e7e0      	b.n	8007b9a <_fclose_r+0xa>
 8007bd8:	4b21      	ldr	r3, [pc, #132]	; (8007c60 <_fclose_r+0xd0>)
 8007bda:	429c      	cmp	r4, r3
 8007bdc:	d101      	bne.n	8007be2 <_fclose_r+0x52>
 8007bde:	68ac      	ldr	r4, [r5, #8]
 8007be0:	e7e6      	b.n	8007bb0 <_fclose_r+0x20>
 8007be2:	4b20      	ldr	r3, [pc, #128]	; (8007c64 <_fclose_r+0xd4>)
 8007be4:	429c      	cmp	r4, r3
 8007be6:	bf08      	it	eq
 8007be8:	68ec      	ldreq	r4, [r5, #12]
 8007bea:	e7e1      	b.n	8007bb0 <_fclose_r+0x20>
 8007bec:	4621      	mov	r1, r4
 8007bee:	4628      	mov	r0, r5
 8007bf0:	f7fe fea4 	bl	800693c <__sflush_r>
 8007bf4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007bf6:	4606      	mov	r6, r0
 8007bf8:	b133      	cbz	r3, 8007c08 <_fclose_r+0x78>
 8007bfa:	6a21      	ldr	r1, [r4, #32]
 8007bfc:	4628      	mov	r0, r5
 8007bfe:	4798      	blx	r3
 8007c00:	2800      	cmp	r0, #0
 8007c02:	bfb8      	it	lt
 8007c04:	f04f 36ff 	movlt.w	r6, #4294967295
 8007c08:	89a3      	ldrh	r3, [r4, #12]
 8007c0a:	061a      	lsls	r2, r3, #24
 8007c0c:	d503      	bpl.n	8007c16 <_fclose_r+0x86>
 8007c0e:	6921      	ldr	r1, [r4, #16]
 8007c10:	4628      	mov	r0, r5
 8007c12:	f7ff f88f 	bl	8006d34 <_free_r>
 8007c16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c18:	b141      	cbz	r1, 8007c2c <_fclose_r+0x9c>
 8007c1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c1e:	4299      	cmp	r1, r3
 8007c20:	d002      	beq.n	8007c28 <_fclose_r+0x98>
 8007c22:	4628      	mov	r0, r5
 8007c24:	f7ff f886 	bl	8006d34 <_free_r>
 8007c28:	2300      	movs	r3, #0
 8007c2a:	6363      	str	r3, [r4, #52]	; 0x34
 8007c2c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007c2e:	b121      	cbz	r1, 8007c3a <_fclose_r+0xaa>
 8007c30:	4628      	mov	r0, r5
 8007c32:	f7ff f87f 	bl	8006d34 <_free_r>
 8007c36:	2300      	movs	r3, #0
 8007c38:	64a3      	str	r3, [r4, #72]	; 0x48
 8007c3a:	f7fe ff8d 	bl	8006b58 <__sfp_lock_acquire>
 8007c3e:	2300      	movs	r3, #0
 8007c40:	81a3      	strh	r3, [r4, #12]
 8007c42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c44:	07db      	lsls	r3, r3, #31
 8007c46:	d402      	bmi.n	8007c4e <_fclose_r+0xbe>
 8007c48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c4a:	f7ff f95e 	bl	8006f0a <__retarget_lock_release_recursive>
 8007c4e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c50:	f7ff f959 	bl	8006f06 <__retarget_lock_close_recursive>
 8007c54:	f7fe ff86 	bl	8006b64 <__sfp_lock_release>
 8007c58:	e79f      	b.n	8007b9a <_fclose_r+0xa>
 8007c5a:	bf00      	nop
 8007c5c:	080086d8 	.word	0x080086d8
 8007c60:	080086f8 	.word	0x080086f8
 8007c64:	080086b8 	.word	0x080086b8

08007c68 <__fputwc>:
 8007c68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007c6c:	4680      	mov	r8, r0
 8007c6e:	460e      	mov	r6, r1
 8007c70:	4614      	mov	r4, r2
 8007c72:	f000 f9d3 	bl	800801c <__locale_mb_cur_max>
 8007c76:	2801      	cmp	r0, #1
 8007c78:	d11c      	bne.n	8007cb4 <__fputwc+0x4c>
 8007c7a:	1e73      	subs	r3, r6, #1
 8007c7c:	2bfe      	cmp	r3, #254	; 0xfe
 8007c7e:	d819      	bhi.n	8007cb4 <__fputwc+0x4c>
 8007c80:	f88d 6004 	strb.w	r6, [sp, #4]
 8007c84:	4605      	mov	r5, r0
 8007c86:	2700      	movs	r7, #0
 8007c88:	f10d 0904 	add.w	r9, sp, #4
 8007c8c:	42af      	cmp	r7, r5
 8007c8e:	d020      	beq.n	8007cd2 <__fputwc+0x6a>
 8007c90:	68a3      	ldr	r3, [r4, #8]
 8007c92:	f817 1009 	ldrb.w	r1, [r7, r9]
 8007c96:	3b01      	subs	r3, #1
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	60a3      	str	r3, [r4, #8]
 8007c9c:	da04      	bge.n	8007ca8 <__fputwc+0x40>
 8007c9e:	69a2      	ldr	r2, [r4, #24]
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	db1a      	blt.n	8007cda <__fputwc+0x72>
 8007ca4:	290a      	cmp	r1, #10
 8007ca6:	d018      	beq.n	8007cda <__fputwc+0x72>
 8007ca8:	6823      	ldr	r3, [r4, #0]
 8007caa:	1c5a      	adds	r2, r3, #1
 8007cac:	6022      	str	r2, [r4, #0]
 8007cae:	7019      	strb	r1, [r3, #0]
 8007cb0:	3701      	adds	r7, #1
 8007cb2:	e7eb      	b.n	8007c8c <__fputwc+0x24>
 8007cb4:	4632      	mov	r2, r6
 8007cb6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8007cba:	a901      	add	r1, sp, #4
 8007cbc:	4640      	mov	r0, r8
 8007cbe:	f000 fbe9 	bl	8008494 <_wcrtomb_r>
 8007cc2:	1c42      	adds	r2, r0, #1
 8007cc4:	4605      	mov	r5, r0
 8007cc6:	d1de      	bne.n	8007c86 <__fputwc+0x1e>
 8007cc8:	89a3      	ldrh	r3, [r4, #12]
 8007cca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cce:	81a3      	strh	r3, [r4, #12]
 8007cd0:	4606      	mov	r6, r0
 8007cd2:	4630      	mov	r0, r6
 8007cd4:	b003      	add	sp, #12
 8007cd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007cda:	4622      	mov	r2, r4
 8007cdc:	4640      	mov	r0, r8
 8007cde:	f000 fb7b 	bl	80083d8 <__swbuf_r>
 8007ce2:	1c43      	adds	r3, r0, #1
 8007ce4:	d1e4      	bne.n	8007cb0 <__fputwc+0x48>
 8007ce6:	4606      	mov	r6, r0
 8007ce8:	e7f3      	b.n	8007cd2 <__fputwc+0x6a>

08007cea <_fputwc_r>:
 8007cea:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8007cec:	07db      	lsls	r3, r3, #31
 8007cee:	b570      	push	{r4, r5, r6, lr}
 8007cf0:	4605      	mov	r5, r0
 8007cf2:	460e      	mov	r6, r1
 8007cf4:	4614      	mov	r4, r2
 8007cf6:	d405      	bmi.n	8007d04 <_fputwc_r+0x1a>
 8007cf8:	8993      	ldrh	r3, [r2, #12]
 8007cfa:	0598      	lsls	r0, r3, #22
 8007cfc:	d402      	bmi.n	8007d04 <_fputwc_r+0x1a>
 8007cfe:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8007d00:	f7ff f902 	bl	8006f08 <__retarget_lock_acquire_recursive>
 8007d04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d08:	0499      	lsls	r1, r3, #18
 8007d0a:	d406      	bmi.n	8007d1a <_fputwc_r+0x30>
 8007d0c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007d10:	81a3      	strh	r3, [r4, #12]
 8007d12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d14:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007d18:	6663      	str	r3, [r4, #100]	; 0x64
 8007d1a:	4622      	mov	r2, r4
 8007d1c:	4628      	mov	r0, r5
 8007d1e:	4631      	mov	r1, r6
 8007d20:	f7ff ffa2 	bl	8007c68 <__fputwc>
 8007d24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d26:	07da      	lsls	r2, r3, #31
 8007d28:	4605      	mov	r5, r0
 8007d2a:	d405      	bmi.n	8007d38 <_fputwc_r+0x4e>
 8007d2c:	89a3      	ldrh	r3, [r4, #12]
 8007d2e:	059b      	lsls	r3, r3, #22
 8007d30:	d402      	bmi.n	8007d38 <_fputwc_r+0x4e>
 8007d32:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d34:	f7ff f8e9 	bl	8006f0a <__retarget_lock_release_recursive>
 8007d38:	4628      	mov	r0, r5
 8007d3a:	bd70      	pop	{r4, r5, r6, pc}

08007d3c <_fstat_r>:
 8007d3c:	b538      	push	{r3, r4, r5, lr}
 8007d3e:	4c07      	ldr	r4, [pc, #28]	; (8007d5c <_fstat_r+0x20>)
 8007d40:	2300      	movs	r3, #0
 8007d42:	4605      	mov	r5, r0
 8007d44:	4608      	mov	r0, r1
 8007d46:	4611      	mov	r1, r2
 8007d48:	6023      	str	r3, [r4, #0]
 8007d4a:	f7fc fcc2 	bl	80046d2 <_fstat>
 8007d4e:	1c43      	adds	r3, r0, #1
 8007d50:	d102      	bne.n	8007d58 <_fstat_r+0x1c>
 8007d52:	6823      	ldr	r3, [r4, #0]
 8007d54:	b103      	cbz	r3, 8007d58 <_fstat_r+0x1c>
 8007d56:	602b      	str	r3, [r5, #0]
 8007d58:	bd38      	pop	{r3, r4, r5, pc}
 8007d5a:	bf00      	nop
 8007d5c:	200008fc 	.word	0x200008fc

08007d60 <__sfvwrite_r>:
 8007d60:	6893      	ldr	r3, [r2, #8]
 8007d62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d66:	4607      	mov	r7, r0
 8007d68:	460c      	mov	r4, r1
 8007d6a:	4690      	mov	r8, r2
 8007d6c:	b91b      	cbnz	r3, 8007d76 <__sfvwrite_r+0x16>
 8007d6e:	2000      	movs	r0, #0
 8007d70:	b003      	add	sp, #12
 8007d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d76:	898b      	ldrh	r3, [r1, #12]
 8007d78:	0718      	lsls	r0, r3, #28
 8007d7a:	d526      	bpl.n	8007dca <__sfvwrite_r+0x6a>
 8007d7c:	690b      	ldr	r3, [r1, #16]
 8007d7e:	b323      	cbz	r3, 8007dca <__sfvwrite_r+0x6a>
 8007d80:	89a3      	ldrh	r3, [r4, #12]
 8007d82:	f8d8 6000 	ldr.w	r6, [r8]
 8007d86:	f013 0902 	ands.w	r9, r3, #2
 8007d8a:	d02d      	beq.n	8007de8 <__sfvwrite_r+0x88>
 8007d8c:	f04f 0a00 	mov.w	sl, #0
 8007d90:	f8df b264 	ldr.w	fp, [pc, #612]	; 8007ff8 <__sfvwrite_r+0x298>
 8007d94:	46d1      	mov	r9, sl
 8007d96:	f1b9 0f00 	cmp.w	r9, #0
 8007d9a:	d01f      	beq.n	8007ddc <__sfvwrite_r+0x7c>
 8007d9c:	45d9      	cmp	r9, fp
 8007d9e:	464b      	mov	r3, r9
 8007da0:	4652      	mov	r2, sl
 8007da2:	bf28      	it	cs
 8007da4:	465b      	movcs	r3, fp
 8007da6:	6a21      	ldr	r1, [r4, #32]
 8007da8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007daa:	4638      	mov	r0, r7
 8007dac:	47a8      	blx	r5
 8007dae:	2800      	cmp	r0, #0
 8007db0:	f340 8089 	ble.w	8007ec6 <__sfvwrite_r+0x166>
 8007db4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007db8:	4482      	add	sl, r0
 8007dba:	eba9 0900 	sub.w	r9, r9, r0
 8007dbe:	1a18      	subs	r0, r3, r0
 8007dc0:	f8c8 0008 	str.w	r0, [r8, #8]
 8007dc4:	2800      	cmp	r0, #0
 8007dc6:	d1e6      	bne.n	8007d96 <__sfvwrite_r+0x36>
 8007dc8:	e7d1      	b.n	8007d6e <__sfvwrite_r+0xe>
 8007dca:	4621      	mov	r1, r4
 8007dcc:	4638      	mov	r0, r7
 8007dce:	f7fd feeb 	bl	8005ba8 <__swsetup_r>
 8007dd2:	2800      	cmp	r0, #0
 8007dd4:	d0d4      	beq.n	8007d80 <__sfvwrite_r+0x20>
 8007dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8007dda:	e7c9      	b.n	8007d70 <__sfvwrite_r+0x10>
 8007ddc:	f8d6 a000 	ldr.w	sl, [r6]
 8007de0:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8007de4:	3608      	adds	r6, #8
 8007de6:	e7d6      	b.n	8007d96 <__sfvwrite_r+0x36>
 8007de8:	f013 0301 	ands.w	r3, r3, #1
 8007dec:	d043      	beq.n	8007e76 <__sfvwrite_r+0x116>
 8007dee:	4648      	mov	r0, r9
 8007df0:	46ca      	mov	sl, r9
 8007df2:	46cb      	mov	fp, r9
 8007df4:	f1bb 0f00 	cmp.w	fp, #0
 8007df8:	f000 80d9 	beq.w	8007fae <__sfvwrite_r+0x24e>
 8007dfc:	b950      	cbnz	r0, 8007e14 <__sfvwrite_r+0xb4>
 8007dfe:	465a      	mov	r2, fp
 8007e00:	210a      	movs	r1, #10
 8007e02:	4650      	mov	r0, sl
 8007e04:	f7f8 fa04 	bl	8000210 <memchr>
 8007e08:	2800      	cmp	r0, #0
 8007e0a:	f000 80d5 	beq.w	8007fb8 <__sfvwrite_r+0x258>
 8007e0e:	3001      	adds	r0, #1
 8007e10:	eba0 090a 	sub.w	r9, r0, sl
 8007e14:	6820      	ldr	r0, [r4, #0]
 8007e16:	6921      	ldr	r1, [r4, #16]
 8007e18:	6962      	ldr	r2, [r4, #20]
 8007e1a:	45d9      	cmp	r9, fp
 8007e1c:	464b      	mov	r3, r9
 8007e1e:	bf28      	it	cs
 8007e20:	465b      	movcs	r3, fp
 8007e22:	4288      	cmp	r0, r1
 8007e24:	f240 80cb 	bls.w	8007fbe <__sfvwrite_r+0x25e>
 8007e28:	68a5      	ldr	r5, [r4, #8]
 8007e2a:	4415      	add	r5, r2
 8007e2c:	42ab      	cmp	r3, r5
 8007e2e:	f340 80c6 	ble.w	8007fbe <__sfvwrite_r+0x25e>
 8007e32:	4651      	mov	r1, sl
 8007e34:	462a      	mov	r2, r5
 8007e36:	f000 f923 	bl	8008080 <memmove>
 8007e3a:	6823      	ldr	r3, [r4, #0]
 8007e3c:	442b      	add	r3, r5
 8007e3e:	6023      	str	r3, [r4, #0]
 8007e40:	4621      	mov	r1, r4
 8007e42:	4638      	mov	r0, r7
 8007e44:	f7fe fe0c 	bl	8006a60 <_fflush_r>
 8007e48:	2800      	cmp	r0, #0
 8007e4a:	d13c      	bne.n	8007ec6 <__sfvwrite_r+0x166>
 8007e4c:	ebb9 0905 	subs.w	r9, r9, r5
 8007e50:	f040 80cf 	bne.w	8007ff2 <__sfvwrite_r+0x292>
 8007e54:	4621      	mov	r1, r4
 8007e56:	4638      	mov	r0, r7
 8007e58:	f7fe fe02 	bl	8006a60 <_fflush_r>
 8007e5c:	2800      	cmp	r0, #0
 8007e5e:	d132      	bne.n	8007ec6 <__sfvwrite_r+0x166>
 8007e60:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007e64:	44aa      	add	sl, r5
 8007e66:	ebab 0b05 	sub.w	fp, fp, r5
 8007e6a:	1b5d      	subs	r5, r3, r5
 8007e6c:	f8c8 5008 	str.w	r5, [r8, #8]
 8007e70:	2d00      	cmp	r5, #0
 8007e72:	d1bf      	bne.n	8007df4 <__sfvwrite_r+0x94>
 8007e74:	e77b      	b.n	8007d6e <__sfvwrite_r+0xe>
 8007e76:	4699      	mov	r9, r3
 8007e78:	469a      	mov	sl, r3
 8007e7a:	f1ba 0f00 	cmp.w	sl, #0
 8007e7e:	d027      	beq.n	8007ed0 <__sfvwrite_r+0x170>
 8007e80:	89a2      	ldrh	r2, [r4, #12]
 8007e82:	68a5      	ldr	r5, [r4, #8]
 8007e84:	0591      	lsls	r1, r2, #22
 8007e86:	d565      	bpl.n	8007f54 <__sfvwrite_r+0x1f4>
 8007e88:	45aa      	cmp	sl, r5
 8007e8a:	d33b      	bcc.n	8007f04 <__sfvwrite_r+0x1a4>
 8007e8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007e90:	d036      	beq.n	8007f00 <__sfvwrite_r+0x1a0>
 8007e92:	6921      	ldr	r1, [r4, #16]
 8007e94:	6823      	ldr	r3, [r4, #0]
 8007e96:	1a5b      	subs	r3, r3, r1
 8007e98:	9301      	str	r3, [sp, #4]
 8007e9a:	6963      	ldr	r3, [r4, #20]
 8007e9c:	2002      	movs	r0, #2
 8007e9e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007ea2:	fb93 fbf0 	sdiv	fp, r3, r0
 8007ea6:	9b01      	ldr	r3, [sp, #4]
 8007ea8:	1c58      	adds	r0, r3, #1
 8007eaa:	4450      	add	r0, sl
 8007eac:	4583      	cmp	fp, r0
 8007eae:	bf38      	it	cc
 8007eb0:	4683      	movcc	fp, r0
 8007eb2:	0553      	lsls	r3, r2, #21
 8007eb4:	d53e      	bpl.n	8007f34 <__sfvwrite_r+0x1d4>
 8007eb6:	4659      	mov	r1, fp
 8007eb8:	4638      	mov	r0, r7
 8007eba:	f7ff f89b 	bl	8006ff4 <_malloc_r>
 8007ebe:	4605      	mov	r5, r0
 8007ec0:	b950      	cbnz	r0, 8007ed8 <__sfvwrite_r+0x178>
 8007ec2:	230c      	movs	r3, #12
 8007ec4:	603b      	str	r3, [r7, #0]
 8007ec6:	89a3      	ldrh	r3, [r4, #12]
 8007ec8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ecc:	81a3      	strh	r3, [r4, #12]
 8007ece:	e782      	b.n	8007dd6 <__sfvwrite_r+0x76>
 8007ed0:	e896 0600 	ldmia.w	r6, {r9, sl}
 8007ed4:	3608      	adds	r6, #8
 8007ed6:	e7d0      	b.n	8007e7a <__sfvwrite_r+0x11a>
 8007ed8:	9a01      	ldr	r2, [sp, #4]
 8007eda:	6921      	ldr	r1, [r4, #16]
 8007edc:	f7ff fa98 	bl	8007410 <memcpy>
 8007ee0:	89a2      	ldrh	r2, [r4, #12]
 8007ee2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007ee6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007eea:	81a2      	strh	r2, [r4, #12]
 8007eec:	9b01      	ldr	r3, [sp, #4]
 8007eee:	6125      	str	r5, [r4, #16]
 8007ef0:	441d      	add	r5, r3
 8007ef2:	ebab 0303 	sub.w	r3, fp, r3
 8007ef6:	6025      	str	r5, [r4, #0]
 8007ef8:	f8c4 b014 	str.w	fp, [r4, #20]
 8007efc:	4655      	mov	r5, sl
 8007efe:	60a3      	str	r3, [r4, #8]
 8007f00:	45aa      	cmp	sl, r5
 8007f02:	d200      	bcs.n	8007f06 <__sfvwrite_r+0x1a6>
 8007f04:	4655      	mov	r5, sl
 8007f06:	462a      	mov	r2, r5
 8007f08:	4649      	mov	r1, r9
 8007f0a:	6820      	ldr	r0, [r4, #0]
 8007f0c:	f000 f8b8 	bl	8008080 <memmove>
 8007f10:	68a3      	ldr	r3, [r4, #8]
 8007f12:	1b5b      	subs	r3, r3, r5
 8007f14:	60a3      	str	r3, [r4, #8]
 8007f16:	6823      	ldr	r3, [r4, #0]
 8007f18:	441d      	add	r5, r3
 8007f1a:	6025      	str	r5, [r4, #0]
 8007f1c:	4655      	mov	r5, sl
 8007f1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007f22:	44a9      	add	r9, r5
 8007f24:	ebaa 0a05 	sub.w	sl, sl, r5
 8007f28:	1b5d      	subs	r5, r3, r5
 8007f2a:	f8c8 5008 	str.w	r5, [r8, #8]
 8007f2e:	2d00      	cmp	r5, #0
 8007f30:	d1a3      	bne.n	8007e7a <__sfvwrite_r+0x11a>
 8007f32:	e71c      	b.n	8007d6e <__sfvwrite_r+0xe>
 8007f34:	465a      	mov	r2, fp
 8007f36:	4638      	mov	r0, r7
 8007f38:	f000 f8ce 	bl	80080d8 <_realloc_r>
 8007f3c:	4605      	mov	r5, r0
 8007f3e:	2800      	cmp	r0, #0
 8007f40:	d1d4      	bne.n	8007eec <__sfvwrite_r+0x18c>
 8007f42:	6921      	ldr	r1, [r4, #16]
 8007f44:	4638      	mov	r0, r7
 8007f46:	f7fe fef5 	bl	8006d34 <_free_r>
 8007f4a:	89a3      	ldrh	r3, [r4, #12]
 8007f4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f50:	81a3      	strh	r3, [r4, #12]
 8007f52:	e7b6      	b.n	8007ec2 <__sfvwrite_r+0x162>
 8007f54:	6820      	ldr	r0, [r4, #0]
 8007f56:	6923      	ldr	r3, [r4, #16]
 8007f58:	4298      	cmp	r0, r3
 8007f5a:	d802      	bhi.n	8007f62 <__sfvwrite_r+0x202>
 8007f5c:	6962      	ldr	r2, [r4, #20]
 8007f5e:	4592      	cmp	sl, r2
 8007f60:	d215      	bcs.n	8007f8e <__sfvwrite_r+0x22e>
 8007f62:	4555      	cmp	r5, sl
 8007f64:	bf28      	it	cs
 8007f66:	4655      	movcs	r5, sl
 8007f68:	462a      	mov	r2, r5
 8007f6a:	4649      	mov	r1, r9
 8007f6c:	f000 f888 	bl	8008080 <memmove>
 8007f70:	68a3      	ldr	r3, [r4, #8]
 8007f72:	6822      	ldr	r2, [r4, #0]
 8007f74:	1b5b      	subs	r3, r3, r5
 8007f76:	442a      	add	r2, r5
 8007f78:	60a3      	str	r3, [r4, #8]
 8007f7a:	6022      	str	r2, [r4, #0]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d1ce      	bne.n	8007f1e <__sfvwrite_r+0x1be>
 8007f80:	4621      	mov	r1, r4
 8007f82:	4638      	mov	r0, r7
 8007f84:	f7fe fd6c 	bl	8006a60 <_fflush_r>
 8007f88:	2800      	cmp	r0, #0
 8007f8a:	d0c8      	beq.n	8007f1e <__sfvwrite_r+0x1be>
 8007f8c:	e79b      	b.n	8007ec6 <__sfvwrite_r+0x166>
 8007f8e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8007f92:	4553      	cmp	r3, sl
 8007f94:	bf28      	it	cs
 8007f96:	4653      	movcs	r3, sl
 8007f98:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007f9a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f9e:	6a21      	ldr	r1, [r4, #32]
 8007fa0:	4353      	muls	r3, r2
 8007fa2:	4638      	mov	r0, r7
 8007fa4:	464a      	mov	r2, r9
 8007fa6:	47a8      	blx	r5
 8007fa8:	1e05      	subs	r5, r0, #0
 8007faa:	dcb8      	bgt.n	8007f1e <__sfvwrite_r+0x1be>
 8007fac:	e78b      	b.n	8007ec6 <__sfvwrite_r+0x166>
 8007fae:	e896 0c00 	ldmia.w	r6, {sl, fp}
 8007fb2:	2000      	movs	r0, #0
 8007fb4:	3608      	adds	r6, #8
 8007fb6:	e71d      	b.n	8007df4 <__sfvwrite_r+0x94>
 8007fb8:	f10b 0901 	add.w	r9, fp, #1
 8007fbc:	e72a      	b.n	8007e14 <__sfvwrite_r+0xb4>
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	db09      	blt.n	8007fd6 <__sfvwrite_r+0x276>
 8007fc2:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007fc4:	6a21      	ldr	r1, [r4, #32]
 8007fc6:	4613      	mov	r3, r2
 8007fc8:	4638      	mov	r0, r7
 8007fca:	4652      	mov	r2, sl
 8007fcc:	47a8      	blx	r5
 8007fce:	1e05      	subs	r5, r0, #0
 8007fd0:	f73f af3c 	bgt.w	8007e4c <__sfvwrite_r+0xec>
 8007fd4:	e777      	b.n	8007ec6 <__sfvwrite_r+0x166>
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	4651      	mov	r1, sl
 8007fda:	9301      	str	r3, [sp, #4]
 8007fdc:	f000 f850 	bl	8008080 <memmove>
 8007fe0:	9b01      	ldr	r3, [sp, #4]
 8007fe2:	68a2      	ldr	r2, [r4, #8]
 8007fe4:	1ad2      	subs	r2, r2, r3
 8007fe6:	60a2      	str	r2, [r4, #8]
 8007fe8:	6822      	ldr	r2, [r4, #0]
 8007fea:	441a      	add	r2, r3
 8007fec:	6022      	str	r2, [r4, #0]
 8007fee:	461d      	mov	r5, r3
 8007ff0:	e72c      	b.n	8007e4c <__sfvwrite_r+0xec>
 8007ff2:	2001      	movs	r0, #1
 8007ff4:	e734      	b.n	8007e60 <__sfvwrite_r+0x100>
 8007ff6:	bf00      	nop
 8007ff8:	7ffffc00 	.word	0x7ffffc00

08007ffc <_isatty_r>:
 8007ffc:	b538      	push	{r3, r4, r5, lr}
 8007ffe:	4c06      	ldr	r4, [pc, #24]	; (8008018 <_isatty_r+0x1c>)
 8008000:	2300      	movs	r3, #0
 8008002:	4605      	mov	r5, r0
 8008004:	4608      	mov	r0, r1
 8008006:	6023      	str	r3, [r4, #0]
 8008008:	f7fc fb68 	bl	80046dc <_isatty>
 800800c:	1c43      	adds	r3, r0, #1
 800800e:	d102      	bne.n	8008016 <_isatty_r+0x1a>
 8008010:	6823      	ldr	r3, [r4, #0]
 8008012:	b103      	cbz	r3, 8008016 <_isatty_r+0x1a>
 8008014:	602b      	str	r3, [r5, #0]
 8008016:	bd38      	pop	{r3, r4, r5, pc}
 8008018:	200008fc 	.word	0x200008fc

0800801c <__locale_mb_cur_max>:
 800801c:	4b04      	ldr	r3, [pc, #16]	; (8008030 <__locale_mb_cur_max+0x14>)
 800801e:	4a05      	ldr	r2, [pc, #20]	; (8008034 <__locale_mb_cur_max+0x18>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	6a1b      	ldr	r3, [r3, #32]
 8008024:	2b00      	cmp	r3, #0
 8008026:	bf08      	it	eq
 8008028:	4613      	moveq	r3, r2
 800802a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800802e:	4770      	bx	lr
 8008030:	2000000c 	.word	0x2000000c
 8008034:	20000510 	.word	0x20000510

08008038 <_lseek_r>:
 8008038:	b538      	push	{r3, r4, r5, lr}
 800803a:	4c07      	ldr	r4, [pc, #28]	; (8008058 <_lseek_r+0x20>)
 800803c:	4605      	mov	r5, r0
 800803e:	4608      	mov	r0, r1
 8008040:	4611      	mov	r1, r2
 8008042:	2200      	movs	r2, #0
 8008044:	6022      	str	r2, [r4, #0]
 8008046:	461a      	mov	r2, r3
 8008048:	f7fc fb4a 	bl	80046e0 <_lseek>
 800804c:	1c43      	adds	r3, r0, #1
 800804e:	d102      	bne.n	8008056 <_lseek_r+0x1e>
 8008050:	6823      	ldr	r3, [r4, #0]
 8008052:	b103      	cbz	r3, 8008056 <_lseek_r+0x1e>
 8008054:	602b      	str	r3, [r5, #0]
 8008056:	bd38      	pop	{r3, r4, r5, pc}
 8008058:	200008fc 	.word	0x200008fc

0800805c <__ascii_mbtowc>:
 800805c:	b082      	sub	sp, #8
 800805e:	b901      	cbnz	r1, 8008062 <__ascii_mbtowc+0x6>
 8008060:	a901      	add	r1, sp, #4
 8008062:	b142      	cbz	r2, 8008076 <__ascii_mbtowc+0x1a>
 8008064:	b14b      	cbz	r3, 800807a <__ascii_mbtowc+0x1e>
 8008066:	7813      	ldrb	r3, [r2, #0]
 8008068:	600b      	str	r3, [r1, #0]
 800806a:	7812      	ldrb	r2, [r2, #0]
 800806c:	1c10      	adds	r0, r2, #0
 800806e:	bf18      	it	ne
 8008070:	2001      	movne	r0, #1
 8008072:	b002      	add	sp, #8
 8008074:	4770      	bx	lr
 8008076:	4610      	mov	r0, r2
 8008078:	e7fb      	b.n	8008072 <__ascii_mbtowc+0x16>
 800807a:	f06f 0001 	mvn.w	r0, #1
 800807e:	e7f8      	b.n	8008072 <__ascii_mbtowc+0x16>

08008080 <memmove>:
 8008080:	4288      	cmp	r0, r1
 8008082:	b510      	push	{r4, lr}
 8008084:	eb01 0302 	add.w	r3, r1, r2
 8008088:	d803      	bhi.n	8008092 <memmove+0x12>
 800808a:	1e42      	subs	r2, r0, #1
 800808c:	4299      	cmp	r1, r3
 800808e:	d10c      	bne.n	80080aa <memmove+0x2a>
 8008090:	bd10      	pop	{r4, pc}
 8008092:	4298      	cmp	r0, r3
 8008094:	d2f9      	bcs.n	800808a <memmove+0xa>
 8008096:	1881      	adds	r1, r0, r2
 8008098:	1ad2      	subs	r2, r2, r3
 800809a:	42d3      	cmn	r3, r2
 800809c:	d100      	bne.n	80080a0 <memmove+0x20>
 800809e:	bd10      	pop	{r4, pc}
 80080a0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80080a4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80080a8:	e7f7      	b.n	800809a <memmove+0x1a>
 80080aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080ae:	f802 4f01 	strb.w	r4, [r2, #1]!
 80080b2:	e7eb      	b.n	800808c <memmove+0xc>

080080b4 <_read_r>:
 80080b4:	b538      	push	{r3, r4, r5, lr}
 80080b6:	4c07      	ldr	r4, [pc, #28]	; (80080d4 <_read_r+0x20>)
 80080b8:	4605      	mov	r5, r0
 80080ba:	4608      	mov	r0, r1
 80080bc:	4611      	mov	r1, r2
 80080be:	2200      	movs	r2, #0
 80080c0:	6022      	str	r2, [r4, #0]
 80080c2:	461a      	mov	r2, r3
 80080c4:	f7fc facc 	bl	8004660 <_read>
 80080c8:	1c43      	adds	r3, r0, #1
 80080ca:	d102      	bne.n	80080d2 <_read_r+0x1e>
 80080cc:	6823      	ldr	r3, [r4, #0]
 80080ce:	b103      	cbz	r3, 80080d2 <_read_r+0x1e>
 80080d0:	602b      	str	r3, [r5, #0]
 80080d2:	bd38      	pop	{r3, r4, r5, pc}
 80080d4:	200008fc 	.word	0x200008fc

080080d8 <_realloc_r>:
 80080d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080dc:	4682      	mov	sl, r0
 80080de:	460c      	mov	r4, r1
 80080e0:	b929      	cbnz	r1, 80080ee <_realloc_r+0x16>
 80080e2:	4611      	mov	r1, r2
 80080e4:	b003      	add	sp, #12
 80080e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ea:	f7fe bf83 	b.w	8006ff4 <_malloc_r>
 80080ee:	9201      	str	r2, [sp, #4]
 80080f0:	f7ff f99a 	bl	8007428 <__malloc_lock>
 80080f4:	9a01      	ldr	r2, [sp, #4]
 80080f6:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80080fa:	f102 080b 	add.w	r8, r2, #11
 80080fe:	f1b8 0f16 	cmp.w	r8, #22
 8008102:	f1a4 0908 	sub.w	r9, r4, #8
 8008106:	f025 0603 	bic.w	r6, r5, #3
 800810a:	d90a      	bls.n	8008122 <_realloc_r+0x4a>
 800810c:	f038 0807 	bics.w	r8, r8, #7
 8008110:	d509      	bpl.n	8008126 <_realloc_r+0x4e>
 8008112:	230c      	movs	r3, #12
 8008114:	f8ca 3000 	str.w	r3, [sl]
 8008118:	2700      	movs	r7, #0
 800811a:	4638      	mov	r0, r7
 800811c:	b003      	add	sp, #12
 800811e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008122:	f04f 0810 	mov.w	r8, #16
 8008126:	4590      	cmp	r8, r2
 8008128:	d3f3      	bcc.n	8008112 <_realloc_r+0x3a>
 800812a:	45b0      	cmp	r8, r6
 800812c:	f340 8145 	ble.w	80083ba <_realloc_r+0x2e2>
 8008130:	4ba8      	ldr	r3, [pc, #672]	; (80083d4 <_realloc_r+0x2fc>)
 8008132:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8008136:	eb09 0106 	add.w	r1, r9, r6
 800813a:	4571      	cmp	r1, lr
 800813c:	469b      	mov	fp, r3
 800813e:	684b      	ldr	r3, [r1, #4]
 8008140:	d005      	beq.n	800814e <_realloc_r+0x76>
 8008142:	f023 0001 	bic.w	r0, r3, #1
 8008146:	4408      	add	r0, r1
 8008148:	6840      	ldr	r0, [r0, #4]
 800814a:	07c7      	lsls	r7, r0, #31
 800814c:	d447      	bmi.n	80081de <_realloc_r+0x106>
 800814e:	f023 0303 	bic.w	r3, r3, #3
 8008152:	4571      	cmp	r1, lr
 8008154:	eb06 0703 	add.w	r7, r6, r3
 8008158:	d119      	bne.n	800818e <_realloc_r+0xb6>
 800815a:	f108 0010 	add.w	r0, r8, #16
 800815e:	4287      	cmp	r7, r0
 8008160:	db3f      	blt.n	80081e2 <_realloc_r+0x10a>
 8008162:	eb09 0308 	add.w	r3, r9, r8
 8008166:	eba7 0708 	sub.w	r7, r7, r8
 800816a:	f047 0701 	orr.w	r7, r7, #1
 800816e:	f8cb 3008 	str.w	r3, [fp, #8]
 8008172:	605f      	str	r7, [r3, #4]
 8008174:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008178:	f003 0301 	and.w	r3, r3, #1
 800817c:	ea43 0308 	orr.w	r3, r3, r8
 8008180:	f844 3c04 	str.w	r3, [r4, #-4]
 8008184:	4650      	mov	r0, sl
 8008186:	f7ff f955 	bl	8007434 <__malloc_unlock>
 800818a:	4627      	mov	r7, r4
 800818c:	e7c5      	b.n	800811a <_realloc_r+0x42>
 800818e:	45b8      	cmp	r8, r7
 8008190:	dc27      	bgt.n	80081e2 <_realloc_r+0x10a>
 8008192:	68cb      	ldr	r3, [r1, #12]
 8008194:	688a      	ldr	r2, [r1, #8]
 8008196:	60d3      	str	r3, [r2, #12]
 8008198:	609a      	str	r2, [r3, #8]
 800819a:	eba7 0008 	sub.w	r0, r7, r8
 800819e:	280f      	cmp	r0, #15
 80081a0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80081a4:	eb09 0207 	add.w	r2, r9, r7
 80081a8:	f240 8109 	bls.w	80083be <_realloc_r+0x2e6>
 80081ac:	eb09 0108 	add.w	r1, r9, r8
 80081b0:	f003 0301 	and.w	r3, r3, #1
 80081b4:	ea43 0308 	orr.w	r3, r3, r8
 80081b8:	f040 0001 	orr.w	r0, r0, #1
 80081bc:	f8c9 3004 	str.w	r3, [r9, #4]
 80081c0:	6048      	str	r0, [r1, #4]
 80081c2:	6853      	ldr	r3, [r2, #4]
 80081c4:	f043 0301 	orr.w	r3, r3, #1
 80081c8:	6053      	str	r3, [r2, #4]
 80081ca:	3108      	adds	r1, #8
 80081cc:	4650      	mov	r0, sl
 80081ce:	f7fe fdb1 	bl	8006d34 <_free_r>
 80081d2:	4650      	mov	r0, sl
 80081d4:	f7ff f92e 	bl	8007434 <__malloc_unlock>
 80081d8:	f109 0708 	add.w	r7, r9, #8
 80081dc:	e79d      	b.n	800811a <_realloc_r+0x42>
 80081de:	2300      	movs	r3, #0
 80081e0:	4619      	mov	r1, r3
 80081e2:	07e8      	lsls	r0, r5, #31
 80081e4:	f100 8084 	bmi.w	80082f0 <_realloc_r+0x218>
 80081e8:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80081ec:	eba9 0505 	sub.w	r5, r9, r5
 80081f0:	6868      	ldr	r0, [r5, #4]
 80081f2:	f020 0003 	bic.w	r0, r0, #3
 80081f6:	4430      	add	r0, r6
 80081f8:	2900      	cmp	r1, #0
 80081fa:	d076      	beq.n	80082ea <_realloc_r+0x212>
 80081fc:	4571      	cmp	r1, lr
 80081fe:	d150      	bne.n	80082a2 <_realloc_r+0x1ca>
 8008200:	4403      	add	r3, r0
 8008202:	f108 0110 	add.w	r1, r8, #16
 8008206:	428b      	cmp	r3, r1
 8008208:	db6f      	blt.n	80082ea <_realloc_r+0x212>
 800820a:	462f      	mov	r7, r5
 800820c:	68ea      	ldr	r2, [r5, #12]
 800820e:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8008212:	60ca      	str	r2, [r1, #12]
 8008214:	6091      	str	r1, [r2, #8]
 8008216:	1f32      	subs	r2, r6, #4
 8008218:	2a24      	cmp	r2, #36	; 0x24
 800821a:	d83b      	bhi.n	8008294 <_realloc_r+0x1bc>
 800821c:	2a13      	cmp	r2, #19
 800821e:	d936      	bls.n	800828e <_realloc_r+0x1b6>
 8008220:	6821      	ldr	r1, [r4, #0]
 8008222:	60a9      	str	r1, [r5, #8]
 8008224:	6861      	ldr	r1, [r4, #4]
 8008226:	60e9      	str	r1, [r5, #12]
 8008228:	2a1b      	cmp	r2, #27
 800822a:	d81c      	bhi.n	8008266 <_realloc_r+0x18e>
 800822c:	f105 0210 	add.w	r2, r5, #16
 8008230:	f104 0108 	add.w	r1, r4, #8
 8008234:	6808      	ldr	r0, [r1, #0]
 8008236:	6010      	str	r0, [r2, #0]
 8008238:	6848      	ldr	r0, [r1, #4]
 800823a:	6050      	str	r0, [r2, #4]
 800823c:	6889      	ldr	r1, [r1, #8]
 800823e:	6091      	str	r1, [r2, #8]
 8008240:	eb05 0208 	add.w	r2, r5, r8
 8008244:	eba3 0308 	sub.w	r3, r3, r8
 8008248:	f043 0301 	orr.w	r3, r3, #1
 800824c:	f8cb 2008 	str.w	r2, [fp, #8]
 8008250:	6053      	str	r3, [r2, #4]
 8008252:	686b      	ldr	r3, [r5, #4]
 8008254:	f003 0301 	and.w	r3, r3, #1
 8008258:	ea43 0308 	orr.w	r3, r3, r8
 800825c:	606b      	str	r3, [r5, #4]
 800825e:	4650      	mov	r0, sl
 8008260:	f7ff f8e8 	bl	8007434 <__malloc_unlock>
 8008264:	e759      	b.n	800811a <_realloc_r+0x42>
 8008266:	68a1      	ldr	r1, [r4, #8]
 8008268:	6129      	str	r1, [r5, #16]
 800826a:	68e1      	ldr	r1, [r4, #12]
 800826c:	6169      	str	r1, [r5, #20]
 800826e:	2a24      	cmp	r2, #36	; 0x24
 8008270:	bf01      	itttt	eq
 8008272:	6922      	ldreq	r2, [r4, #16]
 8008274:	61aa      	streq	r2, [r5, #24]
 8008276:	6960      	ldreq	r0, [r4, #20]
 8008278:	61e8      	streq	r0, [r5, #28]
 800827a:	bf19      	ittee	ne
 800827c:	f105 0218 	addne.w	r2, r5, #24
 8008280:	f104 0110 	addne.w	r1, r4, #16
 8008284:	f105 0220 	addeq.w	r2, r5, #32
 8008288:	f104 0118 	addeq.w	r1, r4, #24
 800828c:	e7d2      	b.n	8008234 <_realloc_r+0x15c>
 800828e:	463a      	mov	r2, r7
 8008290:	4621      	mov	r1, r4
 8008292:	e7cf      	b.n	8008234 <_realloc_r+0x15c>
 8008294:	4621      	mov	r1, r4
 8008296:	4638      	mov	r0, r7
 8008298:	9301      	str	r3, [sp, #4]
 800829a:	f7ff fef1 	bl	8008080 <memmove>
 800829e:	9b01      	ldr	r3, [sp, #4]
 80082a0:	e7ce      	b.n	8008240 <_realloc_r+0x168>
 80082a2:	18c7      	adds	r7, r0, r3
 80082a4:	45b8      	cmp	r8, r7
 80082a6:	dc20      	bgt.n	80082ea <_realloc_r+0x212>
 80082a8:	68cb      	ldr	r3, [r1, #12]
 80082aa:	688a      	ldr	r2, [r1, #8]
 80082ac:	60d3      	str	r3, [r2, #12]
 80082ae:	609a      	str	r2, [r3, #8]
 80082b0:	4628      	mov	r0, r5
 80082b2:	68eb      	ldr	r3, [r5, #12]
 80082b4:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80082b8:	60d3      	str	r3, [r2, #12]
 80082ba:	609a      	str	r2, [r3, #8]
 80082bc:	1f32      	subs	r2, r6, #4
 80082be:	2a24      	cmp	r2, #36	; 0x24
 80082c0:	d842      	bhi.n	8008348 <_realloc_r+0x270>
 80082c2:	2a13      	cmp	r2, #19
 80082c4:	d93e      	bls.n	8008344 <_realloc_r+0x26c>
 80082c6:	6823      	ldr	r3, [r4, #0]
 80082c8:	60ab      	str	r3, [r5, #8]
 80082ca:	6863      	ldr	r3, [r4, #4]
 80082cc:	60eb      	str	r3, [r5, #12]
 80082ce:	2a1b      	cmp	r2, #27
 80082d0:	d824      	bhi.n	800831c <_realloc_r+0x244>
 80082d2:	f105 0010 	add.w	r0, r5, #16
 80082d6:	f104 0308 	add.w	r3, r4, #8
 80082da:	681a      	ldr	r2, [r3, #0]
 80082dc:	6002      	str	r2, [r0, #0]
 80082de:	685a      	ldr	r2, [r3, #4]
 80082e0:	6042      	str	r2, [r0, #4]
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	6083      	str	r3, [r0, #8]
 80082e6:	46a9      	mov	r9, r5
 80082e8:	e757      	b.n	800819a <_realloc_r+0xc2>
 80082ea:	4580      	cmp	r8, r0
 80082ec:	4607      	mov	r7, r0
 80082ee:	dddf      	ble.n	80082b0 <_realloc_r+0x1d8>
 80082f0:	4611      	mov	r1, r2
 80082f2:	4650      	mov	r0, sl
 80082f4:	f7fe fe7e 	bl	8006ff4 <_malloc_r>
 80082f8:	4607      	mov	r7, r0
 80082fa:	2800      	cmp	r0, #0
 80082fc:	d0af      	beq.n	800825e <_realloc_r+0x186>
 80082fe:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008302:	f023 0301 	bic.w	r3, r3, #1
 8008306:	f1a0 0208 	sub.w	r2, r0, #8
 800830a:	444b      	add	r3, r9
 800830c:	429a      	cmp	r2, r3
 800830e:	d11f      	bne.n	8008350 <_realloc_r+0x278>
 8008310:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8008314:	f027 0703 	bic.w	r7, r7, #3
 8008318:	4437      	add	r7, r6
 800831a:	e73e      	b.n	800819a <_realloc_r+0xc2>
 800831c:	68a3      	ldr	r3, [r4, #8]
 800831e:	612b      	str	r3, [r5, #16]
 8008320:	68e3      	ldr	r3, [r4, #12]
 8008322:	616b      	str	r3, [r5, #20]
 8008324:	2a24      	cmp	r2, #36	; 0x24
 8008326:	bf01      	itttt	eq
 8008328:	6923      	ldreq	r3, [r4, #16]
 800832a:	61ab      	streq	r3, [r5, #24]
 800832c:	6962      	ldreq	r2, [r4, #20]
 800832e:	61ea      	streq	r2, [r5, #28]
 8008330:	bf19      	ittee	ne
 8008332:	f105 0018 	addne.w	r0, r5, #24
 8008336:	f104 0310 	addne.w	r3, r4, #16
 800833a:	f105 0020 	addeq.w	r0, r5, #32
 800833e:	f104 0318 	addeq.w	r3, r4, #24
 8008342:	e7ca      	b.n	80082da <_realloc_r+0x202>
 8008344:	4623      	mov	r3, r4
 8008346:	e7c8      	b.n	80082da <_realloc_r+0x202>
 8008348:	4621      	mov	r1, r4
 800834a:	f7ff fe99 	bl	8008080 <memmove>
 800834e:	e7ca      	b.n	80082e6 <_realloc_r+0x20e>
 8008350:	1f32      	subs	r2, r6, #4
 8008352:	2a24      	cmp	r2, #36	; 0x24
 8008354:	d82d      	bhi.n	80083b2 <_realloc_r+0x2da>
 8008356:	2a13      	cmp	r2, #19
 8008358:	d928      	bls.n	80083ac <_realloc_r+0x2d4>
 800835a:	6823      	ldr	r3, [r4, #0]
 800835c:	6003      	str	r3, [r0, #0]
 800835e:	6863      	ldr	r3, [r4, #4]
 8008360:	6043      	str	r3, [r0, #4]
 8008362:	2a1b      	cmp	r2, #27
 8008364:	d80e      	bhi.n	8008384 <_realloc_r+0x2ac>
 8008366:	f100 0308 	add.w	r3, r0, #8
 800836a:	f104 0208 	add.w	r2, r4, #8
 800836e:	6811      	ldr	r1, [r2, #0]
 8008370:	6019      	str	r1, [r3, #0]
 8008372:	6851      	ldr	r1, [r2, #4]
 8008374:	6059      	str	r1, [r3, #4]
 8008376:	6892      	ldr	r2, [r2, #8]
 8008378:	609a      	str	r2, [r3, #8]
 800837a:	4621      	mov	r1, r4
 800837c:	4650      	mov	r0, sl
 800837e:	f7fe fcd9 	bl	8006d34 <_free_r>
 8008382:	e76c      	b.n	800825e <_realloc_r+0x186>
 8008384:	68a3      	ldr	r3, [r4, #8]
 8008386:	6083      	str	r3, [r0, #8]
 8008388:	68e3      	ldr	r3, [r4, #12]
 800838a:	60c3      	str	r3, [r0, #12]
 800838c:	2a24      	cmp	r2, #36	; 0x24
 800838e:	bf01      	itttt	eq
 8008390:	6923      	ldreq	r3, [r4, #16]
 8008392:	6103      	streq	r3, [r0, #16]
 8008394:	6961      	ldreq	r1, [r4, #20]
 8008396:	6141      	streq	r1, [r0, #20]
 8008398:	bf19      	ittee	ne
 800839a:	f100 0310 	addne.w	r3, r0, #16
 800839e:	f104 0210 	addne.w	r2, r4, #16
 80083a2:	f100 0318 	addeq.w	r3, r0, #24
 80083a6:	f104 0218 	addeq.w	r2, r4, #24
 80083aa:	e7e0      	b.n	800836e <_realloc_r+0x296>
 80083ac:	4603      	mov	r3, r0
 80083ae:	4622      	mov	r2, r4
 80083b0:	e7dd      	b.n	800836e <_realloc_r+0x296>
 80083b2:	4621      	mov	r1, r4
 80083b4:	f7ff fe64 	bl	8008080 <memmove>
 80083b8:	e7df      	b.n	800837a <_realloc_r+0x2a2>
 80083ba:	4637      	mov	r7, r6
 80083bc:	e6ed      	b.n	800819a <_realloc_r+0xc2>
 80083be:	f003 0301 	and.w	r3, r3, #1
 80083c2:	431f      	orrs	r7, r3
 80083c4:	f8c9 7004 	str.w	r7, [r9, #4]
 80083c8:	6853      	ldr	r3, [r2, #4]
 80083ca:	f043 0301 	orr.w	r3, r3, #1
 80083ce:	6053      	str	r3, [r2, #4]
 80083d0:	e6ff      	b.n	80081d2 <_realloc_r+0xfa>
 80083d2:	bf00      	nop
 80083d4:	20000100 	.word	0x20000100

080083d8 <__swbuf_r>:
 80083d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083da:	460e      	mov	r6, r1
 80083dc:	4614      	mov	r4, r2
 80083de:	4605      	mov	r5, r0
 80083e0:	b118      	cbz	r0, 80083ea <__swbuf_r+0x12>
 80083e2:	6983      	ldr	r3, [r0, #24]
 80083e4:	b90b      	cbnz	r3, 80083ea <__swbuf_r+0x12>
 80083e6:	f7fe fbcf 	bl	8006b88 <__sinit>
 80083ea:	4b27      	ldr	r3, [pc, #156]	; (8008488 <__swbuf_r+0xb0>)
 80083ec:	429c      	cmp	r4, r3
 80083ee:	d12f      	bne.n	8008450 <__swbuf_r+0x78>
 80083f0:	686c      	ldr	r4, [r5, #4]
 80083f2:	69a3      	ldr	r3, [r4, #24]
 80083f4:	60a3      	str	r3, [r4, #8]
 80083f6:	89a3      	ldrh	r3, [r4, #12]
 80083f8:	0719      	lsls	r1, r3, #28
 80083fa:	d533      	bpl.n	8008464 <__swbuf_r+0x8c>
 80083fc:	6923      	ldr	r3, [r4, #16]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d030      	beq.n	8008464 <__swbuf_r+0x8c>
 8008402:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008406:	b2f6      	uxtb	r6, r6
 8008408:	049a      	lsls	r2, r3, #18
 800840a:	4637      	mov	r7, r6
 800840c:	d534      	bpl.n	8008478 <__swbuf_r+0xa0>
 800840e:	6923      	ldr	r3, [r4, #16]
 8008410:	6820      	ldr	r0, [r4, #0]
 8008412:	1ac0      	subs	r0, r0, r3
 8008414:	6963      	ldr	r3, [r4, #20]
 8008416:	4298      	cmp	r0, r3
 8008418:	db04      	blt.n	8008424 <__swbuf_r+0x4c>
 800841a:	4621      	mov	r1, r4
 800841c:	4628      	mov	r0, r5
 800841e:	f7fe fb1f 	bl	8006a60 <_fflush_r>
 8008422:	bb28      	cbnz	r0, 8008470 <__swbuf_r+0x98>
 8008424:	68a3      	ldr	r3, [r4, #8]
 8008426:	3b01      	subs	r3, #1
 8008428:	60a3      	str	r3, [r4, #8]
 800842a:	6823      	ldr	r3, [r4, #0]
 800842c:	1c5a      	adds	r2, r3, #1
 800842e:	6022      	str	r2, [r4, #0]
 8008430:	701e      	strb	r6, [r3, #0]
 8008432:	6963      	ldr	r3, [r4, #20]
 8008434:	3001      	adds	r0, #1
 8008436:	4298      	cmp	r0, r3
 8008438:	d004      	beq.n	8008444 <__swbuf_r+0x6c>
 800843a:	89a3      	ldrh	r3, [r4, #12]
 800843c:	07db      	lsls	r3, r3, #31
 800843e:	d519      	bpl.n	8008474 <__swbuf_r+0x9c>
 8008440:	2e0a      	cmp	r6, #10
 8008442:	d117      	bne.n	8008474 <__swbuf_r+0x9c>
 8008444:	4621      	mov	r1, r4
 8008446:	4628      	mov	r0, r5
 8008448:	f7fe fb0a 	bl	8006a60 <_fflush_r>
 800844c:	b190      	cbz	r0, 8008474 <__swbuf_r+0x9c>
 800844e:	e00f      	b.n	8008470 <__swbuf_r+0x98>
 8008450:	4b0e      	ldr	r3, [pc, #56]	; (800848c <__swbuf_r+0xb4>)
 8008452:	429c      	cmp	r4, r3
 8008454:	d101      	bne.n	800845a <__swbuf_r+0x82>
 8008456:	68ac      	ldr	r4, [r5, #8]
 8008458:	e7cb      	b.n	80083f2 <__swbuf_r+0x1a>
 800845a:	4b0d      	ldr	r3, [pc, #52]	; (8008490 <__swbuf_r+0xb8>)
 800845c:	429c      	cmp	r4, r3
 800845e:	bf08      	it	eq
 8008460:	68ec      	ldreq	r4, [r5, #12]
 8008462:	e7c6      	b.n	80083f2 <__swbuf_r+0x1a>
 8008464:	4621      	mov	r1, r4
 8008466:	4628      	mov	r0, r5
 8008468:	f7fd fb9e 	bl	8005ba8 <__swsetup_r>
 800846c:	2800      	cmp	r0, #0
 800846e:	d0c8      	beq.n	8008402 <__swbuf_r+0x2a>
 8008470:	f04f 37ff 	mov.w	r7, #4294967295
 8008474:	4638      	mov	r0, r7
 8008476:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008478:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800847c:	81a3      	strh	r3, [r4, #12]
 800847e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008480:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008484:	6663      	str	r3, [r4, #100]	; 0x64
 8008486:	e7c2      	b.n	800840e <__swbuf_r+0x36>
 8008488:	080086d8 	.word	0x080086d8
 800848c:	080086f8 	.word	0x080086f8
 8008490:	080086b8 	.word	0x080086b8

08008494 <_wcrtomb_r>:
 8008494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008496:	4605      	mov	r5, r0
 8008498:	b085      	sub	sp, #20
 800849a:	461e      	mov	r6, r3
 800849c:	460f      	mov	r7, r1
 800849e:	4c0f      	ldr	r4, [pc, #60]	; (80084dc <_wcrtomb_r+0x48>)
 80084a0:	b991      	cbnz	r1, 80084c8 <_wcrtomb_r+0x34>
 80084a2:	6822      	ldr	r2, [r4, #0]
 80084a4:	490e      	ldr	r1, [pc, #56]	; (80084e0 <_wcrtomb_r+0x4c>)
 80084a6:	6a12      	ldr	r2, [r2, #32]
 80084a8:	2a00      	cmp	r2, #0
 80084aa:	bf08      	it	eq
 80084ac:	460a      	moveq	r2, r1
 80084ae:	a901      	add	r1, sp, #4
 80084b0:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 80084b4:	463a      	mov	r2, r7
 80084b6:	47a0      	blx	r4
 80084b8:	1c43      	adds	r3, r0, #1
 80084ba:	bf01      	itttt	eq
 80084bc:	2300      	moveq	r3, #0
 80084be:	6033      	streq	r3, [r6, #0]
 80084c0:	238a      	moveq	r3, #138	; 0x8a
 80084c2:	602b      	streq	r3, [r5, #0]
 80084c4:	b005      	add	sp, #20
 80084c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084c8:	6824      	ldr	r4, [r4, #0]
 80084ca:	4f05      	ldr	r7, [pc, #20]	; (80084e0 <_wcrtomb_r+0x4c>)
 80084cc:	6a24      	ldr	r4, [r4, #32]
 80084ce:	2c00      	cmp	r4, #0
 80084d0:	bf08      	it	eq
 80084d2:	463c      	moveq	r4, r7
 80084d4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 80084d8:	e7ed      	b.n	80084b6 <_wcrtomb_r+0x22>
 80084da:	bf00      	nop
 80084dc:	2000000c 	.word	0x2000000c
 80084e0:	20000510 	.word	0x20000510

080084e4 <__ascii_wctomb>:
 80084e4:	b149      	cbz	r1, 80084fa <__ascii_wctomb+0x16>
 80084e6:	2aff      	cmp	r2, #255	; 0xff
 80084e8:	bf85      	ittet	hi
 80084ea:	238a      	movhi	r3, #138	; 0x8a
 80084ec:	6003      	strhi	r3, [r0, #0]
 80084ee:	700a      	strbls	r2, [r1, #0]
 80084f0:	f04f 30ff 	movhi.w	r0, #4294967295
 80084f4:	bf98      	it	ls
 80084f6:	2001      	movls	r0, #1
 80084f8:	4770      	bx	lr
 80084fa:	4608      	mov	r0, r1
 80084fc:	4770      	bx	lr

080084fe <abort>:
 80084fe:	b508      	push	{r3, lr}
 8008500:	2006      	movs	r0, #6
 8008502:	f000 f82b 	bl	800855c <raise>
 8008506:	2001      	movs	r0, #1
 8008508:	f7fc f8a4 	bl	8004654 <_exit>

0800850c <_raise_r>:
 800850c:	291f      	cmp	r1, #31
 800850e:	b538      	push	{r3, r4, r5, lr}
 8008510:	4604      	mov	r4, r0
 8008512:	460d      	mov	r5, r1
 8008514:	d904      	bls.n	8008520 <_raise_r+0x14>
 8008516:	2316      	movs	r3, #22
 8008518:	6003      	str	r3, [r0, #0]
 800851a:	f04f 30ff 	mov.w	r0, #4294967295
 800851e:	bd38      	pop	{r3, r4, r5, pc}
 8008520:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008522:	b112      	cbz	r2, 800852a <_raise_r+0x1e>
 8008524:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008528:	b94b      	cbnz	r3, 800853e <_raise_r+0x32>
 800852a:	4620      	mov	r0, r4
 800852c:	f000 f830 	bl	8008590 <_getpid_r>
 8008530:	462a      	mov	r2, r5
 8008532:	4601      	mov	r1, r0
 8008534:	4620      	mov	r0, r4
 8008536:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800853a:	f000 b817 	b.w	800856c <_kill_r>
 800853e:	2b01      	cmp	r3, #1
 8008540:	d00a      	beq.n	8008558 <_raise_r+0x4c>
 8008542:	1c59      	adds	r1, r3, #1
 8008544:	d103      	bne.n	800854e <_raise_r+0x42>
 8008546:	2316      	movs	r3, #22
 8008548:	6003      	str	r3, [r0, #0]
 800854a:	2001      	movs	r0, #1
 800854c:	bd38      	pop	{r3, r4, r5, pc}
 800854e:	2400      	movs	r4, #0
 8008550:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008554:	4628      	mov	r0, r5
 8008556:	4798      	blx	r3
 8008558:	2000      	movs	r0, #0
 800855a:	bd38      	pop	{r3, r4, r5, pc}

0800855c <raise>:
 800855c:	4b02      	ldr	r3, [pc, #8]	; (8008568 <raise+0xc>)
 800855e:	4601      	mov	r1, r0
 8008560:	6818      	ldr	r0, [r3, #0]
 8008562:	f7ff bfd3 	b.w	800850c <_raise_r>
 8008566:	bf00      	nop
 8008568:	2000000c 	.word	0x2000000c

0800856c <_kill_r>:
 800856c:	b538      	push	{r3, r4, r5, lr}
 800856e:	4c07      	ldr	r4, [pc, #28]	; (800858c <_kill_r+0x20>)
 8008570:	2300      	movs	r3, #0
 8008572:	4605      	mov	r5, r0
 8008574:	4608      	mov	r0, r1
 8008576:	4611      	mov	r1, r2
 8008578:	6023      	str	r3, [r4, #0]
 800857a:	f7fc f863 	bl	8004644 <_kill>
 800857e:	1c43      	adds	r3, r0, #1
 8008580:	d102      	bne.n	8008588 <_kill_r+0x1c>
 8008582:	6823      	ldr	r3, [r4, #0]
 8008584:	b103      	cbz	r3, 8008588 <_kill_r+0x1c>
 8008586:	602b      	str	r3, [r5, #0]
 8008588:	bd38      	pop	{r3, r4, r5, pc}
 800858a:	bf00      	nop
 800858c:	200008fc 	.word	0x200008fc

08008590 <_getpid_r>:
 8008590:	f7fc b856 	b.w	8004640 <_getpid>

08008594 <_init>:
 8008594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008596:	bf00      	nop
 8008598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800859a:	bc08      	pop	{r3}
 800859c:	469e      	mov	lr, r3
 800859e:	4770      	bx	lr

080085a0 <_fini>:
 80085a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085a2:	bf00      	nop
 80085a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085a6:	bc08      	pop	{r3}
 80085a8:	469e      	mov	lr, r3
 80085aa:	4770      	bx	lr
