<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO> ZF32-210-156 </DOCNO><DOCID>10 523 272</DOCID><JOURNAL>IEEE Design andamp; Test of Computers  March 1991 v8 n1 p21(14).andM;</JOURNAL><TITLE>The compiled logic simulator.andO;</TITLE><AUTHOR>Keller, Brion L.; Carlson, David P.; Maloney, William B.andM;</AUTHOR><TEXT><ABSTRACT>CLS (compiled logic simulator) is a new simulator that extendssupport to RAMS, tristate logic, and non-scannable latches.andP;  Thereare three components in CLS: the CLS compiler, the object code andtables that the CLS compiler produces, and a simulation monitor toload and call the object code.andP;  CLS, which is a two-value,zero-delay simulator, computes signatures and analyzes faultcoverage for circuits with built-in self-test.andP;  Intermediateassembly code is not necessary since CLS generates object codedirectly.andP;  CLS is fast and well suited to the fault simulation offlat random patterns, but it is not suitable for more generalsimulation of deterministically generated patterns.andP;  It is bestsuited for signature-based testing.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     TestingSimulationLogic CircuitryRAMAnalysisSelf-Test Capability.andO;Feature:   illustrationcharttable.andO;Caption:   Simplified view of the Stumps channel architecture. (chart)Partitioning the circuit into clock sections. (chart)RAM address values. (table)andM;</DESCRIPT></DOC>