{
    "fileIDs": {
        "1": "/nfs_project/castor/DV/anas/rigel/new_clones/Jira_Testcase/EDA-1691/rtl/fifo_bram_sync.v",
        "2": "/nfs_project/castor/DV/anas/rigel/new_clones/Jira_Testcase/EDA-1691/rtl/cell_sim.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "write_address_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "write_address_next",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "write_address_after",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "read_address_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "read_address_next",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "read_address_after",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "REG"
                },
                {
                    "name": "full_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "empty_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "full_next",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "empty_next",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "write_en",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                }
            ],
            "language": "Verilog 2000",
            "line": 102,
            "moduleInsts": [
                {
                    "file": "1",
                    "instName": "ram",
                    "line": 31,
                    "module": "dpram256x36",
                    "parameters": []
                }
            ],
            "parameters": [
                {
                    "name": "ADDRESS_WIDTH",
                    "value": 8
                },
                {
                    "name": "DATA_WIDTH",
                    "value": 36
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "clock0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "read",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "write",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "write_data",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "empty",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "full",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "read_data",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                }
            ],
            "topModule": "fifo_bram_sync"
        }
    ],
    "modules": {
        "dpram256x36": {
            "file": "2",
            "language": "Verilog 2000",
            "line": 106,
            "module": "dpram256x36",
            "moduleInsts": [
                {
                    "file": "2",
                    "instName": "tdpram_core",
                    "line": 94,
                    "module": "tdpram_core_ADDR_WIDTH#8_BYTE_WIDTH#9_NUM_BYTES#4",
                    "parameters": [
                        {
                            "name": "ADDR_WIDTH",
                            "value": "8"
                        },
                        {
                            "name": "BYTE_WIDTH",
                            "value": "9"
                        },
                        {
                            "name": "NUM_BYTES",
                            "value": "4"
                        }
                    ]
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "wclk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "bwen_ni",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wen_ni",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "waddr_i",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_i",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rclk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ren_ni",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "raddr_i",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "q_o",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                }
            ]
        },
        "tdpram_core_ADDR_WIDTH#8_BYTE_WIDTH#9_NUM_BYTES#4": {
            "file": "2",
            "internalSignals": [
                {
                    "name": "ram",
                    "range": {
                        "lsb": 255,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "q_reg",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "REG"
                },
                {
                    "name": "i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "VERI_INTEGER"
                }
            ],
            "language": "Verilog 2000",
            "line": 60,
            "module": "tdpram_core",
            "parameters": [
                {
                    "name": "ADDR_WIDTH",
                    "value": 8
                },
                {
                    "name": "DEPTH",
                    "value": 0
                },
                {
                    "name": "BYTE_WIDTH",
                    "value": 9
                },
                {
                    "name": "NUM_BYTES",
                    "value": 4
                }
            ],
            "ports": [
                {
                    "direction": "Input",
                    "name": "wclk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "bwen_ni",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "wen_ni",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "waddr_i",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "data_i",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rclk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "ren_ni",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "raddr_i",
                    "range": {
                        "lsb": 0,
                        "msb": 7
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "q_o",
                    "range": {
                        "lsb": 0,
                        "msb": 35
                    },
                    "type": "WIRE"
                }
            ]
        }
    }
}
