
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//isosize_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401118 <.init>:
  401118:	stp	x29, x30, [sp, #-16]!
  40111c:	mov	x29, sp
  401120:	bl	4014b0 <ferror@plt+0x60>
  401124:	ldp	x29, x30, [sp], #16
  401128:	ret

Disassembly of section .plt:

0000000000401130 <memcpy@plt-0x20>:
  401130:	stp	x16, x30, [sp, #-16]!
  401134:	adrp	x16, 413000 <ferror@plt+0x11bb0>
  401138:	ldr	x17, [x16, #4088]
  40113c:	add	x16, x16, #0xff8
  401140:	br	x17
  401144:	nop
  401148:	nop
  40114c:	nop

0000000000401150 <memcpy@plt>:
  401150:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401154:	ldr	x17, [x16]
  401158:	add	x16, x16, #0x0
  40115c:	br	x17

0000000000401160 <_exit@plt>:
  401160:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401164:	ldr	x17, [x16, #8]
  401168:	add	x16, x16, #0x8
  40116c:	br	x17

0000000000401170 <strtoul@plt>:
  401170:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401174:	ldr	x17, [x16, #16]
  401178:	add	x16, x16, #0x10
  40117c:	br	x17

0000000000401180 <strlen@plt>:
  401180:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401184:	ldr	x17, [x16, #24]
  401188:	add	x16, x16, #0x18
  40118c:	br	x17

0000000000401190 <fputs@plt>:
  401190:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401194:	ldr	x17, [x16, #32]
  401198:	add	x16, x16, #0x20
  40119c:	br	x17

00000000004011a0 <exit@plt>:
  4011a0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4011a4:	ldr	x17, [x16, #40]
  4011a8:	add	x16, x16, #0x28
  4011ac:	br	x17

00000000004011b0 <dup@plt>:
  4011b0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4011b4:	ldr	x17, [x16, #48]
  4011b8:	add	x16, x16, #0x30
  4011bc:	br	x17

00000000004011c0 <strtod@plt>:
  4011c0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4011c4:	ldr	x17, [x16, #56]
  4011c8:	add	x16, x16, #0x38
  4011cc:	br	x17

00000000004011d0 <__cxa_atexit@plt>:
  4011d0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4011d4:	ldr	x17, [x16, #64]
  4011d8:	add	x16, x16, #0x40
  4011dc:	br	x17

00000000004011e0 <fputc@plt>:
  4011e0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4011e4:	ldr	x17, [x16, #72]
  4011e8:	add	x16, x16, #0x48
  4011ec:	br	x17

00000000004011f0 <snprintf@plt>:
  4011f0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4011f4:	ldr	x17, [x16, #80]
  4011f8:	add	x16, x16, #0x50
  4011fc:	br	x17

0000000000401200 <localeconv@plt>:
  401200:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401204:	ldr	x17, [x16, #88]
  401208:	add	x16, x16, #0x58
  40120c:	br	x17

0000000000401210 <fileno@plt>:
  401210:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401214:	ldr	x17, [x16, #96]
  401218:	add	x16, x16, #0x60
  40121c:	br	x17

0000000000401220 <malloc@plt>:
  401220:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401224:	ldr	x17, [x16, #104]
  401228:	add	x16, x16, #0x68
  40122c:	br	x17

0000000000401230 <open@plt>:
  401230:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401234:	ldr	x17, [x16, #112]
  401238:	add	x16, x16, #0x70
  40123c:	br	x17

0000000000401240 <__strtol_internal@plt>:
  401240:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401244:	ldr	x17, [x16, #120]
  401248:	add	x16, x16, #0x78
  40124c:	br	x17

0000000000401250 <strncmp@plt>:
  401250:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401254:	ldr	x17, [x16, #128]
  401258:	add	x16, x16, #0x80
  40125c:	br	x17

0000000000401260 <bindtextdomain@plt>:
  401260:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401264:	ldr	x17, [x16, #136]
  401268:	add	x16, x16, #0x88
  40126c:	br	x17

0000000000401270 <__libc_start_main@plt>:
  401270:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401274:	ldr	x17, [x16, #144]
  401278:	add	x16, x16, #0x90
  40127c:	br	x17

0000000000401280 <fgetc@plt>:
  401280:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401284:	ldr	x17, [x16, #152]
  401288:	add	x16, x16, #0x98
  40128c:	br	x17

0000000000401290 <__strtoul_internal@plt>:
  401290:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401294:	ldr	x17, [x16, #160]
  401298:	add	x16, x16, #0xa0
  40129c:	br	x17

00000000004012a0 <strdup@plt>:
  4012a0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4012a4:	ldr	x17, [x16, #168]
  4012a8:	add	x16, x16, #0xa8
  4012ac:	br	x17

00000000004012b0 <close@plt>:
  4012b0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4012b4:	ldr	x17, [x16, #176]
  4012b8:	add	x16, x16, #0xb0
  4012bc:	br	x17

00000000004012c0 <__gmon_start__@plt>:
  4012c0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4012c4:	ldr	x17, [x16, #184]
  4012c8:	add	x16, x16, #0xb8
  4012cc:	br	x17

00000000004012d0 <abort@plt>:
  4012d0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4012d4:	ldr	x17, [x16, #192]
  4012d8:	add	x16, x16, #0xc0
  4012dc:	br	x17

00000000004012e0 <textdomain@plt>:
  4012e0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4012e4:	ldr	x17, [x16, #200]
  4012e8:	add	x16, x16, #0xc8
  4012ec:	br	x17

00000000004012f0 <getopt_long@plt>:
  4012f0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4012f4:	ldr	x17, [x16, #208]
  4012f8:	add	x16, x16, #0xd0
  4012fc:	br	x17

0000000000401300 <strcmp@plt>:
  401300:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401304:	ldr	x17, [x16, #216]
  401308:	add	x16, x16, #0xd8
  40130c:	br	x17

0000000000401310 <warn@plt>:
  401310:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401314:	ldr	x17, [x16, #224]
  401318:	add	x16, x16, #0xe0
  40131c:	br	x17

0000000000401320 <__ctype_b_loc@plt>:
  401320:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401324:	ldr	x17, [x16, #232]
  401328:	add	x16, x16, #0xe8
  40132c:	br	x17

0000000000401330 <strtol@plt>:
  401330:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401334:	ldr	x17, [x16, #240]
  401338:	add	x16, x16, #0xf0
  40133c:	br	x17

0000000000401340 <free@plt>:
  401340:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401344:	ldr	x17, [x16, #248]
  401348:	add	x16, x16, #0xf8
  40134c:	br	x17

0000000000401350 <vasprintf@plt>:
  401350:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401354:	ldr	x17, [x16, #256]
  401358:	add	x16, x16, #0x100
  40135c:	br	x17

0000000000401360 <strndup@plt>:
  401360:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401364:	ldr	x17, [x16, #264]
  401368:	add	x16, x16, #0x108
  40136c:	br	x17

0000000000401370 <strspn@plt>:
  401370:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401374:	ldr	x17, [x16, #272]
  401378:	add	x16, x16, #0x110
  40137c:	br	x17

0000000000401380 <strchr@plt>:
  401380:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401384:	ldr	x17, [x16, #280]
  401388:	add	x16, x16, #0x118
  40138c:	br	x17

0000000000401390 <pread@plt>:
  401390:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401394:	ldr	x17, [x16, #288]
  401398:	add	x16, x16, #0x120
  40139c:	br	x17

00000000004013a0 <fflush@plt>:
  4013a0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4013a4:	ldr	x17, [x16, #296]
  4013a8:	add	x16, x16, #0x128
  4013ac:	br	x17

00000000004013b0 <warnx@plt>:
  4013b0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4013b4:	ldr	x17, [x16, #304]
  4013b8:	add	x16, x16, #0x130
  4013bc:	br	x17

00000000004013c0 <memchr@plt>:
  4013c0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4013c4:	ldr	x17, [x16, #312]
  4013c8:	add	x16, x16, #0x138
  4013cc:	br	x17

00000000004013d0 <dcgettext@plt>:
  4013d0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4013d4:	ldr	x17, [x16, #320]
  4013d8:	add	x16, x16, #0x140
  4013dc:	br	x17

00000000004013e0 <errx@plt>:
  4013e0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4013e4:	ldr	x17, [x16, #328]
  4013e8:	add	x16, x16, #0x148
  4013ec:	br	x17

00000000004013f0 <strcspn@plt>:
  4013f0:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  4013f4:	ldr	x17, [x16, #336]
  4013f8:	add	x16, x16, #0x150
  4013fc:	br	x17

0000000000401400 <printf@plt>:
  401400:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401404:	ldr	x17, [x16, #344]
  401408:	add	x16, x16, #0x158
  40140c:	br	x17

0000000000401410 <__errno_location@plt>:
  401410:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401414:	ldr	x17, [x16, #352]
  401418:	add	x16, x16, #0x160
  40141c:	br	x17

0000000000401420 <fprintf@plt>:
  401420:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401424:	ldr	x17, [x16, #360]
  401428:	add	x16, x16, #0x168
  40142c:	br	x17

0000000000401430 <err@plt>:
  401430:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401434:	ldr	x17, [x16, #368]
  401438:	add	x16, x16, #0x170
  40143c:	br	x17

0000000000401440 <setlocale@plt>:
  401440:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401444:	ldr	x17, [x16, #376]
  401448:	add	x16, x16, #0x178
  40144c:	br	x17

0000000000401450 <ferror@plt>:
  401450:	adrp	x16, 414000 <ferror@plt+0x12bb0>
  401454:	ldr	x17, [x16, #384]
  401458:	add	x16, x16, #0x180
  40145c:	br	x17

Disassembly of section .text:

0000000000401460 <.text>:
  401460:	mov	x29, #0x0                   	// #0
  401464:	mov	x30, #0x0                   	// #0
  401468:	mov	x5, x0
  40146c:	ldr	x1, [sp]
  401470:	add	x2, sp, #0x8
  401474:	mov	x6, sp
  401478:	movz	x0, #0x0, lsl #48
  40147c:	movk	x0, #0x0, lsl #32
  401480:	movk	x0, #0x40, lsl #16
  401484:	movk	x0, #0x156c
  401488:	movz	x3, #0x0, lsl #48
  40148c:	movk	x3, #0x0, lsl #32
  401490:	movk	x3, #0x40, lsl #16
  401494:	movk	x3, #0x37c0
  401498:	movz	x4, #0x0, lsl #48
  40149c:	movk	x4, #0x0, lsl #32
  4014a0:	movk	x4, #0x40, lsl #16
  4014a4:	movk	x4, #0x3840
  4014a8:	bl	401270 <__libc_start_main@plt>
  4014ac:	bl	4012d0 <abort@plt>
  4014b0:	adrp	x0, 413000 <ferror@plt+0x11bb0>
  4014b4:	ldr	x0, [x0, #4064]
  4014b8:	cbz	x0, 4014c0 <ferror@plt+0x70>
  4014bc:	b	4012c0 <__gmon_start__@plt>
  4014c0:	ret
  4014c4:	nop
  4014c8:	adrp	x0, 414000 <ferror@plt+0x12bb0>
  4014cc:	add	x0, x0, #0x1a0
  4014d0:	adrp	x1, 414000 <ferror@plt+0x12bb0>
  4014d4:	add	x1, x1, #0x1a0
  4014d8:	cmp	x1, x0
  4014dc:	b.eq	4014f4 <ferror@plt+0xa4>  // b.none
  4014e0:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4014e4:	ldr	x1, [x1, #2160]
  4014e8:	cbz	x1, 4014f4 <ferror@plt+0xa4>
  4014ec:	mov	x16, x1
  4014f0:	br	x16
  4014f4:	ret
  4014f8:	adrp	x0, 414000 <ferror@plt+0x12bb0>
  4014fc:	add	x0, x0, #0x1a0
  401500:	adrp	x1, 414000 <ferror@plt+0x12bb0>
  401504:	add	x1, x1, #0x1a0
  401508:	sub	x1, x1, x0
  40150c:	lsr	x2, x1, #63
  401510:	add	x1, x2, x1, asr #3
  401514:	cmp	xzr, x1, asr #1
  401518:	asr	x1, x1, #1
  40151c:	b.eq	401534 <ferror@plt+0xe4>  // b.none
  401520:	adrp	x2, 403000 <ferror@plt+0x1bb0>
  401524:	ldr	x2, [x2, #2168]
  401528:	cbz	x2, 401534 <ferror@plt+0xe4>
  40152c:	mov	x16, x2
  401530:	br	x16
  401534:	ret
  401538:	stp	x29, x30, [sp, #-32]!
  40153c:	mov	x29, sp
  401540:	str	x19, [sp, #16]
  401544:	adrp	x19, 414000 <ferror@plt+0x12bb0>
  401548:	ldrb	w0, [x19, #456]
  40154c:	cbnz	w0, 40155c <ferror@plt+0x10c>
  401550:	bl	4014c8 <ferror@plt+0x78>
  401554:	mov	w0, #0x1                   	// #1
  401558:	strb	w0, [x19, #456]
  40155c:	ldr	x19, [sp, #16]
  401560:	ldp	x29, x30, [sp], #32
  401564:	ret
  401568:	b	4014f8 <ferror@plt+0xa8>
  40156c:	sub	sp, sp, #0x90
  401570:	stp	x22, x21, [sp, #112]
  401574:	mov	x21, x1
  401578:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  40157c:	stp	x20, x19, [sp, #128]
  401580:	mov	w20, w0
  401584:	add	x1, x1, #0xbc3
  401588:	mov	w0, #0x6                   	// #6
  40158c:	stp	x29, x30, [sp, #48]
  401590:	stp	x28, x27, [sp, #64]
  401594:	stp	x26, x25, [sp, #80]
  401598:	stp	x24, x23, [sp, #96]
  40159c:	add	x29, sp, #0x30
  4015a0:	bl	401440 <setlocale@plt>
  4015a4:	adrp	x19, 403000 <ferror@plt+0x1bb0>
  4015a8:	add	x19, x19, #0x958
  4015ac:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4015b0:	add	x1, x1, #0x963
  4015b4:	mov	x0, x19
  4015b8:	bl	401260 <bindtextdomain@plt>
  4015bc:	mov	x0, x19
  4015c0:	bl	4012e0 <textdomain@plt>
  4015c4:	adrp	x0, 401000 <memcpy@plt-0x150>
  4015c8:	add	x0, x0, #0xb04
  4015cc:	bl	403848 <ferror@plt+0x23f8>
  4015d0:	adrp	x22, 403000 <ferror@plt+0x1bb0>
  4015d4:	adrp	x23, 403000 <ferror@plt+0x1bb0>
  4015d8:	adrp	x25, 403000 <ferror@plt+0x1bb0>
  4015dc:	adrp	x24, 403000 <ferror@plt+0x1bb0>
  4015e0:	str	wzr, [sp, #20]
  4015e4:	str	xzr, [sp, #8]
  4015e8:	add	x22, x22, #0x975
  4015ec:	add	x23, x23, #0x8a8
  4015f0:	add	x25, x25, #0x880
  4015f4:	adrp	x26, 414000 <ferror@plt+0x12bb0>
  4015f8:	add	x24, x24, #0x97b
  4015fc:	mov	w0, w20
  401600:	mov	x1, x21
  401604:	mov	x2, x22
  401608:	mov	x3, x23
  40160c:	mov	x4, xzr
  401610:	bl	4012f0 <getopt_long@plt>
  401614:	sub	w8, w0, #0x56
  401618:	cmp	w8, #0x22
  40161c:	b.hi	401664 <ferror@plt+0x214>  // b.pmore
  401620:	adr	x9, 401630 <ferror@plt+0x1e0>
  401624:	ldrb	w10, [x25, x8]
  401628:	add	x9, x9, x10, lsl #2
  40162c:	br	x9
  401630:	ldr	x19, [x26, #424]
  401634:	mov	w2, #0x5                   	// #5
  401638:	mov	x0, xzr
  40163c:	mov	x1, x24
  401640:	bl	4013d0 <dcgettext@plt>
  401644:	mov	x1, x0
  401648:	mov	x0, x19
  40164c:	bl	402724 <ferror@plt+0x12d4>
  401650:	str	x0, [sp, #8]
  401654:	b	4015fc <ferror@plt+0x1ac>
  401658:	mov	w8, #0x1                   	// #1
  40165c:	str	w8, [sp, #20]
  401660:	b	4015fc <ferror@plt+0x1ac>
  401664:	cmn	w0, #0x1
  401668:	b.ne	401980 <ferror@plt+0x530>  // b.any
  40166c:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  401670:	ldrsw	x8, [x8, #432]
  401674:	sub	w9, w20, w8
  401678:	cmp	w9, #0x1
  40167c:	str	w9, [sp, #16]
  401680:	b.lt	401968 <ferror@plt+0x518>  // b.tstop
  401684:	cmp	w8, w20
  401688:	b.ge	4018e4 <ferror@plt+0x494>  // b.tcont
  40168c:	ldr	w9, [sp, #20]
  401690:	add	x27, x21, x8, lsl #3
  401694:	mov	x21, #0x4301                	// #17153
  401698:	movk	x21, #0x3044, lsl #16
  40169c:	cmp	w9, #0x0
  4016a0:	adrp	x26, 403000 <ferror@plt+0x1bb0>
  4016a4:	adrp	x28, 403000 <ferror@plt+0x1bb0>
  4016a8:	adrp	x23, 403000 <ferror@plt+0x1bb0>
  4016ac:	movk	x21, #0x3130, lsl #32
  4016b0:	mov	w19, wzr
  4016b4:	sub	w20, w20, w8
  4016b8:	add	x26, x26, #0xb4b
  4016bc:	add	x28, x28, #0xb5a
  4016c0:	add	x23, x23, #0xb7d
  4016c4:	cset	w8, eq  // eq = none
  4016c8:	movk	x21, #0x1, lsl #48
  4016cc:	str	w8, [sp, #24]
  4016d0:	b	4016fc <ferror@plt+0x2ac>
  4016d4:	mov	w2, #0x5                   	// #5
  4016d8:	mov	x0, xzr
  4016dc:	mov	x1, x26
  4016e0:	bl	4013d0 <dcgettext@plt>
  4016e4:	mov	x1, x24
  4016e8:	bl	401310 <warn@plt>
  4016ec:	add	w19, w19, #0x1
  4016f0:	subs	w20, w20, #0x1
  4016f4:	add	x27, x27, #0x8
  4016f8:	b.eq	4018ec <ferror@plt+0x49c>  // b.none
  4016fc:	ldr	x24, [x27]
  401700:	mov	w1, wzr
  401704:	mov	x0, x24
  401708:	bl	401230 <open@plt>
  40170c:	tbnz	w0, #31, 4016d4 <ferror@plt+0x284>
  401710:	sub	x1, x29, #0x8
  401714:	mov	w2, #0x8                   	// #8
  401718:	mov	w3, #0x8000                	// #32768
  40171c:	mov	w25, w0
  401720:	bl	401390 <pread@plt>
  401724:	cmn	x0, #0x1
  401728:	b.eq	401738 <ferror@plt+0x2e8>  // b.none
  40172c:	ldur	x8, [x29, #-8]
  401730:	cmp	x8, x21
  401734:	b.eq	401750 <ferror@plt+0x300>  // b.none
  401738:	mov	w2, #0x5                   	// #5
  40173c:	mov	x0, xzr
  401740:	mov	x1, x28
  401744:	bl	4013d0 <dcgettext@plt>
  401748:	mov	x1, x24
  40174c:	bl	4013b0 <warnx@plt>
  401750:	sub	x1, x29, #0x10
  401754:	mov	w2, #0x8                   	// #8
  401758:	mov	w3, #0x8050                	// #32848
  40175c:	mov	w0, w25
  401760:	bl	401390 <pread@plt>
  401764:	cmp	x0, #0x8
  401768:	b.ne	40183c <ferror@plt+0x3ec>  // b.any
  40176c:	sub	x1, x29, #0x14
  401770:	mov	w2, #0x4                   	// #4
  401774:	mov	w3, #0x8080                	// #32896
  401778:	mov	w0, w25
  40177c:	bl	401390 <pread@plt>
  401780:	cmp	x0, #0x4
  401784:	b.ne	40183c <ferror@plt+0x3ec>  // b.any
  401788:	ldp	w22, w8, [x29, #-16]
  40178c:	ldr	w9, [sp, #24]
  401790:	mov	x21, x23
  401794:	mov	x23, x28
  401798:	rev	w2, w8
  40179c:	cmp	w22, w2
  4017a0:	cset	w8, eq  // eq = none
  4017a4:	mov	x28, x26
  4017a8:	orr	w8, w8, w9
  4017ac:	tbnz	w8, #0, 4017c0 <ferror@plt+0x370>
  4017b0:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  4017b4:	add	x0, x0, #0xbc4
  4017b8:	mov	w1, w22
  4017bc:	bl	4013b0 <warnx@plt>
  4017c0:	ldurh	w8, [x29, #-18]
  4017c4:	ldurh	w26, [x29, #-20]
  4017c8:	ldr	w9, [sp, #24]
  4017cc:	lsl	w8, w8, #16
  4017d0:	rev	w2, w8
  4017d4:	cmp	w26, w2
  4017d8:	cset	w8, eq  // eq = none
  4017dc:	orr	w8, w8, w9
  4017e0:	tbnz	w8, #0, 4017f4 <ferror@plt+0x3a4>
  4017e4:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  4017e8:	add	x0, x0, #0xbda
  4017ec:	mov	w1, w26
  4017f0:	bl	4013b0 <warnx@plt>
  4017f4:	ldr	w8, [sp, #16]
  4017f8:	cmp	w8, #0x2
  4017fc:	b.lt	401810 <ferror@plt+0x3c0>  // b.tstop
  401800:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  401804:	add	x0, x0, #0xb8e
  401808:	mov	x1, x24
  40180c:	bl	401400 <printf@plt>
  401810:	ldr	w8, [sp, #20]
  401814:	cbz	w8, 401870 <ferror@plt+0x420>
  401818:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  40181c:	mov	w2, #0x5                   	// #5
  401820:	mov	x0, xzr
  401824:	add	x1, x1, #0xb93
  401828:	bl	4013d0 <dcgettext@plt>
  40182c:	mov	w1, w22
  401830:	mov	w2, w26
  401834:	bl	401400 <printf@plt>
  401838:	b	4018b4 <ferror@plt+0x464>
  40183c:	bl	401410 <__errno_location@plt>
  401840:	ldr	w22, [x0]
  401844:	mov	w2, #0x5                   	// #5
  401848:	mov	x0, xzr
  40184c:	mov	x1, x23
  401850:	bl	4013d0 <dcgettext@plt>
  401854:	mov	x1, x24
  401858:	cbz	w22, 401864 <ferror@plt+0x414>
  40185c:	bl	401310 <warn@plt>
  401860:	b	401868 <ferror@plt+0x418>
  401864:	bl	4013b0 <warnx@plt>
  401868:	mov	w22, #0x1                   	// #1
  40186c:	b	4018d4 <ferror@plt+0x484>
  401870:	ldr	x9, [sp, #8]
  401874:	sxtw	x8, w22
  401878:	cbz	x9, 401898 <ferror@plt+0x448>
  40187c:	cmp	x9, x26
  401880:	b.ne	4018a0 <ferror@plt+0x450>  // b.any
  401884:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  401888:	add	x0, x0, #0xbb2
  40188c:	mov	w1, w22
  401890:	bl	401400 <printf@plt>
  401894:	b	4018b4 <ferror@plt+0x464>
  401898:	mul	x1, x26, x8
  40189c:	b	4018a8 <ferror@plt+0x458>
  4018a0:	mul	x8, x26, x8
  4018a4:	sdiv	x1, x8, x9
  4018a8:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  4018ac:	add	x0, x0, #0xbb6
  4018b0:	bl	401400 <printf@plt>
  4018b4:	mov	x26, x28
  4018b8:	mov	x28, x23
  4018bc:	mov	x23, x21
  4018c0:	mov	x21, #0x4301                	// #17153
  4018c4:	movk	x21, #0x3044, lsl #16
  4018c8:	movk	x21, #0x3130, lsl #32
  4018cc:	mov	w22, wzr
  4018d0:	movk	x21, #0x1, lsl #48
  4018d4:	mov	w0, w25
  4018d8:	bl	4012b0 <close@plt>
  4018dc:	add	w19, w22, w19
  4018e0:	b	4016f0 <ferror@plt+0x2a0>
  4018e4:	mov	w8, wzr
  4018e8:	b	401904 <ferror@plt+0x4b4>
  4018ec:	ldr	w8, [sp, #16]
  4018f0:	cmp	w8, w19
  4018f4:	cset	w8, eq  // eq = none
  4018f8:	cbz	w19, 401904 <ferror@plt+0x4b4>
  4018fc:	mov	w9, #0x40                  	// #64
  401900:	b	401908 <ferror@plt+0x4b8>
  401904:	mov	w9, wzr
  401908:	ldp	x20, x19, [sp, #128]
  40190c:	ldp	x22, x21, [sp, #112]
  401910:	ldp	x24, x23, [sp, #96]
  401914:	ldp	x26, x25, [sp, #80]
  401918:	ldp	x28, x27, [sp, #64]
  40191c:	ldp	x29, x30, [sp, #48]
  401920:	cmp	w8, #0x0
  401924:	mov	w8, #0x20                  	// #32
  401928:	csel	w0, w8, w9, ne  // ne = any
  40192c:	add	sp, sp, #0x90
  401930:	ret
  401934:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401938:	add	x1, x1, #0x994
  40193c:	mov	w2, #0x5                   	// #5
  401940:	mov	x0, xzr
  401944:	bl	4013d0 <dcgettext@plt>
  401948:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  40194c:	ldr	x1, [x8, #448]
  401950:	adrp	x2, 403000 <ferror@plt+0x1bb0>
  401954:	add	x2, x2, #0x9a0
  401958:	bl	401400 <printf@plt>
  40195c:	mov	w0, wzr
  401960:	bl	4011a0 <exit@plt>
  401964:	bl	4019b8 <ferror@plt+0x568>
  401968:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  40196c:	add	x1, x1, #0x9d9
  401970:	mov	w2, #0x5                   	// #5
  401974:	mov	x0, xzr
  401978:	bl	4013d0 <dcgettext@plt>
  40197c:	bl	4013b0 <warnx@plt>
  401980:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  401984:	ldr	x19, [x8, #416]
  401988:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  40198c:	add	x1, x1, #0x9b2
  401990:	mov	w2, #0x5                   	// #5
  401994:	mov	x0, xzr
  401998:	bl	4013d0 <dcgettext@plt>
  40199c:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  4019a0:	ldr	x2, [x8, #448]
  4019a4:	mov	x1, x0
  4019a8:	mov	x0, x19
  4019ac:	bl	401420 <fprintf@plt>
  4019b0:	mov	w0, #0x1                   	// #1
  4019b4:	bl	4011a0 <exit@plt>
  4019b8:	stp	x29, x30, [sp, #-32]!
  4019bc:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4019c0:	add	x1, x1, #0x9f9
  4019c4:	mov	w2, #0x5                   	// #5
  4019c8:	mov	x0, xzr
  4019cc:	stp	x20, x19, [sp, #16]
  4019d0:	mov	x29, sp
  4019d4:	bl	4013d0 <dcgettext@plt>
  4019d8:	adrp	x20, 414000 <ferror@plt+0x12bb0>
  4019dc:	ldr	x1, [x20, #440]
  4019e0:	bl	401190 <fputs@plt>
  4019e4:	ldr	x19, [x20, #440]
  4019e8:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4019ec:	add	x1, x1, #0xa02
  4019f0:	mov	w2, #0x5                   	// #5
  4019f4:	mov	x0, xzr
  4019f8:	bl	4013d0 <dcgettext@plt>
  4019fc:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  401a00:	ldr	x2, [x8, #448]
  401a04:	mov	x1, x0
  401a08:	mov	x0, x19
  401a0c:	bl	401420 <fprintf@plt>
  401a10:	ldr	x1, [x20, #440]
  401a14:	mov	w0, #0xa                   	// #10
  401a18:	bl	4011e0 <fputc@plt>
  401a1c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401a20:	add	x1, x1, #0xa2a
  401a24:	mov	w2, #0x5                   	// #5
  401a28:	mov	x0, xzr
  401a2c:	bl	4013d0 <dcgettext@plt>
  401a30:	ldr	x1, [x20, #440]
  401a34:	bl	401190 <fputs@plt>
  401a38:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401a3c:	add	x1, x1, #0xa56
  401a40:	mov	w2, #0x5                   	// #5
  401a44:	mov	x0, xzr
  401a48:	bl	4013d0 <dcgettext@plt>
  401a4c:	ldr	x1, [x20, #440]
  401a50:	bl	401190 <fputs@plt>
  401a54:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401a58:	add	x1, x1, #0xa61
  401a5c:	mov	w2, #0x5                   	// #5
  401a60:	mov	x0, xzr
  401a64:	bl	4013d0 <dcgettext@plt>
  401a68:	ldr	x1, [x20, #440]
  401a6c:	bl	401190 <fputs@plt>
  401a70:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401a74:	add	x1, x1, #0xaa2
  401a78:	mov	w2, #0x5                   	// #5
  401a7c:	mov	x0, xzr
  401a80:	bl	4013d0 <dcgettext@plt>
  401a84:	ldr	x1, [x20, #440]
  401a88:	bl	401190 <fputs@plt>
  401a8c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401a90:	add	x1, x1, #0xaf4
  401a94:	mov	w2, #0x5                   	// #5
  401a98:	mov	x0, xzr
  401a9c:	bl	4013d0 <dcgettext@plt>
  401aa0:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401aa4:	mov	x19, x0
  401aa8:	add	x1, x1, #0xb15
  401aac:	mov	w2, #0x5                   	// #5
  401ab0:	mov	x0, xzr
  401ab4:	bl	4013d0 <dcgettext@plt>
  401ab8:	mov	x4, x0
  401abc:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  401ac0:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401ac4:	adrp	x3, 403000 <ferror@plt+0x1bb0>
  401ac8:	add	x0, x0, #0xad7
  401acc:	add	x1, x1, #0xae8
  401ad0:	add	x3, x3, #0xb06
  401ad4:	mov	x2, x19
  401ad8:	bl	401400 <printf@plt>
  401adc:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401ae0:	add	x1, x1, #0xb25
  401ae4:	mov	w2, #0x5                   	// #5
  401ae8:	mov	x0, xzr
  401aec:	bl	4013d0 <dcgettext@plt>
  401af0:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401af4:	add	x1, x1, #0xb40
  401af8:	bl	401400 <printf@plt>
  401afc:	mov	w0, wzr
  401b00:	bl	4011a0 <exit@plt>
  401b04:	stp	x29, x30, [sp, #-32]!
  401b08:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  401b0c:	stp	x20, x19, [sp, #16]
  401b10:	ldr	x20, [x8, #440]
  401b14:	mov	x29, sp
  401b18:	bl	401410 <__errno_location@plt>
  401b1c:	mov	x19, x0
  401b20:	str	wzr, [x0]
  401b24:	mov	x0, x20
  401b28:	bl	401450 <ferror@plt>
  401b2c:	cbnz	w0, 401bcc <ferror@plt+0x77c>
  401b30:	mov	x0, x20
  401b34:	bl	4013a0 <fflush@plt>
  401b38:	cbz	w0, 401b8c <ferror@plt+0x73c>
  401b3c:	ldr	w20, [x19]
  401b40:	cmp	w20, #0x9
  401b44:	b.eq	401b50 <ferror@plt+0x700>  // b.none
  401b48:	cmp	w20, #0x20
  401b4c:	b.ne	401be4 <ferror@plt+0x794>  // b.any
  401b50:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  401b54:	ldr	x20, [x8, #416]
  401b58:	str	wzr, [x19]
  401b5c:	mov	x0, x20
  401b60:	bl	401450 <ferror@plt>
  401b64:	cbnz	w0, 401c0c <ferror@plt+0x7bc>
  401b68:	mov	x0, x20
  401b6c:	bl	4013a0 <fflush@plt>
  401b70:	cbz	w0, 401bac <ferror@plt+0x75c>
  401b74:	ldr	w8, [x19]
  401b78:	cmp	w8, #0x9
  401b7c:	b.ne	401c0c <ferror@plt+0x7bc>  // b.any
  401b80:	ldp	x20, x19, [sp, #16]
  401b84:	ldp	x29, x30, [sp], #32
  401b88:	ret
  401b8c:	mov	x0, x20
  401b90:	bl	401210 <fileno@plt>
  401b94:	tbnz	w0, #31, 401b3c <ferror@plt+0x6ec>
  401b98:	bl	4011b0 <dup@plt>
  401b9c:	tbnz	w0, #31, 401b3c <ferror@plt+0x6ec>
  401ba0:	bl	4012b0 <close@plt>
  401ba4:	cbnz	w0, 401b3c <ferror@plt+0x6ec>
  401ba8:	b	401b50 <ferror@plt+0x700>
  401bac:	mov	x0, x20
  401bb0:	bl	401210 <fileno@plt>
  401bb4:	tbnz	w0, #31, 401b74 <ferror@plt+0x724>
  401bb8:	bl	4011b0 <dup@plt>
  401bbc:	tbnz	w0, #31, 401b74 <ferror@plt+0x724>
  401bc0:	bl	4012b0 <close@plt>
  401bc4:	cbnz	w0, 401b74 <ferror@plt+0x724>
  401bc8:	b	401b80 <ferror@plt+0x730>
  401bcc:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401bd0:	add	x1, x1, #0x9ed
  401bd4:	mov	w2, #0x5                   	// #5
  401bd8:	mov	x0, xzr
  401bdc:	bl	4013d0 <dcgettext@plt>
  401be0:	b	401bfc <ferror@plt+0x7ac>
  401be4:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  401be8:	add	x1, x1, #0x9ed
  401bec:	mov	w2, #0x5                   	// #5
  401bf0:	mov	x0, xzr
  401bf4:	bl	4013d0 <dcgettext@plt>
  401bf8:	cbnz	w20, 401c08 <ferror@plt+0x7b8>
  401bfc:	bl	4013b0 <warnx@plt>
  401c00:	mov	w0, #0x1                   	// #1
  401c04:	bl	401160 <_exit@plt>
  401c08:	bl	401310 <warn@plt>
  401c0c:	mov	w0, #0x1                   	// #1
  401c10:	bl	401160 <_exit@plt>
  401c14:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  401c18:	str	w0, [x8, #408]
  401c1c:	ret
  401c20:	sub	sp, sp, #0x70
  401c24:	stp	x29, x30, [sp, #16]
  401c28:	stp	x28, x27, [sp, #32]
  401c2c:	stp	x26, x25, [sp, #48]
  401c30:	stp	x24, x23, [sp, #64]
  401c34:	stp	x22, x21, [sp, #80]
  401c38:	stp	x20, x19, [sp, #96]
  401c3c:	add	x29, sp, #0x10
  401c40:	str	xzr, [x1]
  401c44:	cbz	x0, 401c88 <ferror@plt+0x838>
  401c48:	ldrb	w22, [x0]
  401c4c:	mov	x20, x0
  401c50:	cbz	x22, 401c88 <ferror@plt+0x838>
  401c54:	mov	x21, x2
  401c58:	mov	x19, x1
  401c5c:	bl	401320 <__ctype_b_loc@plt>
  401c60:	ldr	x8, [x0]
  401c64:	mov	x23, x0
  401c68:	ldrh	w9, [x8, x22, lsl #1]
  401c6c:	tbz	w9, #13, 401c80 <ferror@plt+0x830>
  401c70:	add	x9, x20, #0x1
  401c74:	ldrb	w22, [x9], #1
  401c78:	ldrh	w10, [x8, x22, lsl #1]
  401c7c:	tbnz	w10, #13, 401c74 <ferror@plt+0x824>
  401c80:	cmp	w22, #0x2d
  401c84:	b.ne	401cbc <ferror@plt+0x86c>  // b.any
  401c88:	mov	w22, #0xffffffea            	// #-22
  401c8c:	neg	w19, w22
  401c90:	bl	401410 <__errno_location@plt>
  401c94:	str	w19, [x0]
  401c98:	mov	w0, w22
  401c9c:	ldp	x20, x19, [sp, #96]
  401ca0:	ldp	x22, x21, [sp, #80]
  401ca4:	ldp	x24, x23, [sp, #64]
  401ca8:	ldp	x26, x25, [sp, #48]
  401cac:	ldp	x28, x27, [sp, #32]
  401cb0:	ldp	x29, x30, [sp, #16]
  401cb4:	add	sp, sp, #0x70
  401cb8:	ret
  401cbc:	bl	401410 <__errno_location@plt>
  401cc0:	mov	x24, x0
  401cc4:	str	wzr, [x0]
  401cc8:	add	x1, sp, #0x8
  401ccc:	mov	x0, x20
  401cd0:	mov	w2, wzr
  401cd4:	mov	w3, wzr
  401cd8:	str	xzr, [sp, #8]
  401cdc:	bl	401290 <__strtoul_internal@plt>
  401ce0:	ldr	x25, [sp, #8]
  401ce4:	ldr	w8, [x24]
  401ce8:	cmp	x25, x20
  401cec:	b.eq	401e6c <ferror@plt+0xa1c>  // b.none
  401cf0:	add	x9, x0, #0x1
  401cf4:	mov	x20, x0
  401cf8:	cmp	x9, #0x1
  401cfc:	b.hi	401d04 <ferror@plt+0x8b4>  // b.pmore
  401d00:	cbnz	w8, 401e70 <ferror@plt+0xa20>
  401d04:	cbz	x25, 401e7c <ferror@plt+0xa2c>
  401d08:	ldrb	w8, [x25]
  401d0c:	cbz	w8, 401e7c <ferror@plt+0xa2c>
  401d10:	mov	w27, wzr
  401d14:	mov	x28, xzr
  401d18:	b	401d28 <ferror@plt+0x8d8>
  401d1c:	mov	x28, xzr
  401d20:	str	x22, [sp, #8]
  401d24:	mov	x25, x22
  401d28:	ldrb	w8, [x25, #1]
  401d2c:	cmp	w8, #0x61
  401d30:	b.le	401d60 <ferror@plt+0x910>
  401d34:	cmp	w8, #0x62
  401d38:	b.eq	401d68 <ferror@plt+0x918>  // b.none
  401d3c:	cmp	w8, #0x69
  401d40:	b.ne	401d78 <ferror@plt+0x928>  // b.any
  401d44:	ldrb	w8, [x25, #2]
  401d48:	orr	w8, w8, #0x20
  401d4c:	cmp	w8, #0x62
  401d50:	b.ne	401d78 <ferror@plt+0x928>  // b.any
  401d54:	ldrb	w8, [x25, #3]
  401d58:	cbnz	w8, 401d78 <ferror@plt+0x928>
  401d5c:	b	401e8c <ferror@plt+0xa3c>
  401d60:	cmp	w8, #0x42
  401d64:	b.ne	401d74 <ferror@plt+0x924>  // b.any
  401d68:	ldrb	w8, [x25, #2]
  401d6c:	cbnz	w8, 401d78 <ferror@plt+0x928>
  401d70:	b	401e94 <ferror@plt+0xa44>
  401d74:	cbz	w8, 401e8c <ferror@plt+0xa3c>
  401d78:	bl	401200 <localeconv@plt>
  401d7c:	cbz	x0, 401d9c <ferror@plt+0x94c>
  401d80:	ldr	x22, [x0]
  401d84:	cbz	x22, 401da8 <ferror@plt+0x958>
  401d88:	mov	x0, x22
  401d8c:	bl	401180 <strlen@plt>
  401d90:	mov	x26, x0
  401d94:	mov	w8, #0x1                   	// #1
  401d98:	b	401db0 <ferror@plt+0x960>
  401d9c:	mov	w8, wzr
  401da0:	mov	x22, xzr
  401da4:	b	401dac <ferror@plt+0x95c>
  401da8:	mov	w8, wzr
  401dac:	mov	x26, xzr
  401db0:	cbnz	x28, 401c88 <ferror@plt+0x838>
  401db4:	ldrb	w9, [x25]
  401db8:	eor	w8, w8, #0x1
  401dbc:	cmp	w9, #0x0
  401dc0:	cset	w9, eq  // eq = none
  401dc4:	orr	w8, w8, w9
  401dc8:	tbnz	w8, #0, 401c88 <ferror@plt+0x838>
  401dcc:	mov	x0, x22
  401dd0:	mov	x1, x25
  401dd4:	mov	x2, x26
  401dd8:	bl	401250 <strncmp@plt>
  401ddc:	cbnz	w0, 401c88 <ferror@plt+0x838>
  401de0:	add	x22, x25, x26
  401de4:	ldrb	w8, [x22]
  401de8:	cmp	w8, #0x30
  401dec:	b.ne	401e00 <ferror@plt+0x9b0>  // b.any
  401df0:	ldrb	w8, [x22, #1]!
  401df4:	add	w27, w27, #0x1
  401df8:	cmp	w8, #0x30
  401dfc:	b.eq	401df0 <ferror@plt+0x9a0>  // b.none
  401e00:	ldr	x9, [x23]
  401e04:	sxtb	x8, w8
  401e08:	ldrh	w8, [x9, x8, lsl #1]
  401e0c:	tbz	w8, #11, 401d1c <ferror@plt+0x8cc>
  401e10:	add	x1, sp, #0x8
  401e14:	mov	x0, x22
  401e18:	mov	w2, wzr
  401e1c:	mov	w3, wzr
  401e20:	str	wzr, [x24]
  401e24:	str	xzr, [sp, #8]
  401e28:	bl	401290 <__strtoul_internal@plt>
  401e2c:	ldr	x25, [sp, #8]
  401e30:	ldr	w8, [x24]
  401e34:	cmp	x25, x22
  401e38:	b.eq	401e6c <ferror@plt+0xa1c>  // b.none
  401e3c:	add	x9, x0, #0x1
  401e40:	cmp	x9, #0x1
  401e44:	b.hi	401e4c <ferror@plt+0x9fc>  // b.pmore
  401e48:	cbnz	w8, 401e70 <ferror@plt+0xa20>
  401e4c:	mov	x28, xzr
  401e50:	cbz	x0, 401d28 <ferror@plt+0x8d8>
  401e54:	cbz	x25, 401c88 <ferror@plt+0x838>
  401e58:	ldrb	w8, [x25]
  401e5c:	mov	w22, #0xffffffea            	// #-22
  401e60:	mov	x28, x0
  401e64:	cbnz	w8, 401d28 <ferror@plt+0x8d8>
  401e68:	b	401c8c <ferror@plt+0x83c>
  401e6c:	cbz	w8, 401c88 <ferror@plt+0x838>
  401e70:	neg	w22, w8
  401e74:	tbz	w22, #31, 401c98 <ferror@plt+0x848>
  401e78:	b	401c8c <ferror@plt+0x83c>
  401e7c:	mov	w22, wzr
  401e80:	str	x20, [x19]
  401e84:	tbz	w22, #31, 401c98 <ferror@plt+0x848>
  401e88:	b	401c8c <ferror@plt+0x83c>
  401e8c:	mov	w24, #0x400                 	// #1024
  401e90:	b	401e98 <ferror@plt+0xa48>
  401e94:	mov	w24, #0x3e8                 	// #1000
  401e98:	ldrsb	w22, [x25]
  401e9c:	adrp	x23, 403000 <ferror@plt+0x1bb0>
  401ea0:	add	x23, x23, #0xbfc
  401ea4:	mov	w2, #0x9                   	// #9
  401ea8:	mov	x0, x23
  401eac:	mov	w1, w22
  401eb0:	bl	4013c0 <memchr@plt>
  401eb4:	cbnz	x0, 401ed4 <ferror@plt+0xa84>
  401eb8:	adrp	x23, 403000 <ferror@plt+0x1bb0>
  401ebc:	add	x23, x23, #0xc05
  401ec0:	mov	w2, #0x9                   	// #9
  401ec4:	mov	x0, x23
  401ec8:	mov	w1, w22
  401ecc:	bl	4013c0 <memchr@plt>
  401ed0:	cbz	x0, 401c88 <ferror@plt+0x838>
  401ed4:	sub	w8, w0, w23
  401ed8:	adds	w8, w8, #0x1
  401edc:	b.cs	401f00 <ferror@plt+0xab0>  // b.hs, b.nlast
  401ee0:	mvn	w9, w0
  401ee4:	add	w9, w9, w23
  401ee8:	umulh	x10, x24, x20
  401eec:	cmp	xzr, x10
  401ef0:	b.ne	401f08 <ferror@plt+0xab8>  // b.any
  401ef4:	adds	w9, w9, #0x1
  401ef8:	mul	x20, x20, x24
  401efc:	b.cc	401ee8 <ferror@plt+0xa98>  // b.lo, b.ul, b.last
  401f00:	mov	w22, wzr
  401f04:	b	401f0c <ferror@plt+0xabc>
  401f08:	mov	w22, #0xffffffde            	// #-34
  401f0c:	cbz	x21, 401f14 <ferror@plt+0xac4>
  401f10:	str	w8, [x21]
  401f14:	cbz	x28, 401e80 <ferror@plt+0xa30>
  401f18:	cbz	w8, 401e80 <ferror@plt+0xa30>
  401f1c:	mvn	w8, w0
  401f20:	add	w9, w8, w23
  401f24:	mov	w8, #0x1                   	// #1
  401f28:	umulh	x10, x24, x8
  401f2c:	cmp	xzr, x10
  401f30:	b.ne	401f40 <ferror@plt+0xaf0>  // b.any
  401f34:	adds	w9, w9, #0x1
  401f38:	mul	x8, x8, x24
  401f3c:	b.cc	401f28 <ferror@plt+0xad8>  // b.lo, b.ul, b.last
  401f40:	mov	w9, #0xa                   	// #10
  401f44:	cmp	x28, #0xb
  401f48:	b.cc	401f5c <ferror@plt+0xb0c>  // b.lo, b.ul, b.last
  401f4c:	add	x9, x9, x9, lsl #2
  401f50:	lsl	x9, x9, #1
  401f54:	cmp	x9, x28
  401f58:	b.cc	401f4c <ferror@plt+0xafc>  // b.lo, b.ul, b.last
  401f5c:	cmp	w27, #0x1
  401f60:	b.lt	40200c <ferror@plt+0xbbc>  // b.tstop
  401f64:	cmp	w27, #0x3
  401f68:	b.hi	401f74 <ferror@plt+0xb24>  // b.pmore
  401f6c:	mov	w10, wzr
  401f70:	b	401ff8 <ferror@plt+0xba8>
  401f74:	mov	w10, #0x1                   	// #1
  401f78:	dup	v0.2d, x10
  401f7c:	and	w10, w27, #0xfffffffc
  401f80:	mov	v1.16b, v0.16b
  401f84:	mov	v1.d[0], x9
  401f88:	mov	w9, w10
  401f8c:	fmov	x12, d1
  401f90:	mov	x11, v1.d[1]
  401f94:	add	x12, x12, x12, lsl #2
  401f98:	fmov	x13, d0
  401f9c:	lsl	x12, x12, #1
  401fa0:	add	x11, x11, x11, lsl #2
  401fa4:	add	x13, x13, x13, lsl #2
  401fa8:	mov	x14, v0.d[1]
  401fac:	fmov	d1, x12
  401fb0:	lsl	x11, x11, #1
  401fb4:	lsl	x13, x13, #1
  401fb8:	mov	v1.d[1], x11
  401fbc:	add	x11, x14, x14, lsl #2
  401fc0:	fmov	d0, x13
  401fc4:	lsl	x11, x11, #1
  401fc8:	subs	w9, w9, #0x4
  401fcc:	mov	v0.d[1], x11
  401fd0:	b.ne	401f8c <ferror@plt+0xb3c>  // b.any
  401fd4:	mov	x9, v1.d[1]
  401fd8:	mov	x11, v0.d[1]
  401fdc:	fmov	x12, d1
  401fe0:	fmov	x13, d0
  401fe4:	mul	x12, x13, x12
  401fe8:	mul	x9, x11, x9
  401fec:	cmp	w27, w10
  401ff0:	mul	x9, x12, x9
  401ff4:	b.eq	40200c <ferror@plt+0xbbc>  // b.none
  401ff8:	sub	w10, w27, w10
  401ffc:	add	x9, x9, x9, lsl #2
  402000:	subs	w10, w10, #0x1
  402004:	lsl	x9, x9, #1
  402008:	b.ne	401ffc <ferror@plt+0xbac>  // b.any
  40200c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402010:	mov	w12, #0x1                   	// #1
  402014:	movk	x10, #0xcccd
  402018:	mov	w11, #0xa                   	// #10
  40201c:	b	402030 <ferror@plt+0xbe0>
  402020:	cmp	x28, #0x9
  402024:	mov	x28, x13
  402028:	mov	x12, x14
  40202c:	b.ls	401e80 <ferror@plt+0xa30>  // b.plast
  402030:	umulh	x13, x28, x10
  402034:	lsr	x13, x13, #3
  402038:	add	x14, x12, x12, lsl #2
  40203c:	msub	x15, x13, x11, x28
  402040:	lsl	x14, x14, #1
  402044:	cbz	x15, 402020 <ferror@plt+0xbd0>
  402048:	udiv	x12, x9, x12
  40204c:	udiv	x12, x12, x15
  402050:	udiv	x12, x8, x12
  402054:	add	x20, x12, x20
  402058:	b	402020 <ferror@plt+0xbd0>
  40205c:	mov	x2, xzr
  402060:	b	401c20 <ferror@plt+0x7d0>
  402064:	stp	x29, x30, [sp, #-48]!
  402068:	stp	x20, x19, [sp, #32]
  40206c:	mov	x20, x1
  402070:	mov	x19, x0
  402074:	str	x21, [sp, #16]
  402078:	mov	x29, sp
  40207c:	cbz	x0, 4020b0 <ferror@plt+0xc60>
  402080:	ldrb	w21, [x19]
  402084:	mov	x8, x19
  402088:	cbz	w21, 4020b4 <ferror@plt+0xc64>
  40208c:	bl	401320 <__ctype_b_loc@plt>
  402090:	ldr	x9, [x0]
  402094:	mov	x8, x19
  402098:	and	x10, x21, #0xff
  40209c:	ldrh	w10, [x9, x10, lsl #1]
  4020a0:	tbz	w10, #11, 4020b4 <ferror@plt+0xc64>
  4020a4:	ldrb	w21, [x8, #1]!
  4020a8:	cbnz	w21, 402098 <ferror@plt+0xc48>
  4020ac:	b	4020b4 <ferror@plt+0xc64>
  4020b0:	mov	x8, xzr
  4020b4:	cbz	x20, 4020bc <ferror@plt+0xc6c>
  4020b8:	str	x8, [x20]
  4020bc:	cmp	x8, x19
  4020c0:	b.ls	4020d4 <ferror@plt+0xc84>  // b.plast
  4020c4:	ldrb	w8, [x8]
  4020c8:	cmp	w8, #0x0
  4020cc:	cset	w0, eq  // eq = none
  4020d0:	b	4020d8 <ferror@plt+0xc88>
  4020d4:	mov	w0, wzr
  4020d8:	ldp	x20, x19, [sp, #32]
  4020dc:	ldr	x21, [sp, #16]
  4020e0:	ldp	x29, x30, [sp], #48
  4020e4:	ret
  4020e8:	stp	x29, x30, [sp, #-48]!
  4020ec:	stp	x20, x19, [sp, #32]
  4020f0:	mov	x20, x1
  4020f4:	mov	x19, x0
  4020f8:	str	x21, [sp, #16]
  4020fc:	mov	x29, sp
  402100:	cbz	x0, 402134 <ferror@plt+0xce4>
  402104:	ldrb	w21, [x19]
  402108:	mov	x8, x19
  40210c:	cbz	w21, 402138 <ferror@plt+0xce8>
  402110:	bl	401320 <__ctype_b_loc@plt>
  402114:	ldr	x9, [x0]
  402118:	mov	x8, x19
  40211c:	and	x10, x21, #0xff
  402120:	ldrh	w10, [x9, x10, lsl #1]
  402124:	tbz	w10, #12, 402138 <ferror@plt+0xce8>
  402128:	ldrb	w21, [x8, #1]!
  40212c:	cbnz	w21, 40211c <ferror@plt+0xccc>
  402130:	b	402138 <ferror@plt+0xce8>
  402134:	mov	x8, xzr
  402138:	cbz	x20, 402140 <ferror@plt+0xcf0>
  40213c:	str	x8, [x20]
  402140:	cmp	x8, x19
  402144:	b.ls	402158 <ferror@plt+0xd08>  // b.plast
  402148:	ldrb	w8, [x8]
  40214c:	cmp	w8, #0x0
  402150:	cset	w0, eq  // eq = none
  402154:	b	40215c <ferror@plt+0xd0c>
  402158:	mov	w0, wzr
  40215c:	ldp	x20, x19, [sp, #32]
  402160:	ldr	x21, [sp, #16]
  402164:	ldp	x29, x30, [sp], #48
  402168:	ret
  40216c:	sub	sp, sp, #0x110
  402170:	stp	x29, x30, [sp, #208]
  402174:	add	x29, sp, #0xd0
  402178:	mov	x8, #0xffffffffffffffd0    	// #-48
  40217c:	mov	x9, sp
  402180:	sub	x10, x29, #0x50
  402184:	stp	x28, x23, [sp, #224]
  402188:	stp	x22, x21, [sp, #240]
  40218c:	stp	x20, x19, [sp, #256]
  402190:	mov	x20, x1
  402194:	mov	x19, x0
  402198:	movk	x8, #0xff80, lsl #32
  40219c:	add	x11, x29, #0x40
  4021a0:	add	x9, x9, #0x80
  4021a4:	add	x22, x10, #0x30
  4021a8:	mov	w23, #0xffffffd0            	// #-48
  4021ac:	stp	x2, x3, [x29, #-80]
  4021b0:	stp	x4, x5, [x29, #-64]
  4021b4:	stp	x6, x7, [x29, #-48]
  4021b8:	stp	q1, q2, [sp, #16]
  4021bc:	stp	q3, q4, [sp, #48]
  4021c0:	str	q0, [sp]
  4021c4:	stp	q5, q6, [sp, #80]
  4021c8:	str	q7, [sp, #112]
  4021cc:	stp	x9, x8, [x29, #-16]
  4021d0:	stp	x11, x22, [x29, #-32]
  4021d4:	tbnz	w23, #31, 4021e0 <ferror@plt+0xd90>
  4021d8:	mov	w8, w23
  4021dc:	b	4021f8 <ferror@plt+0xda8>
  4021e0:	add	w8, w23, #0x8
  4021e4:	cmn	w23, #0x8
  4021e8:	stur	w8, [x29, #-8]
  4021ec:	b.gt	4021f8 <ferror@plt+0xda8>
  4021f0:	add	x9, x22, w23, sxtw
  4021f4:	b	402204 <ferror@plt+0xdb4>
  4021f8:	ldur	x9, [x29, #-32]
  4021fc:	add	x10, x9, #0x8
  402200:	stur	x10, [x29, #-32]
  402204:	ldr	x1, [x9]
  402208:	cbz	x1, 402280 <ferror@plt+0xe30>
  40220c:	tbnz	w8, #31, 402218 <ferror@plt+0xdc8>
  402210:	mov	w23, w8
  402214:	b	402230 <ferror@plt+0xde0>
  402218:	add	w23, w8, #0x8
  40221c:	cmn	w8, #0x8
  402220:	stur	w23, [x29, #-8]
  402224:	b.gt	402230 <ferror@plt+0xde0>
  402228:	add	x8, x22, w8, sxtw
  40222c:	b	40223c <ferror@plt+0xdec>
  402230:	ldur	x8, [x29, #-32]
  402234:	add	x9, x8, #0x8
  402238:	stur	x9, [x29, #-32]
  40223c:	ldr	x21, [x8]
  402240:	cbz	x21, 402280 <ferror@plt+0xe30>
  402244:	mov	x0, x19
  402248:	bl	401300 <strcmp@plt>
  40224c:	cbz	w0, 402264 <ferror@plt+0xe14>
  402250:	mov	x0, x19
  402254:	mov	x1, x21
  402258:	bl	401300 <strcmp@plt>
  40225c:	cbnz	w0, 4021d4 <ferror@plt+0xd84>
  402260:	b	402268 <ferror@plt+0xe18>
  402264:	mov	w0, #0x1                   	// #1
  402268:	ldp	x20, x19, [sp, #256]
  40226c:	ldp	x22, x21, [sp, #240]
  402270:	ldp	x28, x23, [sp, #224]
  402274:	ldp	x29, x30, [sp, #208]
  402278:	add	sp, sp, #0x110
  40227c:	ret
  402280:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  402284:	ldr	w0, [x8, #408]
  402288:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  40228c:	add	x1, x1, #0xc0e
  402290:	mov	x2, x20
  402294:	mov	x3, x19
  402298:	bl	4013e0 <errx@plt>
  40229c:	cbz	x1, 4022c0 <ferror@plt+0xe70>
  4022a0:	sxtb	w8, w2
  4022a4:	ldrsb	w9, [x0]
  4022a8:	cbz	w9, 4022c0 <ferror@plt+0xe70>
  4022ac:	cmp	w8, w9
  4022b0:	b.eq	4022c4 <ferror@plt+0xe74>  // b.none
  4022b4:	sub	x1, x1, #0x1
  4022b8:	add	x0, x0, #0x1
  4022bc:	cbnz	x1, 4022a4 <ferror@plt+0xe54>
  4022c0:	mov	x0, xzr
  4022c4:	ret
  4022c8:	stp	x29, x30, [sp, #-32]!
  4022cc:	stp	x20, x19, [sp, #16]
  4022d0:	mov	x29, sp
  4022d4:	mov	x20, x1
  4022d8:	mov	x19, x0
  4022dc:	bl	402438 <ferror@plt+0xfe8>
  4022e0:	cmp	x0, w0, sxtw
  4022e4:	b.ne	4022fc <ferror@plt+0xeac>  // b.any
  4022e8:	cmp	w0, w0, sxth
  4022ec:	b.ne	4022fc <ferror@plt+0xeac>  // b.any
  4022f0:	ldp	x20, x19, [sp, #16]
  4022f4:	ldp	x29, x30, [sp], #32
  4022f8:	ret
  4022fc:	bl	401410 <__errno_location@plt>
  402300:	mov	w8, #0x22                  	// #34
  402304:	str	w8, [x0]
  402308:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  40230c:	ldr	w0, [x8, #408]
  402310:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402314:	add	x1, x1, #0xc0e
  402318:	mov	x2, x20
  40231c:	mov	x3, x19
  402320:	bl	401430 <err@plt>
  402324:	stp	x29, x30, [sp, #-32]!
  402328:	stp	x20, x19, [sp, #16]
  40232c:	mov	x29, sp
  402330:	mov	x20, x1
  402334:	mov	x19, x0
  402338:	bl	402438 <ferror@plt+0xfe8>
  40233c:	cmp	x0, w0, sxtw
  402340:	b.ne	402350 <ferror@plt+0xf00>  // b.any
  402344:	ldp	x20, x19, [sp, #16]
  402348:	ldp	x29, x30, [sp], #32
  40234c:	ret
  402350:	bl	401410 <__errno_location@plt>
  402354:	mov	w8, #0x22                  	// #34
  402358:	str	w8, [x0]
  40235c:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  402360:	ldr	w0, [x8, #408]
  402364:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402368:	add	x1, x1, #0xc0e
  40236c:	mov	x2, x20
  402370:	mov	x3, x19
  402374:	bl	401430 <err@plt>
  402378:	stp	x29, x30, [sp, #-32]!
  40237c:	mov	w2, #0xa                   	// #10
  402380:	stp	x20, x19, [sp, #16]
  402384:	mov	x29, sp
  402388:	mov	x20, x1
  40238c:	mov	x19, x0
  402390:	bl	4025a8 <ferror@plt+0x1158>
  402394:	lsr	x8, x0, #32
  402398:	cbnz	x8, 4023b0 <ferror@plt+0xf60>
  40239c:	cmp	w0, #0x10, lsl #12
  4023a0:	b.cs	4023b0 <ferror@plt+0xf60>  // b.hs, b.nlast
  4023a4:	ldp	x20, x19, [sp, #16]
  4023a8:	ldp	x29, x30, [sp], #32
  4023ac:	ret
  4023b0:	bl	401410 <__errno_location@plt>
  4023b4:	mov	w8, #0x22                  	// #34
  4023b8:	str	w8, [x0]
  4023bc:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  4023c0:	ldr	w0, [x8, #408]
  4023c4:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4023c8:	add	x1, x1, #0xc0e
  4023cc:	mov	x2, x20
  4023d0:	mov	x3, x19
  4023d4:	bl	401430 <err@plt>
  4023d8:	stp	x29, x30, [sp, #-32]!
  4023dc:	mov	w2, #0x10                  	// #16
  4023e0:	stp	x20, x19, [sp, #16]
  4023e4:	mov	x29, sp
  4023e8:	mov	x20, x1
  4023ec:	mov	x19, x0
  4023f0:	bl	4025a8 <ferror@plt+0x1158>
  4023f4:	lsr	x8, x0, #32
  4023f8:	cbnz	x8, 402410 <ferror@plt+0xfc0>
  4023fc:	cmp	w0, #0x10, lsl #12
  402400:	b.cs	402410 <ferror@plt+0xfc0>  // b.hs, b.nlast
  402404:	ldp	x20, x19, [sp, #16]
  402408:	ldp	x29, x30, [sp], #32
  40240c:	ret
  402410:	bl	401410 <__errno_location@plt>
  402414:	mov	w8, #0x22                  	// #34
  402418:	str	w8, [x0]
  40241c:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  402420:	ldr	w0, [x8, #408]
  402424:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402428:	add	x1, x1, #0xc0e
  40242c:	mov	x2, x20
  402430:	mov	x3, x19
  402434:	bl	401430 <err@plt>
  402438:	stp	x29, x30, [sp, #-48]!
  40243c:	mov	x29, sp
  402440:	str	x21, [sp, #16]
  402444:	stp	x20, x19, [sp, #32]
  402448:	mov	x20, x1
  40244c:	mov	x19, x0
  402450:	str	xzr, [x29, #24]
  402454:	bl	401410 <__errno_location@plt>
  402458:	str	wzr, [x0]
  40245c:	cbz	x19, 4024b0 <ferror@plt+0x1060>
  402460:	ldrb	w8, [x19]
  402464:	cbz	w8, 4024b0 <ferror@plt+0x1060>
  402468:	mov	x21, x0
  40246c:	add	x1, x29, #0x18
  402470:	mov	w2, #0xa                   	// #10
  402474:	mov	x0, x19
  402478:	mov	w3, wzr
  40247c:	bl	401240 <__strtol_internal@plt>
  402480:	ldr	w8, [x21]
  402484:	cbnz	w8, 4024cc <ferror@plt+0x107c>
  402488:	ldr	x8, [x29, #24]
  40248c:	cmp	x8, x19
  402490:	b.eq	4024b0 <ferror@plt+0x1060>  // b.none
  402494:	cbz	x8, 4024a0 <ferror@plt+0x1050>
  402498:	ldrb	w8, [x8]
  40249c:	cbnz	w8, 4024b0 <ferror@plt+0x1060>
  4024a0:	ldp	x20, x19, [sp, #32]
  4024a4:	ldr	x21, [sp, #16]
  4024a8:	ldp	x29, x30, [sp], #48
  4024ac:	ret
  4024b0:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  4024b4:	ldr	w0, [x8, #408]
  4024b8:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4024bc:	add	x1, x1, #0xc0e
  4024c0:	mov	x2, x20
  4024c4:	mov	x3, x19
  4024c8:	bl	4013e0 <errx@plt>
  4024cc:	adrp	x9, 414000 <ferror@plt+0x12bb0>
  4024d0:	ldr	w0, [x9, #408]
  4024d4:	cmp	w8, #0x22
  4024d8:	b.ne	4024b8 <ferror@plt+0x1068>  // b.any
  4024dc:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4024e0:	add	x1, x1, #0xc0e
  4024e4:	mov	x2, x20
  4024e8:	mov	x3, x19
  4024ec:	bl	401430 <err@plt>
  4024f0:	stp	x29, x30, [sp, #-32]!
  4024f4:	mov	w2, #0xa                   	// #10
  4024f8:	stp	x20, x19, [sp, #16]
  4024fc:	mov	x29, sp
  402500:	mov	x20, x1
  402504:	mov	x19, x0
  402508:	bl	4025a8 <ferror@plt+0x1158>
  40250c:	lsr	x8, x0, #32
  402510:	cbnz	x8, 402520 <ferror@plt+0x10d0>
  402514:	ldp	x20, x19, [sp, #16]
  402518:	ldp	x29, x30, [sp], #32
  40251c:	ret
  402520:	bl	401410 <__errno_location@plt>
  402524:	mov	w8, #0x22                  	// #34
  402528:	str	w8, [x0]
  40252c:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  402530:	ldr	w0, [x8, #408]
  402534:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402538:	add	x1, x1, #0xc0e
  40253c:	mov	x2, x20
  402540:	mov	x3, x19
  402544:	bl	401430 <err@plt>
  402548:	stp	x29, x30, [sp, #-32]!
  40254c:	mov	w2, #0x10                  	// #16
  402550:	stp	x20, x19, [sp, #16]
  402554:	mov	x29, sp
  402558:	mov	x20, x1
  40255c:	mov	x19, x0
  402560:	bl	4025a8 <ferror@plt+0x1158>
  402564:	lsr	x8, x0, #32
  402568:	cbnz	x8, 402578 <ferror@plt+0x1128>
  40256c:	ldp	x20, x19, [sp, #16]
  402570:	ldp	x29, x30, [sp], #32
  402574:	ret
  402578:	bl	401410 <__errno_location@plt>
  40257c:	mov	w8, #0x22                  	// #34
  402580:	str	w8, [x0]
  402584:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  402588:	ldr	w0, [x8, #408]
  40258c:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402590:	add	x1, x1, #0xc0e
  402594:	mov	x2, x20
  402598:	mov	x3, x19
  40259c:	bl	401430 <err@plt>
  4025a0:	mov	w2, #0xa                   	// #10
  4025a4:	b	4025a8 <ferror@plt+0x1158>
  4025a8:	sub	sp, sp, #0x40
  4025ac:	stp	x29, x30, [sp, #16]
  4025b0:	stp	x22, x21, [sp, #32]
  4025b4:	stp	x20, x19, [sp, #48]
  4025b8:	add	x29, sp, #0x10
  4025bc:	mov	w21, w2
  4025c0:	mov	x20, x1
  4025c4:	mov	x19, x0
  4025c8:	str	xzr, [sp, #8]
  4025cc:	bl	401410 <__errno_location@plt>
  4025d0:	str	wzr, [x0]
  4025d4:	cbz	x19, 40262c <ferror@plt+0x11dc>
  4025d8:	ldrb	w8, [x19]
  4025dc:	cbz	w8, 40262c <ferror@plt+0x11dc>
  4025e0:	mov	x22, x0
  4025e4:	add	x1, sp, #0x8
  4025e8:	mov	x0, x19
  4025ec:	mov	w2, w21
  4025f0:	mov	w3, wzr
  4025f4:	bl	401290 <__strtoul_internal@plt>
  4025f8:	ldr	w8, [x22]
  4025fc:	cbnz	w8, 402648 <ferror@plt+0x11f8>
  402600:	ldr	x8, [sp, #8]
  402604:	cmp	x8, x19
  402608:	b.eq	40262c <ferror@plt+0x11dc>  // b.none
  40260c:	cbz	x8, 402618 <ferror@plt+0x11c8>
  402610:	ldrb	w8, [x8]
  402614:	cbnz	w8, 40262c <ferror@plt+0x11dc>
  402618:	ldp	x20, x19, [sp, #48]
  40261c:	ldp	x22, x21, [sp, #32]
  402620:	ldp	x29, x30, [sp, #16]
  402624:	add	sp, sp, #0x40
  402628:	ret
  40262c:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  402630:	ldr	w0, [x8, #408]
  402634:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402638:	add	x1, x1, #0xc0e
  40263c:	mov	x2, x20
  402640:	mov	x3, x19
  402644:	bl	4013e0 <errx@plt>
  402648:	adrp	x9, 414000 <ferror@plt+0x12bb0>
  40264c:	ldr	w0, [x9, #408]
  402650:	cmp	w8, #0x22
  402654:	b.ne	402634 <ferror@plt+0x11e4>  // b.any
  402658:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  40265c:	add	x1, x1, #0xc0e
  402660:	mov	x2, x20
  402664:	mov	x3, x19
  402668:	bl	401430 <err@plt>
  40266c:	mov	w2, #0x10                  	// #16
  402670:	b	4025a8 <ferror@plt+0x1158>
  402674:	stp	x29, x30, [sp, #-48]!
  402678:	mov	x29, sp
  40267c:	str	x21, [sp, #16]
  402680:	stp	x20, x19, [sp, #32]
  402684:	mov	x20, x1
  402688:	mov	x19, x0
  40268c:	str	xzr, [x29, #24]
  402690:	bl	401410 <__errno_location@plt>
  402694:	str	wzr, [x0]
  402698:	cbz	x19, 4026e4 <ferror@plt+0x1294>
  40269c:	ldrb	w8, [x19]
  4026a0:	cbz	w8, 4026e4 <ferror@plt+0x1294>
  4026a4:	mov	x21, x0
  4026a8:	add	x1, x29, #0x18
  4026ac:	mov	x0, x19
  4026b0:	bl	4011c0 <strtod@plt>
  4026b4:	ldr	w8, [x21]
  4026b8:	cbnz	w8, 402700 <ferror@plt+0x12b0>
  4026bc:	ldr	x8, [x29, #24]
  4026c0:	cmp	x8, x19
  4026c4:	b.eq	4026e4 <ferror@plt+0x1294>  // b.none
  4026c8:	cbz	x8, 4026d4 <ferror@plt+0x1284>
  4026cc:	ldrb	w8, [x8]
  4026d0:	cbnz	w8, 4026e4 <ferror@plt+0x1294>
  4026d4:	ldp	x20, x19, [sp, #32]
  4026d8:	ldr	x21, [sp, #16]
  4026dc:	ldp	x29, x30, [sp], #48
  4026e0:	ret
  4026e4:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  4026e8:	ldr	w0, [x8, #408]
  4026ec:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4026f0:	add	x1, x1, #0xc0e
  4026f4:	mov	x2, x20
  4026f8:	mov	x3, x19
  4026fc:	bl	4013e0 <errx@plt>
  402700:	adrp	x9, 414000 <ferror@plt+0x12bb0>
  402704:	ldr	w0, [x9, #408]
  402708:	cmp	w8, #0x22
  40270c:	b.ne	4026ec <ferror@plt+0x129c>  // b.any
  402710:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402714:	add	x1, x1, #0xc0e
  402718:	mov	x2, x20
  40271c:	mov	x3, x19
  402720:	bl	401430 <err@plt>
  402724:	stp	x29, x30, [sp, #-48]!
  402728:	mov	x29, sp
  40272c:	str	x21, [sp, #16]
  402730:	stp	x20, x19, [sp, #32]
  402734:	mov	x20, x1
  402738:	mov	x19, x0
  40273c:	str	xzr, [x29, #24]
  402740:	bl	401410 <__errno_location@plt>
  402744:	str	wzr, [x0]
  402748:	cbz	x19, 402798 <ferror@plt+0x1348>
  40274c:	ldrb	w8, [x19]
  402750:	cbz	w8, 402798 <ferror@plt+0x1348>
  402754:	mov	x21, x0
  402758:	add	x1, x29, #0x18
  40275c:	mov	w2, #0xa                   	// #10
  402760:	mov	x0, x19
  402764:	bl	401330 <strtol@plt>
  402768:	ldr	w8, [x21]
  40276c:	cbnz	w8, 4027b4 <ferror@plt+0x1364>
  402770:	ldr	x8, [x29, #24]
  402774:	cmp	x8, x19
  402778:	b.eq	402798 <ferror@plt+0x1348>  // b.none
  40277c:	cbz	x8, 402788 <ferror@plt+0x1338>
  402780:	ldrb	w8, [x8]
  402784:	cbnz	w8, 402798 <ferror@plt+0x1348>
  402788:	ldp	x20, x19, [sp, #32]
  40278c:	ldr	x21, [sp, #16]
  402790:	ldp	x29, x30, [sp], #48
  402794:	ret
  402798:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  40279c:	ldr	w0, [x8, #408]
  4027a0:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4027a4:	add	x1, x1, #0xc0e
  4027a8:	mov	x2, x20
  4027ac:	mov	x3, x19
  4027b0:	bl	4013e0 <errx@plt>
  4027b4:	adrp	x9, 414000 <ferror@plt+0x12bb0>
  4027b8:	ldr	w0, [x9, #408]
  4027bc:	cmp	w8, #0x22
  4027c0:	b.ne	4027a0 <ferror@plt+0x1350>  // b.any
  4027c4:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4027c8:	add	x1, x1, #0xc0e
  4027cc:	mov	x2, x20
  4027d0:	mov	x3, x19
  4027d4:	bl	401430 <err@plt>
  4027d8:	stp	x29, x30, [sp, #-48]!
  4027dc:	mov	x29, sp
  4027e0:	str	x21, [sp, #16]
  4027e4:	stp	x20, x19, [sp, #32]
  4027e8:	mov	x20, x1
  4027ec:	mov	x19, x0
  4027f0:	str	xzr, [x29, #24]
  4027f4:	bl	401410 <__errno_location@plt>
  4027f8:	str	wzr, [x0]
  4027fc:	cbz	x19, 40284c <ferror@plt+0x13fc>
  402800:	ldrb	w8, [x19]
  402804:	cbz	w8, 40284c <ferror@plt+0x13fc>
  402808:	mov	x21, x0
  40280c:	add	x1, x29, #0x18
  402810:	mov	w2, #0xa                   	// #10
  402814:	mov	x0, x19
  402818:	bl	401170 <strtoul@plt>
  40281c:	ldr	w8, [x21]
  402820:	cbnz	w8, 402868 <ferror@plt+0x1418>
  402824:	ldr	x8, [x29, #24]
  402828:	cmp	x8, x19
  40282c:	b.eq	40284c <ferror@plt+0x13fc>  // b.none
  402830:	cbz	x8, 40283c <ferror@plt+0x13ec>
  402834:	ldrb	w8, [x8]
  402838:	cbnz	w8, 40284c <ferror@plt+0x13fc>
  40283c:	ldp	x20, x19, [sp, #32]
  402840:	ldr	x21, [sp, #16]
  402844:	ldp	x29, x30, [sp], #48
  402848:	ret
  40284c:	adrp	x8, 414000 <ferror@plt+0x12bb0>
  402850:	ldr	w0, [x8, #408]
  402854:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  402858:	add	x1, x1, #0xc0e
  40285c:	mov	x2, x20
  402860:	mov	x3, x19
  402864:	bl	4013e0 <errx@plt>
  402868:	adrp	x9, 414000 <ferror@plt+0x12bb0>
  40286c:	ldr	w0, [x9, #408]
  402870:	cmp	w8, #0x22
  402874:	b.ne	402854 <ferror@plt+0x1404>  // b.any
  402878:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  40287c:	add	x1, x1, #0xc0e
  402880:	mov	x2, x20
  402884:	mov	x3, x19
  402888:	bl	401430 <err@plt>
  40288c:	sub	sp, sp, #0x30
  402890:	stp	x20, x19, [sp, #32]
  402894:	mov	x20, x1
  402898:	add	x1, sp, #0x8
  40289c:	mov	x2, xzr
  4028a0:	stp	x29, x30, [sp, #16]
  4028a4:	add	x29, sp, #0x10
  4028a8:	mov	x19, x0
  4028ac:	bl	401c20 <ferror@plt+0x7d0>
  4028b0:	cbnz	w0, 4028c8 <ferror@plt+0x1478>
  4028b4:	ldr	x0, [sp, #8]
  4028b8:	ldp	x20, x19, [sp, #32]
  4028bc:	ldp	x29, x30, [sp, #16]
  4028c0:	add	sp, sp, #0x30
  4028c4:	ret
  4028c8:	bl	401410 <__errno_location@plt>
  4028cc:	adrp	x9, 414000 <ferror@plt+0x12bb0>
  4028d0:	ldr	w8, [x0]
  4028d4:	ldr	w0, [x9, #408]
  4028d8:	adrp	x1, 403000 <ferror@plt+0x1bb0>
  4028dc:	add	x1, x1, #0xc0e
  4028e0:	mov	x2, x20
  4028e4:	mov	x3, x19
  4028e8:	cbnz	w8, 4028f0 <ferror@plt+0x14a0>
  4028ec:	bl	4013e0 <errx@plt>
  4028f0:	bl	401430 <err@plt>
  4028f4:	stp	x29, x30, [sp, #-32]!
  4028f8:	str	x19, [sp, #16]
  4028fc:	mov	x19, x1
  402900:	mov	x1, x2
  402904:	mov	x29, sp
  402908:	bl	402674 <ferror@plt+0x1224>
  40290c:	fcvtzs	x8, d0
  402910:	mov	x9, #0x848000000000        	// #145685290680320
  402914:	movk	x9, #0x412e, lsl #48
  402918:	scvtf	d1, x8
  40291c:	fmov	d2, x9
  402920:	fsub	d0, d0, d1
  402924:	fmul	d0, d0, d2
  402928:	fcvtzs	x9, d0
  40292c:	stp	x8, x9, [x19]
  402930:	ldr	x19, [sp, #16]
  402934:	ldp	x29, x30, [sp], #32
  402938:	ret
  40293c:	and	w8, w0, #0xf000
  402940:	sub	w8, w8, #0x1, lsl #12
  402944:	lsr	w9, w8, #12
  402948:	cmp	w9, #0xb
  40294c:	mov	w8, wzr
  402950:	b.hi	4029a4 <ferror@plt+0x1554>  // b.pmore
  402954:	adrp	x10, 403000 <ferror@plt+0x1bb0>
  402958:	add	x10, x10, #0xbf0
  40295c:	adr	x11, 402970 <ferror@plt+0x1520>
  402960:	ldrb	w12, [x10, x9]
  402964:	add	x11, x11, x12, lsl #2
  402968:	mov	w9, #0x64                  	// #100
  40296c:	br	x11
  402970:	mov	w9, #0x70                  	// #112
  402974:	b	40299c <ferror@plt+0x154c>
  402978:	mov	w9, #0x63                  	// #99
  40297c:	b	40299c <ferror@plt+0x154c>
  402980:	mov	w9, #0x62                  	// #98
  402984:	b	40299c <ferror@plt+0x154c>
  402988:	mov	w9, #0x6c                  	// #108
  40298c:	b	40299c <ferror@plt+0x154c>
  402990:	mov	w9, #0x73                  	// #115
  402994:	b	40299c <ferror@plt+0x154c>
  402998:	mov	w9, #0x2d                  	// #45
  40299c:	mov	w8, #0x1                   	// #1
  4029a0:	strb	w9, [x1]
  4029a4:	tst	w0, #0x100
  4029a8:	mov	w9, #0x72                  	// #114
  4029ac:	mov	w10, #0x2d                  	// #45
  4029b0:	add	x11, x1, x8
  4029b4:	mov	w12, #0x77                  	// #119
  4029b8:	csel	w17, w10, w9, eq  // eq = none
  4029bc:	tst	w0, #0x80
  4029c0:	mov	w14, #0x53                  	// #83
  4029c4:	mov	w15, #0x73                  	// #115
  4029c8:	mov	w16, #0x78                  	// #120
  4029cc:	strb	w17, [x11]
  4029d0:	csel	w17, w10, w12, eq  // eq = none
  4029d4:	tst	w0, #0x40
  4029d8:	orr	x13, x8, #0x2
  4029dc:	strb	w17, [x11, #1]
  4029e0:	csel	w11, w15, w14, ne  // ne = any
  4029e4:	csel	w17, w16, w10, ne  // ne = any
  4029e8:	tst	w0, #0x800
  4029ec:	csel	w11, w17, w11, eq  // eq = none
  4029f0:	add	x13, x13, x1
  4029f4:	tst	w0, #0x20
  4029f8:	strb	w11, [x13]
  4029fc:	csel	w11, w10, w9, eq  // eq = none
  402a00:	tst	w0, #0x10
  402a04:	strb	w11, [x13, #1]
  402a08:	csel	w11, w10, w12, eq  // eq = none
  402a0c:	tst	w0, #0x8
  402a10:	csel	w14, w15, w14, ne  // ne = any
  402a14:	csel	w15, w16, w10, ne  // ne = any
  402a18:	tst	w0, #0x400
  402a1c:	orr	x8, x8, #0x6
  402a20:	csel	w14, w15, w14, eq  // eq = none
  402a24:	tst	w0, #0x4
  402a28:	add	x8, x8, x1
  402a2c:	csel	w9, w10, w9, eq  // eq = none
  402a30:	tst	w0, #0x2
  402a34:	mov	w17, #0x54                  	// #84
  402a38:	strb	w11, [x13, #2]
  402a3c:	mov	w11, #0x74                  	// #116
  402a40:	strb	w14, [x13, #3]
  402a44:	strb	w9, [x8]
  402a48:	csel	w9, w10, w12, eq  // eq = none
  402a4c:	tst	w0, #0x1
  402a50:	strb	w9, [x8, #1]
  402a54:	csel	w9, w11, w17, ne  // ne = any
  402a58:	csel	w10, w16, w10, ne  // ne = any
  402a5c:	tst	w0, #0x200
  402a60:	csel	w9, w10, w9, eq  // eq = none
  402a64:	mov	x0, x1
  402a68:	strb	w9, [x8, #2]
  402a6c:	strb	wzr, [x8, #3]
  402a70:	ret
  402a74:	sub	sp, sp, #0x50
  402a78:	add	x8, sp, #0x8
  402a7c:	stp	x29, x30, [sp, #48]
  402a80:	stp	x20, x19, [sp, #64]
  402a84:	add	x29, sp, #0x30
  402a88:	tbz	w0, #1, 402a98 <ferror@plt+0x1648>
  402a8c:	orr	x8, x8, #0x1
  402a90:	mov	w9, #0x20                  	// #32
  402a94:	strb	w9, [sp, #8]
  402a98:	cmp	x1, #0x400
  402a9c:	b.cs	402ab0 <ferror@plt+0x1660>  // b.hs, b.nlast
  402aa0:	mov	w9, #0x42                  	// #66
  402aa4:	mov	w19, w1
  402aa8:	strh	w9, [x8]
  402aac:	b	402c10 <ferror@plt+0x17c0>
  402ab0:	cmp	x1, #0x100, lsl #12
  402ab4:	b.cs	402ac0 <ferror@plt+0x1670>  // b.hs, b.nlast
  402ab8:	mov	w9, #0xa                   	// #10
  402abc:	b	402b04 <ferror@plt+0x16b4>
  402ac0:	lsr	x9, x1, #30
  402ac4:	cbnz	x9, 402ad0 <ferror@plt+0x1680>
  402ac8:	mov	w9, #0x14                  	// #20
  402acc:	b	402b04 <ferror@plt+0x16b4>
  402ad0:	lsr	x9, x1, #40
  402ad4:	cbnz	x9, 402ae0 <ferror@plt+0x1690>
  402ad8:	mov	w9, #0x1e                  	// #30
  402adc:	b	402b04 <ferror@plt+0x16b4>
  402ae0:	lsr	x9, x1, #50
  402ae4:	cbnz	x9, 402af0 <ferror@plt+0x16a0>
  402ae8:	mov	w9, #0x28                  	// #40
  402aec:	b	402b04 <ferror@plt+0x16b4>
  402af0:	lsr	x9, x1, #60
  402af4:	mov	w10, #0x3c                  	// #60
  402af8:	cmp	x9, #0x0
  402afc:	mov	w9, #0x32                  	// #50
  402b00:	csel	w9, w9, w10, eq  // eq = none
  402b04:	mov	w10, #0xcccd                	// #52429
  402b08:	movk	w10, #0xcccc, lsl #16
  402b0c:	adrp	x11, 403000 <ferror@plt+0x1bb0>
  402b10:	umull	x10, w9, w10
  402b14:	add	x11, x11, #0xc17
  402b18:	lsr	x10, x10, #35
  402b1c:	ldrb	w12, [x11, x10]
  402b20:	mov	x10, #0xffffffffffffffff    	// #-1
  402b24:	lsl	x10, x10, x9
  402b28:	mov	x11, x8
  402b2c:	lsr	x19, x1, x9
  402b30:	bic	x10, x1, x10
  402b34:	strb	w12, [x11], #1
  402b38:	tbz	w0, #0, 402b50 <ferror@plt+0x1700>
  402b3c:	cmp	w9, #0xa
  402b40:	b.cc	402b50 <ferror@plt+0x1700>  // b.lo, b.ul, b.last
  402b44:	mov	w11, #0x4269                	// #17001
  402b48:	sturh	w11, [x8, #1]
  402b4c:	add	x11, x8, #0x3
  402b50:	strb	wzr, [x11]
  402b54:	cbz	x10, 402c10 <ferror@plt+0x17c0>
  402b58:	sub	w8, w9, #0xa
  402b5c:	lsr	x8, x10, x8
  402b60:	tbnz	w0, #2, 402b78 <ferror@plt+0x1728>
  402b64:	sub	x9, x8, #0x3b6
  402b68:	cmp	x9, #0x64
  402b6c:	b.cs	402bec <ferror@plt+0x179c>  // b.hs, b.nlast
  402b70:	add	w19, w19, #0x1
  402b74:	b	402c10 <ferror@plt+0x17c0>
  402b78:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  402b7c:	add	x8, x8, #0x5
  402b80:	movk	x9, #0xcccd
  402b84:	umulh	x10, x8, x9
  402b88:	lsr	x20, x10, #3
  402b8c:	mul	x9, x20, x9
  402b90:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  402b94:	ror	x9, x9, #1
  402b98:	movk	x10, #0x1999, lsl #48
  402b9c:	cmp	x9, x10
  402ba0:	b.ls	402bf0 <ferror@plt+0x17a0>  // b.plast
  402ba4:	cbz	x20, 402c10 <ferror@plt+0x17c0>
  402ba8:	bl	401200 <localeconv@plt>
  402bac:	cbz	x0, 402bc0 <ferror@plt+0x1770>
  402bb0:	ldr	x4, [x0]
  402bb4:	cbz	x4, 402bc0 <ferror@plt+0x1770>
  402bb8:	ldrb	w8, [x4]
  402bbc:	cbnz	w8, 402bc8 <ferror@plt+0x1778>
  402bc0:	adrp	x4, 403000 <ferror@plt+0x1bb0>
  402bc4:	add	x4, x4, #0xc1f
  402bc8:	adrp	x2, 403000 <ferror@plt+0x1bb0>
  402bcc:	add	x2, x2, #0xc21
  402bd0:	add	x0, sp, #0x10
  402bd4:	add	x6, sp, #0x8
  402bd8:	mov	w1, #0x20                  	// #32
  402bdc:	mov	w3, w19
  402be0:	mov	x5, x20
  402be4:	bl	4011f0 <snprintf@plt>
  402be8:	b	402c2c <ferror@plt+0x17dc>
  402bec:	add	x8, x8, #0x32
  402bf0:	mov	x9, #0xf5c3                	// #62915
  402bf4:	movk	x9, #0x5c28, lsl #16
  402bf8:	movk	x9, #0xc28f, lsl #32
  402bfc:	lsr	x8, x8, #2
  402c00:	movk	x9, #0x28f5, lsl #48
  402c04:	umulh	x8, x8, x9
  402c08:	lsr	x20, x8, #2
  402c0c:	cbnz	x20, 402ba8 <ferror@plt+0x1758>
  402c10:	adrp	x2, 403000 <ferror@plt+0x1bb0>
  402c14:	add	x2, x2, #0xc2b
  402c18:	add	x0, sp, #0x10
  402c1c:	add	x4, sp, #0x8
  402c20:	mov	w1, #0x20                  	// #32
  402c24:	mov	w3, w19
  402c28:	bl	4011f0 <snprintf@plt>
  402c2c:	add	x0, sp, #0x10
  402c30:	bl	4012a0 <strdup@plt>
  402c34:	ldp	x20, x19, [sp, #64]
  402c38:	ldp	x29, x30, [sp, #48]
  402c3c:	add	sp, sp, #0x50
  402c40:	ret
  402c44:	stp	x29, x30, [sp, #-64]!
  402c48:	stp	x24, x23, [sp, #16]
  402c4c:	stp	x22, x21, [sp, #32]
  402c50:	stp	x20, x19, [sp, #48]
  402c54:	mov	x29, sp
  402c58:	cbz	x0, 402d0c <ferror@plt+0x18bc>
  402c5c:	mov	x19, x3
  402c60:	mov	x9, x0
  402c64:	mov	w0, #0xffffffff            	// #-1
  402c68:	cbz	x3, 402d10 <ferror@plt+0x18c0>
  402c6c:	mov	x20, x2
  402c70:	cbz	x2, 402d10 <ferror@plt+0x18c0>
  402c74:	mov	x21, x1
  402c78:	cbz	x1, 402d10 <ferror@plt+0x18c0>
  402c7c:	ldrb	w10, [x9]
  402c80:	cbz	w10, 402d10 <ferror@plt+0x18c0>
  402c84:	mov	x23, xzr
  402c88:	mov	x8, xzr
  402c8c:	add	x22, x9, #0x1
  402c90:	b	402ca4 <ferror@plt+0x1854>
  402c94:	mov	x0, x23
  402c98:	add	x22, x22, #0x1
  402c9c:	mov	x23, x0
  402ca0:	cbz	w10, 402d10 <ferror@plt+0x18c0>
  402ca4:	cmp	x23, x20
  402ca8:	b.cs	402d24 <ferror@plt+0x18d4>  // b.hs, b.nlast
  402cac:	and	w11, w10, #0xff
  402cb0:	ldrb	w10, [x22]
  402cb4:	sub	x9, x22, #0x1
  402cb8:	cmp	x8, #0x0
  402cbc:	csel	x8, x9, x8, eq  // eq = none
  402cc0:	cmp	w11, #0x2c
  402cc4:	csel	x9, x9, xzr, eq  // eq = none
  402cc8:	cmp	w10, #0x0
  402ccc:	csel	x24, x22, x9, eq  // eq = none
  402cd0:	cbz	x8, 402c94 <ferror@plt+0x1844>
  402cd4:	cbz	x24, 402c94 <ferror@plt+0x1844>
  402cd8:	subs	x1, x24, x8
  402cdc:	b.ls	402d0c <ferror@plt+0x18bc>  // b.plast
  402ce0:	mov	x0, x8
  402ce4:	blr	x19
  402ce8:	cmn	w0, #0x1
  402cec:	b.eq	402d0c <ferror@plt+0x18bc>  // b.none
  402cf0:	str	w0, [x21, x23, lsl #2]
  402cf4:	ldrb	w8, [x24]
  402cf8:	add	x0, x23, #0x1
  402cfc:	cbz	w8, 402d10 <ferror@plt+0x18c0>
  402d00:	ldrb	w10, [x22]
  402d04:	mov	x8, xzr
  402d08:	b	402c98 <ferror@plt+0x1848>
  402d0c:	mov	w0, #0xffffffff            	// #-1
  402d10:	ldp	x20, x19, [sp, #48]
  402d14:	ldp	x22, x21, [sp, #32]
  402d18:	ldp	x24, x23, [sp, #16]
  402d1c:	ldp	x29, x30, [sp], #64
  402d20:	ret
  402d24:	mov	w0, #0xfffffffe            	// #-2
  402d28:	b	402d10 <ferror@plt+0x18c0>
  402d2c:	stp	x29, x30, [sp, #-80]!
  402d30:	str	x25, [sp, #16]
  402d34:	stp	x24, x23, [sp, #32]
  402d38:	stp	x22, x21, [sp, #48]
  402d3c:	stp	x20, x19, [sp, #64]
  402d40:	mov	x29, sp
  402d44:	cbz	x0, 402d6c <ferror@plt+0x191c>
  402d48:	mov	x19, x3
  402d4c:	mov	x9, x0
  402d50:	mov	w0, #0xffffffff            	// #-1
  402d54:	cbz	x3, 402d70 <ferror@plt+0x1920>
  402d58:	ldrb	w8, [x9]
  402d5c:	cbz	w8, 402d70 <ferror@plt+0x1920>
  402d60:	ldr	x11, [x19]
  402d64:	cmp	x11, x2
  402d68:	b.ls	402d88 <ferror@plt+0x1938>  // b.plast
  402d6c:	mov	w0, #0xffffffff            	// #-1
  402d70:	ldp	x20, x19, [sp, #64]
  402d74:	ldp	x22, x21, [sp, #48]
  402d78:	ldp	x24, x23, [sp, #32]
  402d7c:	ldr	x25, [sp, #16]
  402d80:	ldp	x29, x30, [sp], #80
  402d84:	ret
  402d88:	mov	x20, x4
  402d8c:	cmp	w8, #0x2b
  402d90:	b.ne	402d9c <ferror@plt+0x194c>  // b.any
  402d94:	add	x9, x9, #0x1
  402d98:	b	402da4 <ferror@plt+0x1954>
  402d9c:	mov	x11, xzr
  402da0:	str	xzr, [x19]
  402da4:	mov	w0, #0xffffffff            	// #-1
  402da8:	cbz	x20, 402d70 <ferror@plt+0x1920>
  402dac:	sub	x21, x2, x11
  402db0:	cbz	x21, 402d70 <ferror@plt+0x1920>
  402db4:	cbz	x1, 402d70 <ferror@plt+0x1920>
  402db8:	ldrb	w10, [x9]
  402dbc:	cbz	w10, 402d70 <ferror@plt+0x1920>
  402dc0:	mov	x24, xzr
  402dc4:	mov	x8, xzr
  402dc8:	add	x22, x1, x11, lsl #2
  402dcc:	add	x23, x9, #0x1
  402dd0:	b	402de4 <ferror@plt+0x1994>
  402dd4:	mov	x0, x24
  402dd8:	add	x23, x23, #0x1
  402ddc:	mov	x24, x0
  402de0:	cbz	w10, 402e4c <ferror@plt+0x19fc>
  402de4:	cmp	x24, x21
  402de8:	b.cs	402e64 <ferror@plt+0x1a14>  // b.hs, b.nlast
  402dec:	and	w11, w10, #0xff
  402df0:	ldrb	w10, [x23]
  402df4:	sub	x9, x23, #0x1
  402df8:	cmp	x8, #0x0
  402dfc:	csel	x8, x9, x8, eq  // eq = none
  402e00:	cmp	w11, #0x2c
  402e04:	csel	x9, x9, xzr, eq  // eq = none
  402e08:	cmp	w10, #0x0
  402e0c:	csel	x25, x23, x9, eq  // eq = none
  402e10:	cbz	x8, 402dd4 <ferror@plt+0x1984>
  402e14:	cbz	x25, 402dd4 <ferror@plt+0x1984>
  402e18:	subs	x1, x25, x8
  402e1c:	b.ls	402d6c <ferror@plt+0x191c>  // b.plast
  402e20:	mov	x0, x8
  402e24:	blr	x20
  402e28:	cmn	w0, #0x1
  402e2c:	b.eq	402d6c <ferror@plt+0x191c>  // b.none
  402e30:	str	w0, [x22, x24, lsl #2]
  402e34:	ldrb	w8, [x25]
  402e38:	add	x0, x24, #0x1
  402e3c:	cbz	w8, 402e4c <ferror@plt+0x19fc>
  402e40:	ldrb	w10, [x23]
  402e44:	mov	x8, xzr
  402e48:	b	402dd8 <ferror@plt+0x1988>
  402e4c:	cmp	w0, #0x1
  402e50:	b.lt	402d70 <ferror@plt+0x1920>  // b.tstop
  402e54:	ldr	x8, [x19]
  402e58:	add	x8, x8, w0, uxtw
  402e5c:	str	x8, [x19]
  402e60:	b	402d70 <ferror@plt+0x1920>
  402e64:	mov	w0, #0xfffffffe            	// #-2
  402e68:	b	402d70 <ferror@plt+0x1920>
  402e6c:	stp	x29, x30, [sp, #-64]!
  402e70:	mov	x8, x0
  402e74:	mov	w0, #0xffffffea            	// #-22
  402e78:	str	x23, [sp, #16]
  402e7c:	stp	x22, x21, [sp, #32]
  402e80:	stp	x20, x19, [sp, #48]
  402e84:	mov	x29, sp
  402e88:	cbz	x1, 402f30 <ferror@plt+0x1ae0>
  402e8c:	cbz	x8, 402f30 <ferror@plt+0x1ae0>
  402e90:	mov	x19, x2
  402e94:	cbz	x2, 402f30 <ferror@plt+0x1ae0>
  402e98:	ldrb	w9, [x8]
  402e9c:	cbz	w9, 402f2c <ferror@plt+0x1adc>
  402ea0:	mov	x20, x1
  402ea4:	mov	x0, xzr
  402ea8:	add	x21, x8, #0x1
  402eac:	mov	w22, #0x1                   	// #1
  402eb0:	b	402ebc <ferror@plt+0x1a6c>
  402eb4:	add	x21, x21, #0x1
  402eb8:	cbz	w9, 402f2c <ferror@plt+0x1adc>
  402ebc:	mov	x8, x21
  402ec0:	ldrb	w10, [x8], #-1
  402ec4:	and	w9, w9, #0xff
  402ec8:	cmp	x0, #0x0
  402ecc:	csel	x0, x8, x0, eq  // eq = none
  402ed0:	cmp	w9, #0x2c
  402ed4:	csel	x8, x8, xzr, eq  // eq = none
  402ed8:	cmp	w10, #0x0
  402edc:	mov	w9, w10
  402ee0:	csel	x23, x21, x8, eq  // eq = none
  402ee4:	cbz	x0, 402eb4 <ferror@plt+0x1a64>
  402ee8:	cbz	x23, 402eb4 <ferror@plt+0x1a64>
  402eec:	subs	x1, x23, x0
  402ef0:	b.ls	402f44 <ferror@plt+0x1af4>  // b.plast
  402ef4:	blr	x19
  402ef8:	tbnz	w0, #31, 402f30 <ferror@plt+0x1ae0>
  402efc:	mov	w8, w0
  402f00:	lsr	x8, x8, #3
  402f04:	ldrb	w9, [x20, x8]
  402f08:	and	w10, w0, #0x7
  402f0c:	lsl	w10, w22, w10
  402f10:	orr	w9, w9, w10
  402f14:	strb	w9, [x20, x8]
  402f18:	ldrb	w8, [x23]
  402f1c:	cbz	w8, 402f2c <ferror@plt+0x1adc>
  402f20:	ldrb	w9, [x21]
  402f24:	mov	x0, xzr
  402f28:	b	402eb4 <ferror@plt+0x1a64>
  402f2c:	mov	w0, wzr
  402f30:	ldp	x20, x19, [sp, #48]
  402f34:	ldp	x22, x21, [sp, #32]
  402f38:	ldr	x23, [sp, #16]
  402f3c:	ldp	x29, x30, [sp], #64
  402f40:	ret
  402f44:	mov	w0, #0xffffffff            	// #-1
  402f48:	b	402f30 <ferror@plt+0x1ae0>
  402f4c:	stp	x29, x30, [sp, #-48]!
  402f50:	mov	x8, x0
  402f54:	mov	w0, #0xffffffea            	// #-22
  402f58:	stp	x22, x21, [sp, #16]
  402f5c:	stp	x20, x19, [sp, #32]
  402f60:	mov	x29, sp
  402f64:	cbz	x1, 402ff8 <ferror@plt+0x1ba8>
  402f68:	cbz	x8, 402ff8 <ferror@plt+0x1ba8>
  402f6c:	mov	x19, x2
  402f70:	cbz	x2, 402ff8 <ferror@plt+0x1ba8>
  402f74:	ldrb	w9, [x8]
  402f78:	cbz	w9, 402ff4 <ferror@plt+0x1ba4>
  402f7c:	mov	x20, x1
  402f80:	mov	x0, xzr
  402f84:	add	x21, x8, #0x1
  402f88:	b	402f94 <ferror@plt+0x1b44>
  402f8c:	add	x21, x21, #0x1
  402f90:	cbz	w9, 402ff4 <ferror@plt+0x1ba4>
  402f94:	mov	x8, x21
  402f98:	ldrb	w10, [x8], #-1
  402f9c:	and	w9, w9, #0xff
  402fa0:	cmp	x0, #0x0
  402fa4:	csel	x0, x8, x0, eq  // eq = none
  402fa8:	cmp	w9, #0x2c
  402fac:	csel	x8, x8, xzr, eq  // eq = none
  402fb0:	cmp	w10, #0x0
  402fb4:	mov	w9, w10
  402fb8:	csel	x22, x21, x8, eq  // eq = none
  402fbc:	cbz	x0, 402f8c <ferror@plt+0x1b3c>
  402fc0:	cbz	x22, 402f8c <ferror@plt+0x1b3c>
  402fc4:	subs	x1, x22, x0
  402fc8:	b.ls	403008 <ferror@plt+0x1bb8>  // b.plast
  402fcc:	blr	x19
  402fd0:	tbnz	x0, #63, 402ff8 <ferror@plt+0x1ba8>
  402fd4:	ldr	x8, [x20]
  402fd8:	orr	x8, x8, x0
  402fdc:	str	x8, [x20]
  402fe0:	ldrb	w8, [x22]
  402fe4:	cbz	w8, 402ff4 <ferror@plt+0x1ba4>
  402fe8:	ldrb	w9, [x21]
  402fec:	mov	x0, xzr
  402ff0:	b	402f8c <ferror@plt+0x1b3c>
  402ff4:	mov	w0, wzr
  402ff8:	ldp	x20, x19, [sp, #32]
  402ffc:	ldp	x22, x21, [sp, #16]
  403000:	ldp	x29, x30, [sp], #48
  403004:	ret
  403008:	mov	w0, #0xffffffff            	// #-1
  40300c:	b	402ff8 <ferror@plt+0x1ba8>
  403010:	stp	x29, x30, [sp, #-64]!
  403014:	mov	x29, sp
  403018:	str	x23, [sp, #16]
  40301c:	stp	x22, x21, [sp, #32]
  403020:	stp	x20, x19, [sp, #48]
  403024:	str	xzr, [x29, #24]
  403028:	cbz	x0, 403100 <ferror@plt+0x1cb0>
  40302c:	mov	w21, w3
  403030:	mov	x19, x2
  403034:	mov	x23, x1
  403038:	mov	x22, x0
  40303c:	str	w3, [x1]
  403040:	str	w3, [x2]
  403044:	bl	401410 <__errno_location@plt>
  403048:	str	wzr, [x0]
  40304c:	ldrb	w8, [x22]
  403050:	mov	x20, x0
  403054:	cmp	w8, #0x3a
  403058:	b.ne	403064 <ferror@plt+0x1c14>  // b.any
  40305c:	add	x21, x22, #0x1
  403060:	b	4030c0 <ferror@plt+0x1c70>
  403064:	add	x1, x29, #0x18
  403068:	mov	w2, #0xa                   	// #10
  40306c:	mov	x0, x22
  403070:	bl	401330 <strtol@plt>
  403074:	str	w0, [x23]
  403078:	str	w0, [x19]
  40307c:	ldr	x8, [x29, #24]
  403080:	mov	w0, #0xffffffff            	// #-1
  403084:	cmp	x8, x22
  403088:	b.eq	403100 <ferror@plt+0x1cb0>  // b.none
  40308c:	ldr	w9, [x20]
  403090:	cbnz	w9, 403100 <ferror@plt+0x1cb0>
  403094:	cbz	x8, 403100 <ferror@plt+0x1cb0>
  403098:	ldrb	w9, [x8]
  40309c:	cmp	w9, #0x2d
  4030a0:	b.eq	4030b4 <ferror@plt+0x1c64>  // b.none
  4030a4:	cmp	w9, #0x3a
  4030a8:	b.ne	4030fc <ferror@plt+0x1cac>  // b.any
  4030ac:	ldrb	w9, [x8, #1]
  4030b0:	cbz	w9, 403114 <ferror@plt+0x1cc4>
  4030b4:	add	x21, x8, #0x1
  4030b8:	str	xzr, [x29, #24]
  4030bc:	str	wzr, [x20]
  4030c0:	add	x1, x29, #0x18
  4030c4:	mov	w2, #0xa                   	// #10
  4030c8:	mov	x0, x21
  4030cc:	bl	401330 <strtol@plt>
  4030d0:	str	w0, [x19]
  4030d4:	ldr	w8, [x20]
  4030d8:	mov	w0, #0xffffffff            	// #-1
  4030dc:	cbnz	w8, 403100 <ferror@plt+0x1cb0>
  4030e0:	ldr	x8, [x29, #24]
  4030e4:	cbz	x8, 403100 <ferror@plt+0x1cb0>
  4030e8:	cmp	x8, x21
  4030ec:	mov	w0, #0xffffffff            	// #-1
  4030f0:	b.eq	403100 <ferror@plt+0x1cb0>  // b.none
  4030f4:	ldrb	w8, [x8]
  4030f8:	cbnz	w8, 403100 <ferror@plt+0x1cb0>
  4030fc:	mov	w0, wzr
  403100:	ldp	x20, x19, [sp, #48]
  403104:	ldp	x22, x21, [sp, #32]
  403108:	ldr	x23, [sp, #16]
  40310c:	ldp	x29, x30, [sp], #64
  403110:	ret
  403114:	str	w21, [x19]
  403118:	b	4030fc <ferror@plt+0x1cac>
  40311c:	stp	x29, x30, [sp, #-48]!
  403120:	mov	w8, wzr
  403124:	str	x21, [sp, #16]
  403128:	stp	x20, x19, [sp, #32]
  40312c:	mov	x29, sp
  403130:	cbz	x1, 403264 <ferror@plt+0x1e14>
  403134:	cbz	x0, 403264 <ferror@plt+0x1e14>
  403138:	ldrb	w8, [x0]
  40313c:	and	w8, w8, #0xff
  403140:	cmp	w8, #0x2f
  403144:	mov	x19, x0
  403148:	b.ne	403164 <ferror@plt+0x1d14>  // b.any
  40314c:	mov	x0, x19
  403150:	ldrb	w8, [x0, #1]!
  403154:	cmp	w8, #0x2f
  403158:	mov	w8, #0x2f                  	// #47
  40315c:	b.eq	40313c <ferror@plt+0x1cec>  // b.none
  403160:	b	403174 <ferror@plt+0x1d24>
  403164:	cbnz	w8, 403174 <ferror@plt+0x1d24>
  403168:	mov	x20, xzr
  40316c:	mov	x19, xzr
  403170:	b	403194 <ferror@plt+0x1d44>
  403174:	mov	w20, #0x1                   	// #1
  403178:	ldrb	w8, [x19, x20]
  40317c:	cbz	w8, 403194 <ferror@plt+0x1d44>
  403180:	cmp	w8, #0x2f
  403184:	b.eq	403194 <ferror@plt+0x1d44>  // b.none
  403188:	add	x20, x20, #0x1
  40318c:	ldrb	w8, [x19, x20]
  403190:	cbnz	w8, 403180 <ferror@plt+0x1d30>
  403194:	ldrb	w8, [x1]
  403198:	and	w8, w8, #0xff
  40319c:	cmp	w8, #0x2f
  4031a0:	mov	x21, x1
  4031a4:	b.ne	4031c0 <ferror@plt+0x1d70>  // b.any
  4031a8:	mov	x1, x21
  4031ac:	ldrb	w8, [x1, #1]!
  4031b0:	cmp	w8, #0x2f
  4031b4:	mov	w8, #0x2f                  	// #47
  4031b8:	b.eq	403198 <ferror@plt+0x1d48>  // b.none
  4031bc:	b	4031d0 <ferror@plt+0x1d80>
  4031c0:	cbnz	w8, 4031d0 <ferror@plt+0x1d80>
  4031c4:	mov	x8, xzr
  4031c8:	mov	x21, xzr
  4031cc:	b	4031f0 <ferror@plt+0x1da0>
  4031d0:	mov	w8, #0x1                   	// #1
  4031d4:	ldrb	w9, [x21, x8]
  4031d8:	cbz	w9, 4031f0 <ferror@plt+0x1da0>
  4031dc:	cmp	w9, #0x2f
  4031e0:	b.eq	4031f0 <ferror@plt+0x1da0>  // b.none
  4031e4:	add	x8, x8, #0x1
  4031e8:	ldrb	w9, [x21, x8]
  4031ec:	cbnz	w9, 4031dc <ferror@plt+0x1d8c>
  4031f0:	add	x9, x8, x20
  4031f4:	cmp	x9, #0x1
  4031f8:	b.eq	403204 <ferror@plt+0x1db4>  // b.none
  4031fc:	cbnz	x9, 403224 <ferror@plt+0x1dd4>
  403200:	b	403258 <ferror@plt+0x1e08>
  403204:	cbz	x19, 403214 <ferror@plt+0x1dc4>
  403208:	ldrb	w9, [x19]
  40320c:	cmp	w9, #0x2f
  403210:	b.eq	403258 <ferror@plt+0x1e08>  // b.none
  403214:	cbz	x21, 403260 <ferror@plt+0x1e10>
  403218:	ldrb	w9, [x21]
  40321c:	cmp	w9, #0x2f
  403220:	b.eq	403258 <ferror@plt+0x1e08>  // b.none
  403224:	cmp	x20, x8
  403228:	mov	w8, wzr
  40322c:	b.ne	403264 <ferror@plt+0x1e14>  // b.any
  403230:	cbz	x19, 403264 <ferror@plt+0x1e14>
  403234:	cbz	x21, 403264 <ferror@plt+0x1e14>
  403238:	mov	x0, x19
  40323c:	mov	x1, x21
  403240:	mov	x2, x20
  403244:	bl	401250 <strncmp@plt>
  403248:	cbnz	w0, 403260 <ferror@plt+0x1e10>
  40324c:	add	x0, x19, x20
  403250:	add	x1, x21, x20
  403254:	b	403138 <ferror@plt+0x1ce8>
  403258:	mov	w8, #0x1                   	// #1
  40325c:	b	403264 <ferror@plt+0x1e14>
  403260:	mov	w8, wzr
  403264:	ldp	x20, x19, [sp, #32]
  403268:	ldr	x21, [sp, #16]
  40326c:	mov	w0, w8
  403270:	ldp	x29, x30, [sp], #48
  403274:	ret
  403278:	stp	x29, x30, [sp, #-64]!
  40327c:	orr	x8, x0, x1
  403280:	stp	x24, x23, [sp, #16]
  403284:	stp	x22, x21, [sp, #32]
  403288:	stp	x20, x19, [sp, #48]
  40328c:	mov	x29, sp
  403290:	cbz	x8, 4032c4 <ferror@plt+0x1e74>
  403294:	mov	x19, x1
  403298:	mov	x21, x0
  40329c:	mov	x20, x2
  4032a0:	cbz	x0, 4032e0 <ferror@plt+0x1e90>
  4032a4:	cbz	x19, 4032fc <ferror@plt+0x1eac>
  4032a8:	mov	x0, x21
  4032ac:	bl	401180 <strlen@plt>
  4032b0:	mvn	x8, x0
  4032b4:	cmp	x8, x20
  4032b8:	b.cs	403304 <ferror@plt+0x1eb4>  // b.hs, b.nlast
  4032bc:	mov	x22, xzr
  4032c0:	b	403340 <ferror@plt+0x1ef0>
  4032c4:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  4032c8:	add	x0, x0, #0xbc3
  4032cc:	ldp	x20, x19, [sp, #48]
  4032d0:	ldp	x22, x21, [sp, #32]
  4032d4:	ldp	x24, x23, [sp, #16]
  4032d8:	ldp	x29, x30, [sp], #64
  4032dc:	b	4012a0 <strdup@plt>
  4032e0:	mov	x0, x19
  4032e4:	mov	x1, x20
  4032e8:	ldp	x20, x19, [sp, #48]
  4032ec:	ldp	x22, x21, [sp, #32]
  4032f0:	ldp	x24, x23, [sp, #16]
  4032f4:	ldp	x29, x30, [sp], #64
  4032f8:	b	401360 <strndup@plt>
  4032fc:	mov	x0, x21
  403300:	b	4032cc <ferror@plt+0x1e7c>
  403304:	add	x24, x0, x20
  403308:	mov	x23, x0
  40330c:	add	x0, x24, #0x1
  403310:	bl	401220 <malloc@plt>
  403314:	mov	x22, x0
  403318:	cbz	x0, 403340 <ferror@plt+0x1ef0>
  40331c:	mov	x0, x22
  403320:	mov	x1, x21
  403324:	mov	x2, x23
  403328:	bl	401150 <memcpy@plt>
  40332c:	add	x0, x22, x23
  403330:	mov	x1, x19
  403334:	mov	x2, x20
  403338:	bl	401150 <memcpy@plt>
  40333c:	strb	wzr, [x22, x24]
  403340:	mov	x0, x22
  403344:	ldp	x20, x19, [sp, #48]
  403348:	ldp	x22, x21, [sp, #32]
  40334c:	ldp	x24, x23, [sp, #16]
  403350:	ldp	x29, x30, [sp], #64
  403354:	ret
  403358:	stp	x29, x30, [sp, #-64]!
  40335c:	stp	x20, x19, [sp, #48]
  403360:	mov	x20, x0
  403364:	stp	x24, x23, [sp, #16]
  403368:	stp	x22, x21, [sp, #32]
  40336c:	mov	x29, sp
  403370:	cbz	x1, 4033a4 <ferror@plt+0x1f54>
  403374:	mov	x0, x1
  403378:	mov	x19, x1
  40337c:	bl	401180 <strlen@plt>
  403380:	mov	x21, x0
  403384:	cbz	x20, 4033b0 <ferror@plt+0x1f60>
  403388:	mov	x0, x20
  40338c:	bl	401180 <strlen@plt>
  403390:	mvn	x8, x0
  403394:	cmp	x21, x8
  403398:	b.ls	4033cc <ferror@plt+0x1f7c>  // b.plast
  40339c:	mov	x22, xzr
  4033a0:	b	403408 <ferror@plt+0x1fb8>
  4033a4:	cbz	x20, 403420 <ferror@plt+0x1fd0>
  4033a8:	mov	x0, x20
  4033ac:	b	403428 <ferror@plt+0x1fd8>
  4033b0:	mov	x0, x19
  4033b4:	mov	x1, x21
  4033b8:	ldp	x20, x19, [sp, #48]
  4033bc:	ldp	x22, x21, [sp, #32]
  4033c0:	ldp	x24, x23, [sp, #16]
  4033c4:	ldp	x29, x30, [sp], #64
  4033c8:	b	401360 <strndup@plt>
  4033cc:	add	x24, x0, x21
  4033d0:	mov	x23, x0
  4033d4:	add	x0, x24, #0x1
  4033d8:	bl	401220 <malloc@plt>
  4033dc:	mov	x22, x0
  4033e0:	cbz	x0, 403408 <ferror@plt+0x1fb8>
  4033e4:	mov	x0, x22
  4033e8:	mov	x1, x20
  4033ec:	mov	x2, x23
  4033f0:	bl	401150 <memcpy@plt>
  4033f4:	add	x0, x22, x23
  4033f8:	mov	x1, x19
  4033fc:	mov	x2, x21
  403400:	bl	401150 <memcpy@plt>
  403404:	strb	wzr, [x22, x24]
  403408:	mov	x0, x22
  40340c:	ldp	x20, x19, [sp, #48]
  403410:	ldp	x22, x21, [sp, #32]
  403414:	ldp	x24, x23, [sp, #16]
  403418:	ldp	x29, x30, [sp], #64
  40341c:	ret
  403420:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  403424:	add	x0, x0, #0xbc3
  403428:	ldp	x20, x19, [sp, #48]
  40342c:	ldp	x22, x21, [sp, #32]
  403430:	ldp	x24, x23, [sp, #16]
  403434:	ldp	x29, x30, [sp], #64
  403438:	b	4012a0 <strdup@plt>
  40343c:	sub	sp, sp, #0x140
  403440:	stp	x29, x30, [sp, #240]
  403444:	add	x29, sp, #0xf0
  403448:	sub	x9, x29, #0x70
  40344c:	mov	x10, sp
  403450:	mov	x11, #0xffffffffffffffd0    	// #-48
  403454:	add	x8, x29, #0x50
  403458:	movk	x11, #0xff80, lsl #32
  40345c:	add	x9, x9, #0x30
  403460:	add	x10, x10, #0x80
  403464:	stp	x8, x9, [x29, #-32]
  403468:	stp	x10, x11, [x29, #-16]
  40346c:	stp	x2, x3, [x29, #-112]
  403470:	stp	x4, x5, [x29, #-96]
  403474:	stp	x6, x7, [x29, #-80]
  403478:	stp	q1, q2, [sp, #16]
  40347c:	str	q0, [sp]
  403480:	ldp	q0, q1, [x29, #-32]
  403484:	stp	x20, x19, [sp, #304]
  403488:	mov	x19, x0
  40348c:	add	x0, x29, #0x18
  403490:	sub	x2, x29, #0x40
  403494:	str	x28, [sp, #256]
  403498:	stp	x24, x23, [sp, #272]
  40349c:	stp	x22, x21, [sp, #288]
  4034a0:	stp	q3, q4, [sp, #48]
  4034a4:	stp	q5, q6, [sp, #80]
  4034a8:	str	q7, [sp, #112]
  4034ac:	stp	q0, q1, [x29, #-64]
  4034b0:	bl	401350 <vasprintf@plt>
  4034b4:	tbnz	w0, #31, 4034ec <ferror@plt+0x209c>
  4034b8:	ldr	x21, [x29, #24]
  4034bc:	orr	x8, x19, x21
  4034c0:	cbz	x8, 4034f4 <ferror@plt+0x20a4>
  4034c4:	mov	w22, w0
  4034c8:	cbz	x19, 403508 <ferror@plt+0x20b8>
  4034cc:	cbz	x21, 40351c <ferror@plt+0x20cc>
  4034d0:	mov	x0, x19
  4034d4:	bl	401180 <strlen@plt>
  4034d8:	mvn	x8, x0
  4034dc:	cmp	x8, x22
  4034e0:	b.cs	403524 <ferror@plt+0x20d4>  // b.hs, b.nlast
  4034e4:	mov	x20, xzr
  4034e8:	b	403560 <ferror@plt+0x2110>
  4034ec:	mov	x20, xzr
  4034f0:	b	403568 <ferror@plt+0x2118>
  4034f4:	adrp	x0, 403000 <ferror@plt+0x1bb0>
  4034f8:	add	x0, x0, #0xbc3
  4034fc:	bl	4012a0 <strdup@plt>
  403500:	mov	x20, x0
  403504:	b	403560 <ferror@plt+0x2110>
  403508:	mov	x0, x21
  40350c:	mov	x1, x22
  403510:	bl	401360 <strndup@plt>
  403514:	mov	x20, x0
  403518:	b	403560 <ferror@plt+0x2110>
  40351c:	mov	x0, x19
  403520:	b	4034fc <ferror@plt+0x20ac>
  403524:	add	x24, x0, x22
  403528:	mov	x23, x0
  40352c:	add	x0, x24, #0x1
  403530:	bl	401220 <malloc@plt>
  403534:	mov	x20, x0
  403538:	cbz	x0, 403560 <ferror@plt+0x2110>
  40353c:	mov	x0, x20
  403540:	mov	x1, x19
  403544:	mov	x2, x23
  403548:	bl	401150 <memcpy@plt>
  40354c:	add	x0, x20, x23
  403550:	mov	x1, x21
  403554:	mov	x2, x22
  403558:	bl	401150 <memcpy@plt>
  40355c:	strb	wzr, [x20, x24]
  403560:	ldr	x0, [x29, #24]
  403564:	bl	401340 <free@plt>
  403568:	mov	x0, x20
  40356c:	ldp	x20, x19, [sp, #304]
  403570:	ldp	x22, x21, [sp, #288]
  403574:	ldp	x24, x23, [sp, #272]
  403578:	ldr	x28, [sp, #256]
  40357c:	ldp	x29, x30, [sp, #240]
  403580:	add	sp, sp, #0x140
  403584:	ret
  403588:	sub	sp, sp, #0x60
  40358c:	stp	x29, x30, [sp, #16]
  403590:	stp	x26, x25, [sp, #32]
  403594:	stp	x24, x23, [sp, #48]
  403598:	stp	x22, x21, [sp, #64]
  40359c:	stp	x20, x19, [sp, #80]
  4035a0:	ldr	x23, [x0]
  4035a4:	add	x29, sp, #0x10
  4035a8:	ldrb	w8, [x23]
  4035ac:	cbz	w8, 40375c <ferror@plt+0x230c>
  4035b0:	mov	x20, x0
  4035b4:	mov	x22, x1
  4035b8:	mov	x0, x23
  4035bc:	mov	x1, x2
  4035c0:	mov	w24, w3
  4035c4:	mov	x21, x2
  4035c8:	bl	401370 <strspn@plt>
  4035cc:	add	x19, x23, x0
  4035d0:	ldrb	w25, [x19]
  4035d4:	cbz	x25, 403758 <ferror@plt+0x2308>
  4035d8:	cbz	w24, 40365c <ferror@plt+0x220c>
  4035dc:	cmp	w25, #0x3f
  4035e0:	b.hi	403678 <ferror@plt+0x2228>  // b.pmore
  4035e4:	mov	w8, #0x1                   	// #1
  4035e8:	mov	x9, #0x1                   	// #1
  4035ec:	lsl	x8, x8, x25
  4035f0:	movk	x9, #0x84, lsl #32
  4035f4:	and	x8, x8, x9
  4035f8:	cbz	x8, 403678 <ferror@plt+0x2228>
  4035fc:	sturb	w25, [x29, #-4]
  403600:	sturb	wzr, [x29, #-3]
  403604:	mov	x24, x19
  403608:	ldrb	w9, [x24, #1]!
  40360c:	cbz	w9, 4036f4 <ferror@plt+0x22a4>
  403610:	add	x10, x0, x23
  403614:	mov	x26, xzr
  403618:	mov	w8, wzr
  40361c:	add	x23, x10, #0x2
  403620:	b	403644 <ferror@plt+0x21f4>
  403624:	sxtb	w1, w9
  403628:	sub	x0, x29, #0x4
  40362c:	bl	401380 <strchr@plt>
  403630:	cbnz	x0, 403708 <ferror@plt+0x22b8>
  403634:	mov	w8, wzr
  403638:	ldrb	w9, [x23, x26]
  40363c:	add	x26, x26, #0x1
  403640:	cbz	w9, 4036f0 <ferror@plt+0x22a0>
  403644:	cbnz	w8, 403634 <ferror@plt+0x21e4>
  403648:	and	w8, w9, #0xff
  40364c:	cmp	w8, #0x5c
  403650:	b.ne	403624 <ferror@plt+0x21d4>  // b.any
  403654:	mov	w8, #0x1                   	// #1
  403658:	b	403638 <ferror@plt+0x21e8>
  40365c:	mov	x0, x19
  403660:	mov	x1, x21
  403664:	bl	4013f0 <strcspn@plt>
  403668:	add	x8, x19, x0
  40366c:	str	x0, [x22]
  403670:	str	x8, [x20]
  403674:	b	403760 <ferror@plt+0x2310>
  403678:	add	x9, x0, x23
  40367c:	mov	x24, xzr
  403680:	mov	w8, wzr
  403684:	add	x23, x9, #0x1
  403688:	b	4036ac <ferror@plt+0x225c>
  40368c:	sxtb	w1, w25
  403690:	mov	x0, x21
  403694:	bl	401380 <strchr@plt>
  403698:	cbnz	x0, 403700 <ferror@plt+0x22b0>
  40369c:	mov	w8, wzr
  4036a0:	ldrb	w25, [x23, x24]
  4036a4:	add	x24, x24, #0x1
  4036a8:	cbz	w25, 4036c4 <ferror@plt+0x2274>
  4036ac:	cbnz	w8, 40369c <ferror@plt+0x224c>
  4036b0:	and	w8, w25, #0xff
  4036b4:	cmp	w8, #0x5c
  4036b8:	b.ne	40368c <ferror@plt+0x223c>  // b.any
  4036bc:	mov	w8, #0x1                   	// #1
  4036c0:	b	4036a0 <ferror@plt+0x2250>
  4036c4:	sub	w8, w24, w8
  4036c8:	sxtw	x8, w8
  4036cc:	str	x8, [x22]
  4036d0:	add	x22, x19, x8
  4036d4:	ldrsb	w1, [x22]
  4036d8:	cbz	w1, 4036e8 <ferror@plt+0x2298>
  4036dc:	mov	x0, x21
  4036e0:	bl	401380 <strchr@plt>
  4036e4:	cbz	x0, 403758 <ferror@plt+0x2308>
  4036e8:	str	x22, [x20]
  4036ec:	b	403760 <ferror@plt+0x2310>
  4036f0:	b	40370c <ferror@plt+0x22bc>
  4036f4:	mov	w8, wzr
  4036f8:	mov	w26, wzr
  4036fc:	b	40370c <ferror@plt+0x22bc>
  403700:	mov	w8, wzr
  403704:	b	4036c4 <ferror@plt+0x2274>
  403708:	mov	w8, wzr
  40370c:	sub	w8, w26, w8
  403710:	sxtw	x23, w8
  403714:	str	x23, [x22]
  403718:	add	x8, x23, x19
  40371c:	ldrb	w8, [x8, #1]
  403720:	cbz	w8, 403758 <ferror@plt+0x2308>
  403724:	cmp	w8, w25
  403728:	b.ne	403758 <ferror@plt+0x2308>  // b.any
  40372c:	add	x8, x23, x19
  403730:	ldrsb	w1, [x8, #2]
  403734:	cbz	w1, 403744 <ferror@plt+0x22f4>
  403738:	mov	x0, x21
  40373c:	bl	401380 <strchr@plt>
  403740:	cbz	x0, 403758 <ferror@plt+0x2308>
  403744:	add	x8, x19, x23
  403748:	add	x8, x8, #0x2
  40374c:	str	x8, [x20]
  403750:	mov	x19, x24
  403754:	b	403760 <ferror@plt+0x2310>
  403758:	str	x19, [x20]
  40375c:	mov	x19, xzr
  403760:	mov	x0, x19
  403764:	ldp	x20, x19, [sp, #80]
  403768:	ldp	x22, x21, [sp, #64]
  40376c:	ldp	x24, x23, [sp, #48]
  403770:	ldp	x26, x25, [sp, #32]
  403774:	ldp	x29, x30, [sp, #16]
  403778:	add	sp, sp, #0x60
  40377c:	ret
  403780:	stp	x29, x30, [sp, #-32]!
  403784:	str	x19, [sp, #16]
  403788:	mov	x19, x0
  40378c:	mov	x29, sp
  403790:	mov	x0, x19
  403794:	bl	401280 <fgetc@plt>
  403798:	cmp	w0, #0xa
  40379c:	b.eq	4037b0 <ferror@plt+0x2360>  // b.none
  4037a0:	cmn	w0, #0x1
  4037a4:	b.ne	403790 <ferror@plt+0x2340>  // b.any
  4037a8:	mov	w0, #0x1                   	// #1
  4037ac:	b	4037b4 <ferror@plt+0x2364>
  4037b0:	mov	w0, wzr
  4037b4:	ldr	x19, [sp, #16]
  4037b8:	ldp	x29, x30, [sp], #32
  4037bc:	ret
  4037c0:	stp	x29, x30, [sp, #-64]!
  4037c4:	mov	x29, sp
  4037c8:	stp	x19, x20, [sp, #16]
  4037cc:	adrp	x20, 413000 <ferror@plt+0x11bb0>
  4037d0:	add	x20, x20, #0xdf0
  4037d4:	stp	x21, x22, [sp, #32]
  4037d8:	adrp	x21, 413000 <ferror@plt+0x11bb0>
  4037dc:	add	x21, x21, #0xde8
  4037e0:	sub	x20, x20, x21
  4037e4:	mov	w22, w0
  4037e8:	stp	x23, x24, [sp, #48]
  4037ec:	mov	x23, x1
  4037f0:	mov	x24, x2
  4037f4:	bl	401118 <memcpy@plt-0x38>
  4037f8:	cmp	xzr, x20, asr #3
  4037fc:	b.eq	403828 <ferror@plt+0x23d8>  // b.none
  403800:	asr	x20, x20, #3
  403804:	mov	x19, #0x0                   	// #0
  403808:	ldr	x3, [x21, x19, lsl #3]
  40380c:	mov	x2, x24
  403810:	add	x19, x19, #0x1
  403814:	mov	x1, x23
  403818:	mov	w0, w22
  40381c:	blr	x3
  403820:	cmp	x20, x19
  403824:	b.ne	403808 <ferror@plt+0x23b8>  // b.any
  403828:	ldp	x19, x20, [sp, #16]
  40382c:	ldp	x21, x22, [sp, #32]
  403830:	ldp	x23, x24, [sp, #48]
  403834:	ldp	x29, x30, [sp], #64
  403838:	ret
  40383c:	nop
  403840:	ret
  403844:	nop
  403848:	adrp	x2, 414000 <ferror@plt+0x12bb0>
  40384c:	mov	x1, #0x0                   	// #0
  403850:	ldr	x2, [x2, #400]
  403854:	b	4011d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403858 <.fini>:
  403858:	stp	x29, x30, [sp, #-16]!
  40385c:	mov	x29, sp
  403860:	ldp	x29, x30, [sp], #16
  403864:	ret
