/home/ise/VHDL/vhdl-assignment-2/lab2_design_top.ngc 1619183077
OK
