{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "AUD_DACDAT",
					"strict" : false
				},
				{
					"name" : "FPGA_I2C_SCLK",
					"strict" : false
				},
				{
					"name" : "LEDR[0]",
					"strict" : false
				},
				{
					"name" : "LEDR[1]",
					"strict" : false
				},
				{
					"name" : "LEDR[2]",
					"strict" : false
				},
				{
					"name" : "LEDR[3]",
					"strict" : false
				},
				{
					"name" : "LEDR[4]",
					"strict" : false
				},
				{
					"name" : "LEDR[5]",
					"strict" : false
				},
				{
					"name" : "LEDR[6]",
					"strict" : false
				},
				{
					"name" : "LEDR[7]",
					"strict" : false
				},
				{
					"name" : "LEDR[8]",
					"strict" : false
				},
				{
					"name" : "LEDR[9]",
					"strict" : false
				},
				{
					"name" : "FPGA_I2C_SDAT",
					"strict" : false
				},
				{
					"name" : "CLOCK_50",
					"strict" : false
				},
				{
					"name" : "KEY_N[0]",
					"strict" : false
				},
				{
					"name" : "KEY_N[1]",
					"strict" : false
				},
				{
					"name" : "KEY_N[2]",
					"strict" : false
				},
				{
					"name" : "KEY_N[3]",
					"strict" : false
				},
				{
					"name" : "GPIO_0_28",
					"strict" : false
				},
				{
					"name" : "SW[0]",
					"strict" : false
				},
				{
					"name" : "GPIO_0_29",
					"strict" : false
				},
				{
					"name" : "SW[1]",
					"strict" : false
				},
				{
					"name" : "GPIO_0_30",
					"strict" : false
				},
				{
					"name" : "SW[2]",
					"strict" : false
				},
				{
					"name" : "GPIO_0_31",
					"strict" : false
				},
				{
					"name" : "SW[3]",
					"strict" : false
				},
				{
					"name" : "GPIO_0_32",
					"strict" : false
				},
				{
					"name" : "SW[4]",
					"strict" : false
				},
				{
					"name" : "GPIO_0_33",
					"strict" : false
				},
				{
					"name" : "SW[5]",
					"strict" : false
				},
				{
					"name" : "GPIO_0_34",
					"strict" : false
				},
				{
					"name" : "SW[6]",
					"strict" : false
				},
				{
					"name" : "GPIO_0_35",
					"strict" : false
				},
				{
					"name" : "SW[7]",
					"strict" : false
				},
				{
					"name" : "SW[8]",
					"strict" : false
				},
				{
					"name" : "SW[9]",
					"strict" : false
				},
				{
					"name" : "AUD_ADCLRCK",
					"strict" : false
				},
				{
					"name" : "AUD_ADCDAT",
					"strict" : false
				},
				{
					"name" : "AUD_DACLRCK",
					"strict" : false
				},
				{
					"name" : "AUD_BCLK",
					"strict" : false
				}
			]
		}
	]
}