<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.12.02.00:26:16"
 outputDirectory="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CGX150DF31C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="led" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="led_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="switch" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="switch_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="tse_mac_mdio_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tse_mac_mdio_connection_mdc"
       direction="output"
       role="mdc"
       width="1" />
   <port
       name="tse_mac_mdio_connection_mdio_in"
       direction="input"
       role="mdio_in"
       width="1" />
   <port
       name="tse_mac_mdio_connection_mdio_out"
       direction="output"
       role="mdio_out"
       width="1" />
   <port
       name="tse_mac_mdio_connection_mdio_oen"
       direction="output"
       role="mdio_oen"
       width="1" />
  </interface>
  <interface name="tse_mac_rgmii_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tse_mac_rgmii_connection_rgmii_in"
       direction="input"
       role="rgmii_in"
       width="4" />
   <port
       name="tse_mac_rgmii_connection_rgmii_out"
       direction="output"
       role="rgmii_out"
       width="4" />
   <port
       name="tse_mac_rgmii_connection_rx_control"
       direction="input"
       role="rx_control"
       width="1" />
   <port
       name="tse_mac_rgmii_connection_tx_control"
       direction="output"
       role="tx_control"
       width="1" />
  </interface>
  <interface name="tse_mac_status_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tse_mac_status_connection_set_10"
       direction="input"
       role="set_10"
       width="1" />
   <port
       name="tse_mac_status_connection_set_1000"
       direction="input"
       role="set_1000"
       width="1" />
   <port
       name="tse_mac_status_connection_eth_mode"
       direction="output"
       role="eth_mode"
       width="1" />
   <port
       name="tse_mac_status_connection_ena_10"
       direction="output"
       role="ena_10"
       width="1" />
  </interface>
  <interface name="tse_pcs_mac_rx_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="tse_pcs_mac_rx_clock_connection_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="tse_pcs_mac_tx_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="tse_pcs_mac_tx_clock_connection_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="final_tcp_hw:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1512154398,AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(altera_avalon_onchip_memory2:17.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=final_tcp_hw_descriptor_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=final_tcp_hw_descriptor_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_addr_width2=10,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV GX,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_jtag_uart:17.0:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_pio:17.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_onchip_memory2:17.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=final_tcp_hw_main_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=final_tcp_hw_main_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=17,derived_set_addr_width2=17,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV GX,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=307200,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_nios2_gen2:17.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=1054752,breakOffset=32,breakSlave=None,breakSlave_derived=nios2.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=21,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x100000&apos; end=&apos;0x101000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x102000&apos; end=&apos;0x102400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;sgdma_tx.csr&apos; start=&apos;0x102400&apos; end=&apos;0x102440&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;sgdma_rx.csr&apos; start=&apos;0x102440&apos; end=&apos;0x102480&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x102480&apos; end=&apos;0x1024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;switch.s1&apos; start=&apos;0x1024A0&apos; end=&apos;0x1024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x1024B0&apos; end=&apos;0x1024C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1024C0&apos; end=&apos;0x1024C8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV GX,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=524320,exceptionOffset=32,exceptionSlave=main_memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=21,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=524288,resetOffset=0,resetSlave=main_memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=1054752,breakOffset=32,breakSlave=None,breakSlave_derived=nios2.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=21,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x100000&apos; end=&apos;0x101000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x102000&apos; end=&apos;0x102400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;sgdma_tx.csr&apos; start=&apos;0x102400&apos; end=&apos;0x102440&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;sgdma_rx.csr&apos; start=&apos;0x102440&apos; end=&apos;0x102480&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x102480&apos; end=&apos;0x1024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;switch.s1&apos; start=&apos;0x1024A0&apos; end=&apos;0x1024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x1024B0&apos; end=&apos;0x1024C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1024C0&apos; end=&apos;0x1024C8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV GX,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=524320,exceptionOffset=32,exceptionSlave=main_memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=21,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=524288,resetOffset=0,resetSlave=main_memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.0:)(clock:17.0:)(reset:17.0:))(altera_avalon_sgdma:17.0:actualDataTransferFIFODepth=64,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=4,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Cyclone IV GX,emptyWidth=2,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=false,hasWriteBlock=true,internalFIFODepth=2,readBlockDataWidth=32,readBurstcountWidth=4,sinkErrorWidth=6,sourceErrorWidth=0,symbolsPerBeat=4,transferMode=STREAM_TO_MEMORY,writeBurstcountWidth=4)(altera_avalon_sgdma:17.0:actualDataTransferFIFODepth=64,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=4,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Cyclone IV GX,emptyWidth=2,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=true,hasWriteBlock=false,internalFIFODepth=2,readBlockDataWidth=32,readBurstcountWidth=4,sinkErrorWidth=0,sourceErrorWidth=1,symbolsPerBeat=4,transferMode=MEMORY_TO_STREAM,writeBurstcountWidth=4)(altera_avalon_pio:17.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(clock_source:17.0:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_timer:17.0:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=999,mult=1.0E-8,period=1000,periodUnits=CLOCKS,periodUnitsString=clocks,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=99999.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.0,watchdogPulse=2)(altera_eth_tse:17.0:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_SPEEDGRADE=7,core_variation=MAC_ONLY,core_version=4352,dev_version=4352,deviceFamily=STINGRAY,deviceFamilyName=Cyclone IV GX,eg_addr=11,eg_fifo=2048,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=false,enable_hd_logic=true,enable_lgth_check=true,enable_mac_flow_ctrl=false,enable_mac_vlan=false,enable_magic_detect=false,enable_padding=true,enable_ptp_1step=false,enable_sgmii=false,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=false,gbit_only=true,ifGMII=RGMII,ing_addr=11,ing_fifo=2048,isUseMAC=true,isUsePCS=false,max_channels=1,mbit_only=true,mdio_clk_div=40,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=false,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=true,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=true,use_mac_clken=false,use_misc_ports=true(altera_eth_tse_mac:17.0:CORE_VERSION=4352,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=STINGRAY,EG_ADDR=11,EG_FIFO=2048,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=false,ENABLE_HD_LOGIC=true,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=false,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=false,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=11,ING_FIFO=2048,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true))(avalon:17.0:arbitrationPriority=1,baseAddress=0x001024c0,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00102000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00102440,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00102400,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00101800,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00080000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00100000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x001024b0,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x001024a0,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00102480,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00100000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00100000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00100000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00100000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00101800,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00080000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00080000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x00080000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(interrupt:17.0:irqNumber=1)(interrupt:17.0:irqNumber=2)(interrupt:17.0:irqNumber=0)(interrupt:17.0:irqNumber=3)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)"
   instancePathKey="final_tcp_hw"
   kind="final_tcp_hw"
   version="1.0"
   name="final_tcp_hw">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1512154398" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TSE_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TSE_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/final_tcp_hw.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_descriptor_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_descriptor_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_jtag_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_led.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_main_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_main_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2.v"
       type="VERILOG" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_sgdma_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_sgdma_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_switch.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_tse.v"
       type="VERILOG" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 0 starting:final_tcp_hw "final_tcp_hw"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>11</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>29</b> modules, <b>120</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2.data_master and nios2_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_rx.descriptor_read and sgdma_rx_descriptor_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_tx.descriptor_read and sgdma_tx_descriptor_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_rx.descriptor_write and sgdma_rx_descriptor_write_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_tx.descriptor_write and sgdma_tx_descriptor_write_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2.instruction_master and nios2_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_tx.m_read and sgdma_tx_m_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_rx.m_write and sgdma_rx_m_write_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces tse_control_port_translator.avalon_anti_slave_0 and tse.control_port</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_rx_csr_translator.avalon_anti_slave_0 and sgdma_rx.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sgdma_tx_csr_translator.avalon_anti_slave_0 and sgdma_tx.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_debug_mem_slave_translator.avalon_anti_slave_0 and nios2.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces main_memory_s1_translator.avalon_anti_slave_0 and main_memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces descriptor_memory_s1_translator.avalon_anti_slave_0 and descriptor_memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_s1_translator.avalon_anti_slave_0 and led.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces switch_s1_translator.avalon_anti_slave_0 and switch.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_s1_translator.avalon_anti_slave_0 and timer.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>58</b> modules, <b>324</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>76</b> modules, <b>396</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>78</b> modules, <b>406</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>113</b> modules, <b>496</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>113</b> modules, <b>498</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>115</b> modules, <b>612</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>12</b> modules, <b>59</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>12</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>13</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.035s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.210s/0.320s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>14</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>16</b> modules, <b>68</b> connections]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/final_tcp_hw_descriptor_memory</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/final_tcp_hw_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/final_tcp_hw_led</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/final_tcp_hw_main_memory</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/final_tcp_hw_nios2</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_avalon_sgdma</b> "<b>submodules/final_tcp_hw_sgdma_rx</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_avalon_sgdma</b> "<b>submodules/final_tcp_hw_sgdma_tx</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/final_tcp_hw_switch</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/final_tcp_hw_timer</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_eth_tse</b> "<b>submodules/final_tcp_hw_tse</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/final_tcp_hw_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/final_tcp_hw_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw"><![CDATA["<b>final_tcp_hw</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 13 starting:altera_avalon_onchip_memory2 "submodules/final_tcp_hw_descriptor_memory"</message>
   <message level="Info" culprit="descriptor_memory">Starting RTL generation for module 'final_tcp_hw_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_descriptor_memory --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0001_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0001_descriptor_memory_gen//final_tcp_hw_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="descriptor_memory">Done RTL generation for module 'final_tcp_hw_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>descriptor_memory</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 12 starting:altera_avalon_jtag_uart "submodules/final_tcp_hw_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'final_tcp_hw_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_tcp_hw_jtag_uart --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0002_jtag_uart_gen//final_tcp_hw_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'final_tcp_hw_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 11 starting:altera_avalon_pio "submodules/final_tcp_hw_led"</message>
   <message level="Info" culprit="led">Starting RTL generation for module 'final_tcp_hw_led'</message>
   <message level="Info" culprit="led">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_led --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0003_led_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0003_led_gen//final_tcp_hw_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led">Done RTL generation for module 'final_tcp_hw_led'</message>
   <message level="Info" culprit="led"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_pio</b> "<b>led</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 10 starting:altera_avalon_onchip_memory2 "submodules/final_tcp_hw_main_memory"</message>
   <message level="Info" culprit="main_memory">Starting RTL generation for module 'final_tcp_hw_main_memory'</message>
   <message level="Info" culprit="main_memory">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_main_memory --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0004_main_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0004_main_memory_gen//final_tcp_hw_main_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="main_memory">Done RTL generation for module 'final_tcp_hw_main_memory'</message>
   <message level="Info" culprit="main_memory"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>main_memory</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 9 starting:altera_nios2_gen2 "submodules/final_tcp_hw_nios2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/final_tcp_hw_nios2_cpu</b>"]]></message>
   <message level="Info" culprit="nios2"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 114 starting:altera_nios2_gen2_unit "submodules/final_tcp_hw_nios2_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'final_tcp_hw_nios2_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_tcp_hw_nios2_cpu --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0011_cpu_gen//final_tcp_hw_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:32 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:32 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:40 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:40 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:40 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:43 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:43 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:43 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:44 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:55 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:26:03 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:26:07 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'final_tcp_hw_nios2_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 9 starting:altera_avalon_sgdma "submodules/final_tcp_hw_sgdma_rx"</message>
   <message level="Info" culprit="sgdma_rx">Starting RTL generation for module 'final_tcp_hw_sgdma_rx'</message>
   <message level="Info" culprit="sgdma_rx">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_rx --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0005_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0005_sgdma_rx_gen//final_tcp_hw_sgdma_rx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma_rx">Done RTL generation for module 'final_tcp_hw_sgdma_rx'</message>
   <message level="Info" culprit="sgdma_rx"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma_rx</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 8 starting:altera_avalon_sgdma "submodules/final_tcp_hw_sgdma_tx"</message>
   <message level="Info" culprit="sgdma_tx">Starting RTL generation for module 'final_tcp_hw_sgdma_tx'</message>
   <message level="Info" culprit="sgdma_tx">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_tx --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0006_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0006_sgdma_tx_gen//final_tcp_hw_sgdma_tx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma_tx">Done RTL generation for module 'final_tcp_hw_sgdma_tx'</message>
   <message level="Info" culprit="sgdma_tx"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma_tx</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 7 starting:altera_avalon_pio "submodules/final_tcp_hw_switch"</message>
   <message level="Info" culprit="switch">Starting RTL generation for module 'final_tcp_hw_switch'</message>
   <message level="Info" culprit="switch">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_switch --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0007_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0007_switch_gen//final_tcp_hw_switch_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="switch">Done RTL generation for module 'final_tcp_hw_switch'</message>
   <message level="Info" culprit="switch"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_pio</b> "<b>switch</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 6 starting:altera_avalon_timer "submodules/final_tcp_hw_timer"</message>
   <message level="Info" culprit="timer">Starting RTL generation for module 'final_tcp_hw_timer'</message>
   <message level="Info" culprit="timer">  Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_tcp_hw_timer --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0008_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0008_timer_gen//final_tcp_hw_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer">Done RTL generation for module 'final_tcp_hw_timer'</message>
   <message level="Info" culprit="timer"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_timer</b> "<b>timer</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 5 starting:altera_eth_tse "submodules/final_tcp_hw_tse"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Info" culprit="tse"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_eth_tse</b> "<b>tse</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 113 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>tse</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 5 starting:altera_mm_interconnect "submodules/final_tcp_hw_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.125s/0.247s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.033s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.079s/0.093s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.025s/0.048s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.037s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.101s/0.121s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.003s/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.034s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.060s/0.067s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.004s/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.036s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.071s/0.077s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.004s/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.079s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.087s/0.116s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.003s/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.059s/0.062s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.027s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.062s/0.069s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.069s/0.083s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.002s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.027s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.056s/0.058s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>114</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 112 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 104 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 94 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 86 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 85 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 66 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 65 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 61 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 60 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 58 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 54 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_012"</message>
   <message level="Info" culprit="router_012"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_012</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 53 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 52 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_014"</message>
   <message level="Info" culprit="router_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 48 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 46 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 45 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 41 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_005"</message>
   <message level="Info" culprit="cmd_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 38 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 34 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 33 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 32 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_006"</message>
   <message level="Info" culprit="cmd_mux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_006</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 24 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 23 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 22 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_006"</message>
   <message level="Info" culprit="rsp_demux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 18 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 17 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 13 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_005"</message>
   <message level="Info" culprit="rsp_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 10 starting:altera_avalon_st_adapter "submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 0 starting:error_adapter "submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 116 starting:altera_irq_mapper "submodules/final_tcp_hw_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 115 starting:altera_avalon_st_adapter "submodules/final_tcp_hw_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/final_tcp_hw_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 1 starting:timing_adapter "submodules/final_tcp_hw_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 115 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:17.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=final_tcp_hw_descriptor_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=final_tcp_hw_descriptor_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_addr_width2=10,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV GX,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="final_tcp_hw:.:descriptor_memory"
   kind="altera_avalon_onchip_memory2"
   version="17.0"
   name="final_tcp_hw_descriptor_memory">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="final_tcp_hw_descriptor_memory" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="10" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="10" />
  <parameter
     name="derived_init_file_name"
     value="final_tcp_hw_descriptor_memory.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4096" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_descriptor_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_descriptor_memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw" as="descriptor_memory" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 13 starting:altera_avalon_onchip_memory2 "submodules/final_tcp_hw_descriptor_memory"</message>
   <message level="Info" culprit="descriptor_memory">Starting RTL generation for module 'final_tcp_hw_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_descriptor_memory --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0001_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0001_descriptor_memory_gen//final_tcp_hw_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="descriptor_memory">Done RTL generation for module 'final_tcp_hw_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>descriptor_memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:17.0:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="final_tcp_hw:.:jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="17.0"
   name="final_tcp_hw_jtag_uart">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_jtag_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw" as="jtag_uart" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 12 starting:altera_avalon_jtag_uart "submodules/final_tcp_hw_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'final_tcp_hw_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_tcp_hw_jtag_uart --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0002_jtag_uart_gen//final_tcp_hw_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'final_tcp_hw_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:17.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="final_tcp_hw:.:led"
   kind="altera_avalon_pio"
   version="17.0"
   name="final_tcp_hw_led">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_led.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw" as="led" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 11 starting:altera_avalon_pio "submodules/final_tcp_hw_led"</message>
   <message level="Info" culprit="led">Starting RTL generation for module 'final_tcp_hw_led'</message>
   <message level="Info" culprit="led">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_led --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0003_led_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0003_led_gen//final_tcp_hw_led_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led">Done RTL generation for module 'final_tcp_hw_led'</message>
   <message level="Info" culprit="led"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_pio</b> "<b>led</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:17.0:allowInSystemMemoryContentEditor=false,autoInitializationFileName=final_tcp_hw_main_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=final_tcp_hw_main_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=17,derived_set_addr_width2=17,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV GX,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=307200,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="final_tcp_hw:.:main_memory"
   kind="altera_avalon_onchip_memory2"
   version="17.0"
   name="final_tcp_hw_main_memory">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="final_tcp_hw_main_memory" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="17" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="17" />
  <parameter name="derived_init_file_name" value="final_tcp_hw_main_memory.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="307200" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_main_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_main_memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw" as="main_memory" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 10 starting:altera_avalon_onchip_memory2 "submodules/final_tcp_hw_main_memory"</message>
   <message level="Info" culprit="main_memory">Starting RTL generation for module 'final_tcp_hw_main_memory'</message>
   <message level="Info" culprit="main_memory">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_tcp_hw_main_memory --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0004_main_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0004_main_memory_gen//final_tcp_hw_main_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="main_memory">Done RTL generation for module 'final_tcp_hw_main_memory'</message>
   <message level="Info" culprit="main_memory"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>main_memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:17.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=1054752,breakOffset=32,breakSlave=None,breakSlave_derived=nios2.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=21,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x100000&apos; end=&apos;0x101000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x102000&apos; end=&apos;0x102400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;sgdma_tx.csr&apos; start=&apos;0x102400&apos; end=&apos;0x102440&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;sgdma_rx.csr&apos; start=&apos;0x102440&apos; end=&apos;0x102480&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x102480&apos; end=&apos;0x1024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;switch.s1&apos; start=&apos;0x1024A0&apos; end=&apos;0x1024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x1024B0&apos; end=&apos;0x1024C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1024C0&apos; end=&apos;0x1024C8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV GX,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=524320,exceptionOffset=32,exceptionSlave=main_memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=21,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=524288,resetOffset=0,resetSlave=main_memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=1054752,breakOffset=32,breakSlave=None,breakSlave_derived=nios2.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=21,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x100000&apos; end=&apos;0x101000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x102000&apos; end=&apos;0x102400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;sgdma_tx.csr&apos; start=&apos;0x102400&apos; end=&apos;0x102440&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;sgdma_rx.csr&apos; start=&apos;0x102440&apos; end=&apos;0x102480&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x102480&apos; end=&apos;0x1024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;switch.s1&apos; start=&apos;0x1024A0&apos; end=&apos;0x1024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x1024B0&apos; end=&apos;0x1024C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1024C0&apos; end=&apos;0x1024C8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV GX,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=524320,exceptionOffset=32,exceptionSlave=main_memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=21,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=524288,resetOffset=0,resetSlave=main_memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.0:)(clock:17.0:)(reset:17.0:)"
   instancePathKey="final_tcp_hw:.:nios2"
   kind="altera_nios2_gen2"
   version="17.0"
   name="final_tcp_hw_nios2">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="15" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="524320" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x100000&apos; end=&apos;0x101000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x102000&apos; end=&apos;0x102400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;sgdma_tx.csr&apos; start=&apos;0x102400&apos; end=&apos;0x102440&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;sgdma_rx.csr&apos; start=&apos;0x102440&apos; end=&apos;0x102480&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x102480&apos; end=&apos;0x1024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;switch.s1&apos; start=&apos;0x1024A0&apos; end=&apos;0x1024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x1024B0&apos; end=&apos;0x1024C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1024C0&apos; end=&apos;0x1024C8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="main_memory.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="21" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="21" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="main_memory.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="nios2.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="1054752" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="524288" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV GX" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="final_tcp_hw" as="nios2" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 9 starting:altera_nios2_gen2 "submodules/final_tcp_hw_nios2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2"><![CDATA["<b>nios2</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/final_tcp_hw_nios2_cpu</b>"]]></message>
   <message level="Info" culprit="nios2"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 114 starting:altera_nios2_gen2_unit "submodules/final_tcp_hw_nios2_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'final_tcp_hw_nios2_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_tcp_hw_nios2_cpu --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0011_cpu_gen//final_tcp_hw_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:32 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:32 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:40 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:40 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:40 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:43 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:43 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:43 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:44 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:55 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:26:03 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:26:07 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'final_tcp_hw_nios2_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sgdma:17.0:actualDataTransferFIFODepth=64,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=4,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Cyclone IV GX,emptyWidth=2,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=false,hasWriteBlock=true,internalFIFODepth=2,readBlockDataWidth=32,readBurstcountWidth=4,sinkErrorWidth=6,sourceErrorWidth=0,symbolsPerBeat=4,transferMode=STREAM_TO_MEMORY,writeBurstcountWidth=4"
   instancePathKey="final_tcp_hw:.:sgdma_rx"
   kind="altera_avalon_sgdma"
   version="17.0"
   name="final_tcp_hw_sgdma_rx">
  <parameter name="deviceFamilyString" value="Cyclone IV GX" />
  <parameter name="actualDataTransferFIFODepth" value="64" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="byteEnableWidth" value="4" />
  <parameter name="readBlockDataWidth" value="32" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="emptyWidth" value="2" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="hasReadBlock" value="false" />
  <parameter name="sourceErrorWidth" value="0" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="transferMode" value="STREAM_TO_MEMORY" />
  <parameter name="symbolsPerBeat" value="4" />
  <parameter name="addressWidth" value="32" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="writeBurstcountWidth" value="4" />
  <parameter name="hasWriteBlock" value="true" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="sinkErrorWidth" value="6" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="commandFIFODataWidth" value="104" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_sgdma_rx.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw" as="sgdma_rx" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 9 starting:altera_avalon_sgdma "submodules/final_tcp_hw_sgdma_rx"</message>
   <message level="Info" culprit="sgdma_rx">Starting RTL generation for module 'final_tcp_hw_sgdma_rx'</message>
   <message level="Info" culprit="sgdma_rx">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_rx --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0005_sgdma_rx_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0005_sgdma_rx_gen//final_tcp_hw_sgdma_rx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma_rx">Done RTL generation for module 'final_tcp_hw_sgdma_rx'</message>
   <message level="Info" culprit="sgdma_rx"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma_rx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sgdma:17.0:actualDataTransferFIFODepth=64,addressWidth=32,alwaysDoMaxBurst=true,avalonMMByteReorderMode=0,byteEnableWidth=4,commandFIFODataWidth=104,dataTransferFIFODepth=2,deviceFamilyString=Cyclone IV GX,emptyWidth=2,enableBurstTransfers=false,enableDescriptorReadMasterBurst=false,enableUnalignedTransfers=false,hasReadBlock=true,hasWriteBlock=false,internalFIFODepth=2,readBlockDataWidth=32,readBurstcountWidth=4,sinkErrorWidth=0,sourceErrorWidth=1,symbolsPerBeat=4,transferMode=MEMORY_TO_STREAM,writeBurstcountWidth=4"
   instancePathKey="final_tcp_hw:.:sgdma_tx"
   kind="altera_avalon_sgdma"
   version="17.0"
   name="final_tcp_hw_sgdma_tx">
  <parameter name="deviceFamilyString" value="Cyclone IV GX" />
  <parameter name="actualDataTransferFIFODepth" value="64" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="byteEnableWidth" value="4" />
  <parameter name="readBlockDataWidth" value="32" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="emptyWidth" value="2" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="hasReadBlock" value="true" />
  <parameter name="sourceErrorWidth" value="1" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="transferMode" value="MEMORY_TO_STREAM" />
  <parameter name="symbolsPerBeat" value="4" />
  <parameter name="addressWidth" value="32" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="writeBurstcountWidth" value="4" />
  <parameter name="hasWriteBlock" value="false" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="sinkErrorWidth" value="0" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="commandFIFODataWidth" value="104" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_sgdma_tx.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sgdma/altera_avalon_sgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw" as="sgdma_tx" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 8 starting:altera_avalon_sgdma "submodules/final_tcp_hw_sgdma_tx"</message>
   <message level="Info" culprit="sgdma_tx">Starting RTL generation for module 'final_tcp_hw_sgdma_tx'</message>
   <message level="Info" culprit="sgdma_tx">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=final_tcp_hw_sgdma_tx --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0006_sgdma_tx_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0006_sgdma_tx_gen//final_tcp_hw_sgdma_tx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sgdma_tx">Done RTL generation for module 'final_tcp_hw_sgdma_tx'</message>
   <message level="Info" culprit="sgdma_tx"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_sgdma</b> "<b>sgdma_tx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:17.0:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="final_tcp_hw:.:switch"
   kind="altera_avalon_pio"
   version="17.0"
   name="final_tcp_hw_switch">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_switch.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw" as="switch" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 7 starting:altera_avalon_pio "submodules/final_tcp_hw_switch"</message>
   <message level="Info" culprit="switch">Starting RTL generation for module 'final_tcp_hw_switch'</message>
   <message level="Info" culprit="switch">  Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_tcp_hw_switch --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0007_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0007_switch_gen//final_tcp_hw_switch_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="switch">Done RTL generation for module 'final_tcp_hw_switch'</message>
   <message level="Info" culprit="switch"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_pio</b> "<b>switch</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:17.0:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=999,mult=1.0E-8,period=1000,periodUnits=CLOCKS,periodUnitsString=clocks,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=99999.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.0,watchdogPulse=2"
   instancePathKey="final_tcp_hw:.:timer"
   kind="altera_avalon_timer"
   version="17.0"
   name="final_tcp_hw_timer">
  <parameter name="loadValue" value="999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1000" />
  <parameter name="periodUnitsString" value="clocks" />
  <parameter name="mult" value="1.0E-8" />
  <parameter name="ticksPerSec" value="99999.0" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.0" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="CLOCKS" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw" as="timer" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 6 starting:altera_avalon_timer "submodules/final_tcp_hw_timer"</message>
   <message level="Info" culprit="timer">Starting RTL generation for module 'final_tcp_hw_timer'</message>
   <message level="Info" culprit="timer">  Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_tcp_hw_timer --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0008_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0008_timer_gen//final_tcp_hw_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer">Done RTL generation for module 'final_tcp_hw_timer'</message>
   <message level="Info" culprit="timer"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_timer</b> "<b>timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse:17.0:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_SPEEDGRADE=7,core_variation=MAC_ONLY,core_version=4352,dev_version=4352,deviceFamily=STINGRAY,deviceFamilyName=Cyclone IV GX,eg_addr=11,eg_fifo=2048,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=false,enable_hd_logic=true,enable_lgth_check=true,enable_mac_flow_ctrl=false,enable_mac_vlan=false,enable_magic_detect=false,enable_padding=true,enable_ptp_1step=false,enable_sgmii=false,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=false,gbit_only=true,ifGMII=RGMII,ing_addr=11,ing_fifo=2048,isUseMAC=true,isUsePCS=false,max_channels=1,mbit_only=true,mdio_clk_div=40,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=false,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=true,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=true,use_mac_clken=false,use_misc_ports=true(altera_eth_tse_mac:17.0:CORE_VERSION=4352,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=STINGRAY,EG_ADDR=11,EG_FIFO=2048,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=false,ENABLE_HD_LOGIC=true,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=false,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=false,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=11,ING_FIFO=2048,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true)"
   instancePathKey="final_tcp_hw:.:tse"
   kind="altera_eth_tse"
   version="17.0"
   name="final_tcp_hw_tse">
  <parameter name="enable_clk_sharing" value="false" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="gbit_only" value="true" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="enable_mac_flow_ctrl" value="false" />
  <parameter name="enable_ecc" value="false" />
  <parameter name="enable_magic_detect" value="false" />
  <parameter name="synchronizer_depth" value="3" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="enable_hd_logic" value="true" />
  <parameter name="phyip_en_synce_support" value="false" />
  <parameter name="ena_hash" value="false" />
  <parameter name="phyip_pll_base_data_rate" value="1250 Mbps" />
  <parameter name="nf_phyip_rcfg_enable" value="false" />
  <parameter name="reduced_interface_ena" value="true" />
  <parameter name="deviceFamily" value="STINGRAY" />
  <parameter name="core_version" value="4352" />
  <parameter name="useMDIO" value="true" />
  <parameter name="mbit_only" value="true" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="nf_lvds_iopll_num_channels" value="4" />
  <parameter name="core_variation" value="MAC_ONLY" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="isUseMAC" value="true" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="eg_fifo" value="2048" />
  <parameter name="max_channels" value="1" />
  <parameter name="phyip_pll_type" value="CMU" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="deviceFamilyName" value="Cyclone IV GX" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="ing_addr" value="11" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="reduced_control" value="false" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="enable_sgmii" value="false" />
  <parameter name="eg_addr" value="11" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="enable_gmii_loopback" value="false" />
  <parameter name="enable_padding" value="true" />
  <parameter name="dev_version" value="4352" />
  <parameter name="transceiver_type" value="NONE" />
  <parameter name="isUsePCS" value="false" />
  <parameter name="enable_lgth_check" value="true" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="ing_fifo" value="2048" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_tse.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="final_tcp_hw" as="tse" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 5 starting:altera_eth_tse "submodules/final_tcp_hw_tse"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tse"><![CDATA["<b>tse</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Info" culprit="tse"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_eth_tse</b> "<b>tse</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 113 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>tse</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.0:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {nios2_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_data_master_translator} {AV_ADDRESS_W} {21};set_instance_parameter_value {nios2_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_data_master_translator} {SYNC_RESET} {0};add_instance {sgdma_rx_descriptor_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {SYNC_RESET} {0};add_instance {sgdma_tx_descriptor_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {SYNC_RESET} {0};add_instance {sgdma_rx_descriptor_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {SYNC_RESET} {0};add_instance {sgdma_tx_descriptor_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {SYNC_RESET} {0};add_instance {nios2_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ADDRESS_W} {21};set_instance_parameter_value {nios2_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_instruction_master_translator} {SYNC_RESET} {0};add_instance {sgdma_tx_m_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_m_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_m_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {SYNC_RESET} {0};add_instance {sgdma_rx_m_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_m_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_m_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {SYNC_RESET} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tse_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tse_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {tse_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {tse_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tse_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tse_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_control_port_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {tse_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tse_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tse_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {tse_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tse_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tse_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tse_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {tse_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tse_control_port_translator} {USE_READ} {1};set_instance_parameter_value {tse_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {tse_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tse_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tse_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tse_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tse_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tse_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tse_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tse_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {tse_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tse_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tse_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tse_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tse_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tse_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tse_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tse_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tse_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tse_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tse_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tse_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sgdma_rx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sgdma_tx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {main_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {main_memory_s1_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {main_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {main_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {main_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {main_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {main_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {main_memory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {main_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {main_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {main_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {main_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {main_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {main_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {main_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {main_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {main_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {descriptor_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {switch_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {switch_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {switch_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {switch_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {switch_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {switch_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {switch_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {switch_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {switch_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {switch_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {switch_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {switch_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {switch_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {switch_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {switch_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {switch_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {switch_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {switch_s1_translator} {USE_READ} {0};set_instance_parameter_value {switch_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {switch_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {switch_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {switch_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {switch_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {switch_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {switch_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {switch_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {switch_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {switch_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {switch_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {switch_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {switch_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {switch_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {switch_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {switch_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {switch_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {switch_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {switch_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {switch_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {switch_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {switch_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {switch_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {switch_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {switch_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {switch_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {switch_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {switch_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {switch_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {switch_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {switch_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {switch_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {switch_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {switch_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {switch_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {switch_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_data_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_data_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_data_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_data_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_data_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {nios2_data_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_data_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {nios2_data_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {nios2_data_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_data_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_data_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_data_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_data_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_data_master_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_data_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_data_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_data_master_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_data_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_data_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001024c0&quot;
   end=&quot;0x000000000001024c8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;tse_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102000&quot;
   end=&quot;0x00000000000102400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;sgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102440&quot;
   end=&quot;0x00000000000102480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102400&quot;
   end=&quot;0x00000000000102440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101800&quot;
   end=&quot;0x00000000000102000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;main_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001024b0&quot;
   end=&quot;0x000000000001024c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;switch_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001024a0&quot;
   end=&quot;0x000000000001024b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102480&quot;
   end=&quot;0x000000000001024a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_rx_descriptor_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ID} {2};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_tx_descriptor_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ID} {5};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_rx_descriptor_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ID} {3};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_tx_descriptor_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ID} {6};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_instruction_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_instruction_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;main_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101800&quot;
   end=&quot;0x00000000000102000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_tx_m_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_tx_m_read_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_tx_m_read_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_tx_m_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_m_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_m_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_m_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_m_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;main_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_tx_m_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_tx_m_read_agent} {ID} {7};set_instance_parameter_value {sgdma_tx_m_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sgdma_tx_m_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_tx_m_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_tx_m_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_m_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_rx_m_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_rx_m_write_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_rx_m_write_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_rx_m_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_m_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_m_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_m_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_m_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;main_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_rx_m_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_rx_m_write_agent} {ID} {4};set_instance_parameter_value {sgdma_rx_m_write_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sgdma_rx_m_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_rx_m_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_rx_m_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_m_write_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tse_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tse_control_port_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {tse_control_port_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {tse_control_port_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {tse_control_port_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {tse_control_port_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {tse_control_port_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {tse_control_port_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {tse_control_port_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {tse_control_port_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {tse_control_port_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {tse_control_port_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tse_control_port_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {tse_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {tse_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tse_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tse_control_port_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {tse_control_port_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {tse_control_port_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {tse_control_port_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {tse_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tse_control_port_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {tse_control_port_agent} {ST_DATA_W} {110};set_instance_parameter_value {tse_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tse_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tse_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tse_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tse_control_port_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {tse_control_port_agent} {ID} {9};set_instance_parameter_value {tse_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tse_control_port_agent} {ECC_ENABLE} {0};add_instance {tse_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_rx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sgdma_rx_csr_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_rx_csr_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_rx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sgdma_rx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sgdma_rx_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sgdma_rx_csr_agent} {ID} {5};set_instance_parameter_value {sgdma_rx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {ECC_ENABLE} {0};add_instance {sgdma_rx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_tx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sgdma_tx_csr_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_tx_csr_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_tx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sgdma_tx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sgdma_tx_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sgdma_tx_csr_agent} {ID} {6};set_instance_parameter_value {sgdma_tx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {ECC_ENABLE} {0};add_instance {sgdma_tx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_debug_mem_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_debug_mem_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_debug_mem_slave_agent} {ID} {4};set_instance_parameter_value {nios2_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {main_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {main_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {main_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {main_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {main_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {main_memory_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {main_memory_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {main_memory_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {main_memory_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {main_memory_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {main_memory_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {main_memory_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {main_memory_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {main_memory_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {main_memory_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {main_memory_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {main_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {main_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {main_memory_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {main_memory_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {main_memory_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {main_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {main_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {main_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {main_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {main_memory_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {main_memory_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {main_memory_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {main_memory_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {main_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {main_memory_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {main_memory_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {main_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {main_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {main_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {main_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {main_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {main_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {main_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {main_memory_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {main_memory_s1_agent} {ID} {3};set_instance_parameter_value {main_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {main_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {main_memory_s1_agent} {ECC_ENABLE} {0};add_instance {main_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {descriptor_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {descriptor_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {descriptor_memory_s1_agent} {ID} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {ECC_ENABLE} {0};add_instance {descriptor_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {led_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {led_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {led_s1_agent} {ID} {2};set_instance_parameter_value {led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_agent} {ECC_ENABLE} {0};add_instance {led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {switch_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {switch_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {switch_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {switch_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {switch_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {switch_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {switch_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {switch_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {switch_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {switch_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {switch_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {switch_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {switch_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {switch_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {switch_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {switch_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {switch_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {switch_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {switch_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {switch_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {switch_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {switch_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {switch_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {switch_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {switch_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {switch_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {switch_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {switch_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {switch_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {switch_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {switch_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {switch_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {switch_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {switch_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {switch_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {switch_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {switch_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {switch_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {switch_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {switch_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {switch_s1_agent} {ID} {7};set_instance_parameter_value {switch_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {switch_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {switch_s1_agent} {ECC_ENABLE} {0};add_instance {switch_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {timer_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {timer_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_s1_agent} {ID} {8};set_instance_parameter_value {timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {ECC_ENABLE} {0};add_instance {timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {3 0 4 9 6 5 8 7 2 1 };set_instance_parameter_value {router} {CHANNEL_ID} {0000100000 0001000000 0000010000 0000000010 0000001000 0000000100 1000000000 0100000000 0010000000 0000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both read both both };set_instance_parameter_value {router} {START_ADDRESS} {0x80000 0x100000 0x101800 0x102000 0x102400 0x102440 0x102480 0x1024a0 0x1024b0 0x1024c0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000 0x101000 0x102000 0x102400 0x102440 0x102480 0x1024a0 0x1024b0 0x1024c0 0x1024c8 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {110};set_instance_parameter_value {router} {ST_CHANNEL_W} {10};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {5};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x100000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x101000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {110};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x100000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x101000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {110};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x100000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x101000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {110};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x100000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x101000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {110};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {3 4 };set_instance_parameter_value {router_005} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x80000 0x101800 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x100000 0x102000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {110};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {3 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x80000 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x100000 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {110};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_006} {DECODER_TYPE} {0};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {3 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x80000 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x100000 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {110};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_007} {DECODER_TYPE} {0};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {110};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {110};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {110};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {110};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {110};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 1 7 4 };set_instance_parameter_value {router_013} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both read read write };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {110};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 2 5 3 6 };set_instance_parameter_value {router_014} {CHANNEL_ID} {00001 00010 00100 01000 10000 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both read read write write };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {110};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {110};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {110};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {110};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_data_master_limiter} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_data_master_limiter} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_data_master_limiter} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_data_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_data_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_data_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_data_master_limiter} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_data_master_limiter} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios2_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_data_master_limiter} {ST_DATA_W} {110};set_instance_parameter_value {nios2_data_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_data_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {nios2_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_data_master_limiter} {REORDER} {0};add_instance {nios2_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios2_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_instruction_master_limiter} {ST_DATA_W} {110};set_instance_parameter_value {nios2_instruction_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_instruction_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {nios2_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {10};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_006} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_007} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {5};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {5};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {10};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_006} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_007} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_007} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {nios2_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sys_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {sys_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_data_master_translator.avalon_universal_master_0} {nios2_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_data_master_translator.avalon_universal_master_0/nios2_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_data_master_translator.avalon_universal_master_0/nios2_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_data_master_translator.avalon_universal_master_0/nios2_data_master_agent.av} {defaultConnection} {false};add_connection {sgdma_rx_descriptor_read_translator.avalon_universal_master_0} {sgdma_rx_descriptor_read_agent.av} {avalon};set_connection_parameter_value {sgdma_rx_descriptor_read_translator.avalon_universal_master_0/sgdma_rx_descriptor_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_descriptor_read_translator.avalon_universal_master_0/sgdma_rx_descriptor_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_descriptor_read_translator.avalon_universal_master_0/sgdma_rx_descriptor_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {sgdma_rx_descriptor_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/sgdma_rx_descriptor_read_agent.rp} {qsys_mm.response};add_connection {sgdma_tx_descriptor_read_translator.avalon_universal_master_0} {sgdma_tx_descriptor_read_agent.av} {avalon};set_connection_parameter_value {sgdma_tx_descriptor_read_translator.avalon_universal_master_0/sgdma_tx_descriptor_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_descriptor_read_translator.avalon_universal_master_0/sgdma_tx_descriptor_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_descriptor_read_translator.avalon_universal_master_0/sgdma_tx_descriptor_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {sgdma_tx_descriptor_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/sgdma_tx_descriptor_read_agent.rp} {qsys_mm.response};add_connection {sgdma_rx_descriptor_write_translator.avalon_universal_master_0} {sgdma_rx_descriptor_write_agent.av} {avalon};set_connection_parameter_value {sgdma_rx_descriptor_write_translator.avalon_universal_master_0/sgdma_rx_descriptor_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_descriptor_write_translator.avalon_universal_master_0/sgdma_rx_descriptor_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_descriptor_write_translator.avalon_universal_master_0/sgdma_rx_descriptor_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {sgdma_rx_descriptor_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/sgdma_rx_descriptor_write_agent.rp} {qsys_mm.response};add_connection {sgdma_tx_descriptor_write_translator.avalon_universal_master_0} {sgdma_tx_descriptor_write_agent.av} {avalon};set_connection_parameter_value {sgdma_tx_descriptor_write_translator.avalon_universal_master_0/sgdma_tx_descriptor_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_descriptor_write_translator.avalon_universal_master_0/sgdma_tx_descriptor_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_descriptor_write_translator.avalon_universal_master_0/sgdma_tx_descriptor_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_004.src} {sgdma_tx_descriptor_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/sgdma_tx_descriptor_write_agent.rp} {qsys_mm.response};add_connection {nios2_instruction_master_translator.avalon_universal_master_0} {nios2_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_instruction_master_translator.avalon_universal_master_0/nios2_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_instruction_master_translator.avalon_universal_master_0/nios2_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_instruction_master_translator.avalon_universal_master_0/nios2_instruction_master_agent.av} {defaultConnection} {false};add_connection {sgdma_tx_m_read_translator.avalon_universal_master_0} {sgdma_tx_m_read_agent.av} {avalon};set_connection_parameter_value {sgdma_tx_m_read_translator.avalon_universal_master_0/sgdma_tx_m_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_m_read_translator.avalon_universal_master_0/sgdma_tx_m_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_m_read_translator.avalon_universal_master_0/sgdma_tx_m_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_006.src} {sgdma_tx_m_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_006.src/sgdma_tx_m_read_agent.rp} {qsys_mm.response};add_connection {sgdma_rx_m_write_translator.avalon_universal_master_0} {sgdma_rx_m_write_agent.av} {avalon};set_connection_parameter_value {sgdma_rx_m_write_translator.avalon_universal_master_0/sgdma_rx_m_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_m_write_translator.avalon_universal_master_0/sgdma_rx_m_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_m_write_translator.avalon_universal_master_0/sgdma_rx_m_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_007.src} {sgdma_rx_m_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_007.src/sgdma_rx_m_write_agent.rp} {qsys_mm.response};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {tse_control_port_agent.m0} {tse_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tse_control_port_agent.m0/tse_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tse_control_port_agent.m0/tse_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tse_control_port_agent.m0/tse_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tse_control_port_agent.rf_source} {tse_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {tse_control_port_agent_rsp_fifo.out} {tse_control_port_agent.rf_sink} {avalon_streaming};add_connection {tse_control_port_agent.rdata_fifo_src} {tse_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {tse_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/tse_control_port_agent.cp} {qsys_mm.command};add_connection {sgdma_rx_csr_agent.m0} {sgdma_rx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sgdma_rx_csr_agent.m0/sgdma_rx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_csr_agent.m0/sgdma_rx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_csr_agent.m0/sgdma_rx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sgdma_rx_csr_agent.rf_source} {sgdma_rx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sgdma_rx_csr_agent_rsp_fifo.out} {sgdma_rx_csr_agent.rf_sink} {avalon_streaming};add_connection {sgdma_rx_csr_agent.rdata_fifo_src} {sgdma_rx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {sgdma_rx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/sgdma_rx_csr_agent.cp} {qsys_mm.command};add_connection {sgdma_tx_csr_agent.m0} {sgdma_tx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sgdma_tx_csr_agent.m0/sgdma_tx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_csr_agent.m0/sgdma_tx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_csr_agent.m0/sgdma_tx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sgdma_tx_csr_agent.rf_source} {sgdma_tx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sgdma_tx_csr_agent_rsp_fifo.out} {sgdma_tx_csr_agent.rf_sink} {avalon_streaming};add_connection {sgdma_tx_csr_agent.rdata_fifo_src} {sgdma_tx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {sgdma_tx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sgdma_tx_csr_agent.cp} {qsys_mm.command};add_connection {nios2_debug_mem_slave_agent.m0} {nios2_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_debug_mem_slave_agent.m0/nios2_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_debug_mem_slave_agent.m0/nios2_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_debug_mem_slave_agent.m0/nios2_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_debug_mem_slave_agent.rf_source} {nios2_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_debug_mem_slave_agent_rsp_fifo.out} {nios2_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_debug_mem_slave_agent.rdata_fifo_src} {nios2_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {nios2_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/nios2_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {main_memory_s1_agent.m0} {main_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {main_memory_s1_agent.m0/main_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {main_memory_s1_agent.m0/main_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {main_memory_s1_agent.m0/main_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {main_memory_s1_agent.rf_source} {main_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {main_memory_s1_agent_rsp_fifo.out} {main_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {main_memory_s1_agent.rdata_fifo_src} {main_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {main_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/main_memory_s1_agent.cp} {qsys_mm.command};add_connection {descriptor_memory_s1_agent.m0} {descriptor_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.rf_source} {descriptor_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {descriptor_memory_s1_agent_rsp_fifo.out} {descriptor_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {descriptor_memory_s1_agent.rdata_fifo_src} {descriptor_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {descriptor_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/descriptor_memory_s1_agent.cp} {qsys_mm.command};add_connection {led_s1_agent.m0} {led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_s1_agent.rf_source} {led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_s1_agent_rsp_fifo.out} {led_s1_agent.rf_sink} {avalon_streaming};add_connection {led_s1_agent.rdata_fifo_src} {led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/led_s1_agent.cp} {qsys_mm.command};add_connection {switch_s1_agent.m0} {switch_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {switch_s1_agent.m0/switch_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {switch_s1_agent.m0/switch_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {switch_s1_agent.m0/switch_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {switch_s1_agent.rf_source} {switch_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {switch_s1_agent_rsp_fifo.out} {switch_s1_agent.rf_sink} {avalon_streaming};add_connection {switch_s1_agent.rdata_fifo_src} {switch_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {switch_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/switch_s1_agent.cp} {qsys_mm.command};add_connection {timer_s1_agent.m0} {timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_s1_agent.rf_source} {timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_s1_agent_rsp_fifo.out} {timer_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_s1_agent.rdata_fifo_src} {timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/timer_s1_agent.cp} {qsys_mm.command};add_connection {nios2_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {sgdma_rx_descriptor_read_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sgdma_rx_descriptor_read_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {sgdma_tx_descriptor_read_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sgdma_tx_descriptor_read_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {sgdma_rx_descriptor_write_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sgdma_rx_descriptor_write_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {sgdma_tx_descriptor_write_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {sgdma_tx_descriptor_write_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {nios2_instruction_master_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {nios2_instruction_master_agent.cp/router_005.sink} {qsys_mm.command};add_connection {sgdma_tx_m_read_agent.cp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {sgdma_tx_m_read_agent.cp/router_006.sink} {qsys_mm.command};add_connection {router_006.src} {cmd_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/cmd_demux_006.sink} {qsys_mm.command};add_connection {sgdma_rx_m_write_agent.cp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {sgdma_rx_m_write_agent.cp/router_007.sink} {qsys_mm.command};add_connection {router_007.src} {cmd_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/cmd_demux_007.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux.sink} {qsys_mm.response};add_connection {tse_control_port_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {tse_control_port_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {sgdma_rx_csr_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {sgdma_rx_csr_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {sgdma_tx_csr_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {sgdma_tx_csr_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {nios2_debug_mem_slave_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {nios2_debug_mem_slave_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {main_memory_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {main_memory_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {descriptor_memory_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {descriptor_memory_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {led_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {led_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {switch_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {switch_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {timer_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {timer_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router.src} {nios2_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios2_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios2_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios2_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_data_master_limiter.rsp_src} {nios2_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_data_master_limiter.rsp_src/nios2_data_master_agent.rp} {qsys_mm.response};add_connection {router_005.src} {nios2_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_005.src/nios2_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_instruction_master_limiter.cmd_src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {nios2_instruction_master_limiter.cmd_src/cmd_demux_005.sink} {qsys_mm.command};add_connection {rsp_mux_005.src} {nios2_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/nios2_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_instruction_master_limiter.rsp_src} {nios2_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_instruction_master_limiter.rsp_src/nios2_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_006.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_006.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_006.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_006.sink3} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux_006.sink4} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux_006.sink4} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_005.src1} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src1/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_006.src0} {cmd_mux_005.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_006.src0/cmd_mux_005.sink2} {qsys_mm.command};add_connection {cmd_demux_007.src0} {cmd_mux_005.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_007.src0/cmd_mux_005.sink3} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_005.sink1} {qsys_mm.response};add_connection {rsp_demux_005.src2} {rsp_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src2/rsp_mux_006.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src3} {rsp_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src3/rsp_mux_007.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src4} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src4/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {nios2_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios2_instruction_master_limiter.cmd_valid} {cmd_demux_005.sink_valid} {avalon_streaming};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_data_master_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_read_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_read_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_write_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_write_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_instruction_master_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_m_read_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_m_write_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {tse_control_port_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_csr_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_csr_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_debug_mem_slave_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {main_memory_s1_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {descriptor_memory_s1_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {led_s1_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {switch_s1_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {timer_s1_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_data_master_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_read_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_read_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_write_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_write_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_instruction_master_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_m_read_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_m_write_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {tse_control_port_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {tse_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_csr_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_csr_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {main_memory_s1_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {main_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {descriptor_memory_s1_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {descriptor_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {led_s1_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {switch_s1_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {switch_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {timer_s1_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_data_master_limiter.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_006.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_007.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_006.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_007.clk_reset} {reset};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_data_master_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_read_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_read_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_write_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_write_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_instruction_master_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_m_read_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_m_write_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {tse_control_port_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_csr_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_csr_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_debug_mem_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {main_memory_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {descriptor_memory_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {led_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {switch_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {timer_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_data_master_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_read_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_read_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_write_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_write_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_instruction_master_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_m_read_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_m_write_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {tse_control_port_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {tse_control_port_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_csr_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_csr_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_debug_mem_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {main_memory_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {main_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {led_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {led_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {switch_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {switch_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {timer_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {timer_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_data_master_limiter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_instruction_master_limiter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_reset_reset_bridge.clk} {clock};add_interface {sys_clk_clk} {clock} {slave};set_interface_property {sys_clk_clk} {EXPORT_OF} {sys_clk_clk_clock_bridge.in_clk};add_interface {nios2_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_reset_reset_bridge.in_reset};add_interface {nios2_data_master} {avalon} {slave};set_interface_property {nios2_data_master} {EXPORT_OF} {nios2_data_master_translator.avalon_anti_master_0};add_interface {nios2_instruction_master} {avalon} {slave};set_interface_property {nios2_instruction_master} {EXPORT_OF} {nios2_instruction_master_translator.avalon_anti_master_0};add_interface {sgdma_rx_descriptor_read} {avalon} {slave};set_interface_property {sgdma_rx_descriptor_read} {EXPORT_OF} {sgdma_rx_descriptor_read_translator.avalon_anti_master_0};add_interface {sgdma_rx_descriptor_write} {avalon} {slave};set_interface_property {sgdma_rx_descriptor_write} {EXPORT_OF} {sgdma_rx_descriptor_write_translator.avalon_anti_master_0};add_interface {sgdma_rx_m_write} {avalon} {slave};set_interface_property {sgdma_rx_m_write} {EXPORT_OF} {sgdma_rx_m_write_translator.avalon_anti_master_0};add_interface {sgdma_tx_descriptor_read} {avalon} {slave};set_interface_property {sgdma_tx_descriptor_read} {EXPORT_OF} {sgdma_tx_descriptor_read_translator.avalon_anti_master_0};add_interface {sgdma_tx_descriptor_write} {avalon} {slave};set_interface_property {sgdma_tx_descriptor_write} {EXPORT_OF} {sgdma_tx_descriptor_write_translator.avalon_anti_master_0};add_interface {sgdma_tx_m_read} {avalon} {slave};set_interface_property {sgdma_tx_m_read} {EXPORT_OF} {sgdma_tx_m_read_translator.avalon_anti_master_0};add_interface {descriptor_memory_s1} {avalon} {master};set_interface_property {descriptor_memory_s1} {EXPORT_OF} {descriptor_memory_s1_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {led_s1} {avalon} {master};set_interface_property {led_s1} {EXPORT_OF} {led_s1_translator.avalon_anti_slave_0};add_interface {main_memory_s1} {avalon} {master};set_interface_property {main_memory_s1} {EXPORT_OF} {main_memory_s1_translator.avalon_anti_slave_0};add_interface {nios2_debug_mem_slave} {avalon} {master};set_interface_property {nios2_debug_mem_slave} {EXPORT_OF} {nios2_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {sgdma_rx_csr} {avalon} {master};set_interface_property {sgdma_rx_csr} {EXPORT_OF} {sgdma_rx_csr_translator.avalon_anti_slave_0};add_interface {sgdma_tx_csr} {avalon} {master};set_interface_property {sgdma_tx_csr} {EXPORT_OF} {sgdma_tx_csr_translator.avalon_anti_slave_0};add_interface {switch_s1} {avalon} {master};set_interface_property {switch_s1} {EXPORT_OF} {switch_s1_translator.avalon_anti_slave_0};add_interface {timer_s1} {avalon} {master};set_interface_property {timer_s1} {EXPORT_OF} {timer_s1_translator.avalon_anti_slave_0};add_interface {tse_control_port} {avalon} {master};set_interface_property {tse_control_port} {EXPORT_OF} {tse_control_port_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.descriptor_memory.s1} {0};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {1};set_module_assignment {interconnect_id.led.s1} {2};set_module_assignment {interconnect_id.main_memory.s1} {3};set_module_assignment {interconnect_id.nios2.data_master} {0};set_module_assignment {interconnect_id.nios2.debug_mem_slave} {4};set_module_assignment {interconnect_id.nios2.instruction_master} {1};set_module_assignment {interconnect_id.sgdma_rx.csr} {5};set_module_assignment {interconnect_id.sgdma_rx.descriptor_read} {2};set_module_assignment {interconnect_id.sgdma_rx.descriptor_write} {3};set_module_assignment {interconnect_id.sgdma_rx.m_write} {4};set_module_assignment {interconnect_id.sgdma_tx.csr} {6};set_module_assignment {interconnect_id.sgdma_tx.descriptor_read} {5};set_module_assignment {interconnect_id.sgdma_tx.descriptor_write} {6};set_module_assignment {interconnect_id.sgdma_tx.m_read} {7};set_module_assignment {interconnect_id.switch.s1} {7};set_module_assignment {interconnect_id.timer.s1} {8};set_module_assignment {interconnect_id.tse.control_port} {9};(altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=21,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=21,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=17,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001024c0&quot;
   end=&quot;0x000000000001024c8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;tse_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102000&quot;
   end=&quot;0x00000000000102400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;sgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102440&quot;
   end=&quot;0x00000000000102480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102400&quot;
   end=&quot;0x00000000000102440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101800&quot;
   end=&quot;0x00000000000102000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;main_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001024b0&quot;
   end=&quot;0x000000000001024c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;switch_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001024a0&quot;
   end=&quot;0x000000000001024b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102480&quot;
   end=&quot;0x000000000001024a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=5,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=6,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;main_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101800&quot;
   end=&quot;0x00000000000102000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;main_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=7,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;main_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:17.0:CHANNEL_ID=0000100000,0001000000,0000010000,0000000010,0000001000,0000000100,1000000000,0100000000,0010000000,0000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=5,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,0,4,9,6,5,8,7,2,1,END_ADDRESS=0x100000,0x101000,0x102000,0x102400,0x102440,0x102480,0x1024a0,0x1024b0,0x1024c0,0x1024c8,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=3:0000100000:0x80000:0x100000:both:1:0:0:1,0:0001000000:0x100000:0x101000:both:1:0:0:1,4:0000010000:0x101800:0x102000:both:1:0:0:1,9:0000000010:0x102000:0x102400:both:1:0:0:1,6:0000001000:0x102400:0x102440:both:1:0:0:1,5:0000000100:0x102440:0x102480:both:1:0:0:1,8:1000000000:0x102480:0x1024a0:both:1:0:0:1,7:0100000000:0x1024a0:0x1024b0:read:1:0:0:1,2:0010000000:0x1024b0:0x1024c0:both:1:0:0:1,1:0000000001:0x1024c0:0x1024c8:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000,0x100000,0x101800,0x102000,0x102400,0x102440,0x102480,0x1024a0,0x1024b0,0x1024c0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,read,both,both)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x101000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x100000:0x101000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x100000,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x101000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x100000:0x101000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x100000,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x101000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x100000:0x101000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x100000,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x101000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x100000:0x101000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x100000,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,4,END_ADDRESS=0x100000,0x102000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=3:10:0x80000:0x100000:both:1:0:0:1,4:01:0x101800:0x102000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000,0x101800,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x100000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x80000:0x100000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x100000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x80000:0x100000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:17.0:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,7,4,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:0001:0x0:0x0:both:1:0:0:1,1:0010:0x0:0x0:read:1:0:0:1,7:0100:0x0:0x0:read:1:0:0:1,4:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,read,read,write)(altera_merlin_router:17.0:CHANNEL_ID=00001,00010,00100,01000,10000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,2,5,3,6,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=0:00001:0x0:0x0:both:1:0:0:1,2:00010:0x0:0x0:read:1:0:0:1,5:00100:0x0:0x0:read:1:0:0:1,3:01000:0x0:0x0:write:1:0:0:1,6:10000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,read,read,write,write)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:17.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=10)(altera_merlin_traffic_limiter:17.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=10)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=10,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=10)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=10)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=10,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon:17.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(avalon_streaming:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(reset:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)(clock:17.0:)"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {nios2_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_data_master_translator} {AV_ADDRESS_W} {21};set_instance_parameter_value {nios2_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_data_master_translator} {SYNC_RESET} {0};add_instance {sgdma_rx_descriptor_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_translator} {SYNC_RESET} {0};add_instance {sgdma_tx_descriptor_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_translator} {SYNC_RESET} {0};add_instance {sgdma_rx_descriptor_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_translator} {SYNC_RESET} {0};add_instance {sgdma_tx_descriptor_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_translator} {SYNC_RESET} {0};add_instance {nios2_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ADDRESS_W} {21};set_instance_parameter_value {nios2_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_instruction_master_translator} {SYNC_RESET} {0};add_instance {sgdma_tx_m_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_m_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_m_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_WRITE} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_tx_m_read_translator} {SYNC_RESET} {0};add_instance {sgdma_rx_m_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_m_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_m_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_READ} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_rx_m_write_translator} {SYNC_RESET} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {tse_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {tse_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {tse_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {tse_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {tse_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {tse_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {tse_control_port_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {tse_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {tse_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {tse_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {tse_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {tse_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {tse_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {tse_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {tse_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {tse_control_port_translator} {USE_READ} {1};set_instance_parameter_value {tse_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {tse_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {tse_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {tse_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {tse_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {tse_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {tse_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {tse_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {tse_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {tse_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {tse_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {tse_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {tse_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tse_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {tse_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {tse_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {tse_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {tse_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {tse_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {tse_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {tse_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {tse_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {tse_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {tse_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sgdma_rx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_rx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sgdma_tx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READ} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sgdma_tx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {nios2_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {main_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {main_memory_s1_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {main_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {main_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {main_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {main_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {main_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {main_memory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {main_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {main_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {main_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {main_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {main_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {main_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {main_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {main_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {main_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {main_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {main_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {main_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {descriptor_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {led_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {switch_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {switch_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {switch_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {switch_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {switch_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {switch_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {switch_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {switch_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {switch_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {switch_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {switch_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {switch_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {switch_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {switch_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {switch_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {switch_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {switch_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {switch_s1_translator} {USE_READ} {0};set_instance_parameter_value {switch_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {switch_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {switch_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {switch_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {switch_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {switch_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {switch_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {switch_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {switch_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {switch_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {switch_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {switch_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {switch_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {switch_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {switch_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {switch_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {switch_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {switch_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {switch_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {switch_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {switch_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {switch_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {switch_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {switch_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {switch_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {switch_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {switch_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {switch_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {switch_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {switch_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {switch_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {switch_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {switch_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {switch_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {switch_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {switch_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_data_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_data_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_data_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_data_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_data_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {nios2_data_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_data_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {nios2_data_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {nios2_data_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_data_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_data_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_data_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_data_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_data_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_data_master_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_data_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_data_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_data_master_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_data_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_data_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001024c0&quot;
   end=&quot;0x000000000001024c8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;tse_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102000&quot;
   end=&quot;0x00000000000102400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;sgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102440&quot;
   end=&quot;0x00000000000102480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102400&quot;
   end=&quot;0x00000000000102440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101800&quot;
   end=&quot;0x00000000000102000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;main_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001024b0&quot;
   end=&quot;0x000000000001024c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;switch_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001024a0&quot;
   end=&quot;0x000000000001024b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102480&quot;
   end=&quot;0x000000000001024a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_rx_descriptor_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {ID} {2};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_tx_descriptor_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {ID} {5};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_rx_descriptor_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {ID} {3};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_descriptor_write_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_tx_descriptor_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {ID} {6};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_descriptor_write_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_instruction_master_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_instruction_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_instruction_master_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;main_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101800&quot;
   end=&quot;0x00000000000102000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_tx_m_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_tx_m_read_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_tx_m_read_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_tx_m_read_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_tx_m_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_m_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_m_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_tx_m_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_m_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;main_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_tx_m_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_tx_m_read_agent} {ID} {7};set_instance_parameter_value {sgdma_tx_m_read_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sgdma_tx_m_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_tx_m_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_tx_m_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_m_read_agent} {USE_WRITERESPONSE} {0};add_instance {sgdma_rx_m_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_QOS_H} {88};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_QOS_L} {88};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_rx_m_write_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_rx_m_write_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_rx_m_write_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_rx_m_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_m_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_m_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sgdma_rx_m_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_m_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;main_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sgdma_rx_m_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sgdma_rx_m_write_agent} {ID} {4};set_instance_parameter_value {sgdma_rx_m_write_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sgdma_rx_m_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sgdma_rx_m_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sgdma_rx_m_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_m_write_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {tse_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {tse_control_port_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {tse_control_port_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {tse_control_port_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {tse_control_port_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {tse_control_port_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {tse_control_port_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {tse_control_port_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {tse_control_port_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {tse_control_port_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {tse_control_port_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {tse_control_port_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {tse_control_port_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {tse_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {tse_control_port_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {tse_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {tse_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {tse_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {tse_control_port_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {tse_control_port_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {tse_control_port_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {tse_control_port_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {tse_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {tse_control_port_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {tse_control_port_agent} {ST_DATA_W} {110};set_instance_parameter_value {tse_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {tse_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {tse_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {tse_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {tse_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {tse_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {tse_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {tse_control_port_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {tse_control_port_agent} {ID} {9};set_instance_parameter_value {tse_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {tse_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {tse_control_port_agent} {ECC_ENABLE} {0};add_instance {tse_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {tse_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_rx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_rx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sgdma_rx_csr_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_rx_csr_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_rx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_rx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_rx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sgdma_rx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sgdma_rx_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sgdma_rx_csr_agent} {ID} {5};set_instance_parameter_value {sgdma_rx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_rx_csr_agent} {ECC_ENABLE} {0};add_instance {sgdma_rx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_rx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sgdma_tx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {sgdma_tx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sgdma_tx_csr_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {sgdma_tx_csr_agent} {ST_DATA_W} {110};set_instance_parameter_value {sgdma_tx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sgdma_tx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sgdma_tx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sgdma_tx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sgdma_tx_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sgdma_tx_csr_agent} {ID} {6};set_instance_parameter_value {sgdma_tx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sgdma_tx_csr_agent} {ECC_ENABLE} {0};add_instance {sgdma_tx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sgdma_tx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_debug_mem_slave_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_debug_mem_slave_agent} {ST_DATA_W} {110};set_instance_parameter_value {nios2_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_debug_mem_slave_agent} {ID} {4};set_instance_parameter_value {nios2_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {main_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {main_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {main_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {main_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {main_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {main_memory_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {main_memory_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {main_memory_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {main_memory_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {main_memory_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {main_memory_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {main_memory_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {main_memory_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {main_memory_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {main_memory_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {main_memory_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {main_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {main_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {main_memory_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {main_memory_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {main_memory_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {main_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {main_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {main_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {main_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {main_memory_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {main_memory_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {main_memory_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {main_memory_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {main_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {main_memory_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {main_memory_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {main_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {main_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {main_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {main_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {main_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {main_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {main_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {main_memory_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {main_memory_s1_agent} {ID} {3};set_instance_parameter_value {main_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {main_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {main_memory_s1_agent} {ECC_ENABLE} {0};add_instance {main_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {main_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {descriptor_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {descriptor_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {descriptor_memory_s1_agent} {ID} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {ECC_ENABLE} {0};add_instance {descriptor_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {led_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {led_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {led_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {led_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {led_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {led_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {led_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {led_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {led_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {led_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {led_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {led_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {led_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {led_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {led_s1_agent} {ID} {2};set_instance_parameter_value {led_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_s1_agent} {ECC_ENABLE} {0};add_instance {led_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {led_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {switch_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {switch_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {switch_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {switch_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {switch_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {switch_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {switch_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {switch_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {switch_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {switch_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {switch_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {switch_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {switch_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {switch_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {switch_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {switch_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {switch_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {switch_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {switch_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {switch_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {switch_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {switch_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {switch_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {switch_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {switch_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {switch_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {switch_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {switch_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {switch_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {switch_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {switch_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {switch_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {switch_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {switch_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {switch_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {switch_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {switch_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {switch_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {switch_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {switch_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {switch_s1_agent} {ID} {7};set_instance_parameter_value {switch_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {switch_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {switch_s1_agent} {ECC_ENABLE} {0};add_instance {switch_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {switch_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {timer_s1_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {timer_s1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {timer_s1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {timer_s1_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {timer_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {timer_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {timer_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {timer_s1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {timer_s1_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_s1_agent} {ST_CHANNEL_W} {10};set_instance_parameter_value {timer_s1_agent} {ST_DATA_W} {110};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_s1_agent} {ID} {8};set_instance_parameter_value {timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_s1_agent} {ECC_ENABLE} {0};add_instance {timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {3 0 4 9 6 5 8 7 2 1 };set_instance_parameter_value {router} {CHANNEL_ID} {0000100000 0001000000 0000010000 0000000010 0000001000 0000000100 1000000000 0100000000 0010000000 0000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both read both both };set_instance_parameter_value {router} {START_ADDRESS} {0x80000 0x100000 0x101800 0x102000 0x102400 0x102440 0x102480 0x1024a0 0x1024b0 0x1024c0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000 0x101000 0x102000 0x102400 0x102440 0x102480 0x1024a0 0x1024b0 0x1024c0 0x1024c8 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {110};set_instance_parameter_value {router} {ST_CHANNEL_W} {10};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {5};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x100000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x101000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {110};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x100000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x101000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {110};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x100000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x101000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {110};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x100000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x101000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {110};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {3 4 };set_instance_parameter_value {router_005} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x80000 0x101800 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x100000 0x102000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {110};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {3 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x80000 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x100000 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {110};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_006} {DECODER_TYPE} {0};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {3 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x80000 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x100000 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {110};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_007} {DECODER_TYPE} {0};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {110};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {110};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {67};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_010} {ST_DATA_W} {110};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {67};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_011} {ST_DATA_W} {110};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {67};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_012} {ST_DATA_W} {110};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 1 7 4 };set_instance_parameter_value {router_013} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both read read write };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {110};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 2 5 3 6 };set_instance_parameter_value {router_014} {CHANNEL_ID} {00001 00010 00100 01000 10000 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both read read write write };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {110};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {110};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {110};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {110};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {10};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_data_master_limiter} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_data_master_limiter} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_data_master_limiter} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_data_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_data_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_data_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_data_master_limiter} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_data_master_limiter} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios2_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_data_master_limiter} {ST_DATA_W} {110};set_instance_parameter_value {nios2_data_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_data_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {nios2_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_data_master_limiter} {REORDER} {0};add_instance {nios2_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_DEST_ID_H} {96};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_DEST_ID_L} {93};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_SRC_ID_H} {92};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {nios2_instruction_master_limiter} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {nios2_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {nios2_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_instruction_master_limiter} {ST_DATA_W} {110};set_instance_parameter_value {nios2_instruction_master_limiter} {ST_CHANNEL_W} {10};set_instance_parameter_value {nios2_instruction_master_limiter} {VALID_WIDTH} {10};set_instance_parameter_value {nios2_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {10};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {10};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_006} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_007} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {5};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {5};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {10};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_006} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_006} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_007} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_007} {ST_CHANNEL_W} {10};set_instance_parameter_value {rsp_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_007} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {nios2_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sys_clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sys_clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {sys_clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_data_master_translator.avalon_universal_master_0} {nios2_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_data_master_translator.avalon_universal_master_0/nios2_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_data_master_translator.avalon_universal_master_0/nios2_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_data_master_translator.avalon_universal_master_0/nios2_data_master_agent.av} {defaultConnection} {false};add_connection {sgdma_rx_descriptor_read_translator.avalon_universal_master_0} {sgdma_rx_descriptor_read_agent.av} {avalon};set_connection_parameter_value {sgdma_rx_descriptor_read_translator.avalon_universal_master_0/sgdma_rx_descriptor_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_descriptor_read_translator.avalon_universal_master_0/sgdma_rx_descriptor_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_descriptor_read_translator.avalon_universal_master_0/sgdma_rx_descriptor_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {sgdma_rx_descriptor_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/sgdma_rx_descriptor_read_agent.rp} {qsys_mm.response};add_connection {sgdma_tx_descriptor_read_translator.avalon_universal_master_0} {sgdma_tx_descriptor_read_agent.av} {avalon};set_connection_parameter_value {sgdma_tx_descriptor_read_translator.avalon_universal_master_0/sgdma_tx_descriptor_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_descriptor_read_translator.avalon_universal_master_0/sgdma_tx_descriptor_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_descriptor_read_translator.avalon_universal_master_0/sgdma_tx_descriptor_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {sgdma_tx_descriptor_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/sgdma_tx_descriptor_read_agent.rp} {qsys_mm.response};add_connection {sgdma_rx_descriptor_write_translator.avalon_universal_master_0} {sgdma_rx_descriptor_write_agent.av} {avalon};set_connection_parameter_value {sgdma_rx_descriptor_write_translator.avalon_universal_master_0/sgdma_rx_descriptor_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_descriptor_write_translator.avalon_universal_master_0/sgdma_rx_descriptor_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_descriptor_write_translator.avalon_universal_master_0/sgdma_rx_descriptor_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {sgdma_rx_descriptor_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/sgdma_rx_descriptor_write_agent.rp} {qsys_mm.response};add_connection {sgdma_tx_descriptor_write_translator.avalon_universal_master_0} {sgdma_tx_descriptor_write_agent.av} {avalon};set_connection_parameter_value {sgdma_tx_descriptor_write_translator.avalon_universal_master_0/sgdma_tx_descriptor_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_descriptor_write_translator.avalon_universal_master_0/sgdma_tx_descriptor_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_descriptor_write_translator.avalon_universal_master_0/sgdma_tx_descriptor_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_004.src} {sgdma_tx_descriptor_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/sgdma_tx_descriptor_write_agent.rp} {qsys_mm.response};add_connection {nios2_instruction_master_translator.avalon_universal_master_0} {nios2_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_instruction_master_translator.avalon_universal_master_0/nios2_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_instruction_master_translator.avalon_universal_master_0/nios2_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_instruction_master_translator.avalon_universal_master_0/nios2_instruction_master_agent.av} {defaultConnection} {false};add_connection {sgdma_tx_m_read_translator.avalon_universal_master_0} {sgdma_tx_m_read_agent.av} {avalon};set_connection_parameter_value {sgdma_tx_m_read_translator.avalon_universal_master_0/sgdma_tx_m_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_m_read_translator.avalon_universal_master_0/sgdma_tx_m_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_m_read_translator.avalon_universal_master_0/sgdma_tx_m_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_006.src} {sgdma_tx_m_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_006.src/sgdma_tx_m_read_agent.rp} {qsys_mm.response};add_connection {sgdma_rx_m_write_translator.avalon_universal_master_0} {sgdma_rx_m_write_agent.av} {avalon};set_connection_parameter_value {sgdma_rx_m_write_translator.avalon_universal_master_0/sgdma_rx_m_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_m_write_translator.avalon_universal_master_0/sgdma_rx_m_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_m_write_translator.avalon_universal_master_0/sgdma_rx_m_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_007.src} {sgdma_rx_m_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_007.src/sgdma_rx_m_write_agent.rp} {qsys_mm.response};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {tse_control_port_agent.m0} {tse_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {tse_control_port_agent.m0/tse_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {tse_control_port_agent.m0/tse_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {tse_control_port_agent.m0/tse_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {tse_control_port_agent.rf_source} {tse_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {tse_control_port_agent_rsp_fifo.out} {tse_control_port_agent.rf_sink} {avalon_streaming};add_connection {tse_control_port_agent.rdata_fifo_src} {tse_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {tse_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/tse_control_port_agent.cp} {qsys_mm.command};add_connection {sgdma_rx_csr_agent.m0} {sgdma_rx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sgdma_rx_csr_agent.m0/sgdma_rx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_rx_csr_agent.m0/sgdma_rx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_rx_csr_agent.m0/sgdma_rx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sgdma_rx_csr_agent.rf_source} {sgdma_rx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sgdma_rx_csr_agent_rsp_fifo.out} {sgdma_rx_csr_agent.rf_sink} {avalon_streaming};add_connection {sgdma_rx_csr_agent.rdata_fifo_src} {sgdma_rx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {sgdma_rx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/sgdma_rx_csr_agent.cp} {qsys_mm.command};add_connection {sgdma_tx_csr_agent.m0} {sgdma_tx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sgdma_tx_csr_agent.m0/sgdma_tx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sgdma_tx_csr_agent.m0/sgdma_tx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sgdma_tx_csr_agent.m0/sgdma_tx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sgdma_tx_csr_agent.rf_source} {sgdma_tx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {sgdma_tx_csr_agent_rsp_fifo.out} {sgdma_tx_csr_agent.rf_sink} {avalon_streaming};add_connection {sgdma_tx_csr_agent.rdata_fifo_src} {sgdma_tx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {sgdma_tx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sgdma_tx_csr_agent.cp} {qsys_mm.command};add_connection {nios2_debug_mem_slave_agent.m0} {nios2_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_debug_mem_slave_agent.m0/nios2_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_debug_mem_slave_agent.m0/nios2_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_debug_mem_slave_agent.m0/nios2_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_debug_mem_slave_agent.rf_source} {nios2_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_debug_mem_slave_agent_rsp_fifo.out} {nios2_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_debug_mem_slave_agent.rdata_fifo_src} {nios2_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {nios2_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/nios2_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {main_memory_s1_agent.m0} {main_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {main_memory_s1_agent.m0/main_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {main_memory_s1_agent.m0/main_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {main_memory_s1_agent.m0/main_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {main_memory_s1_agent.rf_source} {main_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {main_memory_s1_agent_rsp_fifo.out} {main_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {main_memory_s1_agent.rdata_fifo_src} {main_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {main_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/main_memory_s1_agent.cp} {qsys_mm.command};add_connection {descriptor_memory_s1_agent.m0} {descriptor_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.rf_source} {descriptor_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {descriptor_memory_s1_agent_rsp_fifo.out} {descriptor_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {descriptor_memory_s1_agent.rdata_fifo_src} {descriptor_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {descriptor_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/descriptor_memory_s1_agent.cp} {qsys_mm.command};add_connection {led_s1_agent.m0} {led_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_s1_agent.m0/led_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_s1_agent.rf_source} {led_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_s1_agent_rsp_fifo.out} {led_s1_agent.rf_sink} {avalon_streaming};add_connection {led_s1_agent.rdata_fifo_src} {led_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {led_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/led_s1_agent.cp} {qsys_mm.command};add_connection {switch_s1_agent.m0} {switch_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {switch_s1_agent.m0/switch_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {switch_s1_agent.m0/switch_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {switch_s1_agent.m0/switch_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {switch_s1_agent.rf_source} {switch_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {switch_s1_agent_rsp_fifo.out} {switch_s1_agent.rf_sink} {avalon_streaming};add_connection {switch_s1_agent.rdata_fifo_src} {switch_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {switch_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/switch_s1_agent.cp} {qsys_mm.command};add_connection {timer_s1_agent.m0} {timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_s1_agent.m0/timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_s1_agent.rf_source} {timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_s1_agent_rsp_fifo.out} {timer_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_s1_agent.rdata_fifo_src} {timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/timer_s1_agent.cp} {qsys_mm.command};add_connection {nios2_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {sgdma_rx_descriptor_read_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sgdma_rx_descriptor_read_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {sgdma_tx_descriptor_read_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sgdma_tx_descriptor_read_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {sgdma_rx_descriptor_write_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {sgdma_rx_descriptor_write_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {sgdma_tx_descriptor_write_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {sgdma_tx_descriptor_write_agent.cp/router_004.sink} {qsys_mm.command};add_connection {router_004.src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/cmd_demux_004.sink} {qsys_mm.command};add_connection {nios2_instruction_master_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {nios2_instruction_master_agent.cp/router_005.sink} {qsys_mm.command};add_connection {sgdma_tx_m_read_agent.cp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {sgdma_tx_m_read_agent.cp/router_006.sink} {qsys_mm.command};add_connection {router_006.src} {cmd_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/cmd_demux_006.sink} {qsys_mm.command};add_connection {sgdma_rx_m_write_agent.cp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {sgdma_rx_m_write_agent.cp/router_007.sink} {qsys_mm.command};add_connection {router_007.src} {cmd_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/cmd_demux_007.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux.sink} {qsys_mm.response};add_connection {tse_control_port_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {tse_control_port_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {sgdma_rx_csr_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {sgdma_rx_csr_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {sgdma_tx_csr_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {sgdma_tx_csr_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {nios2_debug_mem_slave_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {nios2_debug_mem_slave_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {main_memory_s1_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {main_memory_s1_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {descriptor_memory_s1_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {descriptor_memory_s1_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {led_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {led_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {switch_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {switch_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {timer_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {timer_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router.src} {nios2_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios2_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios2_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios2_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_data_master_limiter.rsp_src} {nios2_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_data_master_limiter.rsp_src/nios2_data_master_agent.rp} {qsys_mm.response};add_connection {router_005.src} {nios2_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_005.src/nios2_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_instruction_master_limiter.cmd_src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {nios2_instruction_master_limiter.cmd_src/cmd_demux_005.sink} {qsys_mm.command};add_connection {rsp_mux_005.src} {nios2_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/nios2_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_instruction_master_limiter.rsp_src} {nios2_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_instruction_master_limiter.rsp_src/nios2_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_006.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_006.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_006.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_006.sink3} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux_006.sink4} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux_006.sink4} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_005.src1} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src1/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_006.src0} {cmd_mux_005.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_006.src0/cmd_mux_005.sink2} {qsys_mm.command};add_connection {cmd_demux_007.src0} {cmd_mux_005.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_007.src0/cmd_mux_005.sink3} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_005.sink1} {qsys_mm.response};add_connection {rsp_demux_005.src2} {rsp_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src2/rsp_mux_006.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src3} {rsp_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src3/rsp_mux_007.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_006.src4} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src4/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {nios2_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios2_instruction_master_limiter.cmd_valid} {cmd_demux_005.sink_valid} {avalon_streaming};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_data_master_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_read_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_read_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_write_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_write_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_instruction_master_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_m_read_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_m_write_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {tse_control_port_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_csr_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_csr_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_debug_mem_slave_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {main_memory_s1_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {descriptor_memory_s1_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {led_s1_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {switch_s1_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {timer_s1_translator.reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_data_master_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_read_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_read_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_descriptor_write_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_descriptor_write_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_instruction_master_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_m_read_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_m_write_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {tse_control_port_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {tse_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_csr_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_rx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_csr_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {sgdma_tx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {main_memory_s1_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {main_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {descriptor_memory_s1_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {descriptor_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {led_s1_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {led_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {switch_s1_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {switch_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {timer_s1_agent.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_data_master_limiter.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {nios2_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_006.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_demux_007.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_006.clk_reset} {reset};add_connection {nios2_reset_reset_bridge.out_reset} {rsp_mux_007.clk_reset} {reset};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_data_master_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_read_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_read_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_write_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_write_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_instruction_master_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_m_read_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_m_write_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {tse_control_port_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_csr_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_csr_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_debug_mem_slave_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {main_memory_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {descriptor_memory_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {led_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {switch_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {timer_s1_translator.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_data_master_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_read_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_read_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_descriptor_write_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_descriptor_write_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_instruction_master_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_m_read_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_m_write_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {tse_control_port_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {tse_control_port_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_csr_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_rx_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_csr_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {sgdma_tx_csr_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_debug_mem_slave_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {main_memory_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {main_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {led_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {led_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {switch_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {switch_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {timer_s1_agent.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {timer_s1_agent_rsp_fifo.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_data_master_limiter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_instruction_master_limiter.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_demux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_mux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {sys_clk_clk_clock_bridge.out_clk} {nios2_reset_reset_bridge.clk} {clock};add_interface {sys_clk_clk} {clock} {slave};set_interface_property {sys_clk_clk} {EXPORT_OF} {sys_clk_clk_clock_bridge.in_clk};add_interface {nios2_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_reset_reset_bridge.in_reset};add_interface {nios2_data_master} {avalon} {slave};set_interface_property {nios2_data_master} {EXPORT_OF} {nios2_data_master_translator.avalon_anti_master_0};add_interface {nios2_instruction_master} {avalon} {slave};set_interface_property {nios2_instruction_master} {EXPORT_OF} {nios2_instruction_master_translator.avalon_anti_master_0};add_interface {sgdma_rx_descriptor_read} {avalon} {slave};set_interface_property {sgdma_rx_descriptor_read} {EXPORT_OF} {sgdma_rx_descriptor_read_translator.avalon_anti_master_0};add_interface {sgdma_rx_descriptor_write} {avalon} {slave};set_interface_property {sgdma_rx_descriptor_write} {EXPORT_OF} {sgdma_rx_descriptor_write_translator.avalon_anti_master_0};add_interface {sgdma_rx_m_write} {avalon} {slave};set_interface_property {sgdma_rx_m_write} {EXPORT_OF} {sgdma_rx_m_write_translator.avalon_anti_master_0};add_interface {sgdma_tx_descriptor_read} {avalon} {slave};set_interface_property {sgdma_tx_descriptor_read} {EXPORT_OF} {sgdma_tx_descriptor_read_translator.avalon_anti_master_0};add_interface {sgdma_tx_descriptor_write} {avalon} {slave};set_interface_property {sgdma_tx_descriptor_write} {EXPORT_OF} {sgdma_tx_descriptor_write_translator.avalon_anti_master_0};add_interface {sgdma_tx_m_read} {avalon} {slave};set_interface_property {sgdma_tx_m_read} {EXPORT_OF} {sgdma_tx_m_read_translator.avalon_anti_master_0};add_interface {descriptor_memory_s1} {avalon} {master};set_interface_property {descriptor_memory_s1} {EXPORT_OF} {descriptor_memory_s1_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {led_s1} {avalon} {master};set_interface_property {led_s1} {EXPORT_OF} {led_s1_translator.avalon_anti_slave_0};add_interface {main_memory_s1} {avalon} {master};set_interface_property {main_memory_s1} {EXPORT_OF} {main_memory_s1_translator.avalon_anti_slave_0};add_interface {nios2_debug_mem_slave} {avalon} {master};set_interface_property {nios2_debug_mem_slave} {EXPORT_OF} {nios2_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {sgdma_rx_csr} {avalon} {master};set_interface_property {sgdma_rx_csr} {EXPORT_OF} {sgdma_rx_csr_translator.avalon_anti_slave_0};add_interface {sgdma_tx_csr} {avalon} {master};set_interface_property {sgdma_tx_csr} {EXPORT_OF} {sgdma_tx_csr_translator.avalon_anti_slave_0};add_interface {switch_s1} {avalon} {master};set_interface_property {switch_s1} {EXPORT_OF} {switch_s1_translator.avalon_anti_slave_0};add_interface {timer_s1} {avalon} {master};set_interface_property {timer_s1} {EXPORT_OF} {timer_s1_translator.avalon_anti_slave_0};add_interface {tse_control_port} {avalon} {master};set_interface_property {tse_control_port} {EXPORT_OF} {tse_control_port_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.descriptor_memory.s1} {0};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {1};set_module_assignment {interconnect_id.led.s1} {2};set_module_assignment {interconnect_id.main_memory.s1} {3};set_module_assignment {interconnect_id.nios2.data_master} {0};set_module_assignment {interconnect_id.nios2.debug_mem_slave} {4};set_module_assignment {interconnect_id.nios2.instruction_master} {1};set_module_assignment {interconnect_id.sgdma_rx.csr} {5};set_module_assignment {interconnect_id.sgdma_rx.descriptor_read} {2};set_module_assignment {interconnect_id.sgdma_rx.descriptor_write} {3};set_module_assignment {interconnect_id.sgdma_rx.m_write} {4};set_module_assignment {interconnect_id.sgdma_tx.csr} {6};set_module_assignment {interconnect_id.sgdma_tx.descriptor_read} {5};set_module_assignment {interconnect_id.sgdma_tx.descriptor_write} {6};set_module_assignment {interconnect_id.sgdma_tx.m_read} {7};set_module_assignment {interconnect_id.switch.s1} {7};set_module_assignment {interconnect_id.timer.s1} {8};set_module_assignment {interconnect_id.tse.control_port} {9};" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="final_tcp_hw" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 5 starting:altera_mm_interconnect "submodules/final_tcp_hw_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>104</b> modules, <b>349</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.125s/0.247s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.033s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.079s/0.093s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.025s/0.048s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.037s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.101s/0.121s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.003s/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.034s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.060s/0.067s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.004s/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.036s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.071s/0.077s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.004s/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.079s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.087s/0.116s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.003s/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.059s/0.062s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.027s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.062s/0.069s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.002s/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.031s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.069s/0.083s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.002s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.027s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.056s/0.058s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>114</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_014</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 112 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 104 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 94 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 86 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 85 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 66 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 65 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 61 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 60 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 58 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 54 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_012"</message>
   <message level="Info" culprit="router_012"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_012</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 53 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 52 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_014"</message>
   <message level="Info" culprit="router_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 48 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 46 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 45 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 41 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_005"</message>
   <message level="Info" culprit="cmd_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_005</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 38 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 34 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 33 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 32 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_006"</message>
   <message level="Info" culprit="cmd_mux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_006</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 24 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 23 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 22 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_006"</message>
   <message level="Info" culprit="rsp_demux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_006</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 18 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 17 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 13 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_005"</message>
   <message level="Info" culprit="rsp_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 10 starting:altera_avalon_st_adapter "submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 0 starting:error_adapter "submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:17.0:AUTO_DEVICE_FAMILY=Cyclone IV GX,IRQ_MAP=0:1,1:2,2:0,3:3,NUM_RCVRS=4,SENDER_IRQ_WIDTH=32"
   instancePathKey="final_tcp_hw:.:irq_mapper"
   kind="altera_irq_mapper"
   version="17.0"
   name="final_tcp_hw_irq_mapper">
  <parameter name="NUM_RCVRS" value="4" />
  <parameter name="IRQ_MAP" value="0:1,1:2,2:0,3:3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 116 starting:altera_irq_mapper "submodules/final_tcp_hw_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.0:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=32,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inUseEmptyPort=1,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=6,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(timing_adapter:17.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(clock:17.0:)(clock:17.0:)(reset:17.0:)"
   instancePathKey="final_tcp_hw:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="17.0"
   name="final_tcp_hw_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="6" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="final_tcp_hw" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 115 starting:altera_avalon_st_adapter "submodules/final_tcp_hw_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/final_tcp_hw_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 1 starting:timing_adapter "submodules/final_tcp_hw_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:17.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="final_tcp_hw:.:rst_controller"
   kind="altera_reset_controller"
   version="17.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 115 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>final_tcp_hw</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:17.0:bht_ramBlockType=Automatic,breakAbsoluteAddr=1054752,breakOffset=32,breakSlave=None,breakSlave_derived=nios2.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=21,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x100000&apos; end=&apos;0x101000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x102000&apos; end=&apos;0x102400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;sgdma_tx.csr&apos; start=&apos;0x102400&apos; end=&apos;0x102440&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;sgdma_rx.csr&apos; start=&apos;0x102440&apos; end=&apos;0x102480&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x102480&apos; end=&apos;0x1024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;switch.s1&apos; start=&apos;0x1024A0&apos; end=&apos;0x1024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x1024B0&apos; end=&apos;0x1024C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1024C0&apos; end=&apos;0x1024C8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV GX,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=524320,exceptionOffset=32,exceptionSlave=main_memory.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=21,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=15,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=524288,resetOffset=0,resetSlave=main_memory.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="final_tcp_hw:.:nios2:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="17.0"
   name="final_tcp_hw_nios2_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="1054752" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="524288" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="15" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="524320" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x100000&apos; end=&apos;0x101000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;tse.control_port&apos; start=&apos;0x102000&apos; end=&apos;0x102400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;sgdma_tx.csr&apos; start=&apos;0x102400&apos; end=&apos;0x102440&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;sgdma_rx.csr&apos; start=&apos;0x102440&apos; end=&apos;0x102480&apos; type=&apos;altera_avalon_sgdma.csr&apos; /&gt;&lt;slave name=&apos;timer.s1&apos; start=&apos;0x102480&apos; end=&apos;0x1024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;switch.s1&apos; start=&apos;0x1024A0&apos; end=&apos;0x1024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;led.s1&apos; start=&apos;0x1024B0&apos; end=&apos;0x1024C0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1024C0&apos; end=&apos;0x1024C8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="main_memory.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="21" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="21" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="main_memory.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV GX" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;main_memory.s1&apos; start=&apos;0x80000&apos; end=&apos;0xCB000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2.debug_mem_slave&apos; start=&apos;0x101800&apos; end=&apos;0x102000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="nios2.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_nios2" as="cpu" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 114 starting:altera_nios2_gen2_unit "submodules/final_tcp_hw_nios2_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'final_tcp_hw_nios2_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_tcp_hw_nios2_cpu --dir=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/asus/AppData/Local/Temp/alt7501_8391935632246193823.dir/0011_cpu_gen//final_tcp_hw_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:32 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:32 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:35 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:39 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:40 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:40 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:40 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:43 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:43 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:43 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:44 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:25:55 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:26:03 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.12.02 00:26:07 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'final_tcp_hw_nios2_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse_mac:17.0:CORE_VERSION=4352,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=STINGRAY,EG_ADDR=11,EG_FIFO=2048,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=false,ENABLE_HD_LOGIC=true,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=false,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=false,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=11,ING_FIFO=2048,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true"
   instancePathKey="final_tcp_hw:.:tse:.:i_tse_mac"
   kind="altera_eth_tse_mac"
   version="17.0"
   name="altera_eth_tse_mac">
  <parameter name="CORE_VERSION" value="4352" />
  <parameter name="CRC32GENDELAY" value="6" />
  <parameter name="ENABLE_GMII_LOOPBACK" value="false" />
  <parameter name="connect_to_pcs" value="false" />
  <parameter name="ENABLE_MAC_RX_VLAN" value="false" />
  <parameter name="DEVICE_FAMILY" value="STINGRAY" />
  <parameter name="RAM_TYPE" value="AUTO" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="ENABLE_LGTH_CHECK" value="true" />
  <parameter name="MBIT_ONLY" value="true" />
  <parameter name="CUST_VERSION" value="0" />
  <parameter name="REDUCED_INTERFACE_ENA" value="true" />
  <parameter name="ENABLE_MDIO" value="true" />
  <parameter name="CRC32CHECK16BIT" value="0" />
  <parameter name="ING_ADDR" value="11" />
  <parameter name="CRC32S1L2_EXTERN" value="false" />
  <parameter name="ENABLE_MAC_TXADDR_SET" value="true" />
  <parameter name="EG_FIFO" value="2048" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="INSERT_TA" value="false" />
  <parameter name="EG_ADDR" value="11" />
  <parameter name="STAT_CNT_ENA" value="true" />
  <parameter name="REDUCED_CONTROL" value="false" />
  <parameter name="GBIT_ONLY" value="true" />
  <parameter name="CRC32DWIDTH" value="8" />
  <parameter name="ENABLE_ENA" value="32" />
  <parameter name="ENA_HASH" value="false" />
  <parameter name="ENABLE_SUP_ADDR" value="false" />
  <parameter name="ENABLE_SHIFT16" value="true" />
  <parameter name="RESET_LEVEL" value="1" />
  <parameter name="ENABLE_MAGIC_DETECT" value="false" />
  <parameter name="USE_SYNC_RESET" value="true" />
  <parameter name="ING_FIFO" value="2048" />
  <parameter name="ENABLE_MAC_TX_VLAN" value="false" />
  <parameter name="ENABLE_EXTENDED_STAT_REG" value="false" />
  <parameter name="ENABLE_MAC_FLOW_CTRL" value="false" />
  <parameter name="ENABLE_PADDING" value="true" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_HD_LOGIC" value="true" />
  <parameter name="MDIO_CLK_DIV" value="40" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_tse" as="i_tse_mac" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 113 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>tse</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=21,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:nios2_data_master_translator"
   kind="altera_merlin_master_translator"
   version="17.0"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0"
     as="nios2_data_master_translator,sgdma_rx_descriptor_read_translator,sgdma_tx_descriptor_read_translator,sgdma_rx_descriptor_write_translator,sgdma_tx_descriptor_write_translator,nios2_instruction_master_translator,sgdma_tx_m_read_translator,sgdma_rx_m_write_translator" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 112 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:17.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_translator"
   kind="altera_merlin_slave_translator"
   version="17.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_translator,tse_control_port_translator,sgdma_rx_csr_translator,sgdma_tx_csr_translator,nios2_debug_mem_slave_translator,main_memory_s1_translator,descriptor_memory_s1_translator,led_s1_translator,switch_s1_translator,timer_s1_translator" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 104 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:17.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001024c0&quot;
   end=&quot;0x000000000001024c8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;tse_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102000&quot;
   end=&quot;0x00000000000102400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;sgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102440&quot;
   end=&quot;0x00000000000102480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102400&quot;
   end=&quot;0x00000000000102440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;nios2_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000101800&quot;
   end=&quot;0x00000000000102000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;main_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000100000&quot;
   end=&quot;0x00000000000101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;led_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001024b0&quot;
   end=&quot;0x000000000001024c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;switch_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000001024a0&quot;
   end=&quot;0x000000000001024b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000102480&quot;
   end=&quot;0x000000000001024a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:nios2_data_master_agent"
   kind="altera_merlin_master_agent"
   version="17.0"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0"
     as="nios2_data_master_agent,sgdma_rx_descriptor_read_agent,sgdma_tx_descriptor_read_agent,sgdma_rx_descriptor_write_agent,sgdma_tx_descriptor_write_agent,nios2_instruction_master_agent,sgdma_tx_m_read_agent,sgdma_rx_m_write_agent" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 94 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:17.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="17.0"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent,tse_control_port_agent,sgdma_rx_csr_agent,sgdma_tx_csr_agent,nios2_debug_mem_slave_agent,main_memory_s1_agent,descriptor_memory_s1_agent,led_s1_agent,switch_s1_agent,timer_s1_agent" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 86 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:17.0:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="17.0"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent_rsp_fifo,tse_control_port_agent_rsp_fifo,sgdma_rx_csr_agent_rsp_fifo,sgdma_tx_csr_agent_rsp_fifo,nios2_debug_mem_slave_agent_rsp_fifo,main_memory_s1_agent_rsp_fifo,descriptor_memory_s1_agent_rsp_fifo,led_s1_agent_rsp_fifo,switch_s1_agent_rsp_fifo,timer_s1_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 85 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=0000100000,0001000000,0000010000,0000000010,0000001000,0000000100,1000000000,0100000000,0010000000,0000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=5,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,0,4,9,6,5,8,7,2,1,END_ADDRESS=0x100000,0x101000,0x102000,0x102400,0x102440,0x102480,0x1024a0,0x1024b0,0x1024c0,0x1024c8,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=3:0000100000:0x80000:0x100000:both:1:0:0:1,0:0001000000:0x100000:0x101000:both:1:0:0:1,4:0000010000:0x101800:0x102000:both:1:0:0:1,9:0000000010:0x102000:0x102400:both:1:0:0:1,6:0000001000:0x102400:0x102440:both:1:0:0:1,5:0000000100:0x102440:0x102480:both:1:0:0:1,8:1000000000:0x102480:0x1024a0:both:1:0:0:1,7:0100000000:0x1024a0:0x1024b0:read:1:0:0:1,2:0010000000:0x1024b0:0x1024c0:both:1:0:0:1,1:0000000001:0x1024c0:0x1024c8:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000,0x100000,0x101800,0x102000,0x102400,0x102440,0x102480,0x1024a0,0x1024b0,0x1024c0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,read,both,both"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x80000,0x100000,0x101800,0x102000,0x102400,0x102440,0x102480,0x1024a0,0x1024b0,0x1024c0" />
  <parameter name="DEFAULT_CHANNEL" value="5" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:0000100000:0x80000:0x100000:both:1:0:0:1,0:0001000000:0x100000:0x101000:both:1:0:0:1,4:0000010000:0x101800:0x102000:both:1:0:0:1,9:0000000010:0x102000:0x102400:both:1:0:0:1,6:0000001000:0x102400:0x102440:both:1:0:0:1,5:0000000100:0x102440:0x102480:both:1:0:0:1,8:1000000000:0x102480:0x1024a0:both:1:0:0:1,7:0100000000:0x1024a0:0x1024b0:read:1:0:0:1,2:0010000000:0x1024b0:0x1024c0:both:1:0:0:1,1:0000000001:0x1024c0:0x1024c8:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="0000100000,0001000000,0000010000,0000000010,0000001000,0000000100,1000000000,0100000000,0010000000,0000000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,read,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter
     name="END_ADDRESS"
     value="0x100000,0x101000,0x102000,0x102400,0x102440,0x102480,0x1024a0,0x1024b0,0x1024c0,0x1024c8" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3,0,4,9,6,5,8,7,2,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 66 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x101000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x100000:0x101000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x100000,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x100000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x100000:0x101000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x101000" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0"
     as="router_001,router_002,router_003,router_004" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 65 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,4,END_ADDRESS=0x100000,0x102000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=3:10:0x80000:0x100000:both:1:0:0:1,4:01:0x101800:0x102000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000,0x101800,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x80000,0x101800" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:10:0x80000:0x100000:both:1:0:0:1,4:01:0x101800:0x102000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x100000,0x102000" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3,4" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="router_005" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 61 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x100000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x80000:0x100000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x80000,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x80000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="3:1:0x80000:0x100000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x100000" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0"
     as="router_006,router_007" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 60 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:router_008"
   kind="altera_merlin_router"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_router_008">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0"
     as="router_008,router_009,router_010,router_011,router_015,router_016,router_017" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 58 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:router_012"
   kind="altera_merlin_router"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_router_012">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="router_012" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 54 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_012"</message>
   <message level="Info" culprit="router_012"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_012</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,7,4,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:0001:0x0:0x0:both:1:0:0:1,1:0010:0x0:0x0:read:1:0:0:1,7:0100:0x0:0x0:read:1:0:0:1,4:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,read,read,write"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:router_013"
   kind="altera_merlin_router"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_router_013">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:0001:0x0:0x0:both:1:0:0:1,1:0010:0x0:0x0:read:1:0:0:1,7:0100:0x0:0x0:read:1:0:0:1,4:1000:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,7,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="router_013" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 53 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_013"</message>
   <message level="Info" culprit="router_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_013</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.0:CHANNEL_ID=00001,00010,00100,01000,10000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,2,5,3,6,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=0:00001:0x0:0x0:both:1:0:0:1,2:00010:0x0:0x0:read:1:0:0:1,5:00100:0x0:0x0:read:1:0:0:1,3:01000:0x0:0x0:write:1:0:0:1,6:10000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=10,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,read,read,write,write"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:router_014"
   kind="altera_merlin_router"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_router_014">
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:00001:0x0:0x0:both:1:0:0:1,2:00010:0x0:0x0:read:1:0:0:1,5:00100:0x0:0x0:read:1:0:0:1,3:01000:0x0:0x0:write:1:0:0:1,6:10000:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="00001,00010,00100,01000,10000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,read,write,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,2,5,3,6" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_router_014.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="router_014" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 52 starting:altera_merlin_router "submodules/final_tcp_hw_mm_interconnect_0_router_014"</message>
   <message level="Info" culprit="router_014"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:17.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=96,PKT_DEST_ID_L=93,PKT_SRC_ID_H=92,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=10,ST_DATA_W=110,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=10"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:nios2_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="17.0"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0"
     as="nios2_data_master_limiter,nios2_instruction_master_limiter" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 48 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=10,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=10"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="10" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 46 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0"
     as="cmd_demux_001,cmd_demux_002,cmd_demux_003,cmd_demux_004,cmd_demux_006,cmd_demux_007,rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_007,rsp_demux_008,rsp_demux_009" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 45 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=10"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:cmd_demux_005"
   kind="altera_merlin_demultiplexer"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_cmd_demux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="cmd_demux_005" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 41 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_demux_005"</message>
   <message level="Info" culprit="cmd_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_007,cmd_mux_008,cmd_mux_009" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 38 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:cmd_mux_004"
   kind="altera_merlin_multiplexer"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_cmd_mux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="cmd_mux_004" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 34 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:cmd_mux_005"
   kind="altera_merlin_multiplexer"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_cmd_mux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="cmd_mux_005" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 33 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_005"</message>
   <message level="Info" culprit="cmd_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:cmd_mux_006"
   kind="altera_merlin_multiplexer"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_cmd_mux_006">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="cmd_mux_006" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 32 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_cmd_mux_006"</message>
   <message level="Info" culprit="cmd_mux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_006</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:rsp_demux_004"
   kind="altera_merlin_demultiplexer"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_rsp_demux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="rsp_demux_004" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 24 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:rsp_demux_005"
   kind="altera_merlin_demultiplexer"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_rsp_demux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="rsp_demux_005" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 23 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_005"</message>
   <message level="Info" culprit="rsp_demux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.0:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=10,ST_DATA_W=110,VALID_WIDTH=1"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:rsp_demux_006"
   kind="altera_merlin_demultiplexer"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_rsp_demux_006">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="rsp_demux_006" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 22 starting:altera_merlin_demultiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_demux_006"</message>
   <message level="Info" culprit="rsp_demux_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=10,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="10" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 18 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0"
     as="rsp_mux_001,rsp_mux_002,rsp_mux_003,rsp_mux_004,rsp_mux_006,rsp_mux_007" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 17 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=10,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:rsp_mux_005"
   kind="altera_merlin_multiplexer"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_rsp_mux_005">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:93) src_id(92:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79:77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="10" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_mm_interconnect_0" as="rsp_mux_005" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 13 starting:altera_merlin_multiplexer "submodules/final_tcp_hw_mm_interconnect_0_rsp_mux_005"</message>
   <message level="Info" culprit="rsp_mux_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_005</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.0:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:17.0:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:17.0:)(clock:17.0:)(reset:17.0:)"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 10 starting:altera_avalon_st_adapter "submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="final_tcp_hw">queue size: 0 starting:error_adapter "submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:17.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="final_tcp_hw:.:avalon_st_adapter:.:timing_adapter_0"
   kind="timing_adapter"
   version="17.0"
   name="final_tcp_hw_avalon_st_adapter_timing_adapter_0">
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="final_tcp_hw_avalon_st_adapter" as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 1 starting:timing_adapter "submodules/final_tcp_hw_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:17.0:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="final_tcp_hw:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="17.0"
   name="final_tcp_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="final_tcp_hw_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="final_tcp_hw">queue size: 0 starting:error_adapter "submodules/final_tcp_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
