; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_abs_mean_mul_sign_0(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %5 = and i32 %4, 31, !dbg !10
  %6 = lshr i32 %4, 5, !dbg !10
  %7 = shl i32 %4, 2, !dbg !10
  %8 = and i32 %7, 252, !dbg !10
  %9 = zext nneg i32 %8 to i64, !dbg !11
  %10 = getelementptr float, ptr addrspace(1) %0, i64 %9, !dbg !11
  %11 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %10, i1 true) #3, !dbg !12
  %12 = extractvalue { i32, i32, i32, i32 } %11, 0, !dbg !12
  %13 = extractvalue { i32, i32, i32, i32 } %11, 1, !dbg !12
  %14 = extractvalue { i32, i32, i32, i32 } %11, 2, !dbg !12
  %15 = extractvalue { i32, i32, i32, i32 } %11, 3, !dbg !12
  %16 = bitcast i32 %12 to float, !dbg !12
  %17 = bitcast i32 %13 to float, !dbg !12
  %18 = bitcast i32 %14 to float, !dbg !12
  %19 = bitcast i32 %15 to float, !dbg !12
  %20 = tail call float @llvm.fabs.f32(float %16), !dbg !13
  %21 = tail call float @llvm.fabs.f32(float %17), !dbg !13
  %22 = tail call float @llvm.fabs.f32(float %18), !dbg !13
  %23 = tail call float @llvm.fabs.f32(float %19), !dbg !13
  %24 = fadd float %20, %21, !dbg !14
  %25 = fadd float %22, %24, !dbg !14
  %26 = fadd float %23, %25, !dbg !14
  %27 = bitcast float %26 to i32, !dbg !19
  %28 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %27, i32 16, i32 31), !dbg !19
  %29 = bitcast i32 %28 to float, !dbg !19
  %30 = fadd float %26, %29, !dbg !14
  %31 = bitcast float %30 to i32, !dbg !19
  %32 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %31, i32 8, i32 31), !dbg !19
  %33 = bitcast i32 %32 to float, !dbg !19
  %34 = fadd float %30, %33, !dbg !14
  %35 = bitcast float %34 to i32, !dbg !19
  %36 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %35, i32 4, i32 31), !dbg !19
  %37 = bitcast i32 %36 to float, !dbg !19
  %38 = fadd float %34, %37, !dbg !14
  %39 = bitcast float %38 to i32, !dbg !19
  %40 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %39, i32 2, i32 31), !dbg !19
  %41 = bitcast i32 %40 to float, !dbg !19
  %42 = fadd float %38, %41, !dbg !14
  %43 = bitcast float %42 to i32, !dbg !19
  %44 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %43, i32 1, i32 31), !dbg !19
  %45 = bitcast i32 %44 to float, !dbg !19
  %46 = fadd float %42, %45, !dbg !14
  %47 = icmp eq i32 %5, 0, !dbg !19
  %48 = and i32 %6, 1, !dbg !19
  %49 = getelementptr float, ptr addrspace(3) @global_smem, i32 %48, !dbg !19
  %50 = bitcast float %46 to <1 x i32>, !dbg !19
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %49, <1 x i32> %50, i1 %47) #3, !dbg !19
  tail call void @llvm.nvvm.barrier0(), !dbg !19
  %51 = icmp slt i32 %4, 2, !dbg !19
  %52 = getelementptr float, ptr addrspace(3) @global_smem, i32 %4, !dbg !19
  %53 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %52, i1 %51) #3, !dbg !19
  %54 = bitcast i32 %53 to float, !dbg !19
  %55 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %53, i32 1, i32 31), !dbg !19
  %56 = bitcast i32 %55 to float, !dbg !19
  %57 = fadd float %54, %56, !dbg !14
  %58 = and i32 %4, 1, !dbg !19
  %59 = icmp eq i32 %58, 0, !dbg !19
  %60 = and i1 %51, %59, !dbg !19
  %61 = bitcast float %57 to <1 x i32>, !dbg !19
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %52, <1 x i32> %61, i1 %60) #3, !dbg !19
  tail call void @llvm.nvvm.barrier0(), !dbg !19
  %62 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !19
  %63 = fadd float %62, 0.000000e+00, !dbg !20
  %64 = fcmp ogt float %16, 0.000000e+00, !dbg !24
  %65 = fcmp ogt float %17, 0.000000e+00, !dbg !24
  %66 = fcmp ogt float %18, 0.000000e+00, !dbg !24
  %67 = fcmp ogt float %19, 0.000000e+00, !dbg !24
  %68 = zext i1 %64 to i8, !dbg !25
  %69 = zext i1 %65 to i8, !dbg !25
  %70 = zext i1 %66 to i8, !dbg !25
  %71 = zext i1 %67 to i8, !dbg !25
  %72 = fcmp olt float %16, 0.000000e+00, !dbg !26
  %73 = fcmp olt float %17, 0.000000e+00, !dbg !26
  %74 = fcmp olt float %18, 0.000000e+00, !dbg !26
  %75 = fcmp olt float %19, 0.000000e+00, !dbg !26
  %.neg = sext i1 %72 to i8, !dbg !27
  %.neg1 = sext i1 %73 to i8, !dbg !27
  %.neg2 = sext i1 %74 to i8, !dbg !27
  %.neg3 = sext i1 %75 to i8, !dbg !27
  %76 = add nsw i8 %.neg, %68, !dbg !28
  %77 = add nsw i8 %.neg1, %69, !dbg !28
  %78 = add nsw i8 %.neg2, %70, !dbg !28
  %79 = add nsw i8 %.neg3, %71, !dbg !28
  %80 = sitofp i8 %76 to float, !dbg !29
  %81 = sitofp i8 %77 to float, !dbg !29
  %82 = sitofp i8 %78 to float, !dbg !29
  %83 = sitofp i8 %79 to float, !dbg !29
  %84 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %63, float 2.560000e+02) #3, !dbg !30
  %85 = fmul float %84, %80, !dbg !31
  %86 = fmul float %84, %81, !dbg !31
  %87 = fmul float %84, %82, !dbg !31
  %88 = fmul float %84, %83, !dbg !31
  %89 = getelementptr float, ptr addrspace(1) %1, i64 %9, !dbg !32
  %90 = bitcast float %85 to i32, !dbg !33
  %91 = bitcast float %86 to i32, !dbg !33
  %92 = bitcast float %87 to i32, !dbg !33
  %93 = bitcast float %88 to i32, !dbg !33
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %90, i32 %91, i32 %92, i32 %93, ptr addrspace(1) %89, i1 true) #3, !dbg !33
  ret void, !dbg !34
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.fabs.f32(float) #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ctjjjlfxhtwihdosgccdnaxdu3c2i5ks7bk3vza2so6uhbpcdnvb.py", directory: "inductor_cache/tj")
!4 = !{ptr @triton_per_fused_abs_mean_mul_sign_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_abs_mean_mul_sign_0, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_abs_mean_mul_sign_0", linkageName: "triton_per_fused_abs_mean_mul_sign_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 27, column: 26, scope: !7)
!11 = !DILocation(line: 31, column: 30, scope: !7)
!12 = !DILocation(line: 31, column: 35, scope: !7)
!13 = !DILocation(line: 32, column: 23, scope: !7)
!14 = !DILocation(line: 256, column: 15, scope: !15, inlinedAt: !18)
!15 = distinct !DILexicalBlockFile(scope: !17, file: !16, discriminator: 0)
!16 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!17 = distinct !DILexicalBlockFile(scope: !7, file: !16, discriminator: 0)
!18 = !DILocation(line: 34, column: 57, scope: !7)
!19 = !DILocation(line: 267, column: 36, scope: !17, inlinedAt: !18)
!20 = !DILocation(line: 73, column: 15, scope: !21, inlinedAt: !23)
!21 = distinct !DILexicalBlockFile(scope: !7, file: !22, discriminator: 0)
!22 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!23 = !DILocation(line: 34, column: 44, scope: !7)
!24 = !DILocation(line: 36, column: 18, scope: !7)
!25 = !DILocation(line: 37, column: 19, scope: !7)
!26 = !DILocation(line: 38, column: 18, scope: !7)
!27 = !DILocation(line: 39, column: 19, scope: !7)
!28 = !DILocation(line: 40, column: 19, scope: !7)
!29 = !DILocation(line: 41, column: 21, scope: !7)
!30 = !DILocation(line: 43, column: 19, scope: !7)
!31 = !DILocation(line: 44, column: 20, scope: !7)
!32 = !DILocation(line: 45, column: 25, scope: !7)
!33 = !DILocation(line: 45, column: 64, scope: !7)
!34 = !DILocation(line: 45, column: 4, scope: !7)
