{"variants":[{"paths":["\/documentation\/vhdlparsing\/hexvector\/equatable-implementations"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"article","sections":[],"metadata":{"roleHeading":"API Collection","modules":[{"name":"VHDLParsing"}],"role":"collectionGroup","title":"Equatable Implementations"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexVector"]]},"schemaVersion":{"major":0,"patch":0,"minor":3},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexVector\/Equatable-Implementations"},"topicSections":[{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexVector\/!=(_:_:)"],"generated":true,"title":"Operators"}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/HexVector/!=(_:_:)":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexVector\/!=(_:_:)","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"url":"\/documentation\/vhdlparsing\/hexvector\/!=(_:_:)","abstract":[],"title":"!=(_:_:)","type":"topic","kind":"symbol","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/HexVector":{"url":"\/documentation\/vhdlparsing\/hexvector","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"HexVector"}],"type":"topic","title":"HexVector","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"HexVector"}],"abstract":[{"text":"A literal string that represents hexadecimal values for assignment into a vector in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/HexVector","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}