-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Sun Feb 25 18:21:39 2018
-- Host        : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_clk_gen_0_0_sim_netlist.vhdl
-- Design      : design_1_clk_gen_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tsbg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_gen_v1_0_S00_AXI is
  port (
    clk_out_10MHz : out STD_LOGIC;
    clk_p : out STD_LOGIC;
    clk_short : out STD_LOGIC;
    clk_d : out STD_LOGIC;
    clk_dac : out STD_LOGIC;
    clk_dac_p : out STD_LOGIC;
    clk_dac_d : out STD_LOGIC;
    dd2 : out STD_LOGIC;
    dd3 : out STD_LOGIC;
    dd1 : out STD_LOGIC;
    dd0 : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    \led[3]\ : out STD_LOGIC;
    \led[4]\ : out STD_LOGIC;
    \led[5]\ : out STD_LOGIC;
    \led[6]\ : out STD_LOGIC;
    \led[7]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    \axi_awaddr_reg[3]_0\ : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_out_500MHz : in STD_LOGIC;
    reset : in STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    axi_awready_reg_0 : in STD_LOGIC;
    axi_awready_reg_1 : in STD_LOGIC;
    axi_arready_reg_0 : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_gen_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_gen_v1_0_S00_AXI is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \^axi_awaddr_reg[3]_0\ : STD_LOGIC;
  signal axi_awready_i_2_n_0 : STD_LOGIC;
  signal axi_wready_i_1_n_0 : STD_LOGIC;
  signal clk_d_i_1_n_0 : STD_LOGIC;
  signal clk_d_i_2_n_0 : STD_LOGIC;
  signal clk_d_i_3_n_0 : STD_LOGIC;
  signal clk_d_i_4_n_0 : STD_LOGIC;
  signal clk_d_i_5_n_0 : STD_LOGIC;
  signal clk_d_i_6_n_0 : STD_LOGIC;
  signal clk_d_i_7_n_0 : STD_LOGIC;
  signal clk_d_i_8_n_0 : STD_LOGIC;
  signal clk_d_i_9_n_0 : STD_LOGIC;
  signal clk_dac_d_i_1_n_0 : STD_LOGIC;
  signal clk_dac_d_i_2_n_0 : STD_LOGIC;
  signal clk_dac_d_i_3_n_0 : STD_LOGIC;
  signal clk_dac_d_i_4_n_0 : STD_LOGIC;
  signal clk_dac_d_i_5_n_0 : STD_LOGIC;
  signal clk_dac_d_i_6_n_0 : STD_LOGIC;
  signal clk_dac_d_i_7_n_0 : STD_LOGIC;
  signal clk_dac_d_i_8_n_0 : STD_LOGIC;
  signal clk_dac_d_i_9_n_0 : STD_LOGIC;
  signal clk_dac_i_1_n_0 : STD_LOGIC;
  signal clk_dac_i_2_n_0 : STD_LOGIC;
  signal clk_dac_i_3_n_0 : STD_LOGIC;
  signal clk_dac_i_4_n_0 : STD_LOGIC;
  signal clk_dac_i_5_n_0 : STD_LOGIC;
  signal clk_dac_i_6_n_0 : STD_LOGIC;
  signal clk_dac_i_7_n_0 : STD_LOGIC;
  signal clk_dac_i_8_n_0 : STD_LOGIC;
  signal clk_dac_i_9_n_0 : STD_LOGIC;
  signal clk_dac_p_i_1_n_0 : STD_LOGIC;
  signal clk_dac_p_i_2_n_0 : STD_LOGIC;
  signal clk_dac_p_i_3_n_0 : STD_LOGIC;
  signal clk_dac_p_i_4_n_0 : STD_LOGIC;
  signal clk_dac_p_i_5_n_0 : STD_LOGIC;
  signal clk_dac_p_i_6_n_0 : STD_LOGIC;
  signal clk_dac_p_i_7_n_0 : STD_LOGIC;
  signal clk_dac_p_i_8_n_0 : STD_LOGIC;
  signal clk_dac_p_i_9_n_0 : STD_LOGIC;
  signal clk_out_10MHz1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal clk_out_10MHz_i_10_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_12_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_13_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_14_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_15_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_16_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_17_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_18_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_19_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_24_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_25_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_26_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_27_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_28_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_29_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_30_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_31_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_34_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_35_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_36_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_37_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_38_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_39_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_3_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_40_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_41_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_42_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_43_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_44_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_45_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_46_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_47_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_48_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_49_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_4_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_50_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_51_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_54_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_55_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_56_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_57_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_58_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_59_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_5_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_60_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_61_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_63_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_64_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_65_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_66_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_67_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_68_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_69_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_6_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_70_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_71_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_72_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_73_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_74_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_7_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_8_n_0 : STD_LOGIC;
  signal clk_out_10MHz_i_9_n_0 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_11_n_0 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_11_n_1 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_11_n_2 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_11_n_3 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_1_n_0 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_1_n_1 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_1_n_2 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_1_n_3 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_20_n_3 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_21_n_0 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_21_n_1 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_21_n_2 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_21_n_3 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_22_n_0 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_22_n_1 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_22_n_2 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_22_n_3 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_23_n_0 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_23_n_1 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_23_n_2 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_23_n_3 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_2_n_0 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_2_n_1 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_2_n_2 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_2_n_3 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_32_n_0 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_32_n_1 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_32_n_2 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_32_n_3 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_33_n_0 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_33_n_1 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_33_n_2 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_33_n_3 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_52_n_0 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_52_n_1 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_52_n_2 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_52_n_3 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_53_n_0 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_53_n_1 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_53_n_2 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_53_n_3 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_62_n_0 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_62_n_1 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_62_n_2 : STD_LOGIC;
  signal clk_out_10MHz_reg_i_62_n_3 : STD_LOGIC;
  signal clk_p_i_10_n_0 : STD_LOGIC;
  signal clk_p_i_1_n_0 : STD_LOGIC;
  signal clk_p_i_3_n_0 : STD_LOGIC;
  signal clk_p_i_4_n_0 : STD_LOGIC;
  signal clk_p_i_5_n_0 : STD_LOGIC;
  signal clk_p_i_6_n_0 : STD_LOGIC;
  signal clk_p_i_7_n_0 : STD_LOGIC;
  signal clk_p_i_8_n_0 : STD_LOGIC;
  signal clk_p_i_9_n_0 : STD_LOGIC;
  signal clk_short_i_1_n_0 : STD_LOGIC;
  signal clk_short_i_2_n_0 : STD_LOGIC;
  signal clk_short_i_3_n_0 : STD_LOGIC;
  signal clk_short_i_4_n_0 : STD_LOGIC;
  signal clk_short_i_5_n_0 : STD_LOGIC;
  signal clk_short_i_6_n_0 : STD_LOGIC;
  signal clk_short_i_7_n_0 : STD_LOGIC;
  signal clk_short_i_8_n_0 : STD_LOGIC;
  signal clk_short_i_9_n_0 : STD_LOGIC;
  signal count_all_half : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \count_all_half[11]_i_2_n_0\ : STD_LOGIC;
  signal \count_all_half[11]_i_3_n_0\ : STD_LOGIC;
  signal \count_all_half[11]_i_4_n_0\ : STD_LOGIC;
  signal \count_all_half[11]_i_5_n_0\ : STD_LOGIC;
  signal \count_all_half[11]_i_6_n_0\ : STD_LOGIC;
  signal \count_all_half[11]_i_7_n_0\ : STD_LOGIC;
  signal \count_all_half[11]_i_8_n_0\ : STD_LOGIC;
  signal \count_all_half[11]_i_9_n_0\ : STD_LOGIC;
  signal \count_all_half[15]_i_2_n_0\ : STD_LOGIC;
  signal \count_all_half[15]_i_3_n_0\ : STD_LOGIC;
  signal \count_all_half[15]_i_4_n_0\ : STD_LOGIC;
  signal \count_all_half[15]_i_5_n_0\ : STD_LOGIC;
  signal \count_all_half[15]_i_6_n_0\ : STD_LOGIC;
  signal \count_all_half[15]_i_7_n_0\ : STD_LOGIC;
  signal \count_all_half[15]_i_8_n_0\ : STD_LOGIC;
  signal \count_all_half[15]_i_9_n_0\ : STD_LOGIC;
  signal \count_all_half[19]_i_2_n_0\ : STD_LOGIC;
  signal \count_all_half[19]_i_3_n_0\ : STD_LOGIC;
  signal \count_all_half[19]_i_4_n_0\ : STD_LOGIC;
  signal \count_all_half[19]_i_5_n_0\ : STD_LOGIC;
  signal \count_all_half[19]_i_6_n_0\ : STD_LOGIC;
  signal \count_all_half[19]_i_7_n_0\ : STD_LOGIC;
  signal \count_all_half[19]_i_8_n_0\ : STD_LOGIC;
  signal \count_all_half[19]_i_9_n_0\ : STD_LOGIC;
  signal \count_all_half[23]_i_2_n_0\ : STD_LOGIC;
  signal \count_all_half[23]_i_3_n_0\ : STD_LOGIC;
  signal \count_all_half[23]_i_4_n_0\ : STD_LOGIC;
  signal \count_all_half[23]_i_5_n_0\ : STD_LOGIC;
  signal \count_all_half[23]_i_6_n_0\ : STD_LOGIC;
  signal \count_all_half[23]_i_7_n_0\ : STD_LOGIC;
  signal \count_all_half[23]_i_8_n_0\ : STD_LOGIC;
  signal \count_all_half[23]_i_9_n_0\ : STD_LOGIC;
  signal \count_all_half[27]_i_2_n_0\ : STD_LOGIC;
  signal \count_all_half[27]_i_3_n_0\ : STD_LOGIC;
  signal \count_all_half[27]_i_4_n_0\ : STD_LOGIC;
  signal \count_all_half[27]_i_5_n_0\ : STD_LOGIC;
  signal \count_all_half[27]_i_6_n_0\ : STD_LOGIC;
  signal \count_all_half[27]_i_7_n_0\ : STD_LOGIC;
  signal \count_all_half[27]_i_8_n_0\ : STD_LOGIC;
  signal \count_all_half[27]_i_9_n_0\ : STD_LOGIC;
  signal \count_all_half[31]_i_1_n_0\ : STD_LOGIC;
  signal \count_all_half[31]_i_3_n_0\ : STD_LOGIC;
  signal \count_all_half[31]_i_4_n_0\ : STD_LOGIC;
  signal \count_all_half[31]_i_5_n_0\ : STD_LOGIC;
  signal \count_all_half[31]_i_6_n_0\ : STD_LOGIC;
  signal \count_all_half[31]_i_7_n_0\ : STD_LOGIC;
  signal \count_all_half[31]_i_8_n_0\ : STD_LOGIC;
  signal \count_all_half[31]_i_9_n_0\ : STD_LOGIC;
  signal \count_all_half[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_all_half[7]_i_3_n_0\ : STD_LOGIC;
  signal \count_all_half[7]_i_4_n_0\ : STD_LOGIC;
  signal \count_all_half[7]_i_5_n_0\ : STD_LOGIC;
  signal \count_all_half[7]_i_6_n_0\ : STD_LOGIC;
  signal \count_all_half[7]_i_7_n_0\ : STD_LOGIC;
  signal \count_all_half[7]_i_8_n_0\ : STD_LOGIC;
  signal \count_all_half_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_all_half_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_all_half_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_all_half_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_all_half_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_all_half_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_all_half_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_all_half_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_all_half_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_all_half_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_all_half_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_all_half_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_all_half_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_all_half_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_all_half_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_all_half_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_all_half_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_all_half_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_all_half_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_all_half_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_all_half_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_all_half_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_all_half_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_all_half_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_all_half_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_all_half_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_all_half_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_all_half_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_all_half_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_all_half_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_all_half_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_all_half_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_all_half_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_all_half_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_all_half_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_all_half_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_all_half_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_all_half_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_all_half_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_all_half_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_all_half_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \count_all_half_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \count_all_half_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \count_all_half_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \count_all_half_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \count_all_half_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \count_all_half_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \count_all_half_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_all_half_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_all_half_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_all_half_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_all_half_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_all_half_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_all_half_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_all_half_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal count_upto_10 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal count_upto_10_1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \count_upto_10_1[12]_i_10_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[12]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[12]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[12]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[12]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[12]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[12]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[16]_i_10_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[16]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[16]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[16]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[16]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[16]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[16]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[16]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[20]_i_10_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[20]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[20]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[20]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[20]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[20]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[20]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[20]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[24]_i_10_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[24]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[24]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[24]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[24]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[24]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[24]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[24]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[28]_i_10_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[28]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[28]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[28]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[28]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[28]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[28]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[28]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[31]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[31]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[31]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[31]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[31]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[31]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[4]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[4]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[8]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[8]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[8]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[8]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[8]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[8]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_10_1[8]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_6_n_1\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_6_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_6_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_6_n_4\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_6_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_6_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[12]_i_6_n_7\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_6_n_1\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_6_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_6_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_6_n_4\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_6_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_6_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[16]_i_6_n_7\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_6_n_1\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_6_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_6_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_6_n_4\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_6_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_6_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[20]_i_6_n_7\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_6_n_1\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_6_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_6_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_6_n_4\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_6_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_6_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[24]_i_6_n_7\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_6_n_1\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_6_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_6_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_6_n_4\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_6_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_6_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[28]_i_6_n_7\ : STD_LOGIC;
  signal \count_upto_10_1_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_10_1_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \count_upto_10_1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_10_1_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_10_1_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_5_n_4\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_5_n_5\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_5_n_6\ : STD_LOGIC;
  signal \count_upto_10_1_reg[8]_i_5_n_7\ : STD_LOGIC;
  signal count_upto_2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \count_upto_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_2[15]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2[15]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2[15]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2[15]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_2[19]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2[19]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2[19]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2[19]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_2[23]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2[23]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2[23]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2[23]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_2[27]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2[27]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2[27]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2[27]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_2[31]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2[31]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2[31]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2[31]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[12]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[12]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[12]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[16]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[16]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[16]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[16]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[20]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[20]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[20]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[20]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[24]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[24]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[24]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[24]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[28]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[28]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[28]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[28]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[31]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[31]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[31]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[4]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[4]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[8]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[8]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[8]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_2_1[8]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_2_1_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_1_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_1_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_1_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_1_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_1_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_1_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_1_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_1_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_1_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_1_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_1_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_1_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_1_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_1_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_1_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_1_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_1_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_1_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_1_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_1_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_1_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_1_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_1_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_1_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_1_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_1_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_1_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_1_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_1_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_1_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_1_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_1_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_1_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_1_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_1_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_1_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_1_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_1_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_1_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_1_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_1_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_1_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_1_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_1_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_1_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_1_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_1_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_1_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_1_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_1_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_1_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_1_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_1_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_1_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_2_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_2_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_2_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_2_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal count_upto_3 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \count_upto_3[12]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_3[12]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_3[12]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_3[12]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_3[16]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_3[16]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_3[16]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_3[16]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_3[20]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_3[20]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_3[20]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_3[20]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_3[24]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_3[24]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_3[24]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_3[24]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_3[28]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_3[28]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_3[28]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_3[28]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_3[31]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_3[31]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_3[31]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_3[4]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_3[4]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_3[4]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_3[8]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_3[8]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_3[8]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_3[8]_i_5_n_0\ : STD_LOGIC;
  signal count_upto_3_1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \count_upto_3_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_3_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_3_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_3_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_3_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_3_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_3_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_3_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_3_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_3_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_3_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_3_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_3_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_3_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_3_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_3_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_3_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_3_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_3_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_3_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_3_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_3_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_3_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_3_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_3_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_3_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_3_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_3_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_3_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_3_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_3_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_3_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_3_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_3_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_3_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_3_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_3_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_3_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_3_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_3_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_3_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_3_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_3_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_3_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_3_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_3_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_3_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_3_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_3_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_3_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_3_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_3_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_3_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_3_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_3_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_3_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_3_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_3_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_3_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_3_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4[11]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4[11]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4[11]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4[11]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_4[15]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4[15]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4[15]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4[15]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_4[19]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4[19]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4[19]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4[19]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_4[23]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4[23]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4[23]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4[23]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_4[27]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4[27]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4[27]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4[27]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_4[31]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4[31]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4[31]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4[31]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_4[3]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4[3]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4[3]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4[7]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4[7]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4[7]_i_5_n_0\ : STD_LOGIC;
  signal count_upto_4_1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \count_upto_4_1[13]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[13]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[13]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[13]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[13]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[13]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[13]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[13]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[17]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[17]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[17]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[17]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[17]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[17]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[17]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[17]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[21]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[21]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[21]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[21]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[21]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[21]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[21]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[21]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[25]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[25]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[25]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[25]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[25]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[25]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[25]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[25]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[29]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[29]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[29]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[29]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[29]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[29]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[29]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[29]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[31]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[31]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[31]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[5]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[5]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[5]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[5]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[5]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[5]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[9]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[9]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[9]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[9]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[9]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[9]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[9]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_4_1[9]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_4_1_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_1_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_1_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_1_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_1_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_1_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_1_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_1_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_1_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_1_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_1_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_1_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_1_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_1_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_1_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_1_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_1_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_1_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_1_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_1_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_1_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_1_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_1_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_1_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_1_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_1_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_1_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_1_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_1_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_1_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_1_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_1_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_1_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_1_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_1_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_1_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_1_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_1_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_1_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_1_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_1_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_1_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_1_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_1_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_1_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_1_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_1_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_1_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_1_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_1_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_1_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_1_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_1_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_1_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_1_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_1_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_1_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_1_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_1_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_4_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_4_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_4_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_4_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_4_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_4_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_4_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_4_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal count_upto_5_1 : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal count_upto_6 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal count_upto_6_1 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \count_upto_6_1[10]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[10]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[10]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[10]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[14]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[14]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[18]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[18]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[18]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[18]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[22]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[22]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[22]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[22]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[26]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[26]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[26]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[26]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[30]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[30]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[30]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[30]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[31]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[6]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_6_1[6]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_6_1_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_6_1_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_6_1_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_6_1_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_6_1_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_6_1_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_6_1_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_6_1_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_6_1_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_6_1_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_6_1_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_6_1_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_6_1_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_6_1_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_6_1_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_6_1_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_6_1_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_6_1_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_6_1_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_6_1_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_6_1_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_6_1_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_6_1_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_6_1_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_6_1_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_6_1_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_6_1_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_6_1_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_6_1_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_6_1_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_6_1_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_6_1_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_6_1_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_6_1_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_6_1_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_6_1_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_6_1_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_6_1_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_6_1_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_6_1_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_6_1_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_6_1_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_6_1_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_6_1_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_6_1_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_6_1_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_6_1_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_6_1_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_6_1_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_6_1_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_6_1_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_6_1_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_6_1_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_6_1_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_6_1_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_6_1_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_6_1_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal count_upto_7 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \count_upto_7[10]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_7[10]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_7[10]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_7[10]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_7[14]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_7[14]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_7[14]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_7[14]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_7[18]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_7[18]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_7[18]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_7[18]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_7[22]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_7[22]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_7[22]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_7[22]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_7[26]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_7[26]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_7[26]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_7[26]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_7[30]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_7[30]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_7[30]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_7[30]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_7[31]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_7[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_7[6]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_7[6]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_7[6]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_7[6]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_7[6]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_7_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_7_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_7_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_7_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_7_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_7_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_7_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_7_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_7_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_7_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_7_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_7_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_7_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_7_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_7_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_7_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_7_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_7_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_7_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_7_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_7_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_7_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_7_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_7_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_7_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_7_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_7_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_7_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_7_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_7_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_7_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_7_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_7_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_7_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_7_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_7_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_7_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_7_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_7_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_7_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_7_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_7_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_7_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_7_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_7_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_7_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_7_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_7_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_7_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_7_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_7_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_7_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_7_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_7_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_7_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_7_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_7_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_8[13]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8[13]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8[13]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8[13]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_8[17]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8[17]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8[17]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8[17]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_8[21]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8[21]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8[21]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8[21]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_8[25]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8[25]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8[25]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8[25]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_8[29]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8[29]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8[29]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8[29]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_8[31]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8[31]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8[5]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8[5]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8[5]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8[9]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8[9]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8[9]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8[9]_i_5_n_0\ : STD_LOGIC;
  signal count_upto_8_1 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \count_upto_8_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[15]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[15]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[15]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[15]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[19]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[19]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[19]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[19]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[23]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[23]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[23]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[23]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[27]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[27]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[27]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[27]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[31]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[31]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[31]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[31]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_8_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_8_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_8_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_1_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_1_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_1_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_1_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_8_1_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_8_1_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_1_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_1_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_1_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_1_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_1_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_1_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_8_1_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_8_1_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_1_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_1_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_1_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_1_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_1_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_1_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_8_1_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_8_1_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_1_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_1_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_1_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_1_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_1_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_1_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_8_1_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_8_1_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_1_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_1_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_1_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_1_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_1_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_1_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_8_1_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_1_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_1_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_1_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_1_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_1_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_1_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_8_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_8_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_1_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_1_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_1_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_8_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_8_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_8_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_8_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_8_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_8_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_8_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_8_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_8_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_8_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_8_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_8_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_8_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_8_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_8_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_8_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_8_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_8_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_8_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal count_upto_9_1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \count_upto_9_1[13]_i_11_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[13]_i_12_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[13]_i_13_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[13]_i_14_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[13]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[13]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[13]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[13]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[13]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[13]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[13]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[13]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[17]_i_11_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[17]_i_12_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[17]_i_13_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[17]_i_14_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[17]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[17]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[17]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[17]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[17]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[17]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[17]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[17]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[21]_i_11_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[21]_i_12_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[21]_i_13_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[21]_i_14_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[21]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[21]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[21]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[21]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[21]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[21]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[21]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[21]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[25]_i_11_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[25]_i_12_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[25]_i_13_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[25]_i_14_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[25]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[25]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[25]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[25]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[25]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[25]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[25]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[25]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[29]_i_11_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[29]_i_12_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[29]_i_13_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[29]_i_14_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[29]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[29]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[29]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[29]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[29]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[29]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[29]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[29]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[31]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[31]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[31]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[31]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[31]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[31]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[5]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[5]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[5]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[5]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[5]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[9]_i_11_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[9]_i_12_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[9]_i_13_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[9]_i_14_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[9]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[9]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[9]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[9]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[9]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[9]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[9]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_9_1[9]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_10_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_10_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_10_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_10_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_10_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_10_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_10_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_10_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_10_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_10_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_10_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_10_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_10_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_10_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_10_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_10_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_10_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_10_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_10_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_10_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_10_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_10_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_10_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_10_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_10_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_10_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_10_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_10_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_10_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_10_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_10_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_10_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_10_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_10_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_10_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_10_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_10_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_10_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_5_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_5_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_5_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_5_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[5]_i_5_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_10_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_10_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_10_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_10_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_10_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_10_n_7\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_9_1_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal count_upto_all : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \count_upto_all[12]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_all[12]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_all[12]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_all[12]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_all[12]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_all[12]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_all[12]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_all[12]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_all[16]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_all[16]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_all[16]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_all[16]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_all[16]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_all[16]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_all[16]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_all[16]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_all[20]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_all[20]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_all[20]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_all[20]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_all[20]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_all[20]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_all[20]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_all[20]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_all[24]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_all[24]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_all[24]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_all[24]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_all[24]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_all[24]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_all[24]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_all[24]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_all[28]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_all[28]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_all[28]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_all[28]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_all[28]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_all[28]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_all[28]_i_8_n_0\ : STD_LOGIC;
  signal \count_upto_all[28]_i_9_n_0\ : STD_LOGIC;
  signal \count_upto_all[31]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_all[31]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_all[31]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_all[31]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_all[31]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_all[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_all[8]_i_2_n_0\ : STD_LOGIC;
  signal \count_upto_all[8]_i_3_n_0\ : STD_LOGIC;
  signal \count_upto_all[8]_i_4_n_0\ : STD_LOGIC;
  signal \count_upto_all[8]_i_5_n_0\ : STD_LOGIC;
  signal \count_upto_all[8]_i_6_n_0\ : STD_LOGIC;
  signal \count_upto_all[8]_i_7_n_0\ : STD_LOGIC;
  signal \count_upto_all_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_all_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_all_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_all_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_all_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_all_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_all_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_all_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_all_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_all_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_all_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_all_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_all_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_all_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_all_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_all_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_all_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_all_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_all_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_all_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_all_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_all_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_all_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_all_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_all_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_all_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_all_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_all_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_all_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_all_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_all_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_all_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_all_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_all_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_all_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_all_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_all_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_all_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_all_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_all_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_all_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_all_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_all_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_all_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_upto_all_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_upto_all_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_upto_all_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_upto_all_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_upto_all_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_upto_all_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_upto_all_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_upto_all_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal counter_1_ns2 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \counter_1_ns[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_12_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_13_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_14_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_16_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_18_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_20_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_21_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_22_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_23_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_24_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_25_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_30_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_31_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_32_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_33_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_34_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_35_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_36_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_37_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_40_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_41_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_42_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_43_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_44_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_45_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_46_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_47_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_48_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_49_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_50_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_51_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_52_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_53_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_54_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_55_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_58_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_59_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_60_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_61_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_62_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_63_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_64_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_65_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_67_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_68_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_69_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_70_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_71_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_72_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_73_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_74_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_75_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_76_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_77_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_78_n_0\ : STD_LOGIC;
  signal \counter_1_ns[0]_i_9_n_0\ : STD_LOGIC;
  signal \counter_1_ns[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_1_ns[12]_i_3_n_0\ : STD_LOGIC;
  signal \counter_1_ns[12]_i_4_n_0\ : STD_LOGIC;
  signal \counter_1_ns[12]_i_5_n_0\ : STD_LOGIC;
  signal \counter_1_ns[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_1_ns[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter_1_ns[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter_1_ns[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter_1_ns[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_1_ns[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter_1_ns[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter_1_ns[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter_1_ns[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_1_ns[24]_i_3_n_0\ : STD_LOGIC;
  signal \counter_1_ns[24]_i_4_n_0\ : STD_LOGIC;
  signal \counter_1_ns[24]_i_5_n_0\ : STD_LOGIC;
  signal \counter_1_ns[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_1_ns[28]_i_3_n_0\ : STD_LOGIC;
  signal \counter_1_ns[28]_i_4_n_0\ : STD_LOGIC;
  signal \counter_1_ns[28]_i_5_n_0\ : STD_LOGIC;
  signal \counter_1_ns[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_1_ns[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_1_ns[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter_1_ns[4]_i_5_n_0\ : STD_LOGIC;
  signal \counter_1_ns[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_1_ns[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter_1_ns[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter_1_ns[8]_i_5_n_0\ : STD_LOGIC;
  signal counter_1_ns_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_1_ns_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_26_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_26_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_26_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_28_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_28_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_28_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_29_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_29_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_29_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_39_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_39_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_39_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_56_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_56_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_56_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_66_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_66_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_66_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_66_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_1_ns_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_1_ns_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_1_ns_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_1_ns_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_1_ns_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_1_ns_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_1_ns_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_1_ns_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_1_ns_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_1_ns_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_1_ns_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_1_ns_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_1_ns_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_1_ns_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_1_ns_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_1_ns_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_1_ns_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_1_ns_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_1_ns_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_1_ns_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_1_ns_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_1_ns_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_1_ns_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_1_ns_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_1_ns_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_1_ns_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_1_ns_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_1_ns_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_1_ns_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_1_ns_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_1_ns_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_buffer_102 : STD_LOGIC;
  signal counter_buffer_1022_in : STD_LOGIC;
  signal counter_buffer_103 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \counter_buffer_10[0]_i_100_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_101_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_102_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_103_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_104_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_105_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_106_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_107_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_108_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_109_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_110_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_111_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_112_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_113_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_114_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_115_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_116_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_117_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_118_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_119_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_120_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_121_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_122_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_124_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_125_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_126_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_127_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_128_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_129_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_12_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_130_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_131_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_132_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_133_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_134_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_135_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_136_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_137_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_138_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_139_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_13_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_140_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_141_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_142_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_143_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_144_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_145_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_146_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_14_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_16_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_17_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_20_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_21_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_22_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_23_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_24_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_25_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_26_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_28_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_29_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_30_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_31_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_32_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_33_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_34_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_35_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_40_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_41_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_42_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_43_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_44_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_45_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_46_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_47_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_49_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_50_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_51_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_52_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_53_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_54_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_55_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_56_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_59_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_60_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_61_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_62_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_63_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_64_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_65_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_66_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_67_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_68_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_69_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_70_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_71_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_72_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_73_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_74_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_75_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_76_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_77_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_78_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_79_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_81_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_82_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_83_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_84_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_85_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_86_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_87_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_88_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_89_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_90_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_91_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_92_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_93_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_94_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_95_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_96_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[0]_i_99_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[12]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[12]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[12]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[24]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[24]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[24]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[28]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[28]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[28]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[4]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_10[8]_i_5_n_0\ : STD_LOGIC;
  signal counter_buffer_10_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_buffer_10_reg[0]_i_123_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_123_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_123_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_123_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_37_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_37_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_37_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_39_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_39_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_39_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_48_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_48_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_48_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_58_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_58_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_58_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_80_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_80_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_80_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_80_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_97_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_97_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_97_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_97_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_98_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_98_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_98_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_98_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_10_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_10_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_10_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_10_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_10_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_10_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_10_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_10_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_10_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_10_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_10_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_10_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_10_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_10_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_10_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_10_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_10_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_10_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_10_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_10_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_10_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_10_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_10_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_10_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_10_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_10_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_10_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_10_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_10_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_10_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_10_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_buffer_12 : STD_LOGIC;
  signal counter_buffer_1210_in : STD_LOGIC;
  signal counter_buffer_13 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \counter_buffer_1[0]_i_100_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_101_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_102_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_103_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_104_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_106_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_107_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_108_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_109_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_110_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_111_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_112_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_113_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_114_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_115_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_116_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_117_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_12_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_13_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_14_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_16_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_17_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_20_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_21_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_22_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_23_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_24_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_25_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_26_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_28_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_29_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_30_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_31_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_32_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_33_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_34_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_35_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_40_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_41_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_42_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_43_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_44_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_45_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_46_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_47_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_49_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_50_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_51_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_52_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_53_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_54_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_55_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_56_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_59_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_60_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_61_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_62_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_63_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_64_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_65_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_66_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_67_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_68_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_69_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_71_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_72_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_73_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_74_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_75_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_76_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_77_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_78_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_79_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_80_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_81_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_82_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_83_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_84_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_85_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_86_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_89_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_90_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_91_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_92_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_93_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_94_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_95_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_96_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_97_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_98_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[0]_i_99_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[12]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[12]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[24]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[24]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[24]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[28]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[28]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[28]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[4]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_1[8]_i_5_n_0\ : STD_LOGIC;
  signal counter_buffer_1_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_buffer_1_reg[0]_i_105_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_105_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_105_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_105_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_37_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_37_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_37_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_39_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_39_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_39_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_48_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_48_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_48_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_58_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_58_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_58_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_70_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_70_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_70_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_70_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_87_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_87_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_87_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_87_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_88_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_88_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_88_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_88_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_1_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_1_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_1_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_1_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_1_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_1_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_1_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_1_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_1_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_1_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_1_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_1_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_1_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_1_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_1_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_1_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_1_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_1_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_1_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_1_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_1_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_1_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_1_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_1_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_1_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_1_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_buffer_22 : STD_LOGIC;
  signal counter_buffer_23 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_buffer_2[0]_i_100_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_101_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_102_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_103_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_104_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_105_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_106_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_107_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_108_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_109_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_110_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_111_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_112_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_113_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_114_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_115_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_118_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_119_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_120_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_121_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_122_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_123_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_124_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_125_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_126_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_127_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_128_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_129_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_12_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_130_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_131_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_132_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_133_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_134_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_135_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_136_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_137_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_138_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_139_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_13_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_140_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_141_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_142_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_143_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_144_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_145_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_146_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_14_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_16_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_17_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_20_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_21_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_22_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_23_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_24_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_25_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_26_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_28_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_29_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_30_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_31_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_32_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_33_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_34_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_35_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_39_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_40_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_41_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_42_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_43_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_44_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_45_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_46_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_48_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_49_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_50_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_51_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_52_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_53_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_54_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_55_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_58_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_59_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_60_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_61_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_62_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_63_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_64_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_65_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_66_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_67_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_68_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_69_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_70_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_71_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_72_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_74_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_75_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_76_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_77_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_78_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_79_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_80_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_81_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_82_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_83_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_84_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_85_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_86_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_87_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_88_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_89_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_92_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_93_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_94_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_95_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_96_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_97_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_98_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[0]_i_99_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[12]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[12]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[12]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[24]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[24]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[24]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[28]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[28]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[28]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[4]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_2[8]_i_5_n_0\ : STD_LOGIC;
  signal counter_buffer_2_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_buffer_2_reg[0]_i_116_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_116_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_116_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_116_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_117_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_117_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_117_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_117_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_36_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_37_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_37_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_37_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_47_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_47_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_47_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_56_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_56_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_56_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_73_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_73_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_73_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_73_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_90_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_90_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_90_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_90_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_91_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_91_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_91_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_91_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_2_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_2_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_2_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_2_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_2_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_2_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_2_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_2_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_2_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_2_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_2_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_2_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_2_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_2_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_2_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_2_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_2_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_2_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_2_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_2_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_2_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_2_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_2_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_2_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_2_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_2_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_2_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_buffer_32 : STD_LOGIC;
  signal counter_buffer_329_in : STD_LOGIC;
  signal counter_buffer_33 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \counter_buffer_3[0]_i_100_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_101_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_102_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_103_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_104_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_105_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_106_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_107_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_108_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_109_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_110_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_111_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_12_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_13_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_14_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_16_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_18_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_20_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_21_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_22_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_23_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_24_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_25_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_29_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_30_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_31_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_32_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_33_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_34_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_35_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_36_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_39_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_40_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_41_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_42_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_43_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_44_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_45_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_46_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_47_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_48_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_49_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_50_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_51_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_52_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_53_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_54_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_55_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_56_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_57_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_58_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_59_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_60_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_61_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_64_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_65_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_66_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_67_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_68_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_69_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_70_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_71_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_72_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_73_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_74_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_75_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_76_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_77_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_78_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_79_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_82_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_83_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_84_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_85_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_86_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_87_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_88_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_89_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_90_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_91_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_92_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_93_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_94_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_95_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_96_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_97_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_98_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_99_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[0]_i_9_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[12]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[12]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[12]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[24]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[24]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[24]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[28]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[28]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[28]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[4]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_3[8]_i_5_n_0\ : STD_LOGIC;
  signal counter_buffer_3_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_buffer_3_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_26_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_26_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_26_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_28_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_28_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_28_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_37_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_37_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_37_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_62_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_62_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_62_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_62_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_63_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_63_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_63_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_63_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_80_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_80_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_80_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_80_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_81_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_81_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_81_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_81_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_3_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_3_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_3_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_3_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_3_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_3_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_3_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_3_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_3_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_3_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_3_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_3_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_3_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_3_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_3_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_3_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_3_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_3_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_3_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_3_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_3_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_3_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_3_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_3_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_3_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_3_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_3_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_3_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_3_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_3_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_3_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_buffer_42 : STD_LOGIC;
  signal counter_buffer_428_in : STD_LOGIC;
  signal counter_buffer_43 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \counter_buffer_4[0]_i_100_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_101_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_102_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_103_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_104_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_105_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_106_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_107_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_108_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_109_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_110_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_111_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_112_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_113_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_114_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_115_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_118_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_119_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_120_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_121_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_122_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_123_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_124_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_125_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_126_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_127_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_128_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_129_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_12_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_130_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_131_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_132_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_133_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_134_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_135_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_136_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_137_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_138_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_139_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_13_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_140_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_141_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_142_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_143_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_144_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_145_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_146_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_14_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_16_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_17_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_20_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_21_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_22_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_23_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_24_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_25_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_26_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_28_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_29_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_30_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_31_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_32_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_33_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_34_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_35_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_39_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_40_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_41_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_42_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_43_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_44_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_45_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_46_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_48_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_49_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_50_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_51_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_52_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_53_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_54_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_55_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_58_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_59_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_60_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_61_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_62_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_63_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_64_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_65_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_66_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_67_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_68_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_69_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_70_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_71_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_72_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_74_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_75_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_76_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_77_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_78_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_79_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_80_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_81_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_82_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_83_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_84_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_85_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_86_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_87_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_88_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_89_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_92_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_93_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_94_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_95_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_96_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_97_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_98_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[0]_i_99_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[12]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[12]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[12]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[24]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[24]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[24]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[28]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[28]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[28]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[4]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_4[8]_i_5_n_0\ : STD_LOGIC;
  signal counter_buffer_4_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_buffer_4_reg[0]_i_116_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_116_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_116_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_116_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_117_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_117_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_117_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_117_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_36_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_37_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_37_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_37_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_47_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_47_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_47_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_56_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_56_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_56_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_73_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_73_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_73_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_73_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_90_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_90_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_90_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_90_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_91_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_91_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_91_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_91_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_4_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_4_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_4_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_4_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_4_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_4_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_4_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_4_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_4_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_4_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_4_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_4_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_4_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_4_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_4_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_4_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_4_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_4_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_4_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_4_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_4_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_4_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_4_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_4_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_4_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_4_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_4_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_4_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_4_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_4_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_4_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_buffer_52 : STD_LOGIC;
  signal counter_buffer_527_in : STD_LOGIC;
  signal counter_buffer_53 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_buffer_5[0]_i_100_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_101_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_102_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_103_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_104_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_105_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_106_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_107_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_108_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_109_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_110_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_111_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_112_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_113_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_114_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_115_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_118_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_119_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_120_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_121_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_122_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_123_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_124_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_125_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_126_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_127_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_128_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_129_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_12_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_130_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_131_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_132_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_133_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_134_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_135_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_136_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_137_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_138_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_139_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_13_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_140_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_141_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_142_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_143_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_144_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_145_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_146_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_14_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_16_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_17_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_20_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_21_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_22_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_23_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_24_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_25_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_26_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_28_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_29_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_30_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_31_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_32_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_33_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_34_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_35_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_39_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_40_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_41_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_42_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_43_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_44_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_45_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_46_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_48_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_49_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_50_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_51_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_52_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_53_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_54_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_55_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_58_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_59_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_60_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_61_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_62_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_63_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_64_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_65_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_66_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_67_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_68_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_69_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_70_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_71_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_72_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_74_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_75_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_76_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_77_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_78_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_79_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_80_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_81_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_82_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_83_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_84_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_85_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_86_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_87_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_88_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_89_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_92_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_93_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_94_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_95_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_96_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_97_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_98_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[0]_i_99_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[12]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[12]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[12]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[24]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[24]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[24]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[28]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[28]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[28]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[4]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_5[8]_i_5_n_0\ : STD_LOGIC;
  signal counter_buffer_5_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_buffer_5_reg[0]_i_116_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_116_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_116_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_116_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_117_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_117_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_117_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_117_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_36_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_37_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_37_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_37_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_47_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_47_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_47_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_56_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_56_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_56_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_73_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_73_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_73_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_73_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_90_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_90_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_90_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_90_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_91_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_91_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_91_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_91_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_5_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_5_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_5_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_5_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_5_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_5_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_5_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_5_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_5_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_5_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_5_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_5_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_5_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_5_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_5_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_5_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_5_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_5_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_5_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_5_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_5_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_5_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_5_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_5_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_5_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_5_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_5_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_5_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_5_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_5_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_5_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_buffer_62 : STD_LOGIC;
  signal counter_buffer_626_in : STD_LOGIC;
  signal counter_buffer_63 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_buffer_6[0]_i_100_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_101_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_102_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_103_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_104_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_105_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_106_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_107_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_108_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_109_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_110_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_111_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_112_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_113_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_114_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_115_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_118_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_119_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_120_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_121_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_122_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_123_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_124_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_125_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_126_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_127_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_128_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_129_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_12_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_130_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_131_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_132_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_133_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_134_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_135_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_136_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_137_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_138_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_139_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_13_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_140_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_141_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_142_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_143_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_144_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_145_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_146_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_14_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_16_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_17_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_20_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_21_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_22_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_23_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_24_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_25_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_26_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_28_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_29_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_30_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_31_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_32_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_33_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_34_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_35_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_39_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_40_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_41_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_42_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_43_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_44_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_45_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_46_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_48_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_49_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_50_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_51_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_52_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_53_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_54_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_55_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_58_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_59_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_60_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_61_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_62_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_63_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_64_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_65_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_66_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_67_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_68_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_69_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_70_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_71_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_72_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_74_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_75_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_76_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_77_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_78_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_79_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_80_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_81_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_82_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_83_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_84_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_85_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_86_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_87_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_88_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_89_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_92_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_93_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_94_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_95_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_96_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_97_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_98_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[0]_i_99_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[12]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[12]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[12]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[24]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[24]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[24]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[28]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[28]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[28]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[4]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_6[8]_i_5_n_0\ : STD_LOGIC;
  signal counter_buffer_6_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_buffer_6_reg[0]_i_116_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_116_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_116_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_116_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_117_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_117_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_117_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_117_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_36_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_37_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_37_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_37_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_47_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_47_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_47_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_56_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_56_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_56_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_73_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_73_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_73_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_73_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_90_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_90_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_90_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_90_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_91_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_91_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_91_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_91_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_6_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_6_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_6_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_6_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_6_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_6_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_6_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_6_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_6_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_6_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_6_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_6_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_6_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_6_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_6_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_6_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_6_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_6_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_6_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_6_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_6_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_6_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_6_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_6_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_6_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_6_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_6_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_6_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_6_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_6_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_6_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_buffer_72 : STD_LOGIC;
  signal counter_buffer_725_in : STD_LOGIC;
  signal counter_buffer_73 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \counter_buffer_7[0]_i_100_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_101_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_102_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_103_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_104_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_105_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_106_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_107_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_108_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_109_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_110_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_111_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_112_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_113_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_114_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_115_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_116_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_117_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_118_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_119_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_120_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_121_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_122_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_124_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_125_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_126_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_127_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_128_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_129_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_12_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_130_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_131_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_132_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_133_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_134_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_135_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_136_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_137_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_138_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_139_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_13_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_140_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_141_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_142_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_14_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_16_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_17_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_20_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_21_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_22_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_23_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_24_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_25_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_26_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_28_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_29_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_30_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_31_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_32_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_33_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_34_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_35_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_40_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_41_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_42_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_43_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_44_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_45_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_46_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_47_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_49_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_50_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_51_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_52_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_53_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_54_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_55_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_56_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_59_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_60_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_61_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_62_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_63_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_64_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_65_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_66_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_67_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_68_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_69_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_70_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_71_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_72_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_73_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_74_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_75_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_76_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_77_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_78_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_79_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_81_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_82_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_83_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_84_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_85_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_86_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_87_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_88_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_89_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_90_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_91_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_92_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_93_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_94_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_95_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_96_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[0]_i_99_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[12]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[12]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[12]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[24]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[24]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[24]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[28]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[28]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[28]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[4]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_7[8]_i_5_n_0\ : STD_LOGIC;
  signal counter_buffer_7_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_buffer_7_reg[0]_i_123_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_123_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_123_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_123_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_37_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_37_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_37_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_39_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_39_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_39_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_48_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_48_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_48_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_58_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_58_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_58_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_80_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_80_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_80_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_80_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_97_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_97_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_97_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_97_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_98_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_98_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_98_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_98_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_7_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_7_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_7_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_7_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_7_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_7_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_7_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_7_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_7_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_7_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_7_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_7_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_7_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_7_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_7_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_7_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_7_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_7_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_7_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_7_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_7_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_7_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_7_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_7_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_7_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_7_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_7_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_7_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_7_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_7_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_7_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_buffer_82 : STD_LOGIC;
  signal counter_buffer_824_in : STD_LOGIC;
  signal counter_buffer_83 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \counter_buffer_8[0]_i_100_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_101_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_102_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_103_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_104_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_105_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_106_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_107_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_108_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_109_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_110_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_111_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_112_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_113_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_114_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_115_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_116_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_117_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_118_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_119_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_120_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_122_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_123_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_124_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_125_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_126_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_127_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_128_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_129_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_12_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_130_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_131_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_132_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_133_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_134_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_135_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_136_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_137_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_138_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_139_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_13_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_140_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_141_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_142_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_143_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_14_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_16_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_17_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_20_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_21_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_22_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_23_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_24_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_25_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_26_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_28_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_29_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_30_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_31_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_32_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_33_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_34_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_35_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_40_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_41_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_42_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_43_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_44_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_45_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_46_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_47_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_49_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_50_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_51_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_52_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_53_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_54_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_55_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_56_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_59_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_60_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_61_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_62_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_63_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_64_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_65_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_66_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_67_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_68_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_69_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_70_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_71_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_72_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_73_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_74_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_75_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_76_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_77_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_79_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_80_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_81_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_82_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_83_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_84_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_85_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_86_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_87_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_88_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_89_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_90_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_91_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_92_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_93_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_94_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_97_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_98_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[0]_i_99_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[12]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[12]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[12]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[24]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[24]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[24]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[28]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[28]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[28]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[4]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_8[8]_i_5_n_0\ : STD_LOGIC;
  signal counter_buffer_8_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_buffer_8_reg[0]_i_121_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_121_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_121_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_121_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_37_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_37_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_37_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_39_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_39_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_39_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_48_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_48_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_48_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_58_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_58_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_58_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_78_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_78_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_78_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_78_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_95_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_95_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_95_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_95_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_96_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_96_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_96_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_96_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_8_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_8_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_8_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_8_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_8_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_8_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_8_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_8_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_8_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_8_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_8_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_8_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_8_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_8_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_8_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_8_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_8_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_8_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_8_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_8_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_8_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_8_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_8_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_8_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_8_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_8_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_8_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_8_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_8_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_8_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_8_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_buffer_92 : STD_LOGIC;
  signal counter_buffer_923_in : STD_LOGIC;
  signal counter_buffer_93 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \counter_buffer_9[0]_i_100_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_101_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_102_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_103_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_104_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_105_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_106_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_107_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_108_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_109_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_10_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_110_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_111_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_112_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_113_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_114_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_115_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_116_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_117_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_118_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_119_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_11_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_120_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_121_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_122_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_124_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_125_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_126_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_127_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_128_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_129_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_12_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_130_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_131_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_132_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_133_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_134_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_135_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_136_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_137_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_138_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_139_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_13_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_140_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_141_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_142_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_143_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_144_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_145_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_14_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_15_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_16_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_17_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_19_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_20_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_21_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_22_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_23_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_24_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_25_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_26_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_28_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_29_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_30_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_31_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_32_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_33_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_34_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_35_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_40_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_41_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_42_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_43_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_44_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_45_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_46_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_47_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_49_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_50_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_51_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_52_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_53_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_54_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_55_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_56_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_59_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_60_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_61_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_62_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_63_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_64_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_65_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_66_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_67_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_68_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_69_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_6_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_70_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_71_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_72_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_73_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_74_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_75_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_76_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_77_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_78_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_79_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_81_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_82_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_83_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_84_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_85_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_86_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_87_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_88_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_89_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_90_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_91_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_92_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_93_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_94_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_95_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_96_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[0]_i_99_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[12]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[12]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[12]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[24]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[24]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[24]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[24]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[28]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[28]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[28]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[28]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[4]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[4]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[4]_i_5_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter_buffer_9[8]_i_5_n_0\ : STD_LOGIC;
  signal counter_buffer_9_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter_buffer_9_reg[0]_i_123_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_123_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_123_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_123_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_37_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_37_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_37_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_39_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_39_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_39_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_48_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_48_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_48_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_58_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_58_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_58_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_58_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_80_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_80_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_80_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_80_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_97_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_97_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_97_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_97_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_98_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_98_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_98_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_98_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_9_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_9_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_9_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_9_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_9_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_9_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_9_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_9_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_9_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_9_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_9_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_9_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_9_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_9_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_9_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_9_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_9_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_9_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_9_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_9_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_9_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_9_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_9_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_buffer_9_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_buffer_9_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_buffer_9_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_buffer_9_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_buffer_9_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_buffer_9_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_buffer_9_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_buffer_9_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal dd0_i_1_n_0 : STD_LOGIC;
  signal dd0_i_2_n_0 : STD_LOGIC;
  signal dd0_i_3_n_0 : STD_LOGIC;
  signal dd0_i_4_n_0 : STD_LOGIC;
  signal dd0_i_5_n_0 : STD_LOGIC;
  signal dd0_i_6_n_0 : STD_LOGIC;
  signal dd0_i_7_n_0 : STD_LOGIC;
  signal dd0_i_8_n_0 : STD_LOGIC;
  signal dd0_i_9_n_0 : STD_LOGIC;
  signal dd1_i_1_n_0 : STD_LOGIC;
  signal dd1_i_2_n_0 : STD_LOGIC;
  signal dd1_i_3_n_0 : STD_LOGIC;
  signal dd1_i_4_n_0 : STD_LOGIC;
  signal dd1_i_5_n_0 : STD_LOGIC;
  signal dd1_i_6_n_0 : STD_LOGIC;
  signal dd1_i_7_n_0 : STD_LOGIC;
  signal dd1_i_8_n_0 : STD_LOGIC;
  signal dd1_i_9_n_0 : STD_LOGIC;
  signal dd2_i_1_n_0 : STD_LOGIC;
  signal dd2_i_2_n_0 : STD_LOGIC;
  signal dd2_i_3_n_0 : STD_LOGIC;
  signal dd2_i_4_n_0 : STD_LOGIC;
  signal dd2_i_5_n_0 : STD_LOGIC;
  signal dd2_i_6_n_0 : STD_LOGIC;
  signal dd2_i_7_n_0 : STD_LOGIC;
  signal dd2_i_8_n_0 : STD_LOGIC;
  signal dd2_i_9_n_0 : STD_LOGIC;
  signal dd3_i_1_n_0 : STD_LOGIC;
  signal dd3_i_2_n_0 : STD_LOGIC;
  signal dd3_i_3_n_0 : STD_LOGIC;
  signal dd3_i_4_n_0 : STD_LOGIC;
  signal dd3_i_5_n_0 : STD_LOGIC;
  signal dd3_i_6_n_0 : STD_LOGIC;
  signal dd3_i_7_n_0 : STD_LOGIC;
  signal dd3_i_8_n_0 : STD_LOGIC;
  signal dd3_i_9_n_0 : STD_LOGIC;
  signal \^led[3]\ : STD_LOGIC;
  signal \^led[4]\ : STD_LOGIC;
  signal \^led[5]\ : STD_LOGIC;
  signal \^led[6]\ : STD_LOGIC;
  signal \^led[7]\ : STD_LOGIC;
  signal load : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal slv_reg0 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0__0\ : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg_wren : STD_LOGIC;
  signal NLW_clk_out_10MHz_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_clk_out_10MHz_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_clk_out_10MHz_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_clk_out_10MHz_reg_i_20_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_clk_out_10MHz_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_clk_out_10MHz_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_all_half_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_upto_10_1_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_upto_10_1_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_upto_10_1_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_upto_10_1_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_upto_10_1_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_count_upto_2_1_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_upto_2_1_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_upto_2_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_upto_3_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_upto_3_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_upto_3_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_count_upto_4_1_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_upto_4_1_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_upto_4_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_upto_4_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_count_upto_6_1_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_upto_6_1_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_upto_7_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_upto_7_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_upto_8_1_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_upto_8_1_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_count_upto_8_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_upto_8_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_upto_8_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_count_upto_9_1_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_count_upto_9_1_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_upto_9_1_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_upto_9_1_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_upto_9_1_reg[5]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_count_upto_all_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_upto_all_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_upto_all_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_counter_1_ns_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_1_ns_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_1_ns_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_counter_1_ns_reg[0]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_1_ns_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_counter_1_ns_reg[0]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_1_ns_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_1_ns_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_1_ns_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_10_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_10_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_10_reg[0]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_buffer_10_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_10_reg[0]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_10_reg[0]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_10_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_10_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_10_reg[0]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_10_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_10_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_1_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_1_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_1_reg[0]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_buffer_1_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_1_reg[0]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_1_reg[0]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_1_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_1_reg[0]_i_70_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_1_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_1_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_1_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_2_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_2_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_2_reg[0]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_2_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_2_reg[0]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_2_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_2_reg[0]_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_2_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_2_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_2_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_3_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_3_reg[0]_i_26_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_3_reg[0]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_3_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_3_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_3_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_4_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_4_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_4_reg[0]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_4_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_4_reg[0]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_4_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_4_reg[0]_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_4_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_4_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_4_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_5_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_5_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_5_reg[0]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_5_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_5_reg[0]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_5_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_5_reg[0]_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_5_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_5_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_5_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_6_reg[0]_i_117_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_counter_buffer_6_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_6_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_6_reg[0]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_6_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_6_reg[0]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_6_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_6_reg[0]_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_6_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_6_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_6_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_7_reg[0]_i_123_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_counter_buffer_7_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_7_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_7_reg[0]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_buffer_7_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_7_reg[0]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_7_reg[0]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_7_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_7_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_7_reg[0]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_7_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_7_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_8_reg[0]_i_121_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_counter_buffer_8_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_8_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_8_reg[0]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_counter_buffer_8_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_buffer_8_reg[0]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_8_reg[0]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_8_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_8_reg[0]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_8_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_8_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_8_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_9_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_9_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_9_reg[0]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_buffer_9_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_buffer_9_reg[0]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_9_reg[0]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_9_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_9_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_9_reg[0]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_9_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_counter_buffer_9_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair0";
  attribute HLUTNM : string;
  attribute HLUTNM of \count_upto_9_1[13]_i_2\ : label is "lutpair29";
  attribute HLUTNM of \count_upto_9_1[13]_i_3\ : label is "lutpair28";
  attribute HLUTNM of \count_upto_9_1[13]_i_4\ : label is "lutpair27";
  attribute HLUTNM of \count_upto_9_1[13]_i_5\ : label is "lutpair26";
  attribute HLUTNM of \count_upto_9_1[13]_i_6\ : label is "lutpair30";
  attribute HLUTNM of \count_upto_9_1[13]_i_7\ : label is "lutpair29";
  attribute HLUTNM of \count_upto_9_1[13]_i_8\ : label is "lutpair28";
  attribute HLUTNM of \count_upto_9_1[13]_i_9\ : label is "lutpair27";
  attribute HLUTNM of \count_upto_9_1[17]_i_2\ : label is "lutpair33";
  attribute HLUTNM of \count_upto_9_1[17]_i_3\ : label is "lutpair32";
  attribute HLUTNM of \count_upto_9_1[17]_i_4\ : label is "lutpair31";
  attribute HLUTNM of \count_upto_9_1[17]_i_5\ : label is "lutpair30";
  attribute HLUTNM of \count_upto_9_1[17]_i_6\ : label is "lutpair34";
  attribute HLUTNM of \count_upto_9_1[17]_i_7\ : label is "lutpair33";
  attribute HLUTNM of \count_upto_9_1[17]_i_8\ : label is "lutpair32";
  attribute HLUTNM of \count_upto_9_1[17]_i_9\ : label is "lutpair31";
  attribute HLUTNM of \count_upto_9_1[21]_i_2\ : label is "lutpair37";
  attribute HLUTNM of \count_upto_9_1[21]_i_3\ : label is "lutpair36";
  attribute HLUTNM of \count_upto_9_1[21]_i_4\ : label is "lutpair35";
  attribute HLUTNM of \count_upto_9_1[21]_i_5\ : label is "lutpair34";
  attribute HLUTNM of \count_upto_9_1[21]_i_6\ : label is "lutpair38";
  attribute HLUTNM of \count_upto_9_1[21]_i_7\ : label is "lutpair37";
  attribute HLUTNM of \count_upto_9_1[21]_i_8\ : label is "lutpair36";
  attribute HLUTNM of \count_upto_9_1[21]_i_9\ : label is "lutpair35";
  attribute HLUTNM of \count_upto_9_1[25]_i_2\ : label is "lutpair41";
  attribute HLUTNM of \count_upto_9_1[25]_i_3\ : label is "lutpair40";
  attribute HLUTNM of \count_upto_9_1[25]_i_4\ : label is "lutpair39";
  attribute HLUTNM of \count_upto_9_1[25]_i_5\ : label is "lutpair38";
  attribute HLUTNM of \count_upto_9_1[25]_i_6\ : label is "lutpair42";
  attribute HLUTNM of \count_upto_9_1[25]_i_7\ : label is "lutpair41";
  attribute HLUTNM of \count_upto_9_1[25]_i_8\ : label is "lutpair40";
  attribute HLUTNM of \count_upto_9_1[25]_i_9\ : label is "lutpair39";
  attribute HLUTNM of \count_upto_9_1[29]_i_2\ : label is "lutpair45";
  attribute HLUTNM of \count_upto_9_1[29]_i_3\ : label is "lutpair44";
  attribute HLUTNM of \count_upto_9_1[29]_i_4\ : label is "lutpair43";
  attribute HLUTNM of \count_upto_9_1[29]_i_5\ : label is "lutpair42";
  attribute HLUTNM of \count_upto_9_1[29]_i_6\ : label is "lutpair46";
  attribute HLUTNM of \count_upto_9_1[29]_i_7\ : label is "lutpair45";
  attribute HLUTNM of \count_upto_9_1[29]_i_8\ : label is "lutpair44";
  attribute HLUTNM of \count_upto_9_1[29]_i_9\ : label is "lutpair43";
  attribute HLUTNM of \count_upto_9_1[31]_i_2\ : label is "lutpair46";
  attribute HLUTNM of \count_upto_9_1[9]_i_2\ : label is "lutpair25";
  attribute HLUTNM of \count_upto_9_1[9]_i_3\ : label is "lutpair24";
  attribute HLUTNM of \count_upto_9_1[9]_i_4\ : label is "lutpair23";
  attribute HLUTNM of \count_upto_9_1[9]_i_6\ : label is "lutpair26";
  attribute HLUTNM of \count_upto_9_1[9]_i_7\ : label is "lutpair25";
  attribute HLUTNM of \count_upto_9_1[9]_i_8\ : label is "lutpair24";
  attribute HLUTNM of \count_upto_9_1[9]_i_9\ : label is "lutpair23";
  attribute HLUTNM of \count_upto_all[12]_i_2\ : label is "lutpair4";
  attribute HLUTNM of \count_upto_all[12]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \count_upto_all[12]_i_4\ : label is "lutpair2";
  attribute HLUTNM of \count_upto_all[12]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \count_upto_all[12]_i_6\ : label is "lutpair5";
  attribute HLUTNM of \count_upto_all[12]_i_7\ : label is "lutpair4";
  attribute HLUTNM of \count_upto_all[12]_i_8\ : label is "lutpair3";
  attribute HLUTNM of \count_upto_all[12]_i_9\ : label is "lutpair2";
  attribute HLUTNM of \count_upto_all[16]_i_2\ : label is "lutpair8";
  attribute HLUTNM of \count_upto_all[16]_i_3\ : label is "lutpair7";
  attribute HLUTNM of \count_upto_all[16]_i_4\ : label is "lutpair6";
  attribute HLUTNM of \count_upto_all[16]_i_5\ : label is "lutpair5";
  attribute HLUTNM of \count_upto_all[16]_i_6\ : label is "lutpair9";
  attribute HLUTNM of \count_upto_all[16]_i_7\ : label is "lutpair8";
  attribute HLUTNM of \count_upto_all[16]_i_8\ : label is "lutpair7";
  attribute HLUTNM of \count_upto_all[16]_i_9\ : label is "lutpair6";
  attribute HLUTNM of \count_upto_all[20]_i_2\ : label is "lutpair12";
  attribute HLUTNM of \count_upto_all[20]_i_3\ : label is "lutpair11";
  attribute HLUTNM of \count_upto_all[20]_i_4\ : label is "lutpair10";
  attribute HLUTNM of \count_upto_all[20]_i_5\ : label is "lutpair9";
  attribute HLUTNM of \count_upto_all[20]_i_6\ : label is "lutpair13";
  attribute HLUTNM of \count_upto_all[20]_i_7\ : label is "lutpair12";
  attribute HLUTNM of \count_upto_all[20]_i_8\ : label is "lutpair11";
  attribute HLUTNM of \count_upto_all[20]_i_9\ : label is "lutpair10";
  attribute HLUTNM of \count_upto_all[24]_i_2\ : label is "lutpair16";
  attribute HLUTNM of \count_upto_all[24]_i_3\ : label is "lutpair15";
  attribute HLUTNM of \count_upto_all[24]_i_4\ : label is "lutpair14";
  attribute HLUTNM of \count_upto_all[24]_i_5\ : label is "lutpair13";
  attribute HLUTNM of \count_upto_all[24]_i_6\ : label is "lutpair17";
  attribute HLUTNM of \count_upto_all[24]_i_7\ : label is "lutpair16";
  attribute HLUTNM of \count_upto_all[24]_i_8\ : label is "lutpair15";
  attribute HLUTNM of \count_upto_all[24]_i_9\ : label is "lutpair14";
  attribute HLUTNM of \count_upto_all[28]_i_2\ : label is "lutpair20";
  attribute HLUTNM of \count_upto_all[28]_i_3\ : label is "lutpair19";
  attribute HLUTNM of \count_upto_all[28]_i_4\ : label is "lutpair18";
  attribute HLUTNM of \count_upto_all[28]_i_5\ : label is "lutpair17";
  attribute HLUTNM of \count_upto_all[28]_i_6\ : label is "lutpair21";
  attribute HLUTNM of \count_upto_all[28]_i_7\ : label is "lutpair20";
  attribute HLUTNM of \count_upto_all[28]_i_8\ : label is "lutpair19";
  attribute HLUTNM of \count_upto_all[28]_i_9\ : label is "lutpair18";
  attribute HLUTNM of \count_upto_all[31]_i_2\ : label is "lutpair22";
  attribute HLUTNM of \count_upto_all[31]_i_3\ : label is "lutpair21";
  attribute HLUTNM of \count_upto_all[31]_i_6\ : label is "lutpair22";
  attribute HLUTNM of \count_upto_all[8]_i_2\ : label is "lutpair0";
  attribute HLUTNM of \count_upto_all[8]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \count_upto_all[8]_i_5\ : label is "lutpair0";
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  S(0) <= \^s\(0);
  \axi_awaddr_reg[3]_0\ <= \^axi_awaddr_reg[3]_0\;
  \led[3]\ <= \^led[3]\;
  \led[4]\ <= \^led[4]\;
  \led[5]\ <= \^led[5]\;
  \led[6]\ <= \^led[6]\;
  \led[7]\ <= \^led[7]\;
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_wready <= \^s00_axi_wready\;
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_reg_1,
      Q => \^axi_awaddr_reg[3]_0\,
      S => SR(0)
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => SR(0)
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => SR(0)
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s00_axi_arready\,
      R => SR(0)
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^axi_awaddr_reg[3]_0\,
      I4 => \^s00_axi_awready\,
      I5 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^axi_awaddr_reg[3]_0\,
      I4 => \^s00_axi_awready\,
      I5 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => SR(0)
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => SR(0)
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^axi_awaddr_reg[3]_0\,
      I3 => \^s00_axi_awready\,
      O => axi_awready_i_2_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_i_2_n_0,
      Q => \^s00_axi_awready\,
      R => SR(0)
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_reg_0,
      Q => s00_axi_bvalid,
      R => SR(0)
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg1(0),
      I2 => axi_araddr(2),
      I3 => slv_reg2(0),
      I4 => axi_araddr(3),
      I5 => slv_reg0(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => slv_reg1(10),
      I2 => axi_araddr(2),
      I3 => slv_reg2(10),
      I4 => axi_araddr(3),
      I5 => slv_reg0(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => slv_reg1(11),
      I2 => axi_araddr(2),
      I3 => slv_reg2(11),
      I4 => axi_araddr(3),
      I5 => slv_reg0(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => slv_reg1(12),
      I2 => axi_araddr(2),
      I3 => slv_reg2(12),
      I4 => axi_araddr(3),
      I5 => slv_reg0(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => slv_reg1(13),
      I2 => axi_araddr(2),
      I3 => slv_reg2(13),
      I4 => axi_araddr(3),
      I5 => slv_reg0(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => slv_reg1(14),
      I2 => axi_araddr(2),
      I3 => slv_reg2(14),
      I4 => axi_araddr(3),
      I5 => slv_reg0(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => slv_reg1(15),
      I2 => axi_araddr(2),
      I3 => slv_reg2(15),
      I4 => axi_araddr(3),
      I5 => slv_reg0(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => slv_reg1(16),
      I2 => axi_araddr(2),
      I3 => slv_reg2(16),
      I4 => axi_araddr(3),
      I5 => slv_reg0(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => slv_reg1(17),
      I2 => axi_araddr(2),
      I3 => slv_reg2(17),
      I4 => axi_araddr(3),
      I5 => slv_reg0(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => slv_reg1(18),
      I2 => axi_araddr(2),
      I3 => slv_reg2(18),
      I4 => axi_araddr(3),
      I5 => slv_reg0(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => slv_reg1(19),
      I2 => axi_araddr(2),
      I3 => slv_reg2(19),
      I4 => axi_araddr(3),
      I5 => slv_reg0(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg1(1),
      I2 => axi_araddr(2),
      I3 => slv_reg2(1),
      I4 => axi_araddr(3),
      I5 => slv_reg0(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => slv_reg1(20),
      I2 => axi_araddr(2),
      I3 => slv_reg2(20),
      I4 => axi_araddr(3),
      I5 => slv_reg0(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => slv_reg1(21),
      I2 => axi_araddr(2),
      I3 => slv_reg2(21),
      I4 => axi_araddr(3),
      I5 => slv_reg0(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => slv_reg1(22),
      I2 => axi_araddr(2),
      I3 => slv_reg2(22),
      I4 => axi_araddr(3),
      I5 => slv_reg0(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => slv_reg1(23),
      I2 => axi_araddr(2),
      I3 => slv_reg2(23),
      I4 => axi_araddr(3),
      I5 => slv_reg0(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => slv_reg1(24),
      I2 => axi_araddr(2),
      I3 => slv_reg2(24),
      I4 => axi_araddr(3),
      I5 => slv_reg0(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => slv_reg1(25),
      I2 => axi_araddr(2),
      I3 => slv_reg2(25),
      I4 => axi_araddr(3),
      I5 => slv_reg0(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => slv_reg1(26),
      I2 => axi_araddr(2),
      I3 => slv_reg2(26),
      I4 => axi_araddr(3),
      I5 => slv_reg0(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => slv_reg1(27),
      I2 => axi_araddr(2),
      I3 => slv_reg2(27),
      I4 => axi_araddr(3),
      I5 => slv_reg0(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => slv_reg1(28),
      I2 => axi_araddr(2),
      I3 => slv_reg2(28),
      I4 => axi_araddr(3),
      I5 => slv_reg0(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => slv_reg1(29),
      I2 => axi_araddr(2),
      I3 => slv_reg2(29),
      I4 => axi_araddr(3),
      I5 => \slv_reg0__0\(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => slv_reg1(2),
      I2 => axi_araddr(2),
      I3 => slv_reg2(2),
      I4 => axi_araddr(3),
      I5 => slv_reg0(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => slv_reg1(30),
      I2 => axi_araddr(2),
      I3 => slv_reg2(30),
      I4 => axi_araddr(3),
      I5 => \slv_reg0__0\(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => slv_reg1(31),
      I2 => axi_araddr(2),
      I3 => slv_reg2(31),
      I4 => axi_araddr(3),
      I5 => \slv_reg0__0\(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => slv_reg1(3),
      I2 => axi_araddr(2),
      I3 => slv_reg2(3),
      I4 => axi_araddr(3),
      I5 => slv_reg0(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => slv_reg1(4),
      I2 => axi_araddr(2),
      I3 => slv_reg2(4),
      I4 => axi_araddr(3),
      I5 => slv_reg0(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => slv_reg1(5),
      I2 => axi_araddr(2),
      I3 => slv_reg2(5),
      I4 => axi_araddr(3),
      I5 => slv_reg0(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => slv_reg1(6),
      I2 => axi_araddr(2),
      I3 => slv_reg2(6),
      I4 => axi_araddr(3),
      I5 => slv_reg0(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => slv_reg1(7),
      I2 => axi_araddr(2),
      I3 => slv_reg2(7),
      I4 => axi_araddr(3),
      I5 => slv_reg0(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => slv_reg1(8),
      I2 => axi_araddr(2),
      I3 => slv_reg2(8),
      I4 => axi_araddr(3),
      I5 => slv_reg0(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => slv_reg1(9),
      I2 => axi_araddr(2),
      I3 => slv_reg2(9),
      I4 => axi_araddr(3),
      I5 => slv_reg0(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => SR(0)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => SR(0)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => SR(0)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => SR(0)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => SR(0)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => SR(0)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => SR(0)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => SR(0)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => SR(0)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => SR(0)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => SR(0)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => SR(0)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => SR(0)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => SR(0)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => SR(0)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => SR(0)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => SR(0)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => SR(0)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => SR(0)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => SR(0)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => SR(0)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => SR(0)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => SR(0)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => SR(0)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => SR(0)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => SR(0)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => SR(0)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => SR(0)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => SR(0)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => SR(0)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => SR(0)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => SR(0)
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_reg_0,
      Q => s00_axi_rvalid,
      R => SR(0)
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^axi_awaddr_reg[3]_0\,
      I3 => \^s00_axi_wready\,
      O => axi_wready_i_1_n_0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready_i_1_n_0,
      Q => \^s00_axi_wready\,
      R => SR(0)
    );
clk_d_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => clk_d_i_2_n_0,
      I1 => clk_d_i_3_n_0,
      I2 => clk_d_i_4_n_0,
      I3 => clk_d_i_5_n_0,
      O => clk_d_i_1_n_0
    );
clk_d_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_3_reg(0),
      I1 => counter_buffer_3_reg(1),
      I2 => counter_buffer_3_reg(2),
      I3 => counter_buffer_3_reg(3),
      I4 => clk_d_i_6_n_0,
      O => clk_d_i_2_n_0
    );
clk_d_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_3_reg(12),
      I1 => counter_buffer_3_reg(13),
      I2 => counter_buffer_3_reg(14),
      I3 => counter_buffer_3_reg(15),
      I4 => clk_d_i_7_n_0,
      O => clk_d_i_3_n_0
    );
clk_d_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_3_reg(16),
      I1 => counter_buffer_3_reg(17),
      I2 => counter_buffer_3_reg(18),
      I3 => counter_buffer_3_reg(19),
      I4 => clk_d_i_8_n_0,
      O => clk_d_i_4_n_0
    );
clk_d_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_3_reg(28),
      I1 => counter_buffer_3_reg(29),
      I2 => counter_buffer_3_reg(31),
      I3 => counter_buffer_3_reg(30),
      I4 => clk_d_i_9_n_0,
      O => clk_d_i_5_n_0
    );
clk_d_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_3_reg(7),
      I1 => counter_buffer_3_reg(6),
      I2 => counter_buffer_3_reg(5),
      I3 => counter_buffer_3_reg(4),
      O => clk_d_i_6_n_0
    );
clk_d_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_3_reg(9),
      I1 => counter_buffer_3_reg(8),
      I2 => counter_buffer_3_reg(11),
      I3 => counter_buffer_3_reg(10),
      O => clk_d_i_7_n_0
    );
clk_d_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_3_reg(23),
      I1 => counter_buffer_3_reg(22),
      I2 => counter_buffer_3_reg(21),
      I3 => counter_buffer_3_reg(20),
      O => clk_d_i_8_n_0
    );
clk_d_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_3_reg(25),
      I1 => counter_buffer_3_reg(24),
      I2 => counter_buffer_3_reg(27),
      I3 => counter_buffer_3_reg(26),
      O => clk_d_i_9_n_0
    );
clk_d_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => clk_d_i_1_n_0,
      Q => clk_d,
      R => '0'
    );
clk_dac_d_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => clk_dac_d_i_2_n_0,
      I1 => clk_dac_d_i_3_n_0,
      I2 => clk_dac_d_i_4_n_0,
      I3 => clk_dac_d_i_5_n_0,
      O => clk_dac_d_i_1_n_0
    );
clk_dac_d_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_6_reg(0),
      I1 => counter_buffer_6_reg(1),
      I2 => counter_buffer_6_reg(2),
      I3 => counter_buffer_6_reg(3),
      I4 => clk_dac_d_i_6_n_0,
      O => clk_dac_d_i_2_n_0
    );
clk_dac_d_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_6_reg(12),
      I1 => counter_buffer_6_reg(13),
      I2 => counter_buffer_6_reg(14),
      I3 => counter_buffer_6_reg(15),
      I4 => clk_dac_d_i_7_n_0,
      O => clk_dac_d_i_3_n_0
    );
clk_dac_d_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_6_reg(16),
      I1 => counter_buffer_6_reg(17),
      I2 => counter_buffer_6_reg(18),
      I3 => counter_buffer_6_reg(19),
      I4 => clk_dac_d_i_8_n_0,
      O => clk_dac_d_i_4_n_0
    );
clk_dac_d_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_6_reg(28),
      I1 => counter_buffer_6_reg(29),
      I2 => counter_buffer_6_reg(31),
      I3 => counter_buffer_6_reg(30),
      I4 => clk_dac_d_i_9_n_0,
      O => clk_dac_d_i_5_n_0
    );
clk_dac_d_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_6_reg(7),
      I1 => counter_buffer_6_reg(6),
      I2 => counter_buffer_6_reg(5),
      I3 => counter_buffer_6_reg(4),
      O => clk_dac_d_i_6_n_0
    );
clk_dac_d_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_6_reg(9),
      I1 => counter_buffer_6_reg(8),
      I2 => counter_buffer_6_reg(11),
      I3 => counter_buffer_6_reg(10),
      O => clk_dac_d_i_7_n_0
    );
clk_dac_d_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_6_reg(23),
      I1 => counter_buffer_6_reg(22),
      I2 => counter_buffer_6_reg(21),
      I3 => counter_buffer_6_reg(20),
      O => clk_dac_d_i_8_n_0
    );
clk_dac_d_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_6_reg(25),
      I1 => counter_buffer_6_reg(24),
      I2 => counter_buffer_6_reg(27),
      I3 => counter_buffer_6_reg(26),
      O => clk_dac_d_i_9_n_0
    );
clk_dac_d_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => clk_dac_d_i_1_n_0,
      Q => clk_dac_d,
      R => '0'
    );
clk_dac_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => clk_dac_i_2_n_0,
      I1 => clk_dac_i_3_n_0,
      I2 => clk_dac_i_4_n_0,
      I3 => clk_dac_i_5_n_0,
      O => clk_dac_i_1_n_0
    );
clk_dac_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_4_reg(0),
      I1 => counter_buffer_4_reg(1),
      I2 => counter_buffer_4_reg(2),
      I3 => counter_buffer_4_reg(3),
      I4 => clk_dac_i_6_n_0,
      O => clk_dac_i_2_n_0
    );
clk_dac_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_4_reg(12),
      I1 => counter_buffer_4_reg(13),
      I2 => counter_buffer_4_reg(14),
      I3 => counter_buffer_4_reg(15),
      I4 => clk_dac_i_7_n_0,
      O => clk_dac_i_3_n_0
    );
clk_dac_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_4_reg(16),
      I1 => counter_buffer_4_reg(17),
      I2 => counter_buffer_4_reg(18),
      I3 => counter_buffer_4_reg(19),
      I4 => clk_dac_i_8_n_0,
      O => clk_dac_i_4_n_0
    );
clk_dac_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_4_reg(28),
      I1 => counter_buffer_4_reg(29),
      I2 => counter_buffer_4_reg(31),
      I3 => counter_buffer_4_reg(30),
      I4 => clk_dac_i_9_n_0,
      O => clk_dac_i_5_n_0
    );
clk_dac_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_4_reg(7),
      I1 => counter_buffer_4_reg(6),
      I2 => counter_buffer_4_reg(5),
      I3 => counter_buffer_4_reg(4),
      O => clk_dac_i_6_n_0
    );
clk_dac_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_4_reg(9),
      I1 => counter_buffer_4_reg(8),
      I2 => counter_buffer_4_reg(11),
      I3 => counter_buffer_4_reg(10),
      O => clk_dac_i_7_n_0
    );
clk_dac_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_4_reg(23),
      I1 => counter_buffer_4_reg(22),
      I2 => counter_buffer_4_reg(21),
      I3 => counter_buffer_4_reg(20),
      O => clk_dac_i_8_n_0
    );
clk_dac_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_4_reg(25),
      I1 => counter_buffer_4_reg(24),
      I2 => counter_buffer_4_reg(27),
      I3 => counter_buffer_4_reg(26),
      O => clk_dac_i_9_n_0
    );
clk_dac_p_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => clk_dac_p_i_2_n_0,
      I1 => clk_dac_p_i_3_n_0,
      I2 => clk_dac_p_i_4_n_0,
      I3 => clk_dac_p_i_5_n_0,
      O => clk_dac_p_i_1_n_0
    );
clk_dac_p_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_5_reg(0),
      I1 => counter_buffer_5_reg(1),
      I2 => counter_buffer_5_reg(2),
      I3 => counter_buffer_5_reg(3),
      I4 => clk_dac_p_i_6_n_0,
      O => clk_dac_p_i_2_n_0
    );
clk_dac_p_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_5_reg(12),
      I1 => counter_buffer_5_reg(13),
      I2 => counter_buffer_5_reg(14),
      I3 => counter_buffer_5_reg(15),
      I4 => clk_dac_p_i_7_n_0,
      O => clk_dac_p_i_3_n_0
    );
clk_dac_p_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_5_reg(16),
      I1 => counter_buffer_5_reg(17),
      I2 => counter_buffer_5_reg(18),
      I3 => counter_buffer_5_reg(19),
      I4 => clk_dac_p_i_8_n_0,
      O => clk_dac_p_i_4_n_0
    );
clk_dac_p_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_5_reg(28),
      I1 => counter_buffer_5_reg(29),
      I2 => counter_buffer_5_reg(31),
      I3 => counter_buffer_5_reg(30),
      I4 => clk_dac_p_i_9_n_0,
      O => clk_dac_p_i_5_n_0
    );
clk_dac_p_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_5_reg(7),
      I1 => counter_buffer_5_reg(6),
      I2 => counter_buffer_5_reg(5),
      I3 => counter_buffer_5_reg(4),
      O => clk_dac_p_i_6_n_0
    );
clk_dac_p_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_5_reg(9),
      I1 => counter_buffer_5_reg(8),
      I2 => counter_buffer_5_reg(11),
      I3 => counter_buffer_5_reg(10),
      O => clk_dac_p_i_7_n_0
    );
clk_dac_p_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_5_reg(23),
      I1 => counter_buffer_5_reg(22),
      I2 => counter_buffer_5_reg(21),
      I3 => counter_buffer_5_reg(20),
      O => clk_dac_p_i_8_n_0
    );
clk_dac_p_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_5_reg(25),
      I1 => counter_buffer_5_reg(24),
      I2 => counter_buffer_5_reg(27),
      I3 => counter_buffer_5_reg(26),
      O => clk_dac_p_i_9_n_0
    );
clk_dac_p_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => clk_dac_p_i_1_n_0,
      Q => clk_dac_p,
      R => '0'
    );
clk_dac_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => clk_dac_i_1_n_0,
      Q => clk_dac,
      R => '0'
    );
clk_out_10MHz_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(24),
      I1 => counter_1_ns_reg(24),
      I2 => clk_out_10MHz1(25),
      I3 => counter_1_ns_reg(25),
      O => clk_out_10MHz_i_10_n_0
    );
clk_out_10MHz_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_1_ns_reg(23),
      I3 => clk_out_10MHz1(23),
      O => clk_out_10MHz_i_12_n_0
    );
clk_out_10MHz_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_1_ns_reg(21),
      I3 => clk_out_10MHz1(21),
      O => clk_out_10MHz_i_13_n_0
    );
clk_out_10MHz_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_1_ns_reg(19),
      I3 => clk_out_10MHz1(19),
      O => clk_out_10MHz_i_14_n_0
    );
clk_out_10MHz_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_1_ns_reg(17),
      I3 => clk_out_10MHz1(17),
      O => clk_out_10MHz_i_15_n_0
    );
clk_out_10MHz_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(22),
      I1 => counter_1_ns_reg(22),
      I2 => clk_out_10MHz1(23),
      I3 => counter_1_ns_reg(23),
      O => clk_out_10MHz_i_16_n_0
    );
clk_out_10MHz_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(20),
      I1 => counter_1_ns_reg(20),
      I2 => clk_out_10MHz1(21),
      I3 => counter_1_ns_reg(21),
      O => clk_out_10MHz_i_17_n_0
    );
clk_out_10MHz_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(18),
      I1 => counter_1_ns_reg(18),
      I2 => clk_out_10MHz1(19),
      I3 => counter_1_ns_reg(19),
      O => clk_out_10MHz_i_18_n_0
    );
clk_out_10MHz_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(16),
      I1 => counter_1_ns_reg(16),
      I2 => clk_out_10MHz1(17),
      I3 => counter_1_ns_reg(17),
      O => clk_out_10MHz_i_19_n_0
    );
clk_out_10MHz_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_1_ns_reg(15),
      I3 => clk_out_10MHz1(15),
      O => clk_out_10MHz_i_24_n_0
    );
clk_out_10MHz_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_1_ns_reg(13),
      I3 => clk_out_10MHz1(13),
      O => clk_out_10MHz_i_25_n_0
    );
clk_out_10MHz_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_1_ns_reg(11),
      I3 => clk_out_10MHz1(11),
      O => clk_out_10MHz_i_26_n_0
    );
clk_out_10MHz_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_1_ns_reg(9),
      I3 => clk_out_10MHz1(9),
      O => clk_out_10MHz_i_27_n_0
    );
clk_out_10MHz_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(14),
      I1 => counter_1_ns_reg(14),
      I2 => clk_out_10MHz1(15),
      I3 => counter_1_ns_reg(15),
      O => clk_out_10MHz_i_28_n_0
    );
clk_out_10MHz_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(12),
      I1 => counter_1_ns_reg(12),
      I2 => clk_out_10MHz1(13),
      I3 => counter_1_ns_reg(13),
      O => clk_out_10MHz_i_29_n_0
    );
clk_out_10MHz_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_1_ns_reg(31),
      I3 => clk_out_10MHz1(31),
      O => clk_out_10MHz_i_3_n_0
    );
clk_out_10MHz_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(10),
      I1 => counter_1_ns_reg(10),
      I2 => clk_out_10MHz1(11),
      I3 => counter_1_ns_reg(11),
      O => clk_out_10MHz_i_30_n_0
    );
clk_out_10MHz_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(8),
      I1 => counter_1_ns_reg(8),
      I2 => clk_out_10MHz1(9),
      I3 => counter_1_ns_reg(9),
      O => clk_out_10MHz_i_31_n_0
    );
clk_out_10MHz_i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(31),
      O => clk_out_10MHz_i_34_n_0
    );
clk_out_10MHz_i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(30),
      O => clk_out_10MHz_i_35_n_0
    );
clk_out_10MHz_i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(29),
      O => clk_out_10MHz_i_36_n_0
    );
clk_out_10MHz_i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(28),
      O => clk_out_10MHz_i_37_n_0
    );
clk_out_10MHz_i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(27),
      O => clk_out_10MHz_i_38_n_0
    );
clk_out_10MHz_i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(26),
      O => clk_out_10MHz_i_39_n_0
    );
clk_out_10MHz_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_1_ns_reg(29),
      I3 => clk_out_10MHz1(29),
      O => clk_out_10MHz_i_4_n_0
    );
clk_out_10MHz_i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(25),
      O => clk_out_10MHz_i_40_n_0
    );
clk_out_10MHz_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(24),
      O => clk_out_10MHz_i_41_n_0
    );
clk_out_10MHz_i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(23),
      O => clk_out_10MHz_i_42_n_0
    );
clk_out_10MHz_i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(22),
      O => clk_out_10MHz_i_43_n_0
    );
clk_out_10MHz_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_1_ns_reg(7),
      I3 => clk_out_10MHz1(7),
      O => clk_out_10MHz_i_44_n_0
    );
clk_out_10MHz_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_1_ns_reg(5),
      I3 => clk_out_10MHz1(5),
      O => clk_out_10MHz_i_45_n_0
    );
clk_out_10MHz_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_1_ns_reg(3),
      I3 => clk_out_10MHz1(3),
      O => clk_out_10MHz_i_46_n_0
    );
clk_out_10MHz_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => count_all_half(1),
      I2 => counter_1_ns_reg(1),
      O => clk_out_10MHz_i_47_n_0
    );
clk_out_10MHz_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(6),
      I1 => counter_1_ns_reg(6),
      I2 => clk_out_10MHz1(7),
      I3 => counter_1_ns_reg(7),
      O => clk_out_10MHz_i_48_n_0
    );
clk_out_10MHz_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(4),
      I1 => counter_1_ns_reg(4),
      I2 => clk_out_10MHz1(5),
      I3 => counter_1_ns_reg(5),
      O => clk_out_10MHz_i_49_n_0
    );
clk_out_10MHz_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_1_ns_reg(27),
      I3 => clk_out_10MHz1(27),
      O => clk_out_10MHz_i_5_n_0
    );
clk_out_10MHz_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(2),
      I1 => counter_1_ns_reg(2),
      I2 => clk_out_10MHz1(3),
      I3 => counter_1_ns_reg(3),
      O => clk_out_10MHz_i_50_n_0
    );
clk_out_10MHz_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => count_all_half(1),
      I2 => counter_1_ns_reg(1),
      O => clk_out_10MHz_i_51_n_0
    );
clk_out_10MHz_i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(21),
      O => clk_out_10MHz_i_54_n_0
    );
clk_out_10MHz_i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(20),
      O => clk_out_10MHz_i_55_n_0
    );
clk_out_10MHz_i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(19),
      O => clk_out_10MHz_i_56_n_0
    );
clk_out_10MHz_i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(18),
      O => clk_out_10MHz_i_57_n_0
    );
clk_out_10MHz_i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(17),
      O => clk_out_10MHz_i_58_n_0
    );
clk_out_10MHz_i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(16),
      O => clk_out_10MHz_i_59_n_0
    );
clk_out_10MHz_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => clk_out_10MHz1(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_1_ns_reg(25),
      I3 => clk_out_10MHz1(25),
      O => clk_out_10MHz_i_6_n_0
    );
clk_out_10MHz_i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(15),
      O => clk_out_10MHz_i_60_n_0
    );
clk_out_10MHz_i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(14),
      O => clk_out_10MHz_i_61_n_0
    );
clk_out_10MHz_i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(13),
      O => clk_out_10MHz_i_63_n_0
    );
clk_out_10MHz_i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(12),
      O => clk_out_10MHz_i_64_n_0
    );
clk_out_10MHz_i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(11),
      O => clk_out_10MHz_i_65_n_0
    );
clk_out_10MHz_i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(10),
      O => clk_out_10MHz_i_66_n_0
    );
clk_out_10MHz_i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(9),
      O => clk_out_10MHz_i_67_n_0
    );
clk_out_10MHz_i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(8),
      O => clk_out_10MHz_i_68_n_0
    );
clk_out_10MHz_i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(7),
      O => clk_out_10MHz_i_69_n_0
    );
clk_out_10MHz_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(30),
      I1 => counter_1_ns_reg(30),
      I2 => clk_out_10MHz1(31),
      I3 => counter_1_ns_reg(31),
      O => clk_out_10MHz_i_7_n_0
    );
clk_out_10MHz_i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(6),
      O => clk_out_10MHz_i_70_n_0
    );
clk_out_10MHz_i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(5),
      O => clk_out_10MHz_i_71_n_0
    );
clk_out_10MHz_i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(4),
      O => clk_out_10MHz_i_72_n_0
    );
clk_out_10MHz_i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(3),
      O => clk_out_10MHz_i_73_n_0
    );
clk_out_10MHz_i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_all_half(2),
      O => clk_out_10MHz_i_74_n_0
    );
clk_out_10MHz_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(28),
      I1 => counter_1_ns_reg(28),
      I2 => clk_out_10MHz1(29),
      I3 => counter_1_ns_reg(29),
      O => clk_out_10MHz_i_8_n_0
    );
clk_out_10MHz_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_out_10MHz1(26),
      I1 => counter_1_ns_reg(26),
      I2 => clk_out_10MHz1(27),
      I3 => counter_1_ns_reg(27),
      O => clk_out_10MHz_i_9_n_0
    );
clk_out_10MHz_reg: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => clk_out_10MHz_reg_i_1_n_0,
      Q => clk_out_10MHz
    );
clk_out_10MHz_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => clk_out_10MHz_reg_i_2_n_0,
      CO(3) => clk_out_10MHz_reg_i_1_n_0,
      CO(2) => clk_out_10MHz_reg_i_1_n_1,
      CO(1) => clk_out_10MHz_reg_i_1_n_2,
      CO(0) => clk_out_10MHz_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => clk_out_10MHz_i_3_n_0,
      DI(2) => clk_out_10MHz_i_4_n_0,
      DI(1) => clk_out_10MHz_i_5_n_0,
      DI(0) => clk_out_10MHz_i_6_n_0,
      O(3 downto 0) => NLW_clk_out_10MHz_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => clk_out_10MHz_i_7_n_0,
      S(2) => clk_out_10MHz_i_8_n_0,
      S(1) => clk_out_10MHz_i_9_n_0,
      S(0) => clk_out_10MHz_i_10_n_0
    );
clk_out_10MHz_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => clk_out_10MHz_reg_i_23_n_0,
      CO(3) => clk_out_10MHz_reg_i_11_n_0,
      CO(2) => clk_out_10MHz_reg_i_11_n_1,
      CO(1) => clk_out_10MHz_reg_i_11_n_2,
      CO(0) => clk_out_10MHz_reg_i_11_n_3,
      CYINIT => '0',
      DI(3) => clk_out_10MHz_i_24_n_0,
      DI(2) => clk_out_10MHz_i_25_n_0,
      DI(1) => clk_out_10MHz_i_26_n_0,
      DI(0) => clk_out_10MHz_i_27_n_0,
      O(3 downto 0) => NLW_clk_out_10MHz_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => clk_out_10MHz_i_28_n_0,
      S(2) => clk_out_10MHz_i_29_n_0,
      S(1) => clk_out_10MHz_i_30_n_0,
      S(0) => clk_out_10MHz_i_31_n_0
    );
clk_out_10MHz_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => clk_out_10MHz_reg_i_11_n_0,
      CO(3) => clk_out_10MHz_reg_i_2_n_0,
      CO(2) => clk_out_10MHz_reg_i_2_n_1,
      CO(1) => clk_out_10MHz_reg_i_2_n_2,
      CO(0) => clk_out_10MHz_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => clk_out_10MHz_i_12_n_0,
      DI(2) => clk_out_10MHz_i_13_n_0,
      DI(1) => clk_out_10MHz_i_14_n_0,
      DI(0) => clk_out_10MHz_i_15_n_0,
      O(3 downto 0) => NLW_clk_out_10MHz_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => clk_out_10MHz_i_16_n_0,
      S(2) => clk_out_10MHz_i_17_n_0,
      S(1) => clk_out_10MHz_i_18_n_0,
      S(0) => clk_out_10MHz_i_19_n_0
    );
clk_out_10MHz_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => clk_out_10MHz_reg_i_21_n_0,
      CO(3 downto 1) => NLW_clk_out_10MHz_reg_i_20_CO_UNCONNECTED(3 downto 1),
      CO(0) => clk_out_10MHz_reg_i_20_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => count_all_half(30),
      O(3 downto 2) => NLW_clk_out_10MHz_reg_i_20_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => clk_out_10MHz1(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => clk_out_10MHz_i_34_n_0,
      S(0) => clk_out_10MHz_i_35_n_0
    );
clk_out_10MHz_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => clk_out_10MHz_reg_i_22_n_0,
      CO(3) => clk_out_10MHz_reg_i_21_n_0,
      CO(2) => clk_out_10MHz_reg_i_21_n_1,
      CO(1) => clk_out_10MHz_reg_i_21_n_2,
      CO(0) => clk_out_10MHz_reg_i_21_n_3,
      CYINIT => '0',
      DI(3 downto 0) => count_all_half(29 downto 26),
      O(3 downto 0) => clk_out_10MHz1(29 downto 26),
      S(3) => clk_out_10MHz_i_36_n_0,
      S(2) => clk_out_10MHz_i_37_n_0,
      S(1) => clk_out_10MHz_i_38_n_0,
      S(0) => clk_out_10MHz_i_39_n_0
    );
clk_out_10MHz_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => clk_out_10MHz_reg_i_32_n_0,
      CO(3) => clk_out_10MHz_reg_i_22_n_0,
      CO(2) => clk_out_10MHz_reg_i_22_n_1,
      CO(1) => clk_out_10MHz_reg_i_22_n_2,
      CO(0) => clk_out_10MHz_reg_i_22_n_3,
      CYINIT => '0',
      DI(3 downto 0) => count_all_half(25 downto 22),
      O(3 downto 0) => clk_out_10MHz1(25 downto 22),
      S(3) => clk_out_10MHz_i_40_n_0,
      S(2) => clk_out_10MHz_i_41_n_0,
      S(1) => clk_out_10MHz_i_42_n_0,
      S(0) => clk_out_10MHz_i_43_n_0
    );
clk_out_10MHz_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => clk_out_10MHz_reg_i_23_n_0,
      CO(2) => clk_out_10MHz_reg_i_23_n_1,
      CO(1) => clk_out_10MHz_reg_i_23_n_2,
      CO(0) => clk_out_10MHz_reg_i_23_n_3,
      CYINIT => '1',
      DI(3) => clk_out_10MHz_i_44_n_0,
      DI(2) => clk_out_10MHz_i_45_n_0,
      DI(1) => clk_out_10MHz_i_46_n_0,
      DI(0) => clk_out_10MHz_i_47_n_0,
      O(3 downto 0) => NLW_clk_out_10MHz_reg_i_23_O_UNCONNECTED(3 downto 0),
      S(3) => clk_out_10MHz_i_48_n_0,
      S(2) => clk_out_10MHz_i_49_n_0,
      S(1) => clk_out_10MHz_i_50_n_0,
      S(0) => clk_out_10MHz_i_51_n_0
    );
clk_out_10MHz_reg_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => clk_out_10MHz_reg_i_33_n_0,
      CO(3) => clk_out_10MHz_reg_i_32_n_0,
      CO(2) => clk_out_10MHz_reg_i_32_n_1,
      CO(1) => clk_out_10MHz_reg_i_32_n_2,
      CO(0) => clk_out_10MHz_reg_i_32_n_3,
      CYINIT => '0',
      DI(3 downto 0) => count_all_half(21 downto 18),
      O(3 downto 0) => clk_out_10MHz1(21 downto 18),
      S(3) => clk_out_10MHz_i_54_n_0,
      S(2) => clk_out_10MHz_i_55_n_0,
      S(1) => clk_out_10MHz_i_56_n_0,
      S(0) => clk_out_10MHz_i_57_n_0
    );
clk_out_10MHz_reg_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => clk_out_10MHz_reg_i_52_n_0,
      CO(3) => clk_out_10MHz_reg_i_33_n_0,
      CO(2) => clk_out_10MHz_reg_i_33_n_1,
      CO(1) => clk_out_10MHz_reg_i_33_n_2,
      CO(0) => clk_out_10MHz_reg_i_33_n_3,
      CYINIT => '0',
      DI(3 downto 0) => count_all_half(17 downto 14),
      O(3 downto 0) => clk_out_10MHz1(17 downto 14),
      S(3) => clk_out_10MHz_i_58_n_0,
      S(2) => clk_out_10MHz_i_59_n_0,
      S(1) => clk_out_10MHz_i_60_n_0,
      S(0) => clk_out_10MHz_i_61_n_0
    );
clk_out_10MHz_reg_i_52: unisim.vcomponents.CARRY4
     port map (
      CI => clk_out_10MHz_reg_i_53_n_0,
      CO(3) => clk_out_10MHz_reg_i_52_n_0,
      CO(2) => clk_out_10MHz_reg_i_52_n_1,
      CO(1) => clk_out_10MHz_reg_i_52_n_2,
      CO(0) => clk_out_10MHz_reg_i_52_n_3,
      CYINIT => '0',
      DI(3 downto 0) => count_all_half(13 downto 10),
      O(3 downto 0) => clk_out_10MHz1(13 downto 10),
      S(3) => clk_out_10MHz_i_63_n_0,
      S(2) => clk_out_10MHz_i_64_n_0,
      S(1) => clk_out_10MHz_i_65_n_0,
      S(0) => clk_out_10MHz_i_66_n_0
    );
clk_out_10MHz_reg_i_53: unisim.vcomponents.CARRY4
     port map (
      CI => clk_out_10MHz_reg_i_62_n_0,
      CO(3) => clk_out_10MHz_reg_i_53_n_0,
      CO(2) => clk_out_10MHz_reg_i_53_n_1,
      CO(1) => clk_out_10MHz_reg_i_53_n_2,
      CO(0) => clk_out_10MHz_reg_i_53_n_3,
      CYINIT => '0',
      DI(3 downto 0) => count_all_half(9 downto 6),
      O(3 downto 0) => clk_out_10MHz1(9 downto 6),
      S(3) => clk_out_10MHz_i_67_n_0,
      S(2) => clk_out_10MHz_i_68_n_0,
      S(1) => clk_out_10MHz_i_69_n_0,
      S(0) => clk_out_10MHz_i_70_n_0
    );
clk_out_10MHz_reg_i_62: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => clk_out_10MHz_reg_i_62_n_0,
      CO(2) => clk_out_10MHz_reg_i_62_n_1,
      CO(1) => clk_out_10MHz_reg_i_62_n_2,
      CO(0) => clk_out_10MHz_reg_i_62_n_3,
      CYINIT => count_all_half(1),
      DI(3 downto 0) => count_all_half(5 downto 2),
      O(3 downto 0) => clk_out_10MHz1(5 downto 2),
      S(3) => clk_out_10MHz_i_71_n_0,
      S(2) => clk_out_10MHz_i_72_n_0,
      S(1) => clk_out_10MHz_i_73_n_0,
      S(0) => clk_out_10MHz_i_74_n_0
    );
clk_p_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => clk_p_i_3_n_0,
      I1 => clk_p_i_4_n_0,
      I2 => clk_p_i_5_n_0,
      I3 => clk_p_i_6_n_0,
      O => clk_p_i_1_n_0
    );
clk_p_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_1_reg(25),
      I1 => counter_buffer_1_reg(24),
      I2 => counter_buffer_1_reg(27),
      I3 => counter_buffer_1_reg(26),
      O => clk_p_i_10_n_0
    );
clk_p_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_1_reg(0),
      I1 => counter_buffer_1_reg(1),
      I2 => counter_buffer_1_reg(2),
      I3 => counter_buffer_1_reg(3),
      I4 => clk_p_i_7_n_0,
      O => clk_p_i_3_n_0
    );
clk_p_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_1_reg(12),
      I1 => counter_buffer_1_reg(13),
      I2 => counter_buffer_1_reg(14),
      I3 => counter_buffer_1_reg(15),
      I4 => clk_p_i_8_n_0,
      O => clk_p_i_4_n_0
    );
clk_p_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_1_reg(16),
      I1 => counter_buffer_1_reg(17),
      I2 => counter_buffer_1_reg(18),
      I3 => counter_buffer_1_reg(19),
      I4 => clk_p_i_9_n_0,
      O => clk_p_i_5_n_0
    );
clk_p_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_1_reg(28),
      I1 => counter_buffer_1_reg(29),
      I2 => counter_buffer_1_reg(31),
      I3 => counter_buffer_1_reg(30),
      I4 => clk_p_i_10_n_0,
      O => clk_p_i_6_n_0
    );
clk_p_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_1_reg(7),
      I1 => counter_buffer_1_reg(6),
      I2 => counter_buffer_1_reg(5),
      I3 => counter_buffer_1_reg(4),
      O => clk_p_i_7_n_0
    );
clk_p_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_1_reg(9),
      I1 => counter_buffer_1_reg(8),
      I2 => counter_buffer_1_reg(11),
      I3 => counter_buffer_1_reg(10),
      O => clk_p_i_8_n_0
    );
clk_p_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_1_reg(23),
      I1 => counter_buffer_1_reg(22),
      I2 => counter_buffer_1_reg(21),
      I3 => counter_buffer_1_reg(20),
      O => clk_p_i_9_n_0
    );
clk_p_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => clk_p_i_1_n_0,
      Q => clk_p
    );
clk_short_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => clk_short_i_2_n_0,
      I1 => clk_short_i_3_n_0,
      I2 => clk_short_i_4_n_0,
      I3 => clk_short_i_5_n_0,
      O => clk_short_i_1_n_0
    );
clk_short_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_2_reg(0),
      I1 => counter_buffer_2_reg(1),
      I2 => counter_buffer_2_reg(2),
      I3 => counter_buffer_2_reg(3),
      I4 => clk_short_i_6_n_0,
      O => clk_short_i_2_n_0
    );
clk_short_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_2_reg(12),
      I1 => counter_buffer_2_reg(13),
      I2 => counter_buffer_2_reg(14),
      I3 => counter_buffer_2_reg(15),
      I4 => clk_short_i_7_n_0,
      O => clk_short_i_3_n_0
    );
clk_short_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_2_reg(16),
      I1 => counter_buffer_2_reg(17),
      I2 => counter_buffer_2_reg(18),
      I3 => counter_buffer_2_reg(19),
      I4 => clk_short_i_8_n_0,
      O => clk_short_i_4_n_0
    );
clk_short_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_2_reg(28),
      I1 => counter_buffer_2_reg(29),
      I2 => counter_buffer_2_reg(31),
      I3 => counter_buffer_2_reg(30),
      I4 => clk_short_i_9_n_0,
      O => clk_short_i_5_n_0
    );
clk_short_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_2_reg(7),
      I1 => counter_buffer_2_reg(6),
      I2 => counter_buffer_2_reg(5),
      I3 => counter_buffer_2_reg(4),
      O => clk_short_i_6_n_0
    );
clk_short_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_2_reg(9),
      I1 => counter_buffer_2_reg(8),
      I2 => counter_buffer_2_reg(11),
      I3 => counter_buffer_2_reg(10),
      O => clk_short_i_7_n_0
    );
clk_short_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_2_reg(23),
      I1 => counter_buffer_2_reg(22),
      I2 => counter_buffer_2_reg(21),
      I3 => counter_buffer_2_reg(20),
      O => clk_short_i_8_n_0
    );
clk_short_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_2_reg(25),
      I1 => counter_buffer_2_reg(24),
      I2 => counter_buffer_2_reg(27),
      I3 => counter_buffer_2_reg(26),
      O => clk_short_i_9_n_0
    );
clk_short_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => clk_short_i_1_n_0,
      Q => clk_short,
      R => '0'
    );
\count_all_half[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(4),
      I2 => slv_reg0(6),
      O => \count_all_half[11]_i_2_n_0\
    );
\count_all_half[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(3),
      I2 => slv_reg0(5),
      O => \count_all_half[11]_i_3_n_0\
    );
\count_all_half[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(2),
      I2 => slv_reg0(4),
      O => \count_all_half[11]_i_4_n_0\
    );
\count_all_half[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(1),
      I2 => slv_reg0(3),
      O => \count_all_half[11]_i_5_n_0\
    );
\count_all_half[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(4),
      I2 => slv_reg0(9),
      I3 => slv_reg0(7),
      I4 => slv_reg0(10),
      I5 => slv_reg0(5),
      O => \count_all_half[11]_i_6_n_0\
    );
\count_all_half[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(5),
      I1 => slv_reg0(3),
      I2 => slv_reg0(8),
      I3 => slv_reg0(6),
      I4 => slv_reg0(9),
      I5 => slv_reg0(4),
      O => \count_all_half[11]_i_7_n_0\
    );
\count_all_half[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(2),
      I2 => slv_reg0(7),
      I3 => slv_reg0(5),
      I4 => slv_reg0(8),
      I5 => slv_reg0(3),
      O => \count_all_half[11]_i_8_n_0\
    );
\count_all_half[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(1),
      I2 => slv_reg0(6),
      I3 => slv_reg0(4),
      I4 => slv_reg0(7),
      I5 => slv_reg0(2),
      O => \count_all_half[11]_i_9_n_0\
    );
\count_all_half[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(8),
      I2 => slv_reg0(10),
      O => \count_all_half[15]_i_2_n_0\
    );
\count_all_half[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(7),
      I2 => slv_reg0(9),
      O => \count_all_half[15]_i_3_n_0\
    );
\count_all_half[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(6),
      I2 => slv_reg0(8),
      O => \count_all_half[15]_i_4_n_0\
    );
\count_all_half[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(10),
      I1 => slv_reg0(5),
      I2 => slv_reg0(7),
      O => \count_all_half[15]_i_5_n_0\
    );
\count_all_half[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(10),
      I1 => slv_reg0(8),
      I2 => slv_reg0(13),
      I3 => slv_reg0(11),
      I4 => slv_reg0(14),
      I5 => slv_reg0(9),
      O => \count_all_half[15]_i_6_n_0\
    );
\count_all_half[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(7),
      I2 => slv_reg0(12),
      I3 => slv_reg0(10),
      I4 => slv_reg0(13),
      I5 => slv_reg0(8),
      O => \count_all_half[15]_i_7_n_0\
    );
\count_all_half[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(6),
      I2 => slv_reg0(11),
      I3 => slv_reg0(9),
      I4 => slv_reg0(12),
      I5 => slv_reg0(7),
      O => \count_all_half[15]_i_8_n_0\
    );
\count_all_half[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(5),
      I2 => slv_reg0(10),
      I3 => slv_reg0(8),
      I4 => slv_reg0(11),
      I5 => slv_reg0(6),
      O => \count_all_half[15]_i_9_n_0\
    );
\count_all_half[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(12),
      I2 => slv_reg0(14),
      O => \count_all_half[19]_i_2_n_0\
    );
\count_all_half[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(11),
      I2 => slv_reg0(13),
      O => \count_all_half[19]_i_3_n_0\
    );
\count_all_half[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(10),
      I2 => slv_reg0(12),
      O => \count_all_half[19]_i_4_n_0\
    );
\count_all_half[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(9),
      I2 => slv_reg0(11),
      O => \count_all_half[19]_i_5_n_0\
    );
\count_all_half[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(12),
      I2 => slv_reg0(17),
      I3 => slv_reg0(15),
      I4 => slv_reg0(18),
      I5 => slv_reg0(13),
      O => \count_all_half[19]_i_6_n_0\
    );
\count_all_half[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(11),
      I2 => slv_reg0(16),
      I3 => slv_reg0(14),
      I4 => slv_reg0(17),
      I5 => slv_reg0(12),
      O => \count_all_half[19]_i_7_n_0\
    );
\count_all_half[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(10),
      I2 => slv_reg0(15),
      I3 => slv_reg0(13),
      I4 => slv_reg0(16),
      I5 => slv_reg0(11),
      O => \count_all_half[19]_i_8_n_0\
    );
\count_all_half[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(9),
      I2 => slv_reg0(14),
      I3 => slv_reg0(12),
      I4 => slv_reg0(15),
      I5 => slv_reg0(10),
      O => \count_all_half[19]_i_9_n_0\
    );
\count_all_half[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(16),
      I2 => slv_reg0(18),
      O => \count_all_half[23]_i_2_n_0\
    );
\count_all_half[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(15),
      I2 => slv_reg0(17),
      O => \count_all_half[23]_i_3_n_0\
    );
\count_all_half[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(14),
      I2 => slv_reg0(16),
      O => \count_all_half[23]_i_4_n_0\
    );
\count_all_half[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => slv_reg0(13),
      I2 => slv_reg0(15),
      O => \count_all_half[23]_i_5_n_0\
    );
\count_all_half[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => slv_reg0(16),
      I2 => slv_reg0(21),
      I3 => slv_reg0(19),
      I4 => slv_reg0(22),
      I5 => slv_reg0(17),
      O => \count_all_half[23]_i_6_n_0\
    );
\count_all_half[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(15),
      I2 => slv_reg0(20),
      I3 => slv_reg0(18),
      I4 => slv_reg0(21),
      I5 => slv_reg0(16),
      O => \count_all_half[23]_i_7_n_0\
    );
\count_all_half[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(14),
      I2 => slv_reg0(19),
      I3 => slv_reg0(17),
      I4 => slv_reg0(20),
      I5 => slv_reg0(15),
      O => \count_all_half[23]_i_8_n_0\
    );
\count_all_half[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(13),
      I2 => slv_reg0(18),
      I3 => slv_reg0(16),
      I4 => slv_reg0(19),
      I5 => slv_reg0(14),
      O => \count_all_half[23]_i_9_n_0\
    );
\count_all_half[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(20),
      I2 => slv_reg0(22),
      O => \count_all_half[27]_i_2_n_0\
    );
\count_all_half[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(19),
      I2 => slv_reg0(21),
      O => \count_all_half[27]_i_3_n_0\
    );
\count_all_half[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(18),
      I2 => slv_reg0(20),
      O => \count_all_half[27]_i_4_n_0\
    );
\count_all_half[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(17),
      I2 => slv_reg0(19),
      O => \count_all_half[27]_i_5_n_0\
    );
\count_all_half[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(20),
      I2 => slv_reg0(25),
      I3 => slv_reg0(23),
      I4 => slv_reg0(26),
      I5 => slv_reg0(21),
      O => \count_all_half[27]_i_6_n_0\
    );
\count_all_half[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(19),
      I2 => slv_reg0(24),
      I3 => slv_reg0(22),
      I4 => slv_reg0(25),
      I5 => slv_reg0(20),
      O => \count_all_half[27]_i_7_n_0\
    );
\count_all_half[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(18),
      I2 => slv_reg0(23),
      I3 => slv_reg0(21),
      I4 => slv_reg0(24),
      I5 => slv_reg0(19),
      O => \count_all_half[27]_i_8_n_0\
    );
\count_all_half[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(17),
      I2 => slv_reg0(22),
      I3 => slv_reg0(20),
      I4 => slv_reg0(23),
      I5 => slv_reg0(18),
      O => \count_all_half[27]_i_9_n_0\
    );
\count_all_half[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \count_all_half[31]_i_1_n_0\
    );
\count_all_half[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(28),
      I1 => slv_reg0(23),
      I2 => slv_reg0(25),
      O => \count_all_half[31]_i_3_n_0\
    );
\count_all_half[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => slv_reg0(22),
      I2 => slv_reg0(24),
      O => \count_all_half[31]_i_4_n_0\
    );
\count_all_half[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => slv_reg0(21),
      I2 => slv_reg0(23),
      O => \count_all_half[31]_i_5_n_0\
    );
\count_all_half[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => slv_reg0(25),
      I2 => \slv_reg0__0\(30),
      I3 => slv_reg0(26),
      I4 => slv_reg0(24),
      I5 => \slv_reg0__0\(29),
      O => \count_all_half[31]_i_6_n_0\
    );
\count_all_half[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(23),
      I2 => slv_reg0(28),
      I3 => slv_reg0(26),
      I4 => \slv_reg0__0\(29),
      I5 => slv_reg0(24),
      O => \count_all_half[31]_i_7_n_0\
    );
\count_all_half[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(22),
      I2 => slv_reg0(27),
      I3 => slv_reg0(25),
      I4 => slv_reg0(28),
      I5 => slv_reg0(23),
      O => \count_all_half[31]_i_8_n_0\
    );
\count_all_half[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(21),
      I2 => slv_reg0(26),
      I3 => slv_reg0(24),
      I4 => slv_reg0(27),
      I5 => slv_reg0(22),
      O => \count_all_half[31]_i_9_n_0\
    );
\count_all_half[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(5),
      I2 => slv_reg0(2),
      O => \count_all_half[7]_i_2_n_0\
    );
\count_all_half[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(5),
      I2 => slv_reg0(0),
      O => \count_all_half[7]_i_3_n_0\
    );
\count_all_half[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(0),
      O => \count_all_half[7]_i_4_n_0\
    );
\count_all_half[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(5),
      I2 => slv_reg0(0),
      I3 => slv_reg0(3),
      I4 => slv_reg0(6),
      I5 => slv_reg0(1),
      O => \count_all_half[7]_i_5_n_0\
    );
\count_all_half[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(5),
      I2 => slv_reg0(0),
      I3 => slv_reg0(1),
      I4 => slv_reg0(4),
      O => \count_all_half[7]_i_6_n_0\
    );
\count_all_half[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(3),
      I2 => slv_reg0(4),
      I3 => slv_reg0(1),
      O => \count_all_half[7]_i_7_n_0\
    );
\count_all_half[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(3),
      O => \count_all_half[7]_i_8_n_0\
    );
\count_all_half_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[11]_i_1_n_5\,
      Q => count_all_half(10),
      R => '0'
    );
\count_all_half_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[11]_i_1_n_4\,
      Q => count_all_half(11),
      R => '0'
    );
\count_all_half_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_all_half_reg[7]_i_1_n_0\,
      CO(3) => \count_all_half_reg[11]_i_1_n_0\,
      CO(2) => \count_all_half_reg[11]_i_1_n_1\,
      CO(1) => \count_all_half_reg[11]_i_1_n_2\,
      CO(0) => \count_all_half_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_all_half[11]_i_2_n_0\,
      DI(2) => \count_all_half[11]_i_3_n_0\,
      DI(1) => \count_all_half[11]_i_4_n_0\,
      DI(0) => \count_all_half[11]_i_5_n_0\,
      O(3) => \count_all_half_reg[11]_i_1_n_4\,
      O(2) => \count_all_half_reg[11]_i_1_n_5\,
      O(1) => \count_all_half_reg[11]_i_1_n_6\,
      O(0) => \count_all_half_reg[11]_i_1_n_7\,
      S(3) => \count_all_half[11]_i_6_n_0\,
      S(2) => \count_all_half[11]_i_7_n_0\,
      S(1) => \count_all_half[11]_i_8_n_0\,
      S(0) => \count_all_half[11]_i_9_n_0\
    );
\count_all_half_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[15]_i_1_n_7\,
      Q => count_all_half(12),
      R => '0'
    );
\count_all_half_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[15]_i_1_n_6\,
      Q => count_all_half(13),
      R => '0'
    );
\count_all_half_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[15]_i_1_n_5\,
      Q => count_all_half(14),
      R => '0'
    );
\count_all_half_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[15]_i_1_n_4\,
      Q => count_all_half(15),
      R => '0'
    );
\count_all_half_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_all_half_reg[11]_i_1_n_0\,
      CO(3) => \count_all_half_reg[15]_i_1_n_0\,
      CO(2) => \count_all_half_reg[15]_i_1_n_1\,
      CO(1) => \count_all_half_reg[15]_i_1_n_2\,
      CO(0) => \count_all_half_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_all_half[15]_i_2_n_0\,
      DI(2) => \count_all_half[15]_i_3_n_0\,
      DI(1) => \count_all_half[15]_i_4_n_0\,
      DI(0) => \count_all_half[15]_i_5_n_0\,
      O(3) => \count_all_half_reg[15]_i_1_n_4\,
      O(2) => \count_all_half_reg[15]_i_1_n_5\,
      O(1) => \count_all_half_reg[15]_i_1_n_6\,
      O(0) => \count_all_half_reg[15]_i_1_n_7\,
      S(3) => \count_all_half[15]_i_6_n_0\,
      S(2) => \count_all_half[15]_i_7_n_0\,
      S(1) => \count_all_half[15]_i_8_n_0\,
      S(0) => \count_all_half[15]_i_9_n_0\
    );
\count_all_half_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[19]_i_1_n_7\,
      Q => count_all_half(16),
      R => '0'
    );
\count_all_half_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[19]_i_1_n_6\,
      Q => count_all_half(17),
      R => '0'
    );
\count_all_half_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[19]_i_1_n_5\,
      Q => count_all_half(18),
      R => '0'
    );
\count_all_half_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[19]_i_1_n_4\,
      Q => count_all_half(19),
      R => '0'
    );
\count_all_half_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_all_half_reg[15]_i_1_n_0\,
      CO(3) => \count_all_half_reg[19]_i_1_n_0\,
      CO(2) => \count_all_half_reg[19]_i_1_n_1\,
      CO(1) => \count_all_half_reg[19]_i_1_n_2\,
      CO(0) => \count_all_half_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_all_half[19]_i_2_n_0\,
      DI(2) => \count_all_half[19]_i_3_n_0\,
      DI(1) => \count_all_half[19]_i_4_n_0\,
      DI(0) => \count_all_half[19]_i_5_n_0\,
      O(3) => \count_all_half_reg[19]_i_1_n_4\,
      O(2) => \count_all_half_reg[19]_i_1_n_5\,
      O(1) => \count_all_half_reg[19]_i_1_n_6\,
      O(0) => \count_all_half_reg[19]_i_1_n_7\,
      S(3) => \count_all_half[19]_i_6_n_0\,
      S(2) => \count_all_half[19]_i_7_n_0\,
      S(1) => \count_all_half[19]_i_8_n_0\,
      S(0) => \count_all_half[19]_i_9_n_0\
    );
\count_all_half_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => slv_reg0(0),
      Q => count_all_half(1),
      R => '0'
    );
\count_all_half_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[23]_i_1_n_7\,
      Q => count_all_half(20),
      R => '0'
    );
\count_all_half_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[23]_i_1_n_6\,
      Q => count_all_half(21),
      R => '0'
    );
\count_all_half_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[23]_i_1_n_5\,
      Q => count_all_half(22),
      R => '0'
    );
\count_all_half_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[23]_i_1_n_4\,
      Q => count_all_half(23),
      R => '0'
    );
\count_all_half_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_all_half_reg[19]_i_1_n_0\,
      CO(3) => \count_all_half_reg[23]_i_1_n_0\,
      CO(2) => \count_all_half_reg[23]_i_1_n_1\,
      CO(1) => \count_all_half_reg[23]_i_1_n_2\,
      CO(0) => \count_all_half_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_all_half[23]_i_2_n_0\,
      DI(2) => \count_all_half[23]_i_3_n_0\,
      DI(1) => \count_all_half[23]_i_4_n_0\,
      DI(0) => \count_all_half[23]_i_5_n_0\,
      O(3) => \count_all_half_reg[23]_i_1_n_4\,
      O(2) => \count_all_half_reg[23]_i_1_n_5\,
      O(1) => \count_all_half_reg[23]_i_1_n_6\,
      O(0) => \count_all_half_reg[23]_i_1_n_7\,
      S(3) => \count_all_half[23]_i_6_n_0\,
      S(2) => \count_all_half[23]_i_7_n_0\,
      S(1) => \count_all_half[23]_i_8_n_0\,
      S(0) => \count_all_half[23]_i_9_n_0\
    );
\count_all_half_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[27]_i_1_n_7\,
      Q => count_all_half(24),
      R => '0'
    );
\count_all_half_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[27]_i_1_n_6\,
      Q => count_all_half(25),
      R => '0'
    );
\count_all_half_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[27]_i_1_n_5\,
      Q => count_all_half(26),
      R => '0'
    );
\count_all_half_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[27]_i_1_n_4\,
      Q => count_all_half(27),
      R => '0'
    );
\count_all_half_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_all_half_reg[23]_i_1_n_0\,
      CO(3) => \count_all_half_reg[27]_i_1_n_0\,
      CO(2) => \count_all_half_reg[27]_i_1_n_1\,
      CO(1) => \count_all_half_reg[27]_i_1_n_2\,
      CO(0) => \count_all_half_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_all_half[27]_i_2_n_0\,
      DI(2) => \count_all_half[27]_i_3_n_0\,
      DI(1) => \count_all_half[27]_i_4_n_0\,
      DI(0) => \count_all_half[27]_i_5_n_0\,
      O(3) => \count_all_half_reg[27]_i_1_n_4\,
      O(2) => \count_all_half_reg[27]_i_1_n_5\,
      O(1) => \count_all_half_reg[27]_i_1_n_6\,
      O(0) => \count_all_half_reg[27]_i_1_n_7\,
      S(3) => \count_all_half[27]_i_6_n_0\,
      S(2) => \count_all_half[27]_i_7_n_0\,
      S(1) => \count_all_half[27]_i_8_n_0\,
      S(0) => \count_all_half[27]_i_9_n_0\
    );
\count_all_half_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[31]_i_2_n_7\,
      Q => count_all_half(28),
      R => '0'
    );
\count_all_half_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[31]_i_2_n_6\,
      Q => count_all_half(29),
      R => '0'
    );
\count_all_half_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => slv_reg0(1),
      Q => count_all_half(2),
      R => '0'
    );
\count_all_half_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[31]_i_2_n_5\,
      Q => count_all_half(30),
      R => '0'
    );
\count_all_half_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[31]_i_2_n_4\,
      Q => count_all_half(31),
      R => '0'
    );
\count_all_half_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_all_half_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_all_half_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \count_all_half_reg[31]_i_2_n_1\,
      CO(1) => \count_all_half_reg[31]_i_2_n_2\,
      CO(0) => \count_all_half_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \count_all_half[31]_i_3_n_0\,
      DI(1) => \count_all_half[31]_i_4_n_0\,
      DI(0) => \count_all_half[31]_i_5_n_0\,
      O(3) => \count_all_half_reg[31]_i_2_n_4\,
      O(2) => \count_all_half_reg[31]_i_2_n_5\,
      O(1) => \count_all_half_reg[31]_i_2_n_6\,
      O(0) => \count_all_half_reg[31]_i_2_n_7\,
      S(3) => \count_all_half[31]_i_6_n_0\,
      S(2) => \count_all_half[31]_i_7_n_0\,
      S(1) => \count_all_half[31]_i_8_n_0\,
      S(0) => \count_all_half[31]_i_9_n_0\
    );
\count_all_half_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => slv_reg0(2),
      Q => count_all_half(3),
      R => '0'
    );
\count_all_half_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[7]_i_1_n_7\,
      Q => count_all_half(4),
      R => '0'
    );
\count_all_half_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[7]_i_1_n_6\,
      Q => count_all_half(5),
      R => '0'
    );
\count_all_half_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[7]_i_1_n_5\,
      Q => count_all_half(6),
      R => '0'
    );
\count_all_half_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[7]_i_1_n_4\,
      Q => count_all_half(7),
      R => '0'
    );
\count_all_half_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_all_half_reg[7]_i_1_n_0\,
      CO(2) => \count_all_half_reg[7]_i_1_n_1\,
      CO(1) => \count_all_half_reg[7]_i_1_n_2\,
      CO(0) => \count_all_half_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_all_half[7]_i_2_n_0\,
      DI(2) => \count_all_half[7]_i_3_n_0\,
      DI(1) => \count_all_half[7]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \count_all_half_reg[7]_i_1_n_4\,
      O(2) => \count_all_half_reg[7]_i_1_n_5\,
      O(1) => \count_all_half_reg[7]_i_1_n_6\,
      O(0) => \count_all_half_reg[7]_i_1_n_7\,
      S(3) => \count_all_half[7]_i_5_n_0\,
      S(2) => \count_all_half[7]_i_6_n_0\,
      S(1) => \count_all_half[7]_i_7_n_0\,
      S(0) => \count_all_half[7]_i_8_n_0\
    );
\count_all_half_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[11]_i_1_n_7\,
      Q => count_all_half(8),
      R => '0'
    );
\count_all_half_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => \count_all_half[31]_i_1_n_0\,
      D => \count_all_half_reg[11]_i_1_n_6\,
      Q => count_all_half(9),
      R => '0'
    );
\count_upto_10_1[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(8),
      O => \count_upto_10_1[12]_i_10_n_0\
    );
\count_upto_10_1[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => \count_upto_10_1_reg[12]_i_6_n_4\,
      O => \count_upto_10_1[12]_i_2_n_0\
    );
\count_upto_10_1[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(5),
      I1 => \count_upto_10_1_reg[12]_i_6_n_5\,
      O => \count_upto_10_1[12]_i_3_n_0\
    );
\count_upto_10_1[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => \count_upto_10_1_reg[12]_i_6_n_6\,
      O => \count_upto_10_1[12]_i_4_n_0\
    );
\count_upto_10_1[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => \count_upto_10_1_reg[12]_i_6_n_7\,
      O => \count_upto_10_1[12]_i_5_n_0\
    );
\count_upto_10_1[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(11),
      O => \count_upto_10_1[12]_i_7_n_0\
    );
\count_upto_10_1[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(10),
      O => \count_upto_10_1[12]_i_8_n_0\
    );
\count_upto_10_1[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(9),
      O => \count_upto_10_1[12]_i_9_n_0\
    );
\count_upto_10_1[16]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(10),
      O => \count_upto_10_1[16]_i_10_n_0\
    );
\count_upto_10_1[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(10),
      I1 => \count_upto_10_1_reg[16]_i_6_n_4\,
      O => \count_upto_10_1[16]_i_2_n_0\
    );
\count_upto_10_1[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => \count_upto_10_1_reg[16]_i_6_n_5\,
      O => \count_upto_10_1[16]_i_3_n_0\
    );
\count_upto_10_1[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => \count_upto_10_1_reg[16]_i_6_n_6\,
      O => \count_upto_10_1[16]_i_4_n_0\
    );
\count_upto_10_1[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => \count_upto_10_1_reg[16]_i_6_n_7\,
      O => \count_upto_10_1[16]_i_5_n_0\
    );
\count_upto_10_1[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(15),
      O => \count_upto_10_1[16]_i_7_n_0\
    );
\count_upto_10_1[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(14),
      O => \count_upto_10_1[16]_i_8_n_0\
    );
\count_upto_10_1[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(13),
      O => \count_upto_10_1[16]_i_9_n_0\
    );
\count_upto_10_1[20]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(16),
      O => \count_upto_10_1[20]_i_10_n_0\
    );
\count_upto_10_1[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => \count_upto_10_1_reg[20]_i_6_n_4\,
      O => \count_upto_10_1[20]_i_2_n_0\
    );
\count_upto_10_1[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => \count_upto_10_1_reg[20]_i_6_n_5\,
      O => \count_upto_10_1[20]_i_3_n_0\
    );
\count_upto_10_1[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => \count_upto_10_1_reg[20]_i_6_n_6\,
      O => \count_upto_10_1[20]_i_4_n_0\
    );
\count_upto_10_1[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => \count_upto_10_1_reg[20]_i_6_n_7\,
      O => \count_upto_10_1[20]_i_5_n_0\
    );
\count_upto_10_1[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(19),
      O => \count_upto_10_1[20]_i_7_n_0\
    );
\count_upto_10_1[20]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(18),
      O => \count_upto_10_1[20]_i_8_n_0\
    );
\count_upto_10_1[20]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(17),
      O => \count_upto_10_1[20]_i_9_n_0\
    );
\count_upto_10_1[24]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(18),
      O => \count_upto_10_1[24]_i_10_n_0\
    );
\count_upto_10_1[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => \count_upto_10_1_reg[24]_i_6_n_4\,
      O => \count_upto_10_1[24]_i_2_n_0\
    );
\count_upto_10_1[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => \count_upto_10_1_reg[24]_i_6_n_5\,
      O => \count_upto_10_1[24]_i_3_n_0\
    );
\count_upto_10_1[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => \count_upto_10_1_reg[24]_i_6_n_6\,
      O => \count_upto_10_1[24]_i_4_n_0\
    );
\count_upto_10_1[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => \count_upto_10_1_reg[24]_i_6_n_7\,
      O => \count_upto_10_1[24]_i_5_n_0\
    );
\count_upto_10_1[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(23),
      O => \count_upto_10_1[24]_i_7_n_0\
    );
\count_upto_10_1[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(22),
      O => \count_upto_10_1[24]_i_8_n_0\
    );
\count_upto_10_1[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(21),
      O => \count_upto_10_1[24]_i_9_n_0\
    );
\count_upto_10_1[28]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(24),
      O => \count_upto_10_1[28]_i_10_n_0\
    );
\count_upto_10_1[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => \count_upto_10_1_reg[28]_i_6_n_4\,
      O => \count_upto_10_1[28]_i_2_n_0\
    );
\count_upto_10_1[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => \count_upto_10_1_reg[28]_i_6_n_5\,
      O => \count_upto_10_1[28]_i_3_n_0\
    );
\count_upto_10_1[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => \count_upto_10_1_reg[28]_i_6_n_6\,
      O => \count_upto_10_1[28]_i_4_n_0\
    );
\count_upto_10_1[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => \count_upto_10_1_reg[28]_i_6_n_7\,
      O => \count_upto_10_1[28]_i_5_n_0\
    );
\count_upto_10_1[28]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(27),
      O => \count_upto_10_1[28]_i_7_n_0\
    );
\count_upto_10_1[28]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(26),
      O => \count_upto_10_1[28]_i_8_n_0\
    );
\count_upto_10_1[28]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(25),
      O => \count_upto_10_1[28]_i_9_n_0\
    );
\count_upto_10_1[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => \count_upto_10_1_reg[31]_i_5_n_5\,
      O => \count_upto_10_1[31]_i_2_n_0\
    );
\count_upto_10_1[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => \count_upto_10_1_reg[31]_i_5_n_6\,
      O => \count_upto_10_1[31]_i_3_n_0\
    );
\count_upto_10_1[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => \count_upto_10_1_reg[31]_i_5_n_7\,
      O => \count_upto_10_1[31]_i_4_n_0\
    );
\count_upto_10_1[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(28),
      I1 => \slv_reg0__0\(30),
      O => \count_upto_10_1[31]_i_6_n_0\
    );
\count_upto_10_1[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => \slv_reg0__0\(29),
      O => \count_upto_10_1[31]_i_7_n_0\
    );
\count_upto_10_1[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => slv_reg0(28),
      O => \count_upto_10_1[31]_i_8_n_0\
    );
\count_upto_10_1[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => slv_reg0(3),
      O => \count_upto_10_1[4]_i_2_n_0\
    );
\count_upto_10_1[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(2),
      O => \count_upto_10_1[4]_i_3_n_0\
    );
\count_upto_10_1[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => slv_reg0(1),
      O => \count_upto_10_1[4]_i_4_n_0\
    );
\count_upto_10_1[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => \count_upto_10_1_reg[8]_i_5_n_4\,
      O => \count_upto_10_1[8]_i_2_n_0\
    );
\count_upto_10_1[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => \count_upto_10_1_reg[8]_i_5_n_5\,
      O => \count_upto_10_1[8]_i_3_n_0\
    );
\count_upto_10_1[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => \count_upto_10_1_reg[8]_i_5_n_6\,
      O => \count_upto_10_1[8]_i_4_n_0\
    );
\count_upto_10_1[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(5),
      I1 => slv_reg0(7),
      O => \count_upto_10_1[8]_i_6_n_0\
    );
\count_upto_10_1[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(6),
      O => \count_upto_10_1[8]_i_7_n_0\
    );
\count_upto_10_1[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(5),
      O => \count_upto_10_1[8]_i_8_n_0\
    );
\count_upto_10_1[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(2),
      O => \count_upto_10_1[8]_i_9_n_0\
    );
\count_upto_10_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[12]_i_1_n_6\,
      Q => count_upto_10_1(10)
    );
\count_upto_10_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[12]_i_1_n_5\,
      Q => count_upto_10_1(11)
    );
\count_upto_10_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[12]_i_1_n_4\,
      Q => count_upto_10_1(12)
    );
\count_upto_10_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_10_1_reg[8]_i_1_n_0\,
      CO(3) => \count_upto_10_1_reg[12]_i_1_n_0\,
      CO(2) => \count_upto_10_1_reg[12]_i_1_n_1\,
      CO(1) => \count_upto_10_1_reg[12]_i_1_n_2\,
      CO(0) => \count_upto_10_1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(6 downto 3),
      O(3) => \count_upto_10_1_reg[12]_i_1_n_4\,
      O(2) => \count_upto_10_1_reg[12]_i_1_n_5\,
      O(1) => \count_upto_10_1_reg[12]_i_1_n_6\,
      O(0) => \count_upto_10_1_reg[12]_i_1_n_7\,
      S(3) => \count_upto_10_1[12]_i_2_n_0\,
      S(2) => \count_upto_10_1[12]_i_3_n_0\,
      S(1) => \count_upto_10_1[12]_i_4_n_0\,
      S(0) => \count_upto_10_1[12]_i_5_n_0\
    );
\count_upto_10_1_reg[12]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_10_1_reg[8]_i_5_n_0\,
      CO(3) => \count_upto_10_1_reg[12]_i_6_n_0\,
      CO(2) => \count_upto_10_1_reg[12]_i_6_n_1\,
      CO(1) => \count_upto_10_1_reg[12]_i_6_n_2\,
      CO(0) => \count_upto_10_1_reg[12]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(9 downto 6),
      O(3) => \count_upto_10_1_reg[12]_i_6_n_4\,
      O(2) => \count_upto_10_1_reg[12]_i_6_n_5\,
      O(1) => \count_upto_10_1_reg[12]_i_6_n_6\,
      O(0) => \count_upto_10_1_reg[12]_i_6_n_7\,
      S(3) => \count_upto_10_1[12]_i_7_n_0\,
      S(2) => \count_upto_10_1[12]_i_8_n_0\,
      S(1) => \count_upto_10_1[12]_i_9_n_0\,
      S(0) => \count_upto_10_1[12]_i_10_n_0\
    );
\count_upto_10_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[16]_i_1_n_7\,
      Q => count_upto_10_1(13)
    );
\count_upto_10_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[16]_i_1_n_6\,
      Q => count_upto_10_1(14)
    );
\count_upto_10_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[16]_i_1_n_5\,
      Q => count_upto_10_1(15)
    );
\count_upto_10_1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[16]_i_1_n_4\,
      Q => count_upto_10_1(16)
    );
\count_upto_10_1_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_10_1_reg[12]_i_1_n_0\,
      CO(3) => \count_upto_10_1_reg[16]_i_1_n_0\,
      CO(2) => \count_upto_10_1_reg[16]_i_1_n_1\,
      CO(1) => \count_upto_10_1_reg[16]_i_1_n_2\,
      CO(0) => \count_upto_10_1_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(10 downto 7),
      O(3) => \count_upto_10_1_reg[16]_i_1_n_4\,
      O(2) => \count_upto_10_1_reg[16]_i_1_n_5\,
      O(1) => \count_upto_10_1_reg[16]_i_1_n_6\,
      O(0) => \count_upto_10_1_reg[16]_i_1_n_7\,
      S(3) => \count_upto_10_1[16]_i_2_n_0\,
      S(2) => \count_upto_10_1[16]_i_3_n_0\,
      S(1) => \count_upto_10_1[16]_i_4_n_0\,
      S(0) => \count_upto_10_1[16]_i_5_n_0\
    );
\count_upto_10_1_reg[16]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_10_1_reg[12]_i_6_n_0\,
      CO(3) => \count_upto_10_1_reg[16]_i_6_n_0\,
      CO(2) => \count_upto_10_1_reg[16]_i_6_n_1\,
      CO(1) => \count_upto_10_1_reg[16]_i_6_n_2\,
      CO(0) => \count_upto_10_1_reg[16]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(13 downto 10),
      O(3) => \count_upto_10_1_reg[16]_i_6_n_4\,
      O(2) => \count_upto_10_1_reg[16]_i_6_n_5\,
      O(1) => \count_upto_10_1_reg[16]_i_6_n_6\,
      O(0) => \count_upto_10_1_reg[16]_i_6_n_7\,
      S(3) => \count_upto_10_1[16]_i_7_n_0\,
      S(2) => \count_upto_10_1[16]_i_8_n_0\,
      S(1) => \count_upto_10_1[16]_i_9_n_0\,
      S(0) => \count_upto_10_1[16]_i_10_n_0\
    );
\count_upto_10_1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[20]_i_1_n_7\,
      Q => count_upto_10_1(17)
    );
\count_upto_10_1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[20]_i_1_n_6\,
      Q => count_upto_10_1(18)
    );
\count_upto_10_1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[20]_i_1_n_5\,
      Q => count_upto_10_1(19)
    );
\count_upto_10_1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[3]_i_1_n_7\,
      Q => count_upto_10_1(1)
    );
\count_upto_10_1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[20]_i_1_n_4\,
      Q => count_upto_10_1(20)
    );
\count_upto_10_1_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_10_1_reg[16]_i_1_n_0\,
      CO(3) => \count_upto_10_1_reg[20]_i_1_n_0\,
      CO(2) => \count_upto_10_1_reg[20]_i_1_n_1\,
      CO(1) => \count_upto_10_1_reg[20]_i_1_n_2\,
      CO(0) => \count_upto_10_1_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(14 downto 11),
      O(3) => \count_upto_10_1_reg[20]_i_1_n_4\,
      O(2) => \count_upto_10_1_reg[20]_i_1_n_5\,
      O(1) => \count_upto_10_1_reg[20]_i_1_n_6\,
      O(0) => \count_upto_10_1_reg[20]_i_1_n_7\,
      S(3) => \count_upto_10_1[20]_i_2_n_0\,
      S(2) => \count_upto_10_1[20]_i_3_n_0\,
      S(1) => \count_upto_10_1[20]_i_4_n_0\,
      S(0) => \count_upto_10_1[20]_i_5_n_0\
    );
\count_upto_10_1_reg[20]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_10_1_reg[16]_i_6_n_0\,
      CO(3) => \count_upto_10_1_reg[20]_i_6_n_0\,
      CO(2) => \count_upto_10_1_reg[20]_i_6_n_1\,
      CO(1) => \count_upto_10_1_reg[20]_i_6_n_2\,
      CO(0) => \count_upto_10_1_reg[20]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(17 downto 14),
      O(3) => \count_upto_10_1_reg[20]_i_6_n_4\,
      O(2) => \count_upto_10_1_reg[20]_i_6_n_5\,
      O(1) => \count_upto_10_1_reg[20]_i_6_n_6\,
      O(0) => \count_upto_10_1_reg[20]_i_6_n_7\,
      S(3) => \count_upto_10_1[20]_i_7_n_0\,
      S(2) => \count_upto_10_1[20]_i_8_n_0\,
      S(1) => \count_upto_10_1[20]_i_9_n_0\,
      S(0) => \count_upto_10_1[20]_i_10_n_0\
    );
\count_upto_10_1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[24]_i_1_n_7\,
      Q => count_upto_10_1(21)
    );
\count_upto_10_1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[24]_i_1_n_6\,
      Q => count_upto_10_1(22)
    );
\count_upto_10_1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[24]_i_1_n_5\,
      Q => count_upto_10_1(23)
    );
\count_upto_10_1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[24]_i_1_n_4\,
      Q => count_upto_10_1(24)
    );
\count_upto_10_1_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_10_1_reg[20]_i_1_n_0\,
      CO(3) => \count_upto_10_1_reg[24]_i_1_n_0\,
      CO(2) => \count_upto_10_1_reg[24]_i_1_n_1\,
      CO(1) => \count_upto_10_1_reg[24]_i_1_n_2\,
      CO(0) => \count_upto_10_1_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(18 downto 15),
      O(3) => \count_upto_10_1_reg[24]_i_1_n_4\,
      O(2) => \count_upto_10_1_reg[24]_i_1_n_5\,
      O(1) => \count_upto_10_1_reg[24]_i_1_n_6\,
      O(0) => \count_upto_10_1_reg[24]_i_1_n_7\,
      S(3) => \count_upto_10_1[24]_i_2_n_0\,
      S(2) => \count_upto_10_1[24]_i_3_n_0\,
      S(1) => \count_upto_10_1[24]_i_4_n_0\,
      S(0) => \count_upto_10_1[24]_i_5_n_0\
    );
\count_upto_10_1_reg[24]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_10_1_reg[20]_i_6_n_0\,
      CO(3) => \count_upto_10_1_reg[24]_i_6_n_0\,
      CO(2) => \count_upto_10_1_reg[24]_i_6_n_1\,
      CO(1) => \count_upto_10_1_reg[24]_i_6_n_2\,
      CO(0) => \count_upto_10_1_reg[24]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(21 downto 18),
      O(3) => \count_upto_10_1_reg[24]_i_6_n_4\,
      O(2) => \count_upto_10_1_reg[24]_i_6_n_5\,
      O(1) => \count_upto_10_1_reg[24]_i_6_n_6\,
      O(0) => \count_upto_10_1_reg[24]_i_6_n_7\,
      S(3) => \count_upto_10_1[24]_i_7_n_0\,
      S(2) => \count_upto_10_1[24]_i_8_n_0\,
      S(1) => \count_upto_10_1[24]_i_9_n_0\,
      S(0) => \count_upto_10_1[24]_i_10_n_0\
    );
\count_upto_10_1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[28]_i_1_n_7\,
      Q => count_upto_10_1(25)
    );
\count_upto_10_1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[28]_i_1_n_6\,
      Q => count_upto_10_1(26)
    );
\count_upto_10_1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[28]_i_1_n_5\,
      Q => count_upto_10_1(27)
    );
\count_upto_10_1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[28]_i_1_n_4\,
      Q => count_upto_10_1(28)
    );
\count_upto_10_1_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_10_1_reg[24]_i_1_n_0\,
      CO(3) => \count_upto_10_1_reg[28]_i_1_n_0\,
      CO(2) => \count_upto_10_1_reg[28]_i_1_n_1\,
      CO(1) => \count_upto_10_1_reg[28]_i_1_n_2\,
      CO(0) => \count_upto_10_1_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(22 downto 19),
      O(3) => \count_upto_10_1_reg[28]_i_1_n_4\,
      O(2) => \count_upto_10_1_reg[28]_i_1_n_5\,
      O(1) => \count_upto_10_1_reg[28]_i_1_n_6\,
      O(0) => \count_upto_10_1_reg[28]_i_1_n_7\,
      S(3) => \count_upto_10_1[28]_i_2_n_0\,
      S(2) => \count_upto_10_1[28]_i_3_n_0\,
      S(1) => \count_upto_10_1[28]_i_4_n_0\,
      S(0) => \count_upto_10_1[28]_i_5_n_0\
    );
\count_upto_10_1_reg[28]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_10_1_reg[24]_i_6_n_0\,
      CO(3) => \count_upto_10_1_reg[28]_i_6_n_0\,
      CO(2) => \count_upto_10_1_reg[28]_i_6_n_1\,
      CO(1) => \count_upto_10_1_reg[28]_i_6_n_2\,
      CO(0) => \count_upto_10_1_reg[28]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(25 downto 22),
      O(3) => \count_upto_10_1_reg[28]_i_6_n_4\,
      O(2) => \count_upto_10_1_reg[28]_i_6_n_5\,
      O(1) => \count_upto_10_1_reg[28]_i_6_n_6\,
      O(0) => \count_upto_10_1_reg[28]_i_6_n_7\,
      S(3) => \count_upto_10_1[28]_i_7_n_0\,
      S(2) => \count_upto_10_1[28]_i_8_n_0\,
      S(1) => \count_upto_10_1[28]_i_9_n_0\,
      S(0) => \count_upto_10_1[28]_i_10_n_0\
    );
\count_upto_10_1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[31]_i_1_n_7\,
      Q => count_upto_10_1(29)
    );
\count_upto_10_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[4]_i_1_n_6\,
      Q => count_upto_10_1(2)
    );
\count_upto_10_1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[31]_i_1_n_6\,
      Q => count_upto_10_1(30)
    );
\count_upto_10_1_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[31]_i_1_n_5\,
      Q => count_upto_10_1(31)
    );
\count_upto_10_1_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_10_1_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_count_upto_10_1_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_upto_10_1_reg[31]_i_1_n_2\,
      CO(0) => \count_upto_10_1_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => slv_reg0(24 downto 23),
      O(3) => \NLW_count_upto_10_1_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_upto_10_1_reg[31]_i_1_n_5\,
      O(1) => \count_upto_10_1_reg[31]_i_1_n_6\,
      O(0) => \count_upto_10_1_reg[31]_i_1_n_7\,
      S(3) => '0',
      S(2) => \count_upto_10_1[31]_i_2_n_0\,
      S(1) => \count_upto_10_1[31]_i_3_n_0\,
      S(0) => \count_upto_10_1[31]_i_4_n_0\
    );
\count_upto_10_1_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_10_1_reg[28]_i_6_n_0\,
      CO(3 downto 2) => \NLW_count_upto_10_1_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_upto_10_1_reg[31]_i_5_n_2\,
      CO(0) => \count_upto_10_1_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => slv_reg0(27 downto 26),
      O(3) => \NLW_count_upto_10_1_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2) => \count_upto_10_1_reg[31]_i_5_n_5\,
      O(1) => \count_upto_10_1_reg[31]_i_5_n_6\,
      O(0) => \count_upto_10_1_reg[31]_i_5_n_7\,
      S(3) => '0',
      S(2) => \count_upto_10_1[31]_i_6_n_0\,
      S(1) => \count_upto_10_1[31]_i_7_n_0\,
      S(0) => \count_upto_10_1[31]_i_8_n_0\
    );
\count_upto_10_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[4]_i_1_n_5\,
      Q => count_upto_10_1(3)
    );
\count_upto_10_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[4]_i_1_n_4\,
      Q => count_upto_10_1(4)
    );
\count_upto_10_1_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_10_1_reg[4]_i_1_n_0\,
      CO(2) => \count_upto_10_1_reg[4]_i_1_n_1\,
      CO(1) => \count_upto_10_1_reg[4]_i_1_n_2\,
      CO(0) => \count_upto_10_1_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => slv_reg0(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \count_upto_10_1_reg[4]_i_1_n_4\,
      O(2) => \count_upto_10_1_reg[4]_i_1_n_5\,
      O(1) => \count_upto_10_1_reg[4]_i_1_n_6\,
      O(0) => \NLW_count_upto_10_1_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \count_upto_10_1[4]_i_2_n_0\,
      S(2) => \count_upto_10_1[4]_i_3_n_0\,
      S(1) => \count_upto_10_1[4]_i_4_n_0\,
      S(0) => slv_reg0(0)
    );
\count_upto_10_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[8]_i_1_n_7\,
      Q => count_upto_10_1(5)
    );
\count_upto_10_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[8]_i_1_n_6\,
      Q => count_upto_10_1(6)
    );
\count_upto_10_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[8]_i_1_n_5\,
      Q => count_upto_10_1(7)
    );
\count_upto_10_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[8]_i_1_n_4\,
      Q => count_upto_10_1(8)
    );
\count_upto_10_1_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_10_1_reg[8]_i_1_n_0\,
      CO(2) => \count_upto_10_1_reg[8]_i_1_n_1\,
      CO(1) => \count_upto_10_1_reg[8]_i_1_n_2\,
      CO(0) => \count_upto_10_1_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => slv_reg0(2 downto 0),
      DI(0) => '0',
      O(3) => \count_upto_10_1_reg[8]_i_1_n_4\,
      O(2) => \count_upto_10_1_reg[8]_i_1_n_5\,
      O(1) => \count_upto_10_1_reg[8]_i_1_n_6\,
      O(0) => \count_upto_10_1_reg[8]_i_1_n_7\,
      S(3) => \count_upto_10_1[8]_i_2_n_0\,
      S(2) => \count_upto_10_1[8]_i_3_n_0\,
      S(1) => \count_upto_10_1[8]_i_4_n_0\,
      S(0) => \count_upto_10_1_reg[8]_i_5_n_7\
    );
\count_upto_10_1_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_10_1_reg[4]_i_1_n_0\,
      CO(3) => \count_upto_10_1_reg[8]_i_5_n_0\,
      CO(2) => \count_upto_10_1_reg[8]_i_5_n_1\,
      CO(1) => \count_upto_10_1_reg[8]_i_5_n_2\,
      CO(0) => \count_upto_10_1_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(5 downto 2),
      O(3) => \count_upto_10_1_reg[8]_i_5_n_4\,
      O(2) => \count_upto_10_1_reg[8]_i_5_n_5\,
      O(1) => \count_upto_10_1_reg[8]_i_5_n_6\,
      O(0) => \count_upto_10_1_reg[8]_i_5_n_7\,
      S(3) => \count_upto_10_1[8]_i_6_n_0\,
      S(2) => \count_upto_10_1[8]_i_7_n_0\,
      S(1) => \count_upto_10_1[8]_i_8_n_0\,
      S(0) => \count_upto_10_1[8]_i_9_n_0\
    );
\count_upto_10_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_10_1_reg[12]_i_1_n_7\,
      Q => count_upto_10_1(9)
    );
\count_upto_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(11),
      O => \count_upto_2[11]_i_2_n_0\
    );
\count_upto_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(10),
      O => \count_upto_2[11]_i_3_n_0\
    );
\count_upto_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(9),
      O => \count_upto_2[11]_i_4_n_0\
    );
\count_upto_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(8),
      O => \count_upto_2[11]_i_5_n_0\
    );
\count_upto_2[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(15),
      O => \count_upto_2[15]_i_2_n_0\
    );
\count_upto_2[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(14),
      O => \count_upto_2[15]_i_3_n_0\
    );
\count_upto_2[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(13),
      O => \count_upto_2[15]_i_4_n_0\
    );
\count_upto_2[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(10),
      O => \count_upto_2[15]_i_5_n_0\
    );
\count_upto_2[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(19),
      O => \count_upto_2[19]_i_2_n_0\
    );
\count_upto_2[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(18),
      O => \count_upto_2[19]_i_3_n_0\
    );
\count_upto_2[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(17),
      O => \count_upto_2[19]_i_4_n_0\
    );
\count_upto_2[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(16),
      O => \count_upto_2[19]_i_5_n_0\
    );
\count_upto_2[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(23),
      O => \count_upto_2[23]_i_2_n_0\
    );
\count_upto_2[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(22),
      O => \count_upto_2[23]_i_3_n_0\
    );
\count_upto_2[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(21),
      O => \count_upto_2[23]_i_4_n_0\
    );
\count_upto_2[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(18),
      O => \count_upto_2[23]_i_5_n_0\
    );
\count_upto_2[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(27),
      O => \count_upto_2[27]_i_2_n_0\
    );
\count_upto_2[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(26),
      O => \count_upto_2[27]_i_3_n_0\
    );
\count_upto_2[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(25),
      O => \count_upto_2[27]_i_4_n_0\
    );
\count_upto_2[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(24),
      O => \count_upto_2[27]_i_5_n_0\
    );
\count_upto_2[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg0__0\(29),
      I1 => \slv_reg0__0\(31),
      O => \count_upto_2[31]_i_2_n_0\
    );
\count_upto_2[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(28),
      I1 => \slv_reg0__0\(30),
      O => \count_upto_2[31]_i_3_n_0\
    );
\count_upto_2[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => \slv_reg0__0\(29),
      O => \count_upto_2[31]_i_4_n_0\
    );
\count_upto_2[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => slv_reg0(28),
      O => \count_upto_2[31]_i_5_n_0\
    );
\count_upto_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => slv_reg0(3),
      O => \count_upto_2[3]_i_2_n_0\
    );
\count_upto_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(2),
      O => \count_upto_2[3]_i_3_n_0\
    );
\count_upto_2[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => slv_reg0(1),
      O => \count_upto_2[3]_i_4_n_0\
    );
\count_upto_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(5),
      I1 => slv_reg0(7),
      O => \count_upto_2[7]_i_2_n_0\
    );
\count_upto_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(6),
      O => \count_upto_2[7]_i_3_n_0\
    );
\count_upto_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(5),
      O => \count_upto_2[7]_i_4_n_0\
    );
\count_upto_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(2),
      O => \count_upto_2[7]_i_5_n_0\
    );
\count_upto_2_1[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(10),
      O => \count_upto_2_1[12]_i_2_n_0\
    );
\count_upto_2_1[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(9),
      O => \count_upto_2_1[12]_i_3_n_0\
    );
\count_upto_2_1[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(10),
      I1 => slv_reg0(8),
      O => \count_upto_2_1[12]_i_4_n_0\
    );
\count_upto_2_1[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(7),
      O => \count_upto_2_1[12]_i_5_n_0\
    );
\count_upto_2_1[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(14),
      O => \count_upto_2_1[16]_i_2_n_0\
    );
\count_upto_2_1[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(13),
      O => \count_upto_2_1[16]_i_3_n_0\
    );
\count_upto_2_1[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(12),
      O => \count_upto_2_1[16]_i_4_n_0\
    );
\count_upto_2_1[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(11),
      O => \count_upto_2_1[16]_i_5_n_0\
    );
\count_upto_2_1[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(18),
      O => \count_upto_2_1[20]_i_2_n_0\
    );
\count_upto_2_1[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(17),
      O => \count_upto_2_1[20]_i_3_n_0\
    );
\count_upto_2_1[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => slv_reg0(16),
      O => \count_upto_2_1[20]_i_4_n_0\
    );
\count_upto_2_1[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(15),
      O => \count_upto_2_1[20]_i_5_n_0\
    );
\count_upto_2_1[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(22),
      O => \count_upto_2_1[24]_i_2_n_0\
    );
\count_upto_2_1[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(21),
      O => \count_upto_2_1[24]_i_3_n_0\
    );
\count_upto_2_1[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(20),
      O => \count_upto_2_1[24]_i_4_n_0\
    );
\count_upto_2_1[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(19),
      O => \count_upto_2_1[24]_i_5_n_0\
    );
\count_upto_2_1[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(28),
      I1 => slv_reg0(26),
      O => \count_upto_2_1[28]_i_2_n_0\
    );
\count_upto_2_1[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => slv_reg0(25),
      O => \count_upto_2_1[28]_i_3_n_0\
    );
\count_upto_2_1[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => slv_reg0(24),
      O => \count_upto_2_1[28]_i_4_n_0\
    );
\count_upto_2_1[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(23),
      O => \count_upto_2_1[28]_i_5_n_0\
    );
\count_upto_2_1[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \slv_reg0__0\(31),
      I1 => \slv_reg0__0\(29),
      O => \count_upto_2_1[31]_i_2_n_0\
    );
\count_upto_2_1[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \slv_reg0__0\(30),
      I1 => slv_reg0(28),
      O => \count_upto_2_1[31]_i_3_n_0\
    );
\count_upto_2_1[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \slv_reg0__0\(29),
      I1 => slv_reg0(27),
      O => \count_upto_2_1[31]_i_4_n_0\
    );
\count_upto_2_1[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(2),
      O => \count_upto_2_1[4]_i_2_n_0\
    );
\count_upto_2_1[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(1),
      O => \count_upto_2_1[4]_i_3_n_0\
    );
\count_upto_2_1[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(0),
      O => \count_upto_2_1[4]_i_4_n_0\
    );
\count_upto_2_1[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(6),
      O => \count_upto_2_1[8]_i_2_n_0\
    );
\count_upto_2_1[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(5),
      O => \count_upto_2_1[8]_i_3_n_0\
    );
\count_upto_2_1[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(4),
      O => \count_upto_2_1[8]_i_4_n_0\
    );
\count_upto_2_1[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(5),
      I1 => slv_reg0(3),
      O => \count_upto_2_1[8]_i_5_n_0\
    );
\count_upto_2_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[12]_i_1_n_6\,
      Q => count_upto_3_1(10)
    );
\count_upto_2_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[12]_i_1_n_5\,
      Q => count_upto_3_1(11)
    );
\count_upto_2_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[12]_i_1_n_4\,
      Q => count_upto_3_1(12)
    );
\count_upto_2_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_1_reg[8]_i_1_n_0\,
      CO(3) => \count_upto_2_1_reg[12]_i_1_n_0\,
      CO(2) => \count_upto_2_1_reg[12]_i_1_n_1\,
      CO(1) => \count_upto_2_1_reg[12]_i_1_n_2\,
      CO(0) => \count_upto_2_1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(12 downto 9),
      O(3) => \count_upto_2_1_reg[12]_i_1_n_4\,
      O(2) => \count_upto_2_1_reg[12]_i_1_n_5\,
      O(1) => \count_upto_2_1_reg[12]_i_1_n_6\,
      O(0) => \count_upto_2_1_reg[12]_i_1_n_7\,
      S(3) => \count_upto_2_1[12]_i_2_n_0\,
      S(2) => \count_upto_2_1[12]_i_3_n_0\,
      S(1) => \count_upto_2_1[12]_i_4_n_0\,
      S(0) => \count_upto_2_1[12]_i_5_n_0\
    );
\count_upto_2_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[16]_i_1_n_7\,
      Q => count_upto_3_1(13)
    );
\count_upto_2_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[16]_i_1_n_6\,
      Q => count_upto_3_1(14)
    );
\count_upto_2_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[16]_i_1_n_5\,
      Q => count_upto_3_1(15)
    );
\count_upto_2_1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[16]_i_1_n_4\,
      Q => count_upto_3_1(16)
    );
\count_upto_2_1_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_1_reg[12]_i_1_n_0\,
      CO(3) => \count_upto_2_1_reg[16]_i_1_n_0\,
      CO(2) => \count_upto_2_1_reg[16]_i_1_n_1\,
      CO(1) => \count_upto_2_1_reg[16]_i_1_n_2\,
      CO(0) => \count_upto_2_1_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(16 downto 13),
      O(3) => \count_upto_2_1_reg[16]_i_1_n_4\,
      O(2) => \count_upto_2_1_reg[16]_i_1_n_5\,
      O(1) => \count_upto_2_1_reg[16]_i_1_n_6\,
      O(0) => \count_upto_2_1_reg[16]_i_1_n_7\,
      S(3) => \count_upto_2_1[16]_i_2_n_0\,
      S(2) => \count_upto_2_1[16]_i_3_n_0\,
      S(1) => \count_upto_2_1[16]_i_4_n_0\,
      S(0) => \count_upto_2_1[16]_i_5_n_0\
    );
\count_upto_2_1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[20]_i_1_n_7\,
      Q => count_upto_3_1(17)
    );
\count_upto_2_1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[20]_i_1_n_6\,
      Q => count_upto_3_1(18)
    );
\count_upto_2_1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[20]_i_1_n_5\,
      Q => count_upto_3_1(19)
    );
\count_upto_2_1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[4]_i_1_n_7\,
      Q => count_upto_3_1(1)
    );
\count_upto_2_1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[20]_i_1_n_4\,
      Q => count_upto_3_1(20)
    );
\count_upto_2_1_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_1_reg[16]_i_1_n_0\,
      CO(3) => \count_upto_2_1_reg[20]_i_1_n_0\,
      CO(2) => \count_upto_2_1_reg[20]_i_1_n_1\,
      CO(1) => \count_upto_2_1_reg[20]_i_1_n_2\,
      CO(0) => \count_upto_2_1_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(20 downto 17),
      O(3) => \count_upto_2_1_reg[20]_i_1_n_4\,
      O(2) => \count_upto_2_1_reg[20]_i_1_n_5\,
      O(1) => \count_upto_2_1_reg[20]_i_1_n_6\,
      O(0) => \count_upto_2_1_reg[20]_i_1_n_7\,
      S(3) => \count_upto_2_1[20]_i_2_n_0\,
      S(2) => \count_upto_2_1[20]_i_3_n_0\,
      S(1) => \count_upto_2_1[20]_i_4_n_0\,
      S(0) => \count_upto_2_1[20]_i_5_n_0\
    );
\count_upto_2_1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[24]_i_1_n_7\,
      Q => count_upto_3_1(21)
    );
\count_upto_2_1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[24]_i_1_n_6\,
      Q => count_upto_3_1(22)
    );
\count_upto_2_1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[24]_i_1_n_5\,
      Q => count_upto_3_1(23)
    );
\count_upto_2_1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[24]_i_1_n_4\,
      Q => count_upto_3_1(24)
    );
\count_upto_2_1_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_1_reg[20]_i_1_n_0\,
      CO(3) => \count_upto_2_1_reg[24]_i_1_n_0\,
      CO(2) => \count_upto_2_1_reg[24]_i_1_n_1\,
      CO(1) => \count_upto_2_1_reg[24]_i_1_n_2\,
      CO(0) => \count_upto_2_1_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(24 downto 21),
      O(3) => \count_upto_2_1_reg[24]_i_1_n_4\,
      O(2) => \count_upto_2_1_reg[24]_i_1_n_5\,
      O(1) => \count_upto_2_1_reg[24]_i_1_n_6\,
      O(0) => \count_upto_2_1_reg[24]_i_1_n_7\,
      S(3) => \count_upto_2_1[24]_i_2_n_0\,
      S(2) => \count_upto_2_1[24]_i_3_n_0\,
      S(1) => \count_upto_2_1[24]_i_4_n_0\,
      S(0) => \count_upto_2_1[24]_i_5_n_0\
    );
\count_upto_2_1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[28]_i_1_n_7\,
      Q => count_upto_3_1(25)
    );
\count_upto_2_1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[28]_i_1_n_6\,
      Q => count_upto_3_1(26)
    );
\count_upto_2_1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[28]_i_1_n_5\,
      Q => count_upto_3_1(27)
    );
\count_upto_2_1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[28]_i_1_n_4\,
      Q => count_upto_3_1(28)
    );
\count_upto_2_1_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_1_reg[24]_i_1_n_0\,
      CO(3) => \count_upto_2_1_reg[28]_i_1_n_0\,
      CO(2) => \count_upto_2_1_reg[28]_i_1_n_1\,
      CO(1) => \count_upto_2_1_reg[28]_i_1_n_2\,
      CO(0) => \count_upto_2_1_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(28 downto 25),
      O(3) => \count_upto_2_1_reg[28]_i_1_n_4\,
      O(2) => \count_upto_2_1_reg[28]_i_1_n_5\,
      O(1) => \count_upto_2_1_reg[28]_i_1_n_6\,
      O(0) => \count_upto_2_1_reg[28]_i_1_n_7\,
      S(3) => \count_upto_2_1[28]_i_2_n_0\,
      S(2) => \count_upto_2_1[28]_i_3_n_0\,
      S(1) => \count_upto_2_1[28]_i_4_n_0\,
      S(0) => \count_upto_2_1[28]_i_5_n_0\
    );
\count_upto_2_1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[31]_i_1_n_7\,
      Q => count_upto_3_1(29)
    );
\count_upto_2_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[4]_i_1_n_6\,
      Q => count_upto_3_1(2)
    );
\count_upto_2_1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[31]_i_1_n_6\,
      Q => count_upto_3_1(30)
    );
\count_upto_2_1_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[31]_i_1_n_5\,
      Q => count_upto_3_1(31)
    );
\count_upto_2_1_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_1_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_count_upto_2_1_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_upto_2_1_reg[31]_i_1_n_2\,
      CO(0) => \count_upto_2_1_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \slv_reg0__0\(30 downto 29),
      O(3) => \NLW_count_upto_2_1_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_upto_2_1_reg[31]_i_1_n_5\,
      O(1) => \count_upto_2_1_reg[31]_i_1_n_6\,
      O(0) => \count_upto_2_1_reg[31]_i_1_n_7\,
      S(3) => '0',
      S(2) => \count_upto_2_1[31]_i_2_n_0\,
      S(1) => \count_upto_2_1[31]_i_3_n_0\,
      S(0) => \count_upto_2_1[31]_i_4_n_0\
    );
\count_upto_2_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[4]_i_1_n_5\,
      Q => count_upto_3_1(3)
    );
\count_upto_2_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[4]_i_1_n_4\,
      Q => count_upto_3_1(4)
    );
\count_upto_2_1_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_2_1_reg[4]_i_1_n_0\,
      CO(2) => \count_upto_2_1_reg[4]_i_1_n_1\,
      CO(1) => \count_upto_2_1_reg[4]_i_1_n_2\,
      CO(0) => \count_upto_2_1_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => slv_reg0(4 downto 2),
      DI(0) => '0',
      O(3) => \count_upto_2_1_reg[4]_i_1_n_4\,
      O(2) => \count_upto_2_1_reg[4]_i_1_n_5\,
      O(1) => \count_upto_2_1_reg[4]_i_1_n_6\,
      O(0) => \count_upto_2_1_reg[4]_i_1_n_7\,
      S(3) => \count_upto_2_1[4]_i_2_n_0\,
      S(2) => \count_upto_2_1[4]_i_3_n_0\,
      S(1) => \count_upto_2_1[4]_i_4_n_0\,
      S(0) => slv_reg0(1)
    );
\count_upto_2_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[8]_i_1_n_7\,
      Q => count_upto_3_1(5)
    );
\count_upto_2_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[8]_i_1_n_6\,
      Q => count_upto_3_1(6)
    );
\count_upto_2_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[8]_i_1_n_5\,
      Q => count_upto_3_1(7)
    );
\count_upto_2_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[8]_i_1_n_4\,
      Q => count_upto_3_1(8)
    );
\count_upto_2_1_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_1_reg[4]_i_1_n_0\,
      CO(3) => \count_upto_2_1_reg[8]_i_1_n_0\,
      CO(2) => \count_upto_2_1_reg[8]_i_1_n_1\,
      CO(1) => \count_upto_2_1_reg[8]_i_1_n_2\,
      CO(0) => \count_upto_2_1_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(8 downto 5),
      O(3) => \count_upto_2_1_reg[8]_i_1_n_4\,
      O(2) => \count_upto_2_1_reg[8]_i_1_n_5\,
      O(1) => \count_upto_2_1_reg[8]_i_1_n_6\,
      O(0) => \count_upto_2_1_reg[8]_i_1_n_7\,
      S(3) => \count_upto_2_1[8]_i_2_n_0\,
      S(2) => \count_upto_2_1[8]_i_3_n_0\,
      S(1) => \count_upto_2_1[8]_i_4_n_0\,
      S(0) => \count_upto_2_1[8]_i_5_n_0\
    );
\count_upto_2_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_1_reg[12]_i_1_n_7\,
      Q => count_upto_3_1(9)
    );
\count_upto_2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[11]_i_1_n_5\,
      Q => count_upto_2(10)
    );
\count_upto_2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[11]_i_1_n_4\,
      Q => count_upto_2(11)
    );
\count_upto_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_reg[7]_i_1_n_0\,
      CO(3) => \count_upto_2_reg[11]_i_1_n_0\,
      CO(2) => \count_upto_2_reg[11]_i_1_n_1\,
      CO(1) => \count_upto_2_reg[11]_i_1_n_2\,
      CO(0) => \count_upto_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(9 downto 6),
      O(3) => \count_upto_2_reg[11]_i_1_n_4\,
      O(2) => \count_upto_2_reg[11]_i_1_n_5\,
      O(1) => \count_upto_2_reg[11]_i_1_n_6\,
      O(0) => \count_upto_2_reg[11]_i_1_n_7\,
      S(3) => \count_upto_2[11]_i_2_n_0\,
      S(2) => \count_upto_2[11]_i_3_n_0\,
      S(1) => \count_upto_2[11]_i_4_n_0\,
      S(0) => \count_upto_2[11]_i_5_n_0\
    );
\count_upto_2_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[15]_i_1_n_7\,
      Q => count_upto_2(12)
    );
\count_upto_2_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[15]_i_1_n_6\,
      Q => count_upto_2(13)
    );
\count_upto_2_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[15]_i_1_n_5\,
      Q => count_upto_2(14)
    );
\count_upto_2_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[15]_i_1_n_4\,
      Q => count_upto_2(15)
    );
\count_upto_2_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_reg[11]_i_1_n_0\,
      CO(3) => \count_upto_2_reg[15]_i_1_n_0\,
      CO(2) => \count_upto_2_reg[15]_i_1_n_1\,
      CO(1) => \count_upto_2_reg[15]_i_1_n_2\,
      CO(0) => \count_upto_2_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(13 downto 10),
      O(3) => \count_upto_2_reg[15]_i_1_n_4\,
      O(2) => \count_upto_2_reg[15]_i_1_n_5\,
      O(1) => \count_upto_2_reg[15]_i_1_n_6\,
      O(0) => \count_upto_2_reg[15]_i_1_n_7\,
      S(3) => \count_upto_2[15]_i_2_n_0\,
      S(2) => \count_upto_2[15]_i_3_n_0\,
      S(1) => \count_upto_2[15]_i_4_n_0\,
      S(0) => \count_upto_2[15]_i_5_n_0\
    );
\count_upto_2_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[19]_i_1_n_7\,
      Q => count_upto_2(16)
    );
\count_upto_2_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[19]_i_1_n_6\,
      Q => count_upto_2(17)
    );
\count_upto_2_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[19]_i_1_n_5\,
      Q => count_upto_2(18)
    );
\count_upto_2_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[19]_i_1_n_4\,
      Q => count_upto_2(19)
    );
\count_upto_2_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_reg[15]_i_1_n_0\,
      CO(3) => \count_upto_2_reg[19]_i_1_n_0\,
      CO(2) => \count_upto_2_reg[19]_i_1_n_1\,
      CO(1) => \count_upto_2_reg[19]_i_1_n_2\,
      CO(0) => \count_upto_2_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(17 downto 14),
      O(3) => \count_upto_2_reg[19]_i_1_n_4\,
      O(2) => \count_upto_2_reg[19]_i_1_n_5\,
      O(1) => \count_upto_2_reg[19]_i_1_n_6\,
      O(0) => \count_upto_2_reg[19]_i_1_n_7\,
      S(3) => \count_upto_2[19]_i_2_n_0\,
      S(2) => \count_upto_2[19]_i_3_n_0\,
      S(1) => \count_upto_2[19]_i_4_n_0\,
      S(0) => \count_upto_2[19]_i_5_n_0\
    );
\count_upto_2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[3]_i_1_n_6\,
      Q => count_upto_2(1)
    );
\count_upto_2_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[23]_i_1_n_7\,
      Q => count_upto_2(20)
    );
\count_upto_2_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[23]_i_1_n_6\,
      Q => count_upto_2(21)
    );
\count_upto_2_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[23]_i_1_n_5\,
      Q => count_upto_2(22)
    );
\count_upto_2_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[23]_i_1_n_4\,
      Q => count_upto_2(23)
    );
\count_upto_2_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_reg[19]_i_1_n_0\,
      CO(3) => \count_upto_2_reg[23]_i_1_n_0\,
      CO(2) => \count_upto_2_reg[23]_i_1_n_1\,
      CO(1) => \count_upto_2_reg[23]_i_1_n_2\,
      CO(0) => \count_upto_2_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(21 downto 18),
      O(3) => \count_upto_2_reg[23]_i_1_n_4\,
      O(2) => \count_upto_2_reg[23]_i_1_n_5\,
      O(1) => \count_upto_2_reg[23]_i_1_n_6\,
      O(0) => \count_upto_2_reg[23]_i_1_n_7\,
      S(3) => \count_upto_2[23]_i_2_n_0\,
      S(2) => \count_upto_2[23]_i_3_n_0\,
      S(1) => \count_upto_2[23]_i_4_n_0\,
      S(0) => \count_upto_2[23]_i_5_n_0\
    );
\count_upto_2_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[27]_i_1_n_7\,
      Q => count_upto_2(24)
    );
\count_upto_2_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[27]_i_1_n_6\,
      Q => count_upto_2(25)
    );
\count_upto_2_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[27]_i_1_n_5\,
      Q => count_upto_2(26)
    );
\count_upto_2_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[27]_i_1_n_4\,
      Q => count_upto_2(27)
    );
\count_upto_2_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_reg[23]_i_1_n_0\,
      CO(3) => \count_upto_2_reg[27]_i_1_n_0\,
      CO(2) => \count_upto_2_reg[27]_i_1_n_1\,
      CO(1) => \count_upto_2_reg[27]_i_1_n_2\,
      CO(0) => \count_upto_2_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(25 downto 22),
      O(3) => \count_upto_2_reg[27]_i_1_n_4\,
      O(2) => \count_upto_2_reg[27]_i_1_n_5\,
      O(1) => \count_upto_2_reg[27]_i_1_n_6\,
      O(0) => \count_upto_2_reg[27]_i_1_n_7\,
      S(3) => \count_upto_2[27]_i_2_n_0\,
      S(2) => \count_upto_2[27]_i_3_n_0\,
      S(1) => \count_upto_2[27]_i_4_n_0\,
      S(0) => \count_upto_2[27]_i_5_n_0\
    );
\count_upto_2_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[31]_i_1_n_7\,
      Q => count_upto_2(28)
    );
\count_upto_2_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[31]_i_1_n_6\,
      Q => count_upto_2(29)
    );
\count_upto_2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[3]_i_1_n_5\,
      Q => count_upto_2(2)
    );
\count_upto_2_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[31]_i_1_n_5\,
      Q => count_upto_2(30)
    );
\count_upto_2_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[31]_i_1_n_4\,
      Q => count_upto_2(31)
    );
\count_upto_2_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_upto_2_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_upto_2_reg[31]_i_1_n_1\,
      CO(1) => \count_upto_2_reg[31]_i_1_n_2\,
      CO(0) => \count_upto_2_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => slv_reg0(28 downto 26),
      O(3) => \count_upto_2_reg[31]_i_1_n_4\,
      O(2) => \count_upto_2_reg[31]_i_1_n_5\,
      O(1) => \count_upto_2_reg[31]_i_1_n_6\,
      O(0) => \count_upto_2_reg[31]_i_1_n_7\,
      S(3) => \count_upto_2[31]_i_2_n_0\,
      S(2) => \count_upto_2[31]_i_3_n_0\,
      S(1) => \count_upto_2[31]_i_4_n_0\,
      S(0) => \count_upto_2[31]_i_5_n_0\
    );
\count_upto_2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[3]_i_1_n_4\,
      Q => count_upto_2(3)
    );
\count_upto_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_2_reg[3]_i_1_n_0\,
      CO(2) => \count_upto_2_reg[3]_i_1_n_1\,
      CO(1) => \count_upto_2_reg[3]_i_1_n_2\,
      CO(0) => \count_upto_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => slv_reg0(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \count_upto_2_reg[3]_i_1_n_4\,
      O(2) => \count_upto_2_reg[3]_i_1_n_5\,
      O(1) => \count_upto_2_reg[3]_i_1_n_6\,
      O(0) => \count_upto_2_reg[3]_i_1_n_7\,
      S(3) => \count_upto_2[3]_i_2_n_0\,
      S(2) => \count_upto_2[3]_i_3_n_0\,
      S(1) => \count_upto_2[3]_i_4_n_0\,
      S(0) => slv_reg0(0)
    );
\count_upto_2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[7]_i_1_n_7\,
      Q => count_upto_2(4)
    );
\count_upto_2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[7]_i_1_n_6\,
      Q => count_upto_2(5)
    );
\count_upto_2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[7]_i_1_n_5\,
      Q => count_upto_2(6)
    );
\count_upto_2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[7]_i_1_n_4\,
      Q => count_upto_2(7)
    );
\count_upto_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_2_reg[3]_i_1_n_0\,
      CO(3) => \count_upto_2_reg[7]_i_1_n_0\,
      CO(2) => \count_upto_2_reg[7]_i_1_n_1\,
      CO(1) => \count_upto_2_reg[7]_i_1_n_2\,
      CO(0) => \count_upto_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(5 downto 2),
      O(3) => \count_upto_2_reg[7]_i_1_n_4\,
      O(2) => \count_upto_2_reg[7]_i_1_n_5\,
      O(1) => \count_upto_2_reg[7]_i_1_n_6\,
      O(0) => \count_upto_2_reg[7]_i_1_n_7\,
      S(3) => \count_upto_2[7]_i_2_n_0\,
      S(2) => \count_upto_2[7]_i_3_n_0\,
      S(1) => \count_upto_2[7]_i_4_n_0\,
      S(0) => \count_upto_2[7]_i_5_n_0\
    );
\count_upto_2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[11]_i_1_n_7\,
      Q => count_upto_2(8)
    );
\count_upto_2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_2_reg[11]_i_1_n_6\,
      Q => count_upto_2(9)
    );
\count_upto_3[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(11),
      O => \count_upto_3[12]_i_2_n_0\
    );
\count_upto_3[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(10),
      O => \count_upto_3[12]_i_3_n_0\
    );
\count_upto_3[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(9),
      O => \count_upto_3[12]_i_4_n_0\
    );
\count_upto_3[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(8),
      O => \count_upto_3[12]_i_5_n_0\
    );
\count_upto_3[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(15),
      O => \count_upto_3[16]_i_2_n_0\
    );
\count_upto_3[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(14),
      O => \count_upto_3[16]_i_3_n_0\
    );
\count_upto_3[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(13),
      O => \count_upto_3[16]_i_4_n_0\
    );
\count_upto_3[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(10),
      O => \count_upto_3[16]_i_5_n_0\
    );
\count_upto_3[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(19),
      O => \count_upto_3[20]_i_2_n_0\
    );
\count_upto_3[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(18),
      O => \count_upto_3[20]_i_3_n_0\
    );
\count_upto_3[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(17),
      O => \count_upto_3[20]_i_4_n_0\
    );
\count_upto_3[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(16),
      O => \count_upto_3[20]_i_5_n_0\
    );
\count_upto_3[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(23),
      O => \count_upto_3[24]_i_2_n_0\
    );
\count_upto_3[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(22),
      O => \count_upto_3[24]_i_3_n_0\
    );
\count_upto_3[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(21),
      O => \count_upto_3[24]_i_4_n_0\
    );
\count_upto_3[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(18),
      O => \count_upto_3[24]_i_5_n_0\
    );
\count_upto_3[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(27),
      O => \count_upto_3[28]_i_2_n_0\
    );
\count_upto_3[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(26),
      O => \count_upto_3[28]_i_3_n_0\
    );
\count_upto_3[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(25),
      O => \count_upto_3[28]_i_4_n_0\
    );
\count_upto_3[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(24),
      O => \count_upto_3[28]_i_5_n_0\
    );
\count_upto_3[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(28),
      I1 => \slv_reg0__0\(30),
      O => \count_upto_3[31]_i_2_n_0\
    );
\count_upto_3[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => \slv_reg0__0\(29),
      O => \count_upto_3[31]_i_3_n_0\
    );
\count_upto_3[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => slv_reg0(28),
      O => \count_upto_3[31]_i_4_n_0\
    );
\count_upto_3[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => slv_reg0(3),
      O => \count_upto_3[4]_i_2_n_0\
    );
\count_upto_3[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(2),
      O => \count_upto_3[4]_i_3_n_0\
    );
\count_upto_3[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => slv_reg0(1),
      O => \count_upto_3[4]_i_4_n_0\
    );
\count_upto_3[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(5),
      I1 => slv_reg0(7),
      O => \count_upto_3[8]_i_2_n_0\
    );
\count_upto_3[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(6),
      O => \count_upto_3[8]_i_3_n_0\
    );
\count_upto_3[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(5),
      O => \count_upto_3[8]_i_4_n_0\
    );
\count_upto_3[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(2),
      O => \count_upto_3[8]_i_5_n_0\
    );
\count_upto_3_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[12]_i_1_n_6\,
      Q => count_upto_3(10)
    );
\count_upto_3_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[12]_i_1_n_5\,
      Q => count_upto_3(11)
    );
\count_upto_3_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[12]_i_1_n_4\,
      Q => count_upto_3(12)
    );
\count_upto_3_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_3_reg[8]_i_1_n_0\,
      CO(3) => \count_upto_3_reg[12]_i_1_n_0\,
      CO(2) => \count_upto_3_reg[12]_i_1_n_1\,
      CO(1) => \count_upto_3_reg[12]_i_1_n_2\,
      CO(0) => \count_upto_3_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(9 downto 6),
      O(3) => \count_upto_3_reg[12]_i_1_n_4\,
      O(2) => \count_upto_3_reg[12]_i_1_n_5\,
      O(1) => \count_upto_3_reg[12]_i_1_n_6\,
      O(0) => \count_upto_3_reg[12]_i_1_n_7\,
      S(3) => \count_upto_3[12]_i_2_n_0\,
      S(2) => \count_upto_3[12]_i_3_n_0\,
      S(1) => \count_upto_3[12]_i_4_n_0\,
      S(0) => \count_upto_3[12]_i_5_n_0\
    );
\count_upto_3_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[16]_i_1_n_7\,
      Q => count_upto_3(13)
    );
\count_upto_3_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[16]_i_1_n_6\,
      Q => count_upto_3(14)
    );
\count_upto_3_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[16]_i_1_n_5\,
      Q => count_upto_3(15)
    );
\count_upto_3_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[16]_i_1_n_4\,
      Q => count_upto_3(16)
    );
\count_upto_3_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_3_reg[12]_i_1_n_0\,
      CO(3) => \count_upto_3_reg[16]_i_1_n_0\,
      CO(2) => \count_upto_3_reg[16]_i_1_n_1\,
      CO(1) => \count_upto_3_reg[16]_i_1_n_2\,
      CO(0) => \count_upto_3_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(13 downto 10),
      O(3) => \count_upto_3_reg[16]_i_1_n_4\,
      O(2) => \count_upto_3_reg[16]_i_1_n_5\,
      O(1) => \count_upto_3_reg[16]_i_1_n_6\,
      O(0) => \count_upto_3_reg[16]_i_1_n_7\,
      S(3) => \count_upto_3[16]_i_2_n_0\,
      S(2) => \count_upto_3[16]_i_3_n_0\,
      S(1) => \count_upto_3[16]_i_4_n_0\,
      S(0) => \count_upto_3[16]_i_5_n_0\
    );
\count_upto_3_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[20]_i_1_n_7\,
      Q => count_upto_3(17)
    );
\count_upto_3_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[20]_i_1_n_6\,
      Q => count_upto_3(18)
    );
\count_upto_3_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[20]_i_1_n_5\,
      Q => count_upto_3(19)
    );
\count_upto_3_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[20]_i_1_n_4\,
      Q => count_upto_3(20)
    );
\count_upto_3_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_3_reg[16]_i_1_n_0\,
      CO(3) => \count_upto_3_reg[20]_i_1_n_0\,
      CO(2) => \count_upto_3_reg[20]_i_1_n_1\,
      CO(1) => \count_upto_3_reg[20]_i_1_n_2\,
      CO(0) => \count_upto_3_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(17 downto 14),
      O(3) => \count_upto_3_reg[20]_i_1_n_4\,
      O(2) => \count_upto_3_reg[20]_i_1_n_5\,
      O(1) => \count_upto_3_reg[20]_i_1_n_6\,
      O(0) => \count_upto_3_reg[20]_i_1_n_7\,
      S(3) => \count_upto_3[20]_i_2_n_0\,
      S(2) => \count_upto_3[20]_i_3_n_0\,
      S(1) => \count_upto_3[20]_i_4_n_0\,
      S(0) => \count_upto_3[20]_i_5_n_0\
    );
\count_upto_3_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[24]_i_1_n_7\,
      Q => count_upto_3(21)
    );
\count_upto_3_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[24]_i_1_n_6\,
      Q => count_upto_3(22)
    );
\count_upto_3_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[24]_i_1_n_5\,
      Q => count_upto_3(23)
    );
\count_upto_3_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[24]_i_1_n_4\,
      Q => count_upto_3(24)
    );
\count_upto_3_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_3_reg[20]_i_1_n_0\,
      CO(3) => \count_upto_3_reg[24]_i_1_n_0\,
      CO(2) => \count_upto_3_reg[24]_i_1_n_1\,
      CO(1) => \count_upto_3_reg[24]_i_1_n_2\,
      CO(0) => \count_upto_3_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(21 downto 18),
      O(3) => \count_upto_3_reg[24]_i_1_n_4\,
      O(2) => \count_upto_3_reg[24]_i_1_n_5\,
      O(1) => \count_upto_3_reg[24]_i_1_n_6\,
      O(0) => \count_upto_3_reg[24]_i_1_n_7\,
      S(3) => \count_upto_3[24]_i_2_n_0\,
      S(2) => \count_upto_3[24]_i_3_n_0\,
      S(1) => \count_upto_3[24]_i_4_n_0\,
      S(0) => \count_upto_3[24]_i_5_n_0\
    );
\count_upto_3_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[28]_i_1_n_7\,
      Q => count_upto_3(25)
    );
\count_upto_3_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[28]_i_1_n_6\,
      Q => count_upto_3(26)
    );
\count_upto_3_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[28]_i_1_n_5\,
      Q => count_upto_3(27)
    );
\count_upto_3_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[28]_i_1_n_4\,
      Q => count_upto_3(28)
    );
\count_upto_3_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_3_reg[24]_i_1_n_0\,
      CO(3) => \count_upto_3_reg[28]_i_1_n_0\,
      CO(2) => \count_upto_3_reg[28]_i_1_n_1\,
      CO(1) => \count_upto_3_reg[28]_i_1_n_2\,
      CO(0) => \count_upto_3_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(25 downto 22),
      O(3) => \count_upto_3_reg[28]_i_1_n_4\,
      O(2) => \count_upto_3_reg[28]_i_1_n_5\,
      O(1) => \count_upto_3_reg[28]_i_1_n_6\,
      O(0) => \count_upto_3_reg[28]_i_1_n_7\,
      S(3) => \count_upto_3[28]_i_2_n_0\,
      S(2) => \count_upto_3[28]_i_3_n_0\,
      S(1) => \count_upto_3[28]_i_4_n_0\,
      S(0) => \count_upto_3[28]_i_5_n_0\
    );
\count_upto_3_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[31]_i_1_n_7\,
      Q => count_upto_3(29)
    );
\count_upto_3_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[4]_i_1_n_6\,
      Q => count_upto_3(2)
    );
\count_upto_3_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[31]_i_1_n_6\,
      Q => count_upto_3(30)
    );
\count_upto_3_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[31]_i_1_n_5\,
      Q => count_upto_3(31)
    );
\count_upto_3_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_3_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_count_upto_3_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_upto_3_reg[31]_i_1_n_2\,
      CO(0) => \count_upto_3_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => slv_reg0(27 downto 26),
      O(3) => \NLW_count_upto_3_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_upto_3_reg[31]_i_1_n_5\,
      O(1) => \count_upto_3_reg[31]_i_1_n_6\,
      O(0) => \count_upto_3_reg[31]_i_1_n_7\,
      S(3) => '0',
      S(2) => \count_upto_3[31]_i_2_n_0\,
      S(1) => \count_upto_3[31]_i_3_n_0\,
      S(0) => \count_upto_3[31]_i_4_n_0\
    );
\count_upto_3_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[4]_i_1_n_5\,
      Q => count_upto_3(3)
    );
\count_upto_3_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[4]_i_1_n_4\,
      Q => count_upto_3(4)
    );
\count_upto_3_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_3_reg[4]_i_1_n_0\,
      CO(2) => \count_upto_3_reg[4]_i_1_n_1\,
      CO(1) => \count_upto_3_reg[4]_i_1_n_2\,
      CO(0) => \count_upto_3_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => slv_reg0(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \count_upto_3_reg[4]_i_1_n_4\,
      O(2) => \count_upto_3_reg[4]_i_1_n_5\,
      O(1) => \count_upto_3_reg[4]_i_1_n_6\,
      O(0) => \NLW_count_upto_3_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \count_upto_3[4]_i_2_n_0\,
      S(2) => \count_upto_3[4]_i_3_n_0\,
      S(1) => \count_upto_3[4]_i_4_n_0\,
      S(0) => slv_reg0(0)
    );
\count_upto_3_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[8]_i_1_n_7\,
      Q => count_upto_3(5)
    );
\count_upto_3_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[8]_i_1_n_6\,
      Q => count_upto_3(6)
    );
\count_upto_3_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[8]_i_1_n_5\,
      Q => count_upto_3(7)
    );
\count_upto_3_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[8]_i_1_n_4\,
      Q => count_upto_3(8)
    );
\count_upto_3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_3_reg[4]_i_1_n_0\,
      CO(3) => \count_upto_3_reg[8]_i_1_n_0\,
      CO(2) => \count_upto_3_reg[8]_i_1_n_1\,
      CO(1) => \count_upto_3_reg[8]_i_1_n_2\,
      CO(0) => \count_upto_3_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(5 downto 2),
      O(3) => \count_upto_3_reg[8]_i_1_n_4\,
      O(2) => \count_upto_3_reg[8]_i_1_n_5\,
      O(1) => \count_upto_3_reg[8]_i_1_n_6\,
      O(0) => \count_upto_3_reg[8]_i_1_n_7\,
      S(3) => \count_upto_3[8]_i_2_n_0\,
      S(2) => \count_upto_3[8]_i_3_n_0\,
      S(1) => \count_upto_3[8]_i_4_n_0\,
      S(0) => \count_upto_3[8]_i_5_n_0\
    );
\count_upto_3_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_3_reg[12]_i_1_n_7\,
      Q => count_upto_3(9)
    );
\count_upto_4[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(8),
      O => \count_upto_4[11]_i_2_n_0\
    );
\count_upto_4[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(10),
      I1 => slv_reg0(7),
      O => \count_upto_4[11]_i_3_n_0\
    );
\count_upto_4[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(6),
      O => \count_upto_4[11]_i_4_n_0\
    );
\count_upto_4[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(5),
      O => \count_upto_4[11]_i_5_n_0\
    );
\count_upto_4[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(12),
      O => \count_upto_4[15]_i_2_n_0\
    );
\count_upto_4[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(11),
      O => \count_upto_4[15]_i_3_n_0\
    );
\count_upto_4[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(10),
      O => \count_upto_4[15]_i_4_n_0\
    );
\count_upto_4[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(9),
      O => \count_upto_4[15]_i_5_n_0\
    );
\count_upto_4[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(16),
      O => \count_upto_4[19]_i_2_n_0\
    );
\count_upto_4[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => slv_reg0(15),
      O => \count_upto_4[19]_i_3_n_0\
    );
\count_upto_4[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(14),
      O => \count_upto_4[19]_i_4_n_0\
    );
\count_upto_4[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(13),
      O => \count_upto_4[19]_i_5_n_0\
    );
\count_upto_4[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(20),
      O => \count_upto_4[23]_i_2_n_0\
    );
\count_upto_4[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(19),
      O => \count_upto_4[23]_i_3_n_0\
    );
\count_upto_4[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(18),
      O => \count_upto_4[23]_i_4_n_0\
    );
\count_upto_4[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(17),
      O => \count_upto_4[23]_i_5_n_0\
    );
\count_upto_4[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => slv_reg0(24),
      O => \count_upto_4[27]_i_2_n_0\
    );
\count_upto_4[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => slv_reg0(23),
      O => \count_upto_4[27]_i_3_n_0\
    );
\count_upto_4[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(22),
      O => \count_upto_4[27]_i_4_n_0\
    );
\count_upto_4[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(21),
      O => \count_upto_4[27]_i_5_n_0\
    );
\count_upto_4[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(28),
      I1 => \slv_reg0__0\(31),
      O => \count_upto_4[31]_i_2_n_0\
    );
\count_upto_4[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => \slv_reg0__0\(30),
      O => \count_upto_4[31]_i_3_n_0\
    );
\count_upto_4[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \slv_reg0__0\(29),
      I1 => slv_reg0(26),
      O => \count_upto_4[31]_i_4_n_0\
    );
\count_upto_4[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(28),
      I1 => slv_reg0(25),
      O => \count_upto_4[31]_i_5_n_0\
    );
\count_upto_4[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(0),
      O => \count_upto_4[3]_i_2_n_0\
    );
\count_upto_4[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => slv_reg0(2),
      O => \count_upto_4[3]_i_3_n_0\
    );
\count_upto_4[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => slv_reg0(1),
      O => \count_upto_4[3]_i_4_n_0\
    );
\count_upto_4[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(4),
      O => \count_upto_4[7]_i_2_n_0\
    );
\count_upto_4[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(3),
      O => \count_upto_4[7]_i_3_n_0\
    );
\count_upto_4[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(5),
      I1 => slv_reg0(2),
      O => \count_upto_4[7]_i_4_n_0\
    );
\count_upto_4[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(1),
      O => \count_upto_4[7]_i_5_n_0\
    );
\count_upto_4_1[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(8),
      I2 => slv_reg0(10),
      O => \count_upto_4_1[13]_i_2_n_0\
    );
\count_upto_4_1[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(7),
      I2 => slv_reg0(9),
      O => \count_upto_4_1[13]_i_3_n_0\
    );
\count_upto_4_1[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(10),
      I1 => slv_reg0(6),
      I2 => slv_reg0(8),
      O => \count_upto_4_1[13]_i_4_n_0\
    );
\count_upto_4_1[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(5),
      I2 => slv_reg0(7),
      O => \count_upto_4_1[13]_i_5_n_0\
    );
\count_upto_4_1[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(10),
      I1 => slv_reg0(8),
      I2 => slv_reg0(12),
      I3 => slv_reg0(9),
      I4 => slv_reg0(11),
      I5 => slv_reg0(13),
      O => \count_upto_4_1[13]_i_6_n_0\
    );
\count_upto_4_1[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(7),
      I2 => slv_reg0(11),
      I3 => slv_reg0(8),
      I4 => slv_reg0(10),
      I5 => slv_reg0(12),
      O => \count_upto_4_1[13]_i_7_n_0\
    );
\count_upto_4_1[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(6),
      I2 => slv_reg0(10),
      I3 => slv_reg0(7),
      I4 => slv_reg0(9),
      I5 => slv_reg0(11),
      O => \count_upto_4_1[13]_i_8_n_0\
    );
\count_upto_4_1[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(5),
      I2 => slv_reg0(9),
      I3 => slv_reg0(6),
      I4 => slv_reg0(8),
      I5 => slv_reg0(10),
      O => \count_upto_4_1[13]_i_9_n_0\
    );
\count_upto_4_1[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(12),
      I2 => slv_reg0(14),
      O => \count_upto_4_1[17]_i_2_n_0\
    );
\count_upto_4_1[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(11),
      I2 => slv_reg0(13),
      O => \count_upto_4_1[17]_i_3_n_0\
    );
\count_upto_4_1[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(10),
      I2 => slv_reg0(12),
      O => \count_upto_4_1[17]_i_4_n_0\
    );
\count_upto_4_1[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(9),
      I2 => slv_reg0(11),
      O => \count_upto_4_1[17]_i_5_n_0\
    );
\count_upto_4_1[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(12),
      I2 => slv_reg0(16),
      I3 => slv_reg0(13),
      I4 => slv_reg0(15),
      I5 => slv_reg0(17),
      O => \count_upto_4_1[17]_i_6_n_0\
    );
\count_upto_4_1[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(11),
      I2 => slv_reg0(15),
      I3 => slv_reg0(12),
      I4 => slv_reg0(14),
      I5 => slv_reg0(16),
      O => \count_upto_4_1[17]_i_7_n_0\
    );
\count_upto_4_1[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(10),
      I2 => slv_reg0(14),
      I3 => slv_reg0(11),
      I4 => slv_reg0(13),
      I5 => slv_reg0(15),
      O => \count_upto_4_1[17]_i_8_n_0\
    );
\count_upto_4_1[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(9),
      I2 => slv_reg0(13),
      I3 => slv_reg0(10),
      I4 => slv_reg0(12),
      I5 => slv_reg0(14),
      O => \count_upto_4_1[17]_i_9_n_0\
    );
\count_upto_4_1[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(16),
      I2 => slv_reg0(18),
      O => \count_upto_4_1[21]_i_2_n_0\
    );
\count_upto_4_1[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(15),
      I2 => slv_reg0(17),
      O => \count_upto_4_1[21]_i_3_n_0\
    );
\count_upto_4_1[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => slv_reg0(14),
      I2 => slv_reg0(16),
      O => \count_upto_4_1[21]_i_4_n_0\
    );
\count_upto_4_1[21]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(13),
      I2 => slv_reg0(15),
      O => \count_upto_4_1[21]_i_5_n_0\
    );
\count_upto_4_1[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => slv_reg0(16),
      I2 => slv_reg0(20),
      I3 => slv_reg0(17),
      I4 => slv_reg0(19),
      I5 => slv_reg0(21),
      O => \count_upto_4_1[21]_i_6_n_0\
    );
\count_upto_4_1[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(15),
      I2 => slv_reg0(19),
      I3 => slv_reg0(16),
      I4 => slv_reg0(18),
      I5 => slv_reg0(20),
      O => \count_upto_4_1[21]_i_7_n_0\
    );
\count_upto_4_1[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(14),
      I2 => slv_reg0(18),
      I3 => slv_reg0(15),
      I4 => slv_reg0(17),
      I5 => slv_reg0(19),
      O => \count_upto_4_1[21]_i_8_n_0\
    );
\count_upto_4_1[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(13),
      I2 => slv_reg0(17),
      I3 => slv_reg0(14),
      I4 => slv_reg0(16),
      I5 => slv_reg0(18),
      O => \count_upto_4_1[21]_i_9_n_0\
    );
\count_upto_4_1[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(20),
      I2 => slv_reg0(22),
      O => \count_upto_4_1[25]_i_2_n_0\
    );
\count_upto_4_1[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(19),
      I2 => slv_reg0(21),
      O => \count_upto_4_1[25]_i_3_n_0\
    );
\count_upto_4_1[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(18),
      I2 => slv_reg0(20),
      O => \count_upto_4_1[25]_i_4_n_0\
    );
\count_upto_4_1[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(17),
      I2 => slv_reg0(19),
      O => \count_upto_4_1[25]_i_5_n_0\
    );
\count_upto_4_1[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(20),
      I2 => slv_reg0(24),
      I3 => slv_reg0(21),
      I4 => slv_reg0(23),
      I5 => slv_reg0(25),
      O => \count_upto_4_1[25]_i_6_n_0\
    );
\count_upto_4_1[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(19),
      I2 => slv_reg0(23),
      I3 => slv_reg0(20),
      I4 => slv_reg0(22),
      I5 => slv_reg0(24),
      O => \count_upto_4_1[25]_i_7_n_0\
    );
\count_upto_4_1[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(18),
      I2 => slv_reg0(22),
      I3 => slv_reg0(19),
      I4 => slv_reg0(21),
      I5 => slv_reg0(23),
      O => \count_upto_4_1[25]_i_8_n_0\
    );
\count_upto_4_1[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(17),
      I2 => slv_reg0(21),
      I3 => slv_reg0(18),
      I4 => slv_reg0(20),
      I5 => slv_reg0(22),
      O => \count_upto_4_1[25]_i_9_n_0\
    );
\count_upto_4_1[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(28),
      I1 => slv_reg0(24),
      I2 => slv_reg0(26),
      O => \count_upto_4_1[29]_i_2_n_0\
    );
\count_upto_4_1[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => slv_reg0(23),
      I2 => slv_reg0(25),
      O => \count_upto_4_1[29]_i_3_n_0\
    );
\count_upto_4_1[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => slv_reg0(22),
      I2 => slv_reg0(24),
      O => \count_upto_4_1[29]_i_4_n_0\
    );
\count_upto_4_1[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(21),
      I2 => slv_reg0(23),
      O => \count_upto_4_1[29]_i_5_n_0\
    );
\count_upto_4_1[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => slv_reg0(24),
      I2 => slv_reg0(28),
      I3 => slv_reg0(25),
      I4 => slv_reg0(27),
      I5 => \slv_reg0__0\(29),
      O => \count_upto_4_1[29]_i_6_n_0\
    );
\count_upto_4_1[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(23),
      I2 => slv_reg0(27),
      I3 => slv_reg0(24),
      I4 => slv_reg0(26),
      I5 => slv_reg0(28),
      O => \count_upto_4_1[29]_i_7_n_0\
    );
\count_upto_4_1[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(22),
      I2 => slv_reg0(26),
      I3 => slv_reg0(23),
      I4 => slv_reg0(25),
      I5 => slv_reg0(27),
      O => \count_upto_4_1[29]_i_8_n_0\
    );
\count_upto_4_1[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(21),
      I2 => slv_reg0(25),
      I3 => slv_reg0(22),
      I4 => slv_reg0(24),
      I5 => slv_reg0(26),
      O => \count_upto_4_1[29]_i_9_n_0\
    );
\count_upto_4_1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \slv_reg0__0\(29),
      I1 => slv_reg0(25),
      I2 => slv_reg0(27),
      O => \count_upto_4_1[31]_i_2_n_0\
    );
\count_upto_4_1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \slv_reg0__0\(31),
      I1 => \slv_reg0__0\(29),
      I2 => slv_reg0(27),
      I3 => \slv_reg0__0\(30),
      I4 => slv_reg0(26),
      I5 => slv_reg0(28),
      O => \count_upto_4_1[31]_i_3_n_0\
    );
\count_upto_4_1[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => slv_reg0(25),
      I2 => \slv_reg0__0\(29),
      I3 => slv_reg0(26),
      I4 => slv_reg0(28),
      I5 => \slv_reg0__0\(30),
      O => \count_upto_4_1[31]_i_4_n_0\
    );
\count_upto_4_1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(4),
      I2 => slv_reg0(2),
      O => \count_upto_4_1[5]_i_2_n_0\
    );
\count_upto_4_1[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(2),
      I2 => slv_reg0(4),
      O => \count_upto_4_1[5]_i_3_n_0\
    );
\count_upto_4_1[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(0),
      O => \count_upto_4_1[5]_i_4_n_0\
    );
\count_upto_4_1[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(4),
      I2 => slv_reg0(0),
      I3 => slv_reg0(1),
      I4 => slv_reg0(3),
      I5 => slv_reg0(5),
      O => \count_upto_4_1[5]_i_5_n_0\
    );
\count_upto_4_1[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(2),
      I2 => slv_reg0(4),
      I3 => slv_reg0(1),
      I4 => slv_reg0(3),
      O => \count_upto_4_1[5]_i_6_n_0\
    );
\count_upto_4_1[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(2),
      I2 => slv_reg0(1),
      I3 => slv_reg0(3),
      O => \count_upto_4_1[5]_i_7_n_0\
    );
\count_upto_4_1[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(0),
      O => \count_upto_4_1[5]_i_8_n_0\
    );
\count_upto_4_1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(4),
      I2 => slv_reg0(6),
      O => \count_upto_4_1[9]_i_2_n_0\
    );
\count_upto_4_1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(3),
      I2 => slv_reg0(5),
      O => \count_upto_4_1[9]_i_3_n_0\
    );
\count_upto_4_1[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(2),
      I2 => slv_reg0(4),
      O => \count_upto_4_1[9]_i_4_n_0\
    );
\count_upto_4_1[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => slv_reg0(5),
      I2 => slv_reg0(3),
      O => \count_upto_4_1[9]_i_5_n_0\
    );
\count_upto_4_1[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(4),
      I2 => slv_reg0(8),
      I3 => slv_reg0(5),
      I4 => slv_reg0(7),
      I5 => slv_reg0(9),
      O => \count_upto_4_1[9]_i_6_n_0\
    );
\count_upto_4_1[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(5),
      I1 => slv_reg0(3),
      I2 => slv_reg0(7),
      I3 => slv_reg0(4),
      I4 => slv_reg0(6),
      I5 => slv_reg0(8),
      O => \count_upto_4_1[9]_i_7_n_0\
    );
\count_upto_4_1[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(2),
      I2 => slv_reg0(6),
      I3 => slv_reg0(3),
      I4 => slv_reg0(5),
      I5 => slv_reg0(7),
      O => \count_upto_4_1[9]_i_8_n_0\
    );
\count_upto_4_1[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(5),
      I2 => slv_reg0(1),
      I3 => slv_reg0(2),
      I4 => slv_reg0(4),
      I5 => slv_reg0(6),
      O => \count_upto_4_1[9]_i_9_n_0\
    );
\count_upto_4_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[13]_i_1_n_7\,
      Q => count_upto_4_1(10)
    );
\count_upto_4_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[13]_i_1_n_6\,
      Q => count_upto_4_1(11)
    );
\count_upto_4_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[13]_i_1_n_5\,
      Q => count_upto_4_1(12)
    );
\count_upto_4_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[13]_i_1_n_4\,
      Q => count_upto_4_1(13)
    );
\count_upto_4_1_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_1_reg[9]_i_1_n_0\,
      CO(3) => \count_upto_4_1_reg[13]_i_1_n_0\,
      CO(2) => \count_upto_4_1_reg[13]_i_1_n_1\,
      CO(1) => \count_upto_4_1_reg[13]_i_1_n_2\,
      CO(0) => \count_upto_4_1_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[13]_i_2_n_0\,
      DI(2) => \count_upto_4_1[13]_i_3_n_0\,
      DI(1) => \count_upto_4_1[13]_i_4_n_0\,
      DI(0) => \count_upto_4_1[13]_i_5_n_0\,
      O(3) => \count_upto_4_1_reg[13]_i_1_n_4\,
      O(2) => \count_upto_4_1_reg[13]_i_1_n_5\,
      O(1) => \count_upto_4_1_reg[13]_i_1_n_6\,
      O(0) => \count_upto_4_1_reg[13]_i_1_n_7\,
      S(3) => \count_upto_4_1[13]_i_6_n_0\,
      S(2) => \count_upto_4_1[13]_i_7_n_0\,
      S(1) => \count_upto_4_1[13]_i_8_n_0\,
      S(0) => \count_upto_4_1[13]_i_9_n_0\
    );
\count_upto_4_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[17]_i_1_n_7\,
      Q => count_upto_4_1(14)
    );
\count_upto_4_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[17]_i_1_n_6\,
      Q => count_upto_4_1(15)
    );
\count_upto_4_1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[17]_i_1_n_5\,
      Q => count_upto_4_1(16)
    );
\count_upto_4_1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[17]_i_1_n_4\,
      Q => count_upto_4_1(17)
    );
\count_upto_4_1_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_1_reg[13]_i_1_n_0\,
      CO(3) => \count_upto_4_1_reg[17]_i_1_n_0\,
      CO(2) => \count_upto_4_1_reg[17]_i_1_n_1\,
      CO(1) => \count_upto_4_1_reg[17]_i_1_n_2\,
      CO(0) => \count_upto_4_1_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[17]_i_2_n_0\,
      DI(2) => \count_upto_4_1[17]_i_3_n_0\,
      DI(1) => \count_upto_4_1[17]_i_4_n_0\,
      DI(0) => \count_upto_4_1[17]_i_5_n_0\,
      O(3) => \count_upto_4_1_reg[17]_i_1_n_4\,
      O(2) => \count_upto_4_1_reg[17]_i_1_n_5\,
      O(1) => \count_upto_4_1_reg[17]_i_1_n_6\,
      O(0) => \count_upto_4_1_reg[17]_i_1_n_7\,
      S(3) => \count_upto_4_1[17]_i_6_n_0\,
      S(2) => \count_upto_4_1[17]_i_7_n_0\,
      S(1) => \count_upto_4_1[17]_i_8_n_0\,
      S(0) => \count_upto_4_1[17]_i_9_n_0\
    );
\count_upto_4_1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[21]_i_1_n_7\,
      Q => count_upto_4_1(18)
    );
\count_upto_4_1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[21]_i_1_n_6\,
      Q => count_upto_4_1(19)
    );
\count_upto_4_1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[21]_i_1_n_5\,
      Q => count_upto_4_1(20)
    );
\count_upto_4_1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[21]_i_1_n_4\,
      Q => count_upto_4_1(21)
    );
\count_upto_4_1_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_1_reg[17]_i_1_n_0\,
      CO(3) => \count_upto_4_1_reg[21]_i_1_n_0\,
      CO(2) => \count_upto_4_1_reg[21]_i_1_n_1\,
      CO(1) => \count_upto_4_1_reg[21]_i_1_n_2\,
      CO(0) => \count_upto_4_1_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[21]_i_2_n_0\,
      DI(2) => \count_upto_4_1[21]_i_3_n_0\,
      DI(1) => \count_upto_4_1[21]_i_4_n_0\,
      DI(0) => \count_upto_4_1[21]_i_5_n_0\,
      O(3) => \count_upto_4_1_reg[21]_i_1_n_4\,
      O(2) => \count_upto_4_1_reg[21]_i_1_n_5\,
      O(1) => \count_upto_4_1_reg[21]_i_1_n_6\,
      O(0) => \count_upto_4_1_reg[21]_i_1_n_7\,
      S(3) => \count_upto_4_1[21]_i_6_n_0\,
      S(2) => \count_upto_4_1[21]_i_7_n_0\,
      S(1) => \count_upto_4_1[21]_i_8_n_0\,
      S(0) => \count_upto_4_1[21]_i_9_n_0\
    );
\count_upto_4_1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[25]_i_1_n_7\,
      Q => count_upto_4_1(22)
    );
\count_upto_4_1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[25]_i_1_n_6\,
      Q => count_upto_4_1(23)
    );
\count_upto_4_1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[25]_i_1_n_5\,
      Q => count_upto_4_1(24)
    );
\count_upto_4_1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[25]_i_1_n_4\,
      Q => count_upto_4_1(25)
    );
\count_upto_4_1_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_1_reg[21]_i_1_n_0\,
      CO(3) => \count_upto_4_1_reg[25]_i_1_n_0\,
      CO(2) => \count_upto_4_1_reg[25]_i_1_n_1\,
      CO(1) => \count_upto_4_1_reg[25]_i_1_n_2\,
      CO(0) => \count_upto_4_1_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[25]_i_2_n_0\,
      DI(2) => \count_upto_4_1[25]_i_3_n_0\,
      DI(1) => \count_upto_4_1[25]_i_4_n_0\,
      DI(0) => \count_upto_4_1[25]_i_5_n_0\,
      O(3) => \count_upto_4_1_reg[25]_i_1_n_4\,
      O(2) => \count_upto_4_1_reg[25]_i_1_n_5\,
      O(1) => \count_upto_4_1_reg[25]_i_1_n_6\,
      O(0) => \count_upto_4_1_reg[25]_i_1_n_7\,
      S(3) => \count_upto_4_1[25]_i_6_n_0\,
      S(2) => \count_upto_4_1[25]_i_7_n_0\,
      S(1) => \count_upto_4_1[25]_i_8_n_0\,
      S(0) => \count_upto_4_1[25]_i_9_n_0\
    );
\count_upto_4_1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[29]_i_1_n_7\,
      Q => count_upto_4_1(26)
    );
\count_upto_4_1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[29]_i_1_n_6\,
      Q => count_upto_4_1(27)
    );
\count_upto_4_1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[29]_i_1_n_5\,
      Q => count_upto_4_1(28)
    );
\count_upto_4_1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[29]_i_1_n_4\,
      Q => count_upto_4_1(29)
    );
\count_upto_4_1_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_1_reg[25]_i_1_n_0\,
      CO(3) => \count_upto_4_1_reg[29]_i_1_n_0\,
      CO(2) => \count_upto_4_1_reg[29]_i_1_n_1\,
      CO(1) => \count_upto_4_1_reg[29]_i_1_n_2\,
      CO(0) => \count_upto_4_1_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[29]_i_2_n_0\,
      DI(2) => \count_upto_4_1[29]_i_3_n_0\,
      DI(1) => \count_upto_4_1[29]_i_4_n_0\,
      DI(0) => \count_upto_4_1[29]_i_5_n_0\,
      O(3) => \count_upto_4_1_reg[29]_i_1_n_4\,
      O(2) => \count_upto_4_1_reg[29]_i_1_n_5\,
      O(1) => \count_upto_4_1_reg[29]_i_1_n_6\,
      O(0) => \count_upto_4_1_reg[29]_i_1_n_7\,
      S(3) => \count_upto_4_1[29]_i_6_n_0\,
      S(2) => \count_upto_4_1[29]_i_7_n_0\,
      S(1) => \count_upto_4_1[29]_i_8_n_0\,
      S(0) => \count_upto_4_1[29]_i_9_n_0\
    );
\count_upto_4_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[5]_i_1_n_7\,
      Q => count_upto_4_1(2)
    );
\count_upto_4_1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[31]_i_1_n_7\,
      Q => count_upto_4_1(30)
    );
\count_upto_4_1_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[31]_i_1_n_6\,
      Q => count_upto_4_1(31)
    );
\count_upto_4_1_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_1_reg[29]_i_1_n_0\,
      CO(3 downto 1) => \NLW_count_upto_4_1_reg[31]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \count_upto_4_1_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count_upto_4_1[31]_i_2_n_0\,
      O(3 downto 2) => \NLW_count_upto_4_1_reg[31]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \count_upto_4_1_reg[31]_i_1_n_6\,
      O(0) => \count_upto_4_1_reg[31]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \count_upto_4_1[31]_i_3_n_0\,
      S(0) => \count_upto_4_1[31]_i_4_n_0\
    );
\count_upto_4_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[5]_i_1_n_6\,
      Q => count_upto_4_1(3)
    );
\count_upto_4_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[5]_i_1_n_5\,
      Q => count_upto_4_1(4)
    );
\count_upto_4_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[5]_i_1_n_4\,
      Q => count_upto_4_1(5)
    );
\count_upto_4_1_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_4_1_reg[5]_i_1_n_0\,
      CO(2) => \count_upto_4_1_reg[5]_i_1_n_1\,
      CO(1) => \count_upto_4_1_reg[5]_i_1_n_2\,
      CO(0) => \count_upto_4_1_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[5]_i_2_n_0\,
      DI(2) => \count_upto_4_1[5]_i_3_n_0\,
      DI(1) => \count_upto_4_1[5]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \count_upto_4_1_reg[5]_i_1_n_4\,
      O(2) => \count_upto_4_1_reg[5]_i_1_n_5\,
      O(1) => \count_upto_4_1_reg[5]_i_1_n_6\,
      O(0) => \count_upto_4_1_reg[5]_i_1_n_7\,
      S(3) => \count_upto_4_1[5]_i_5_n_0\,
      S(2) => \count_upto_4_1[5]_i_6_n_0\,
      S(1) => \count_upto_4_1[5]_i_7_n_0\,
      S(0) => \count_upto_4_1[5]_i_8_n_0\
    );
\count_upto_4_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[9]_i_1_n_7\,
      Q => count_upto_4_1(6)
    );
\count_upto_4_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[9]_i_1_n_6\,
      Q => count_upto_4_1(7)
    );
\count_upto_4_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[9]_i_1_n_5\,
      Q => count_upto_4_1(8)
    );
\count_upto_4_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_1_reg[9]_i_1_n_4\,
      Q => count_upto_4_1(9)
    );
\count_upto_4_1_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_1_reg[5]_i_1_n_0\,
      CO(3) => \count_upto_4_1_reg[9]_i_1_n_0\,
      CO(2) => \count_upto_4_1_reg[9]_i_1_n_1\,
      CO(1) => \count_upto_4_1_reg[9]_i_1_n_2\,
      CO(0) => \count_upto_4_1_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[9]_i_2_n_0\,
      DI(2) => \count_upto_4_1[9]_i_3_n_0\,
      DI(1) => \count_upto_4_1[9]_i_4_n_0\,
      DI(0) => \count_upto_4_1[9]_i_5_n_0\,
      O(3) => \count_upto_4_1_reg[9]_i_1_n_4\,
      O(2) => \count_upto_4_1_reg[9]_i_1_n_5\,
      O(1) => \count_upto_4_1_reg[9]_i_1_n_6\,
      O(0) => \count_upto_4_1_reg[9]_i_1_n_7\,
      S(3) => \count_upto_4_1[9]_i_6_n_0\,
      S(2) => \count_upto_4_1[9]_i_7_n_0\,
      S(1) => \count_upto_4_1[9]_i_8_n_0\,
      S(0) => \count_upto_4_1[9]_i_9_n_0\
    );
\count_upto_4_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[11]_i_1_n_5\,
      Q => count_upto_6(10)
    );
\count_upto_4_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[11]_i_1_n_4\,
      Q => count_upto_6(11)
    );
\count_upto_4_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_reg[7]_i_1_n_0\,
      CO(3) => \count_upto_4_reg[11]_i_1_n_0\,
      CO(2) => \count_upto_4_reg[11]_i_1_n_1\,
      CO(1) => \count_upto_4_reg[11]_i_1_n_2\,
      CO(0) => \count_upto_4_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(8 downto 5),
      O(3) => \count_upto_4_reg[11]_i_1_n_4\,
      O(2) => \count_upto_4_reg[11]_i_1_n_5\,
      O(1) => \count_upto_4_reg[11]_i_1_n_6\,
      O(0) => \count_upto_4_reg[11]_i_1_n_7\,
      S(3) => \count_upto_4[11]_i_2_n_0\,
      S(2) => \count_upto_4[11]_i_3_n_0\,
      S(1) => \count_upto_4[11]_i_4_n_0\,
      S(0) => \count_upto_4[11]_i_5_n_0\
    );
\count_upto_4_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[15]_i_1_n_7\,
      Q => count_upto_6(12)
    );
\count_upto_4_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[15]_i_1_n_6\,
      Q => count_upto_6(13)
    );
\count_upto_4_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[15]_i_1_n_5\,
      Q => count_upto_6(14)
    );
\count_upto_4_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[15]_i_1_n_4\,
      Q => count_upto_6(15)
    );
\count_upto_4_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_reg[11]_i_1_n_0\,
      CO(3) => \count_upto_4_reg[15]_i_1_n_0\,
      CO(2) => \count_upto_4_reg[15]_i_1_n_1\,
      CO(1) => \count_upto_4_reg[15]_i_1_n_2\,
      CO(0) => \count_upto_4_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(12 downto 9),
      O(3) => \count_upto_4_reg[15]_i_1_n_4\,
      O(2) => \count_upto_4_reg[15]_i_1_n_5\,
      O(1) => \count_upto_4_reg[15]_i_1_n_6\,
      O(0) => \count_upto_4_reg[15]_i_1_n_7\,
      S(3) => \count_upto_4[15]_i_2_n_0\,
      S(2) => \count_upto_4[15]_i_3_n_0\,
      S(1) => \count_upto_4[15]_i_4_n_0\,
      S(0) => \count_upto_4[15]_i_5_n_0\
    );
\count_upto_4_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[19]_i_1_n_7\,
      Q => count_upto_6(16)
    );
\count_upto_4_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[19]_i_1_n_6\,
      Q => count_upto_6(17)
    );
\count_upto_4_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[19]_i_1_n_5\,
      Q => count_upto_6(18)
    );
\count_upto_4_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[19]_i_1_n_4\,
      Q => count_upto_6(19)
    );
\count_upto_4_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_reg[15]_i_1_n_0\,
      CO(3) => \count_upto_4_reg[19]_i_1_n_0\,
      CO(2) => \count_upto_4_reg[19]_i_1_n_1\,
      CO(1) => \count_upto_4_reg[19]_i_1_n_2\,
      CO(0) => \count_upto_4_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(16 downto 13),
      O(3) => \count_upto_4_reg[19]_i_1_n_4\,
      O(2) => \count_upto_4_reg[19]_i_1_n_5\,
      O(1) => \count_upto_4_reg[19]_i_1_n_6\,
      O(0) => \count_upto_4_reg[19]_i_1_n_7\,
      S(3) => \count_upto_4[19]_i_2_n_0\,
      S(2) => \count_upto_4[19]_i_3_n_0\,
      S(1) => \count_upto_4[19]_i_4_n_0\,
      S(0) => \count_upto_4[19]_i_5_n_0\
    );
\count_upto_4_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[3]_i_1_n_6\,
      Q => count_upto_6(1)
    );
\count_upto_4_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[23]_i_1_n_7\,
      Q => count_upto_6(20)
    );
\count_upto_4_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[23]_i_1_n_6\,
      Q => count_upto_6(21)
    );
\count_upto_4_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[23]_i_1_n_5\,
      Q => count_upto_6(22)
    );
\count_upto_4_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[23]_i_1_n_4\,
      Q => count_upto_6(23)
    );
\count_upto_4_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_reg[19]_i_1_n_0\,
      CO(3) => \count_upto_4_reg[23]_i_1_n_0\,
      CO(2) => \count_upto_4_reg[23]_i_1_n_1\,
      CO(1) => \count_upto_4_reg[23]_i_1_n_2\,
      CO(0) => \count_upto_4_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(20 downto 17),
      O(3) => \count_upto_4_reg[23]_i_1_n_4\,
      O(2) => \count_upto_4_reg[23]_i_1_n_5\,
      O(1) => \count_upto_4_reg[23]_i_1_n_6\,
      O(0) => \count_upto_4_reg[23]_i_1_n_7\,
      S(3) => \count_upto_4[23]_i_2_n_0\,
      S(2) => \count_upto_4[23]_i_3_n_0\,
      S(1) => \count_upto_4[23]_i_4_n_0\,
      S(0) => \count_upto_4[23]_i_5_n_0\
    );
\count_upto_4_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[27]_i_1_n_7\,
      Q => count_upto_6(24)
    );
\count_upto_4_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[27]_i_1_n_6\,
      Q => count_upto_6(25)
    );
\count_upto_4_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[27]_i_1_n_5\,
      Q => count_upto_6(26)
    );
\count_upto_4_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[27]_i_1_n_4\,
      Q => count_upto_6(27)
    );
\count_upto_4_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_reg[23]_i_1_n_0\,
      CO(3) => \count_upto_4_reg[27]_i_1_n_0\,
      CO(2) => \count_upto_4_reg[27]_i_1_n_1\,
      CO(1) => \count_upto_4_reg[27]_i_1_n_2\,
      CO(0) => \count_upto_4_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(24 downto 21),
      O(3) => \count_upto_4_reg[27]_i_1_n_4\,
      O(2) => \count_upto_4_reg[27]_i_1_n_5\,
      O(1) => \count_upto_4_reg[27]_i_1_n_6\,
      O(0) => \count_upto_4_reg[27]_i_1_n_7\,
      S(3) => \count_upto_4[27]_i_2_n_0\,
      S(2) => \count_upto_4[27]_i_3_n_0\,
      S(1) => \count_upto_4[27]_i_4_n_0\,
      S(0) => \count_upto_4[27]_i_5_n_0\
    );
\count_upto_4_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[31]_i_1_n_7\,
      Q => count_upto_6(28)
    );
\count_upto_4_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[31]_i_1_n_6\,
      Q => count_upto_6(29)
    );
\count_upto_4_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[3]_i_1_n_5\,
      Q => count_upto_6(2)
    );
\count_upto_4_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[31]_i_1_n_5\,
      Q => count_upto_6(30)
    );
\count_upto_4_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[31]_i_1_n_4\,
      Q => count_upto_6(31)
    );
\count_upto_4_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_upto_4_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_upto_4_reg[31]_i_1_n_1\,
      CO(1) => \count_upto_4_reg[31]_i_1_n_2\,
      CO(0) => \count_upto_4_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => slv_reg0(27 downto 25),
      O(3) => \count_upto_4_reg[31]_i_1_n_4\,
      O(2) => \count_upto_4_reg[31]_i_1_n_5\,
      O(1) => \count_upto_4_reg[31]_i_1_n_6\,
      O(0) => \count_upto_4_reg[31]_i_1_n_7\,
      S(3) => \count_upto_4[31]_i_2_n_0\,
      S(2) => \count_upto_4[31]_i_3_n_0\,
      S(1) => \count_upto_4[31]_i_4_n_0\,
      S(0) => \count_upto_4[31]_i_5_n_0\
    );
\count_upto_4_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[3]_i_1_n_4\,
      Q => count_upto_6(3)
    );
\count_upto_4_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_4_reg[3]_i_1_n_0\,
      CO(2) => \count_upto_4_reg[3]_i_1_n_1\,
      CO(1) => \count_upto_4_reg[3]_i_1_n_2\,
      CO(0) => \count_upto_4_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => slv_reg0(0),
      DI(2 downto 0) => B"001",
      O(3) => \count_upto_4_reg[3]_i_1_n_4\,
      O(2) => \count_upto_4_reg[3]_i_1_n_5\,
      O(1) => \count_upto_4_reg[3]_i_1_n_6\,
      O(0) => \NLW_count_upto_4_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \count_upto_4[3]_i_2_n_0\,
      S(2) => \count_upto_4[3]_i_3_n_0\,
      S(1) => \count_upto_4[3]_i_4_n_0\,
      S(0) => slv_reg0(0)
    );
\count_upto_4_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[7]_i_1_n_7\,
      Q => count_upto_6(4)
    );
\count_upto_4_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[7]_i_1_n_6\,
      Q => count_upto_6(5)
    );
\count_upto_4_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[7]_i_1_n_5\,
      Q => count_upto_6(6)
    );
\count_upto_4_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[7]_i_1_n_4\,
      Q => count_upto_6(7)
    );
\count_upto_4_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_4_reg[3]_i_1_n_0\,
      CO(3) => \count_upto_4_reg[7]_i_1_n_0\,
      CO(2) => \count_upto_4_reg[7]_i_1_n_1\,
      CO(1) => \count_upto_4_reg[7]_i_1_n_2\,
      CO(0) => \count_upto_4_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(4 downto 1),
      O(3) => \count_upto_4_reg[7]_i_1_n_4\,
      O(2) => \count_upto_4_reg[7]_i_1_n_5\,
      O(1) => \count_upto_4_reg[7]_i_1_n_6\,
      O(0) => \count_upto_4_reg[7]_i_1_n_7\,
      S(3) => \count_upto_4[7]_i_2_n_0\,
      S(2) => \count_upto_4[7]_i_3_n_0\,
      S(1) => \count_upto_4[7]_i_4_n_0\,
      S(0) => \count_upto_4[7]_i_5_n_0\
    );
\count_upto_4_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[11]_i_1_n_7\,
      Q => count_upto_6(8)
    );
\count_upto_4_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_4_reg[11]_i_1_n_6\,
      Q => count_upto_6(9)
    );
\count_upto_5_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(8),
      Q => count_upto_5_1(11)
    );
\count_upto_5_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(9),
      Q => count_upto_5_1(12)
    );
\count_upto_5_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(10),
      Q => count_upto_5_1(13)
    );
\count_upto_5_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(11),
      Q => count_upto_5_1(14)
    );
\count_upto_5_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(12),
      Q => count_upto_5_1(15)
    );
\count_upto_5_1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(13),
      Q => count_upto_5_1(16)
    );
\count_upto_5_1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(14),
      Q => count_upto_5_1(17)
    );
\count_upto_5_1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(15),
      Q => count_upto_5_1(18)
    );
\count_upto_5_1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(16),
      Q => count_upto_5_1(19)
    );
\count_upto_5_1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(17),
      Q => count_upto_5_1(20)
    );
\count_upto_5_1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(18),
      Q => count_upto_5_1(21)
    );
\count_upto_5_1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(19),
      Q => count_upto_5_1(22)
    );
\count_upto_5_1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(20),
      Q => count_upto_5_1(23)
    );
\count_upto_5_1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(21),
      Q => count_upto_5_1(24)
    );
\count_upto_5_1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(22),
      Q => count_upto_5_1(25)
    );
\count_upto_5_1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(23),
      Q => count_upto_5_1(26)
    );
\count_upto_5_1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(24),
      Q => count_upto_5_1(27)
    );
\count_upto_5_1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(25),
      Q => count_upto_5_1(28)
    );
\count_upto_5_1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(26),
      Q => count_upto_5_1(29)
    );
\count_upto_5_1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(27),
      Q => count_upto_5_1(30)
    );
\count_upto_5_1_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(28),
      Q => count_upto_5_1(31)
    );
\count_upto_6_1[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(10),
      O => \count_upto_6_1[10]_i_2_n_0\
    );
\count_upto_6_1[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(5),
      I1 => slv_reg0(9),
      O => \count_upto_6_1[10]_i_3_n_0\
    );
\count_upto_6_1[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(8),
      O => \count_upto_6_1[10]_i_4_n_0\
    );
\count_upto_6_1[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(7),
      O => \count_upto_6_1[10]_i_5_n_0\
    );
\count_upto_6_1[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(10),
      I1 => slv_reg0(14),
      O => \count_upto_6_1[14]_i_2_n_0\
    );
\count_upto_6_1[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(13),
      O => \count_upto_6_1[14]_i_3_n_0\
    );
\count_upto_6_1[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(12),
      O => \count_upto_6_1[14]_i_4_n_0\
    );
\count_upto_6_1[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(11),
      O => \count_upto_6_1[14]_i_5_n_0\
    );
\count_upto_6_1[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(18),
      O => \count_upto_6_1[18]_i_2_n_0\
    );
\count_upto_6_1[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(17),
      O => \count_upto_6_1[18]_i_3_n_0\
    );
\count_upto_6_1[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(16),
      O => \count_upto_6_1[18]_i_4_n_0\
    );
\count_upto_6_1[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(15),
      O => \count_upto_6_1[18]_i_5_n_0\
    );
\count_upto_6_1[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => slv_reg0(22),
      O => \count_upto_6_1[22]_i_2_n_0\
    );
\count_upto_6_1[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(21),
      O => \count_upto_6_1[22]_i_3_n_0\
    );
\count_upto_6_1[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(20),
      O => \count_upto_6_1[22]_i_4_n_0\
    );
\count_upto_6_1[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(19),
      O => \count_upto_6_1[22]_i_5_n_0\
    );
\count_upto_6_1[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(26),
      O => \count_upto_6_1[26]_i_2_n_0\
    );
\count_upto_6_1[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(25),
      O => \count_upto_6_1[26]_i_3_n_0\
    );
\count_upto_6_1[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(24),
      O => \count_upto_6_1[26]_i_4_n_0\
    );
\count_upto_6_1[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(23),
      O => \count_upto_6_1[26]_i_5_n_0\
    );
\count_upto_6_1[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => \slv_reg0__0\(30),
      O => \count_upto_6_1[30]_i_2_n_0\
    );
\count_upto_6_1[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => \slv_reg0__0\(29),
      O => \count_upto_6_1[30]_i_3_n_0\
    );
\count_upto_6_1[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(28),
      O => \count_upto_6_1[30]_i_4_n_0\
    );
\count_upto_6_1[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(27),
      O => \count_upto_6_1[30]_i_5_n_0\
    );
\count_upto_6_1[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => \slv_reg0__0\(31),
      O => \count_upto_6_1[31]_i_2_n_0\
    );
\count_upto_6_1[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(6),
      O => \count_upto_6_1[6]_i_2_n_0\
    );
\count_upto_6_1[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => slv_reg0(5),
      O => \count_upto_6_1[6]_i_3_n_0\
    );
\count_upto_6_1[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(4),
      O => \count_upto_6_1[6]_i_4_n_0\
    );
\count_upto_6_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[10]_i_1_n_4\,
      Q => count_upto_6_1(10)
    );
\count_upto_6_1_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_6_1_reg[6]_i_1_n_0\,
      CO(3) => \count_upto_6_1_reg[10]_i_1_n_0\,
      CO(2) => \count_upto_6_1_reg[10]_i_1_n_1\,
      CO(1) => \count_upto_6_1_reg[10]_i_1_n_2\,
      CO(0) => \count_upto_6_1_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(6 downto 3),
      O(3) => \count_upto_6_1_reg[10]_i_1_n_4\,
      O(2) => \count_upto_6_1_reg[10]_i_1_n_5\,
      O(1) => \count_upto_6_1_reg[10]_i_1_n_6\,
      O(0) => \count_upto_6_1_reg[10]_i_1_n_7\,
      S(3) => \count_upto_6_1[10]_i_2_n_0\,
      S(2) => \count_upto_6_1[10]_i_3_n_0\,
      S(1) => \count_upto_6_1[10]_i_4_n_0\,
      S(0) => \count_upto_6_1[10]_i_5_n_0\
    );
\count_upto_6_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[14]_i_1_n_7\,
      Q => count_upto_6_1(11)
    );
\count_upto_6_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[14]_i_1_n_6\,
      Q => count_upto_6_1(12)
    );
\count_upto_6_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[14]_i_1_n_5\,
      Q => count_upto_6_1(13)
    );
\count_upto_6_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[14]_i_1_n_4\,
      Q => count_upto_6_1(14)
    );
\count_upto_6_1_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_6_1_reg[10]_i_1_n_0\,
      CO(3) => \count_upto_6_1_reg[14]_i_1_n_0\,
      CO(2) => \count_upto_6_1_reg[14]_i_1_n_1\,
      CO(1) => \count_upto_6_1_reg[14]_i_1_n_2\,
      CO(0) => \count_upto_6_1_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(10 downto 7),
      O(3) => \count_upto_6_1_reg[14]_i_1_n_4\,
      O(2) => \count_upto_6_1_reg[14]_i_1_n_5\,
      O(1) => \count_upto_6_1_reg[14]_i_1_n_6\,
      O(0) => \count_upto_6_1_reg[14]_i_1_n_7\,
      S(3) => \count_upto_6_1[14]_i_2_n_0\,
      S(2) => \count_upto_6_1[14]_i_3_n_0\,
      S(1) => \count_upto_6_1[14]_i_4_n_0\,
      S(0) => \count_upto_6_1[14]_i_5_n_0\
    );
\count_upto_6_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[18]_i_1_n_7\,
      Q => count_upto_6_1(15)
    );
\count_upto_6_1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[18]_i_1_n_6\,
      Q => count_upto_6_1(16)
    );
\count_upto_6_1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[18]_i_1_n_5\,
      Q => count_upto_6_1(17)
    );
\count_upto_6_1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[18]_i_1_n_4\,
      Q => count_upto_6_1(18)
    );
\count_upto_6_1_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_6_1_reg[14]_i_1_n_0\,
      CO(3) => \count_upto_6_1_reg[18]_i_1_n_0\,
      CO(2) => \count_upto_6_1_reg[18]_i_1_n_1\,
      CO(1) => \count_upto_6_1_reg[18]_i_1_n_2\,
      CO(0) => \count_upto_6_1_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(14 downto 11),
      O(3) => \count_upto_6_1_reg[18]_i_1_n_4\,
      O(2) => \count_upto_6_1_reg[18]_i_1_n_5\,
      O(1) => \count_upto_6_1_reg[18]_i_1_n_6\,
      O(0) => \count_upto_6_1_reg[18]_i_1_n_7\,
      S(3) => \count_upto_6_1[18]_i_2_n_0\,
      S(2) => \count_upto_6_1[18]_i_3_n_0\,
      S(1) => \count_upto_6_1[18]_i_4_n_0\,
      S(0) => \count_upto_6_1[18]_i_5_n_0\
    );
\count_upto_6_1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[22]_i_1_n_7\,
      Q => count_upto_6_1(19)
    );
\count_upto_6_1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[22]_i_1_n_6\,
      Q => count_upto_6_1(20)
    );
\count_upto_6_1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[22]_i_1_n_5\,
      Q => count_upto_6_1(21)
    );
\count_upto_6_1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[22]_i_1_n_4\,
      Q => count_upto_6_1(22)
    );
\count_upto_6_1_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_6_1_reg[18]_i_1_n_0\,
      CO(3) => \count_upto_6_1_reg[22]_i_1_n_0\,
      CO(2) => \count_upto_6_1_reg[22]_i_1_n_1\,
      CO(1) => \count_upto_6_1_reg[22]_i_1_n_2\,
      CO(0) => \count_upto_6_1_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(18 downto 15),
      O(3) => \count_upto_6_1_reg[22]_i_1_n_4\,
      O(2) => \count_upto_6_1_reg[22]_i_1_n_5\,
      O(1) => \count_upto_6_1_reg[22]_i_1_n_6\,
      O(0) => \count_upto_6_1_reg[22]_i_1_n_7\,
      S(3) => \count_upto_6_1[22]_i_2_n_0\,
      S(2) => \count_upto_6_1[22]_i_3_n_0\,
      S(1) => \count_upto_6_1[22]_i_4_n_0\,
      S(0) => \count_upto_6_1[22]_i_5_n_0\
    );
\count_upto_6_1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[26]_i_1_n_7\,
      Q => count_upto_6_1(23)
    );
\count_upto_6_1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[26]_i_1_n_6\,
      Q => count_upto_6_1(24)
    );
\count_upto_6_1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[26]_i_1_n_5\,
      Q => count_upto_6_1(25)
    );
\count_upto_6_1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[26]_i_1_n_4\,
      Q => count_upto_6_1(26)
    );
\count_upto_6_1_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_6_1_reg[22]_i_1_n_0\,
      CO(3) => \count_upto_6_1_reg[26]_i_1_n_0\,
      CO(2) => \count_upto_6_1_reg[26]_i_1_n_1\,
      CO(1) => \count_upto_6_1_reg[26]_i_1_n_2\,
      CO(0) => \count_upto_6_1_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(22 downto 19),
      O(3) => \count_upto_6_1_reg[26]_i_1_n_4\,
      O(2) => \count_upto_6_1_reg[26]_i_1_n_5\,
      O(1) => \count_upto_6_1_reg[26]_i_1_n_6\,
      O(0) => \count_upto_6_1_reg[26]_i_1_n_7\,
      S(3) => \count_upto_6_1[26]_i_2_n_0\,
      S(2) => \count_upto_6_1[26]_i_3_n_0\,
      S(1) => \count_upto_6_1[26]_i_4_n_0\,
      S(0) => \count_upto_6_1[26]_i_5_n_0\
    );
\count_upto_6_1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[30]_i_1_n_7\,
      Q => count_upto_6_1(27)
    );
\count_upto_6_1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[30]_i_1_n_6\,
      Q => count_upto_6_1(28)
    );
\count_upto_6_1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[30]_i_1_n_5\,
      Q => count_upto_6_1(29)
    );
\count_upto_6_1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[30]_i_1_n_4\,
      Q => count_upto_6_1(30)
    );
\count_upto_6_1_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_6_1_reg[26]_i_1_n_0\,
      CO(3) => \count_upto_6_1_reg[30]_i_1_n_0\,
      CO(2) => \count_upto_6_1_reg[30]_i_1_n_1\,
      CO(1) => \count_upto_6_1_reg[30]_i_1_n_2\,
      CO(0) => \count_upto_6_1_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(26 downto 23),
      O(3) => \count_upto_6_1_reg[30]_i_1_n_4\,
      O(2) => \count_upto_6_1_reg[30]_i_1_n_5\,
      O(1) => \count_upto_6_1_reg[30]_i_1_n_6\,
      O(0) => \count_upto_6_1_reg[30]_i_1_n_7\,
      S(3) => \count_upto_6_1[30]_i_2_n_0\,
      S(2) => \count_upto_6_1[30]_i_3_n_0\,
      S(1) => \count_upto_6_1[30]_i_4_n_0\,
      S(0) => \count_upto_6_1[30]_i_5_n_0\
    );
\count_upto_6_1_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[31]_i_1_n_7\,
      Q => count_upto_6_1(31)
    );
\count_upto_6_1_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_6_1_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_upto_6_1_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_upto_6_1_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_upto_6_1_reg[31]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \count_upto_6_1[31]_i_2_n_0\
    );
\count_upto_6_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[6]_i_1_n_6\,
      Q => count_upto_6_1(4)
    );
\count_upto_6_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[6]_i_1_n_5\,
      Q => count_upto_6_1(5)
    );
\count_upto_6_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[6]_i_1_n_4\,
      Q => count_upto_6_1(6)
    );
\count_upto_6_1_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_6_1_reg[6]_i_1_n_0\,
      CO(2) => \count_upto_6_1_reg[6]_i_1_n_1\,
      CO(1) => \count_upto_6_1_reg[6]_i_1_n_2\,
      CO(0) => \count_upto_6_1_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => slv_reg0(2 downto 0),
      DI(0) => '0',
      O(3) => \count_upto_6_1_reg[6]_i_1_n_4\,
      O(2) => \count_upto_6_1_reg[6]_i_1_n_5\,
      O(1) => \count_upto_6_1_reg[6]_i_1_n_6\,
      O(0) => \count_upto_6_1_reg[6]_i_1_n_7\,
      S(3) => \count_upto_6_1[6]_i_2_n_0\,
      S(2) => \count_upto_6_1[6]_i_3_n_0\,
      S(1) => \count_upto_6_1[6]_i_4_n_0\,
      S(0) => slv_reg0(3)
    );
\count_upto_6_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[10]_i_1_n_7\,
      Q => count_upto_6_1(7)
    );
\count_upto_6_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[10]_i_1_n_6\,
      Q => count_upto_6_1(8)
    );
\count_upto_6_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[10]_i_1_n_5\,
      Q => count_upto_6_1(9)
    );
\count_upto_7[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(4),
      I2 => slv_reg0(8),
      I3 => slv_reg0(7),
      I4 => slv_reg0(9),
      I5 => slv_reg0(5),
      O => \count_upto_7[10]_i_2_n_0\
    );
\count_upto_7[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(5),
      I1 => slv_reg0(3),
      I2 => slv_reg0(7),
      I3 => slv_reg0(6),
      I4 => slv_reg0(8),
      I5 => slv_reg0(4),
      O => \count_upto_7[10]_i_3_n_0\
    );
\count_upto_7[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(2),
      I2 => slv_reg0(6),
      I3 => slv_reg0(5),
      I4 => slv_reg0(7),
      I5 => slv_reg0(3),
      O => \count_upto_7[10]_i_4_n_0\
    );
\count_upto_7[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(5),
      I2 => slv_reg0(1),
      I3 => slv_reg0(4),
      I4 => slv_reg0(6),
      I5 => slv_reg0(2),
      O => \count_upto_7[10]_i_5_n_0\
    );
\count_upto_7[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(10),
      I1 => slv_reg0(8),
      I2 => slv_reg0(12),
      I3 => slv_reg0(11),
      I4 => slv_reg0(13),
      I5 => slv_reg0(9),
      O => \count_upto_7[14]_i_2_n_0\
    );
\count_upto_7[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(7),
      I2 => slv_reg0(11),
      I3 => slv_reg0(10),
      I4 => slv_reg0(12),
      I5 => slv_reg0(8),
      O => \count_upto_7[14]_i_3_n_0\
    );
\count_upto_7[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(6),
      I2 => slv_reg0(10),
      I3 => slv_reg0(9),
      I4 => slv_reg0(11),
      I5 => slv_reg0(7),
      O => \count_upto_7[14]_i_4_n_0\
    );
\count_upto_7[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(5),
      I2 => slv_reg0(9),
      I3 => slv_reg0(8),
      I4 => slv_reg0(10),
      I5 => slv_reg0(6),
      O => \count_upto_7[14]_i_5_n_0\
    );
\count_upto_7[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(12),
      I2 => slv_reg0(16),
      I3 => slv_reg0(15),
      I4 => slv_reg0(17),
      I5 => slv_reg0(13),
      O => \count_upto_7[18]_i_2_n_0\
    );
\count_upto_7[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(11),
      I2 => slv_reg0(15),
      I3 => slv_reg0(14),
      I4 => slv_reg0(16),
      I5 => slv_reg0(12),
      O => \count_upto_7[18]_i_3_n_0\
    );
\count_upto_7[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(10),
      I2 => slv_reg0(14),
      I3 => slv_reg0(13),
      I4 => slv_reg0(15),
      I5 => slv_reg0(11),
      O => \count_upto_7[18]_i_4_n_0\
    );
\count_upto_7[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(9),
      I2 => slv_reg0(13),
      I3 => slv_reg0(12),
      I4 => slv_reg0(14),
      I5 => slv_reg0(10),
      O => \count_upto_7[18]_i_5_n_0\
    );
\count_upto_7[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => slv_reg0(16),
      I2 => slv_reg0(20),
      I3 => slv_reg0(19),
      I4 => slv_reg0(21),
      I5 => slv_reg0(17),
      O => \count_upto_7[22]_i_2_n_0\
    );
\count_upto_7[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(15),
      I2 => slv_reg0(19),
      I3 => slv_reg0(18),
      I4 => slv_reg0(20),
      I5 => slv_reg0(16),
      O => \count_upto_7[22]_i_3_n_0\
    );
\count_upto_7[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(14),
      I2 => slv_reg0(18),
      I3 => slv_reg0(17),
      I4 => slv_reg0(19),
      I5 => slv_reg0(15),
      O => \count_upto_7[22]_i_4_n_0\
    );
\count_upto_7[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(13),
      I2 => slv_reg0(17),
      I3 => slv_reg0(16),
      I4 => slv_reg0(18),
      I5 => slv_reg0(14),
      O => \count_upto_7[22]_i_5_n_0\
    );
\count_upto_7[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(20),
      I2 => slv_reg0(24),
      I3 => slv_reg0(23),
      I4 => slv_reg0(25),
      I5 => slv_reg0(21),
      O => \count_upto_7[26]_i_2_n_0\
    );
\count_upto_7[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(19),
      I2 => slv_reg0(23),
      I3 => slv_reg0(22),
      I4 => slv_reg0(24),
      I5 => slv_reg0(20),
      O => \count_upto_7[26]_i_3_n_0\
    );
\count_upto_7[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(18),
      I2 => slv_reg0(22),
      I3 => slv_reg0(21),
      I4 => slv_reg0(23),
      I5 => slv_reg0(19),
      O => \count_upto_7[26]_i_4_n_0\
    );
\count_upto_7[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(17),
      I2 => slv_reg0(21),
      I3 => slv_reg0(20),
      I4 => slv_reg0(22),
      I5 => slv_reg0(18),
      O => \count_upto_7[26]_i_5_n_0\
    );
\count_upto_7[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => slv_reg0(24),
      I2 => slv_reg0(28),
      I3 => slv_reg0(27),
      I4 => \slv_reg0__0\(29),
      I5 => slv_reg0(25),
      O => \count_upto_7[30]_i_2_n_0\
    );
\count_upto_7[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(23),
      I2 => slv_reg0(27),
      I3 => slv_reg0(26),
      I4 => slv_reg0(28),
      I5 => slv_reg0(24),
      O => \count_upto_7[30]_i_3_n_0\
    );
\count_upto_7[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(22),
      I2 => slv_reg0(26),
      I3 => slv_reg0(25),
      I4 => slv_reg0(27),
      I5 => slv_reg0(23),
      O => \count_upto_7[30]_i_4_n_0\
    );
\count_upto_7[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(21),
      I2 => slv_reg0(25),
      I3 => slv_reg0(24),
      I4 => slv_reg0(26),
      I5 => slv_reg0(22),
      O => \count_upto_7[30]_i_5_n_0\
    );
\count_upto_7[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => slv_reg0(28),
      I1 => slv_reg0(26),
      I2 => \slv_reg0__0\(30),
      I3 => slv_reg0(27),
      I4 => slv_reg0(25),
      I5 => \slv_reg0__0\(29),
      O => \count_upto_7[31]_i_2_n_0\
    );
\count_upto_7[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(4),
      I2 => slv_reg0(0),
      O => \count_upto_7[6]_i_2_n_0\
    );
\count_upto_7[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(0),
      O => \count_upto_7[6]_i_3_n_0\
    );
\count_upto_7[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(4),
      I2 => slv_reg0(0),
      I3 => slv_reg0(3),
      I4 => slv_reg0(5),
      I5 => slv_reg0(1),
      O => \count_upto_7[6]_i_4_n_0\
    );
\count_upto_7[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(4),
      I2 => slv_reg0(0),
      I3 => slv_reg0(1),
      I4 => slv_reg0(3),
      O => \count_upto_7[6]_i_5_n_0\
    );
\count_upto_7[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(2),
      I2 => slv_reg0(3),
      I3 => slv_reg0(1),
      O => \count_upto_7[6]_i_6_n_0\
    );
\count_upto_7[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(2),
      O => \count_upto_7[6]_i_7_n_0\
    );
\count_upto_7_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[10]_i_1_n_4\,
      Q => count_upto_7(10)
    );
\count_upto_7_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_7_reg[6]_i_1_n_0\,
      CO(3) => \count_upto_7_reg[10]_i_1_n_0\,
      CO(2) => \count_upto_7_reg[10]_i_1_n_1\,
      CO(1) => \count_upto_7_reg[10]_i_1_n_2\,
      CO(0) => \count_upto_7_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[9]_i_2_n_0\,
      DI(2) => \count_upto_4_1[9]_i_3_n_0\,
      DI(1) => \count_upto_4_1[9]_i_4_n_0\,
      DI(0) => \count_upto_4_1[9]_i_5_n_0\,
      O(3) => \count_upto_7_reg[10]_i_1_n_4\,
      O(2) => \count_upto_7_reg[10]_i_1_n_5\,
      O(1) => \count_upto_7_reg[10]_i_1_n_6\,
      O(0) => \count_upto_7_reg[10]_i_1_n_7\,
      S(3) => \count_upto_7[10]_i_2_n_0\,
      S(2) => \count_upto_7[10]_i_3_n_0\,
      S(1) => \count_upto_7[10]_i_4_n_0\,
      S(0) => \count_upto_7[10]_i_5_n_0\
    );
\count_upto_7_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[14]_i_1_n_7\,
      Q => count_upto_7(11)
    );
\count_upto_7_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[14]_i_1_n_6\,
      Q => count_upto_7(12)
    );
\count_upto_7_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[14]_i_1_n_5\,
      Q => count_upto_7(13)
    );
\count_upto_7_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[14]_i_1_n_4\,
      Q => count_upto_7(14)
    );
\count_upto_7_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_7_reg[10]_i_1_n_0\,
      CO(3) => \count_upto_7_reg[14]_i_1_n_0\,
      CO(2) => \count_upto_7_reg[14]_i_1_n_1\,
      CO(1) => \count_upto_7_reg[14]_i_1_n_2\,
      CO(0) => \count_upto_7_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[13]_i_2_n_0\,
      DI(2) => \count_upto_4_1[13]_i_3_n_0\,
      DI(1) => \count_upto_4_1[13]_i_4_n_0\,
      DI(0) => \count_upto_4_1[13]_i_5_n_0\,
      O(3) => \count_upto_7_reg[14]_i_1_n_4\,
      O(2) => \count_upto_7_reg[14]_i_1_n_5\,
      O(1) => \count_upto_7_reg[14]_i_1_n_6\,
      O(0) => \count_upto_7_reg[14]_i_1_n_7\,
      S(3) => \count_upto_7[14]_i_2_n_0\,
      S(2) => \count_upto_7[14]_i_3_n_0\,
      S(1) => \count_upto_7[14]_i_4_n_0\,
      S(0) => \count_upto_7[14]_i_5_n_0\
    );
\count_upto_7_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[18]_i_1_n_7\,
      Q => count_upto_7(15)
    );
\count_upto_7_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[18]_i_1_n_6\,
      Q => count_upto_7(16)
    );
\count_upto_7_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[18]_i_1_n_5\,
      Q => count_upto_7(17)
    );
\count_upto_7_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[18]_i_1_n_4\,
      Q => count_upto_7(18)
    );
\count_upto_7_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_7_reg[14]_i_1_n_0\,
      CO(3) => \count_upto_7_reg[18]_i_1_n_0\,
      CO(2) => \count_upto_7_reg[18]_i_1_n_1\,
      CO(1) => \count_upto_7_reg[18]_i_1_n_2\,
      CO(0) => \count_upto_7_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[17]_i_2_n_0\,
      DI(2) => \count_upto_4_1[17]_i_3_n_0\,
      DI(1) => \count_upto_4_1[17]_i_4_n_0\,
      DI(0) => \count_upto_4_1[17]_i_5_n_0\,
      O(3) => \count_upto_7_reg[18]_i_1_n_4\,
      O(2) => \count_upto_7_reg[18]_i_1_n_5\,
      O(1) => \count_upto_7_reg[18]_i_1_n_6\,
      O(0) => \count_upto_7_reg[18]_i_1_n_7\,
      S(3) => \count_upto_7[18]_i_2_n_0\,
      S(2) => \count_upto_7[18]_i_3_n_0\,
      S(1) => \count_upto_7[18]_i_4_n_0\,
      S(0) => \count_upto_7[18]_i_5_n_0\
    );
\count_upto_7_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[22]_i_1_n_7\,
      Q => count_upto_7(19)
    );
\count_upto_7_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[22]_i_1_n_6\,
      Q => count_upto_7(20)
    );
\count_upto_7_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[22]_i_1_n_5\,
      Q => count_upto_7(21)
    );
\count_upto_7_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[22]_i_1_n_4\,
      Q => count_upto_7(22)
    );
\count_upto_7_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_7_reg[18]_i_1_n_0\,
      CO(3) => \count_upto_7_reg[22]_i_1_n_0\,
      CO(2) => \count_upto_7_reg[22]_i_1_n_1\,
      CO(1) => \count_upto_7_reg[22]_i_1_n_2\,
      CO(0) => \count_upto_7_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[21]_i_2_n_0\,
      DI(2) => \count_upto_4_1[21]_i_3_n_0\,
      DI(1) => \count_upto_4_1[21]_i_4_n_0\,
      DI(0) => \count_upto_4_1[21]_i_5_n_0\,
      O(3) => \count_upto_7_reg[22]_i_1_n_4\,
      O(2) => \count_upto_7_reg[22]_i_1_n_5\,
      O(1) => \count_upto_7_reg[22]_i_1_n_6\,
      O(0) => \count_upto_7_reg[22]_i_1_n_7\,
      S(3) => \count_upto_7[22]_i_2_n_0\,
      S(2) => \count_upto_7[22]_i_3_n_0\,
      S(1) => \count_upto_7[22]_i_4_n_0\,
      S(0) => \count_upto_7[22]_i_5_n_0\
    );
\count_upto_7_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[26]_i_1_n_7\,
      Q => count_upto_7(23)
    );
\count_upto_7_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[26]_i_1_n_6\,
      Q => count_upto_7(24)
    );
\count_upto_7_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[26]_i_1_n_5\,
      Q => count_upto_7(25)
    );
\count_upto_7_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[26]_i_1_n_4\,
      Q => count_upto_7(26)
    );
\count_upto_7_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_7_reg[22]_i_1_n_0\,
      CO(3) => \count_upto_7_reg[26]_i_1_n_0\,
      CO(2) => \count_upto_7_reg[26]_i_1_n_1\,
      CO(1) => \count_upto_7_reg[26]_i_1_n_2\,
      CO(0) => \count_upto_7_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[25]_i_2_n_0\,
      DI(2) => \count_upto_4_1[25]_i_3_n_0\,
      DI(1) => \count_upto_4_1[25]_i_4_n_0\,
      DI(0) => \count_upto_4_1[25]_i_5_n_0\,
      O(3) => \count_upto_7_reg[26]_i_1_n_4\,
      O(2) => \count_upto_7_reg[26]_i_1_n_5\,
      O(1) => \count_upto_7_reg[26]_i_1_n_6\,
      O(0) => \count_upto_7_reg[26]_i_1_n_7\,
      S(3) => \count_upto_7[26]_i_2_n_0\,
      S(2) => \count_upto_7[26]_i_3_n_0\,
      S(1) => \count_upto_7[26]_i_4_n_0\,
      S(0) => \count_upto_7[26]_i_5_n_0\
    );
\count_upto_7_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[30]_i_1_n_7\,
      Q => count_upto_7(27)
    );
\count_upto_7_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[30]_i_1_n_6\,
      Q => count_upto_7(28)
    );
\count_upto_7_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[30]_i_1_n_5\,
      Q => count_upto_7(29)
    );
\count_upto_7_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[30]_i_1_n_4\,
      Q => count_upto_7(30)
    );
\count_upto_7_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_7_reg[26]_i_1_n_0\,
      CO(3) => \count_upto_7_reg[30]_i_1_n_0\,
      CO(2) => \count_upto_7_reg[30]_i_1_n_1\,
      CO(1) => \count_upto_7_reg[30]_i_1_n_2\,
      CO(0) => \count_upto_7_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[29]_i_2_n_0\,
      DI(2) => \count_upto_4_1[29]_i_3_n_0\,
      DI(1) => \count_upto_4_1[29]_i_4_n_0\,
      DI(0) => \count_upto_4_1[29]_i_5_n_0\,
      O(3) => \count_upto_7_reg[30]_i_1_n_4\,
      O(2) => \count_upto_7_reg[30]_i_1_n_5\,
      O(1) => \count_upto_7_reg[30]_i_1_n_6\,
      O(0) => \count_upto_7_reg[30]_i_1_n_7\,
      S(3) => \count_upto_7[30]_i_2_n_0\,
      S(2) => \count_upto_7[30]_i_3_n_0\,
      S(1) => \count_upto_7[30]_i_4_n_0\,
      S(0) => \count_upto_7[30]_i_5_n_0\
    );
\count_upto_7_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[31]_i_1_n_7\,
      Q => count_upto_7(31)
    );
\count_upto_7_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_7_reg[30]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_upto_7_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_upto_7_reg[31]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_upto_7_reg[31]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \count_upto_7[31]_i_2_n_0\
    );
\count_upto_7_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[6]_i_1_n_7\,
      Q => count_upto_7(3)
    );
\count_upto_7_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[6]_i_1_n_6\,
      Q => count_upto_7(4)
    );
\count_upto_7_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[6]_i_1_n_5\,
      Q => count_upto_7(5)
    );
\count_upto_7_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[6]_i_1_n_4\,
      Q => count_upto_7(6)
    );
\count_upto_7_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_7_reg[6]_i_1_n_0\,
      CO(2) => \count_upto_7_reg[6]_i_1_n_1\,
      CO(1) => \count_upto_7_reg[6]_i_1_n_2\,
      CO(0) => \count_upto_7_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_4_1[5]_i_2_n_0\,
      DI(2) => \count_upto_7[6]_i_2_n_0\,
      DI(1) => \count_upto_7[6]_i_3_n_0\,
      DI(0) => '0',
      O(3) => \count_upto_7_reg[6]_i_1_n_4\,
      O(2) => \count_upto_7_reg[6]_i_1_n_5\,
      O(1) => \count_upto_7_reg[6]_i_1_n_6\,
      O(0) => \count_upto_7_reg[6]_i_1_n_7\,
      S(3) => \count_upto_7[6]_i_4_n_0\,
      S(2) => \count_upto_7[6]_i_5_n_0\,
      S(1) => \count_upto_7[6]_i_6_n_0\,
      S(0) => \count_upto_7[6]_i_7_n_0\
    );
\count_upto_7_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[10]_i_1_n_7\,
      Q => count_upto_7(7)
    );
\count_upto_7_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[10]_i_1_n_6\,
      Q => count_upto_7(8)
    );
\count_upto_7_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_7_reg[10]_i_1_n_5\,
      Q => count_upto_7(9)
    );
\count_upto_8[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(10),
      O => \count_upto_8[13]_i_2_n_0\
    );
\count_upto_8[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(9),
      O => \count_upto_8[13]_i_3_n_0\
    );
\count_upto_8[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(10),
      I1 => slv_reg0(8),
      O => \count_upto_8[13]_i_4_n_0\
    );
\count_upto_8[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(7),
      O => \count_upto_8[13]_i_5_n_0\
    );
\count_upto_8[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(14),
      O => \count_upto_8[17]_i_2_n_0\
    );
\count_upto_8[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(13),
      O => \count_upto_8[17]_i_3_n_0\
    );
\count_upto_8[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(12),
      O => \count_upto_8[17]_i_4_n_0\
    );
\count_upto_8[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(11),
      O => \count_upto_8[17]_i_5_n_0\
    );
\count_upto_8[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(18),
      O => \count_upto_8[21]_i_2_n_0\
    );
\count_upto_8[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(17),
      O => \count_upto_8[21]_i_3_n_0\
    );
\count_upto_8[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => slv_reg0(16),
      O => \count_upto_8[21]_i_4_n_0\
    );
\count_upto_8[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(15),
      O => \count_upto_8[21]_i_5_n_0\
    );
\count_upto_8[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(22),
      O => \count_upto_8[25]_i_2_n_0\
    );
\count_upto_8[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(21),
      O => \count_upto_8[25]_i_3_n_0\
    );
\count_upto_8[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(20),
      O => \count_upto_8[25]_i_4_n_0\
    );
\count_upto_8[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(19),
      O => \count_upto_8[25]_i_5_n_0\
    );
\count_upto_8[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(28),
      I1 => slv_reg0(26),
      O => \count_upto_8[29]_i_2_n_0\
    );
\count_upto_8[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => slv_reg0(25),
      O => \count_upto_8[29]_i_3_n_0\
    );
\count_upto_8[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => slv_reg0(24),
      O => \count_upto_8[29]_i_4_n_0\
    );
\count_upto_8[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(23),
      O => \count_upto_8[29]_i_5_n_0\
    );
\count_upto_8[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \slv_reg0__0\(30),
      I1 => slv_reg0(28),
      O => \count_upto_8[31]_i_2_n_0\
    );
\count_upto_8[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \slv_reg0__0\(29),
      I1 => slv_reg0(27),
      O => \count_upto_8[31]_i_3_n_0\
    );
\count_upto_8[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(2),
      O => \count_upto_8[5]_i_2_n_0\
    );
\count_upto_8[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(1),
      O => \count_upto_8[5]_i_3_n_0\
    );
\count_upto_8[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(0),
      O => \count_upto_8[5]_i_4_n_0\
    );
\count_upto_8[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(6),
      O => \count_upto_8[9]_i_2_n_0\
    );
\count_upto_8[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(5),
      O => \count_upto_8[9]_i_3_n_0\
    );
\count_upto_8[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(4),
      O => \count_upto_8[9]_i_4_n_0\
    );
\count_upto_8[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(5),
      I1 => slv_reg0(3),
      O => \count_upto_8[9]_i_5_n_0\
    );
\count_upto_8_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(10),
      O => \count_upto_8_1[11]_i_2_n_0\
    );
\count_upto_8_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(5),
      I1 => slv_reg0(9),
      O => \count_upto_8_1[11]_i_3_n_0\
    );
\count_upto_8_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(8),
      O => \count_upto_8_1[11]_i_4_n_0\
    );
\count_upto_8_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(7),
      O => \count_upto_8_1[11]_i_5_n_0\
    );
\count_upto_8_1[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(10),
      I1 => slv_reg0(14),
      O => \count_upto_8_1[15]_i_2_n_0\
    );
\count_upto_8_1[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(13),
      O => \count_upto_8_1[15]_i_3_n_0\
    );
\count_upto_8_1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(12),
      O => \count_upto_8_1[15]_i_4_n_0\
    );
\count_upto_8_1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(11),
      O => \count_upto_8_1[15]_i_5_n_0\
    );
\count_upto_8_1[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(18),
      O => \count_upto_8_1[19]_i_2_n_0\
    );
\count_upto_8_1[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(17),
      O => \count_upto_8_1[19]_i_3_n_0\
    );
\count_upto_8_1[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(16),
      O => \count_upto_8_1[19]_i_4_n_0\
    );
\count_upto_8_1[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(15),
      O => \count_upto_8_1[19]_i_5_n_0\
    );
\count_upto_8_1[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => slv_reg0(22),
      O => \count_upto_8_1[23]_i_2_n_0\
    );
\count_upto_8_1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(21),
      O => \count_upto_8_1[23]_i_3_n_0\
    );
\count_upto_8_1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(20),
      O => \count_upto_8_1[23]_i_4_n_0\
    );
\count_upto_8_1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(19),
      O => \count_upto_8_1[23]_i_5_n_0\
    );
\count_upto_8_1[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(26),
      O => \count_upto_8_1[27]_i_2_n_0\
    );
\count_upto_8_1[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(25),
      O => \count_upto_8_1[27]_i_3_n_0\
    );
\count_upto_8_1[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(24),
      O => \count_upto_8_1[27]_i_4_n_0\
    );
\count_upto_8_1[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(23),
      O => \count_upto_8_1[27]_i_5_n_0\
    );
\count_upto_8_1[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => \slv_reg0__0\(30),
      O => \count_upto_8_1[31]_i_2_n_0\
    );
\count_upto_8_1[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => \slv_reg0__0\(29),
      O => \count_upto_8_1[31]_i_3_n_0\
    );
\count_upto_8_1[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(28),
      O => \count_upto_8_1[31]_i_4_n_0\
    );
\count_upto_8_1[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(27),
      O => \count_upto_8_1[31]_i_5_n_0\
    );
\count_upto_8_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(2),
      I1 => slv_reg0(6),
      O => \count_upto_8_1[7]_i_2_n_0\
    );
\count_upto_8_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => slv_reg0(5),
      O => \count_upto_8_1[7]_i_3_n_0\
    );
\count_upto_8_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(4),
      O => \count_upto_8_1[7]_i_4_n_0\
    );
\count_upto_8_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[11]_i_1_n_5\,
      Q => count_upto_8_1(10)
    );
\count_upto_8_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[11]_i_1_n_4\,
      Q => count_upto_8_1(11)
    );
\count_upto_8_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_8_1_reg[7]_i_1_n_0\,
      CO(3) => \count_upto_8_1_reg[11]_i_1_n_0\,
      CO(2) => \count_upto_8_1_reg[11]_i_1_n_1\,
      CO(1) => \count_upto_8_1_reg[11]_i_1_n_2\,
      CO(0) => \count_upto_8_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(6 downto 3),
      O(3) => \count_upto_8_1_reg[11]_i_1_n_4\,
      O(2) => \count_upto_8_1_reg[11]_i_1_n_5\,
      O(1) => \count_upto_8_1_reg[11]_i_1_n_6\,
      O(0) => \count_upto_8_1_reg[11]_i_1_n_7\,
      S(3) => \count_upto_8_1[11]_i_2_n_0\,
      S(2) => \count_upto_8_1[11]_i_3_n_0\,
      S(1) => \count_upto_8_1[11]_i_4_n_0\,
      S(0) => \count_upto_8_1[11]_i_5_n_0\
    );
\count_upto_8_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[15]_i_1_n_7\,
      Q => count_upto_8_1(12)
    );
\count_upto_8_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[15]_i_1_n_6\,
      Q => count_upto_8_1(13)
    );
\count_upto_8_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[15]_i_1_n_5\,
      Q => count_upto_8_1(14)
    );
\count_upto_8_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[15]_i_1_n_4\,
      Q => count_upto_8_1(15)
    );
\count_upto_8_1_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_8_1_reg[11]_i_1_n_0\,
      CO(3) => \count_upto_8_1_reg[15]_i_1_n_0\,
      CO(2) => \count_upto_8_1_reg[15]_i_1_n_1\,
      CO(1) => \count_upto_8_1_reg[15]_i_1_n_2\,
      CO(0) => \count_upto_8_1_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(10 downto 7),
      O(3) => \count_upto_8_1_reg[15]_i_1_n_4\,
      O(2) => \count_upto_8_1_reg[15]_i_1_n_5\,
      O(1) => \count_upto_8_1_reg[15]_i_1_n_6\,
      O(0) => \count_upto_8_1_reg[15]_i_1_n_7\,
      S(3) => \count_upto_8_1[15]_i_2_n_0\,
      S(2) => \count_upto_8_1[15]_i_3_n_0\,
      S(1) => \count_upto_8_1[15]_i_4_n_0\,
      S(0) => \count_upto_8_1[15]_i_5_n_0\
    );
\count_upto_8_1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[19]_i_1_n_7\,
      Q => count_upto_8_1(16)
    );
\count_upto_8_1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[19]_i_1_n_6\,
      Q => count_upto_8_1(17)
    );
\count_upto_8_1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[19]_i_1_n_5\,
      Q => count_upto_8_1(18)
    );
\count_upto_8_1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[19]_i_1_n_4\,
      Q => count_upto_8_1(19)
    );
\count_upto_8_1_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_8_1_reg[15]_i_1_n_0\,
      CO(3) => \count_upto_8_1_reg[19]_i_1_n_0\,
      CO(2) => \count_upto_8_1_reg[19]_i_1_n_1\,
      CO(1) => \count_upto_8_1_reg[19]_i_1_n_2\,
      CO(0) => \count_upto_8_1_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(14 downto 11),
      O(3) => \count_upto_8_1_reg[19]_i_1_n_4\,
      O(2) => \count_upto_8_1_reg[19]_i_1_n_5\,
      O(1) => \count_upto_8_1_reg[19]_i_1_n_6\,
      O(0) => \count_upto_8_1_reg[19]_i_1_n_7\,
      S(3) => \count_upto_8_1[19]_i_2_n_0\,
      S(2) => \count_upto_8_1[19]_i_3_n_0\,
      S(1) => \count_upto_8_1[19]_i_4_n_0\,
      S(0) => \count_upto_8_1[19]_i_5_n_0\
    );
\count_upto_8_1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[23]_i_1_n_7\,
      Q => count_upto_8_1(20)
    );
\count_upto_8_1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[23]_i_1_n_6\,
      Q => count_upto_8_1(21)
    );
\count_upto_8_1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[23]_i_1_n_5\,
      Q => count_upto_8_1(22)
    );
\count_upto_8_1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[23]_i_1_n_4\,
      Q => count_upto_8_1(23)
    );
\count_upto_8_1_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_8_1_reg[19]_i_1_n_0\,
      CO(3) => \count_upto_8_1_reg[23]_i_1_n_0\,
      CO(2) => \count_upto_8_1_reg[23]_i_1_n_1\,
      CO(1) => \count_upto_8_1_reg[23]_i_1_n_2\,
      CO(0) => \count_upto_8_1_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(18 downto 15),
      O(3) => \count_upto_8_1_reg[23]_i_1_n_4\,
      O(2) => \count_upto_8_1_reg[23]_i_1_n_5\,
      O(1) => \count_upto_8_1_reg[23]_i_1_n_6\,
      O(0) => \count_upto_8_1_reg[23]_i_1_n_7\,
      S(3) => \count_upto_8_1[23]_i_2_n_0\,
      S(2) => \count_upto_8_1[23]_i_3_n_0\,
      S(1) => \count_upto_8_1[23]_i_4_n_0\,
      S(0) => \count_upto_8_1[23]_i_5_n_0\
    );
\count_upto_8_1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[27]_i_1_n_7\,
      Q => count_upto_8_1(24)
    );
\count_upto_8_1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[27]_i_1_n_6\,
      Q => count_upto_8_1(25)
    );
\count_upto_8_1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[27]_i_1_n_5\,
      Q => count_upto_8_1(26)
    );
\count_upto_8_1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[27]_i_1_n_4\,
      Q => count_upto_8_1(27)
    );
\count_upto_8_1_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_8_1_reg[23]_i_1_n_0\,
      CO(3) => \count_upto_8_1_reg[27]_i_1_n_0\,
      CO(2) => \count_upto_8_1_reg[27]_i_1_n_1\,
      CO(1) => \count_upto_8_1_reg[27]_i_1_n_2\,
      CO(0) => \count_upto_8_1_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(22 downto 19),
      O(3) => \count_upto_8_1_reg[27]_i_1_n_4\,
      O(2) => \count_upto_8_1_reg[27]_i_1_n_5\,
      O(1) => \count_upto_8_1_reg[27]_i_1_n_6\,
      O(0) => \count_upto_8_1_reg[27]_i_1_n_7\,
      S(3) => \count_upto_8_1[27]_i_2_n_0\,
      S(2) => \count_upto_8_1[27]_i_3_n_0\,
      S(1) => \count_upto_8_1[27]_i_4_n_0\,
      S(0) => \count_upto_8_1[27]_i_5_n_0\
    );
\count_upto_8_1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[31]_i_1_n_7\,
      Q => count_upto_8_1(28)
    );
\count_upto_8_1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[31]_i_1_n_6\,
      Q => count_upto_8_1(29)
    );
\count_upto_8_1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[31]_i_1_n_5\,
      Q => count_upto_8_1(30)
    );
\count_upto_8_1_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[31]_i_1_n_4\,
      Q => count_upto_8_1(31)
    );
\count_upto_8_1_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_8_1_reg[27]_i_1_n_0\,
      CO(3) => \NLW_count_upto_8_1_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_upto_8_1_reg[31]_i_1_n_1\,
      CO(1) => \count_upto_8_1_reg[31]_i_1_n_2\,
      CO(0) => \count_upto_8_1_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => slv_reg0(25 downto 23),
      O(3) => \count_upto_8_1_reg[31]_i_1_n_4\,
      O(2) => \count_upto_8_1_reg[31]_i_1_n_5\,
      O(1) => \count_upto_8_1_reg[31]_i_1_n_6\,
      O(0) => \count_upto_8_1_reg[31]_i_1_n_7\,
      S(3) => \count_upto_8_1[31]_i_2_n_0\,
      S(2) => \count_upto_8_1[31]_i_3_n_0\,
      S(1) => \count_upto_8_1[31]_i_4_n_0\,
      S(0) => \count_upto_8_1[31]_i_5_n_0\
    );
\count_upto_8_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_6_1_reg[6]_i_1_n_7\,
      Q => count_upto_8_1(4)
    );
\count_upto_8_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[7]_i_1_n_6\,
      Q => count_upto_8_1(5)
    );
\count_upto_8_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[7]_i_1_n_5\,
      Q => count_upto_8_1(6)
    );
\count_upto_8_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[7]_i_1_n_4\,
      Q => count_upto_8_1(7)
    );
\count_upto_8_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_8_1_reg[7]_i_1_n_0\,
      CO(2) => \count_upto_8_1_reg[7]_i_1_n_1\,
      CO(1) => \count_upto_8_1_reg[7]_i_1_n_2\,
      CO(0) => \count_upto_8_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => slv_reg0(2 downto 0),
      DI(0) => '0',
      O(3) => \count_upto_8_1_reg[7]_i_1_n_4\,
      O(2) => \count_upto_8_1_reg[7]_i_1_n_5\,
      O(1) => \count_upto_8_1_reg[7]_i_1_n_6\,
      O(0) => \NLW_count_upto_8_1_reg[7]_i_1_O_UNCONNECTED\(0),
      S(3) => \count_upto_8_1[7]_i_2_n_0\,
      S(2) => \count_upto_8_1[7]_i_3_n_0\,
      S(1) => \count_upto_8_1[7]_i_4_n_0\,
      S(0) => slv_reg0(3)
    );
\count_upto_8_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[11]_i_1_n_7\,
      Q => count_upto_8_1(8)
    );
\count_upto_8_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_1_reg[11]_i_1_n_6\,
      Q => count_upto_8_1(9)
    );
\count_upto_8_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[13]_i_1_n_7\,
      Q => count_upto_10(10)
    );
\count_upto_8_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[13]_i_1_n_6\,
      Q => count_upto_10(11)
    );
\count_upto_8_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[13]_i_1_n_5\,
      Q => count_upto_10(12)
    );
\count_upto_8_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[13]_i_1_n_4\,
      Q => count_upto_10(13)
    );
\count_upto_8_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_8_reg[9]_i_1_n_0\,
      CO(3) => \count_upto_8_reg[13]_i_1_n_0\,
      CO(2) => \count_upto_8_reg[13]_i_1_n_1\,
      CO(1) => \count_upto_8_reg[13]_i_1_n_2\,
      CO(0) => \count_upto_8_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(12 downto 9),
      O(3) => \count_upto_8_reg[13]_i_1_n_4\,
      O(2) => \count_upto_8_reg[13]_i_1_n_5\,
      O(1) => \count_upto_8_reg[13]_i_1_n_6\,
      O(0) => \count_upto_8_reg[13]_i_1_n_7\,
      S(3) => \count_upto_8[13]_i_2_n_0\,
      S(2) => \count_upto_8[13]_i_3_n_0\,
      S(1) => \count_upto_8[13]_i_4_n_0\,
      S(0) => \count_upto_8[13]_i_5_n_0\
    );
\count_upto_8_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[17]_i_1_n_7\,
      Q => count_upto_10(14)
    );
\count_upto_8_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[17]_i_1_n_6\,
      Q => count_upto_10(15)
    );
\count_upto_8_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[17]_i_1_n_5\,
      Q => count_upto_10(16)
    );
\count_upto_8_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[17]_i_1_n_4\,
      Q => count_upto_10(17)
    );
\count_upto_8_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_8_reg[13]_i_1_n_0\,
      CO(3) => \count_upto_8_reg[17]_i_1_n_0\,
      CO(2) => \count_upto_8_reg[17]_i_1_n_1\,
      CO(1) => \count_upto_8_reg[17]_i_1_n_2\,
      CO(0) => \count_upto_8_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(16 downto 13),
      O(3) => \count_upto_8_reg[17]_i_1_n_4\,
      O(2) => \count_upto_8_reg[17]_i_1_n_5\,
      O(1) => \count_upto_8_reg[17]_i_1_n_6\,
      O(0) => \count_upto_8_reg[17]_i_1_n_7\,
      S(3) => \count_upto_8[17]_i_2_n_0\,
      S(2) => \count_upto_8[17]_i_3_n_0\,
      S(1) => \count_upto_8[17]_i_4_n_0\,
      S(0) => \count_upto_8[17]_i_5_n_0\
    );
\count_upto_8_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[21]_i_1_n_7\,
      Q => count_upto_10(18)
    );
\count_upto_8_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[21]_i_1_n_6\,
      Q => count_upto_10(19)
    );
\count_upto_8_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[21]_i_1_n_5\,
      Q => count_upto_10(20)
    );
\count_upto_8_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[21]_i_1_n_4\,
      Q => count_upto_10(21)
    );
\count_upto_8_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_8_reg[17]_i_1_n_0\,
      CO(3) => \count_upto_8_reg[21]_i_1_n_0\,
      CO(2) => \count_upto_8_reg[21]_i_1_n_1\,
      CO(1) => \count_upto_8_reg[21]_i_1_n_2\,
      CO(0) => \count_upto_8_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(20 downto 17),
      O(3) => \count_upto_8_reg[21]_i_1_n_4\,
      O(2) => \count_upto_8_reg[21]_i_1_n_5\,
      O(1) => \count_upto_8_reg[21]_i_1_n_6\,
      O(0) => \count_upto_8_reg[21]_i_1_n_7\,
      S(3) => \count_upto_8[21]_i_2_n_0\,
      S(2) => \count_upto_8[21]_i_3_n_0\,
      S(1) => \count_upto_8[21]_i_4_n_0\,
      S(0) => \count_upto_8[21]_i_5_n_0\
    );
\count_upto_8_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[25]_i_1_n_7\,
      Q => count_upto_10(22)
    );
\count_upto_8_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[25]_i_1_n_6\,
      Q => count_upto_10(23)
    );
\count_upto_8_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[25]_i_1_n_5\,
      Q => count_upto_10(24)
    );
\count_upto_8_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[25]_i_1_n_4\,
      Q => count_upto_10(25)
    );
\count_upto_8_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_8_reg[21]_i_1_n_0\,
      CO(3) => \count_upto_8_reg[25]_i_1_n_0\,
      CO(2) => \count_upto_8_reg[25]_i_1_n_1\,
      CO(1) => \count_upto_8_reg[25]_i_1_n_2\,
      CO(0) => \count_upto_8_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(24 downto 21),
      O(3) => \count_upto_8_reg[25]_i_1_n_4\,
      O(2) => \count_upto_8_reg[25]_i_1_n_5\,
      O(1) => \count_upto_8_reg[25]_i_1_n_6\,
      O(0) => \count_upto_8_reg[25]_i_1_n_7\,
      S(3) => \count_upto_8[25]_i_2_n_0\,
      S(2) => \count_upto_8[25]_i_3_n_0\,
      S(1) => \count_upto_8[25]_i_4_n_0\,
      S(0) => \count_upto_8[25]_i_5_n_0\
    );
\count_upto_8_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[29]_i_1_n_7\,
      Q => count_upto_10(26)
    );
\count_upto_8_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[29]_i_1_n_6\,
      Q => count_upto_10(27)
    );
\count_upto_8_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[29]_i_1_n_5\,
      Q => count_upto_10(28)
    );
\count_upto_8_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[29]_i_1_n_4\,
      Q => count_upto_10(29)
    );
\count_upto_8_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_8_reg[25]_i_1_n_0\,
      CO(3) => \count_upto_8_reg[29]_i_1_n_0\,
      CO(2) => \count_upto_8_reg[29]_i_1_n_1\,
      CO(1) => \count_upto_8_reg[29]_i_1_n_2\,
      CO(0) => \count_upto_8_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(28 downto 25),
      O(3) => \count_upto_8_reg[29]_i_1_n_4\,
      O(2) => \count_upto_8_reg[29]_i_1_n_5\,
      O(1) => \count_upto_8_reg[29]_i_1_n_6\,
      O(0) => \count_upto_8_reg[29]_i_1_n_7\,
      S(3) => \count_upto_8[29]_i_2_n_0\,
      S(2) => \count_upto_8[29]_i_3_n_0\,
      S(1) => \count_upto_8[29]_i_4_n_0\,
      S(0) => \count_upto_8[29]_i_5_n_0\
    );
\count_upto_8_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[31]_i_1_n_7\,
      Q => count_upto_10(30)
    );
\count_upto_8_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[31]_i_1_n_6\,
      Q => count_upto_10(31)
    );
\count_upto_8_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_8_reg[29]_i_1_n_0\,
      CO(3 downto 1) => \NLW_count_upto_8_reg[31]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \count_upto_8_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \slv_reg0__0\(29),
      O(3 downto 2) => \NLW_count_upto_8_reg[31]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \count_upto_8_reg[31]_i_1_n_6\,
      O(0) => \count_upto_8_reg[31]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \count_upto_8[31]_i_2_n_0\,
      S(0) => \count_upto_8[31]_i_3_n_0\
    );
\count_upto_8_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[5]_i_1_n_6\,
      Q => count_upto_10(3)
    );
\count_upto_8_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[5]_i_1_n_5\,
      Q => count_upto_10(4)
    );
\count_upto_8_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[5]_i_1_n_4\,
      Q => count_upto_10(5)
    );
\count_upto_8_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_8_reg[5]_i_1_n_0\,
      CO(2) => \count_upto_8_reg[5]_i_1_n_1\,
      CO(1) => \count_upto_8_reg[5]_i_1_n_2\,
      CO(0) => \count_upto_8_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => slv_reg0(4 downto 2),
      DI(0) => '0',
      O(3) => \count_upto_8_reg[5]_i_1_n_4\,
      O(2) => \count_upto_8_reg[5]_i_1_n_5\,
      O(1) => \count_upto_8_reg[5]_i_1_n_6\,
      O(0) => \NLW_count_upto_8_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \count_upto_8[5]_i_2_n_0\,
      S(2) => \count_upto_8[5]_i_3_n_0\,
      S(1) => \count_upto_8[5]_i_4_n_0\,
      S(0) => slv_reg0(1)
    );
\count_upto_8_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[9]_i_1_n_7\,
      Q => count_upto_10(6)
    );
\count_upto_8_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[9]_i_1_n_6\,
      Q => count_upto_10(7)
    );
\count_upto_8_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[9]_i_1_n_5\,
      Q => count_upto_10(8)
    );
\count_upto_8_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_8_reg[9]_i_1_n_4\,
      Q => count_upto_10(9)
    );
\count_upto_8_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_8_reg[5]_i_1_n_0\,
      CO(3) => \count_upto_8_reg[9]_i_1_n_0\,
      CO(2) => \count_upto_8_reg[9]_i_1_n_1\,
      CO(1) => \count_upto_8_reg[9]_i_1_n_2\,
      CO(0) => \count_upto_8_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(8 downto 5),
      O(3) => \count_upto_8_reg[9]_i_1_n_4\,
      O(2) => \count_upto_8_reg[9]_i_1_n_5\,
      O(1) => \count_upto_8_reg[9]_i_1_n_6\,
      O(0) => \count_upto_8_reg[9]_i_1_n_7\,
      S(3) => \count_upto_8[9]_i_2_n_0\,
      S(2) => \count_upto_8[9]_i_3_n_0\,
      S(1) => \count_upto_8[9]_i_4_n_0\,
      S(0) => \count_upto_8[9]_i_5_n_0\
    );
\count_upto_9_1[13]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(11),
      O => \count_upto_9_1[13]_i_11_n_0\
    );
\count_upto_9_1[13]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(10),
      O => \count_upto_9_1[13]_i_12_n_0\
    );
\count_upto_9_1[13]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(9),
      O => \count_upto_9_1[13]_i_13_n_0\
    );
\count_upto_9_1[13]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(8),
      O => \count_upto_9_1[13]_i_14_n_0\
    );
\count_upto_9_1[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_upto_9_1_reg[13]_i_10_n_4\,
      I1 => slv_reg0(7),
      I2 => slv_reg0(9),
      O => \count_upto_9_1[13]_i_2_n_0\
    );
\count_upto_9_1[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_upto_9_1_reg[13]_i_10_n_5\,
      I1 => slv_reg0(6),
      I2 => slv_reg0(8),
      O => \count_upto_9_1[13]_i_3_n_0\
    );
\count_upto_9_1[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_upto_9_1_reg[13]_i_10_n_6\,
      I1 => slv_reg0(5),
      I2 => slv_reg0(7),
      O => \count_upto_9_1[13]_i_4_n_0\
    );
\count_upto_9_1[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_upto_9_1_reg[13]_i_10_n_7\,
      I1 => slv_reg0(4),
      I2 => slv_reg0(6),
      O => \count_upto_9_1[13]_i_5_n_0\
    );
\count_upto_9_1[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \count_upto_9_1_reg[17]_i_10_n_7\,
      I1 => slv_reg0(8),
      I2 => slv_reg0(10),
      I3 => \count_upto_9_1[13]_i_2_n_0\,
      O => \count_upto_9_1[13]_i_6_n_0\
    );
\count_upto_9_1[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \count_upto_9_1_reg[13]_i_10_n_4\,
      I1 => slv_reg0(7),
      I2 => slv_reg0(9),
      I3 => \count_upto_9_1[13]_i_3_n_0\,
      O => \count_upto_9_1[13]_i_7_n_0\
    );
\count_upto_9_1[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \count_upto_9_1_reg[13]_i_10_n_5\,
      I1 => slv_reg0(6),
      I2 => slv_reg0(8),
      I3 => \count_upto_9_1[13]_i_4_n_0\,
      O => \count_upto_9_1[13]_i_8_n_0\
    );
\count_upto_9_1[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \count_upto_9_1_reg[13]_i_10_n_6\,
      I1 => slv_reg0(5),
      I2 => slv_reg0(7),
      I3 => \count_upto_9_1[13]_i_5_n_0\,
      O => \count_upto_9_1[13]_i_9_n_0\
    );
\count_upto_9_1[17]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(15),
      O => \count_upto_9_1[17]_i_11_n_0\
    );
\count_upto_9_1[17]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(14),
      O => \count_upto_9_1[17]_i_12_n_0\
    );
\count_upto_9_1[17]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(13),
      O => \count_upto_9_1[17]_i_13_n_0\
    );
\count_upto_9_1[17]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(10),
      O => \count_upto_9_1[17]_i_14_n_0\
    );
\count_upto_9_1[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => \count_upto_9_1_reg[17]_i_10_n_4\,
      I2 => slv_reg0(11),
      O => \count_upto_9_1[17]_i_2_n_0\
    );
\count_upto_9_1[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => \count_upto_9_1_reg[17]_i_10_n_5\,
      I2 => slv_reg0(10),
      O => \count_upto_9_1[17]_i_3_n_0\
    );
\count_upto_9_1[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => \count_upto_9_1_reg[17]_i_10_n_6\,
      I2 => slv_reg0(9),
      O => \count_upto_9_1[17]_i_4_n_0\
    );
\count_upto_9_1[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_upto_9_1_reg[17]_i_10_n_7\,
      I1 => slv_reg0(8),
      I2 => slv_reg0(10),
      O => \count_upto_9_1[17]_i_5_n_0\
    );
\count_upto_9_1[17]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => \count_upto_9_1_reg[21]_i_10_n_7\,
      I2 => slv_reg0(12),
      I3 => \count_upto_9_1[17]_i_2_n_0\,
      O => \count_upto_9_1[17]_i_6_n_0\
    );
\count_upto_9_1[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => \count_upto_9_1_reg[17]_i_10_n_4\,
      I2 => slv_reg0(11),
      I3 => \count_upto_9_1[17]_i_3_n_0\,
      O => \count_upto_9_1[17]_i_7_n_0\
    );
\count_upto_9_1[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => \count_upto_9_1_reg[17]_i_10_n_5\,
      I2 => slv_reg0(10),
      I3 => \count_upto_9_1[17]_i_4_n_0\,
      O => \count_upto_9_1[17]_i_8_n_0\
    );
\count_upto_9_1[17]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => \count_upto_9_1_reg[17]_i_10_n_6\,
      I2 => slv_reg0(9),
      I3 => \count_upto_9_1[17]_i_5_n_0\,
      O => \count_upto_9_1[17]_i_9_n_0\
    );
\count_upto_9_1[21]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(19),
      O => \count_upto_9_1[21]_i_11_n_0\
    );
\count_upto_9_1[21]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(18),
      O => \count_upto_9_1[21]_i_12_n_0\
    );
\count_upto_9_1[21]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(17),
      O => \count_upto_9_1[21]_i_13_n_0\
    );
\count_upto_9_1[21]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(16),
      O => \count_upto_9_1[21]_i_14_n_0\
    );
\count_upto_9_1[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => \count_upto_9_1_reg[21]_i_10_n_4\,
      I2 => slv_reg0(15),
      O => \count_upto_9_1[21]_i_2_n_0\
    );
\count_upto_9_1[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => \count_upto_9_1_reg[21]_i_10_n_5\,
      I2 => slv_reg0(14),
      O => \count_upto_9_1[21]_i_3_n_0\
    );
\count_upto_9_1[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => \count_upto_9_1_reg[21]_i_10_n_6\,
      I2 => slv_reg0(13),
      O => \count_upto_9_1[21]_i_4_n_0\
    );
\count_upto_9_1[21]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => \count_upto_9_1_reg[21]_i_10_n_7\,
      I2 => slv_reg0(12),
      O => \count_upto_9_1[21]_i_5_n_0\
    );
\count_upto_9_1[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => \count_upto_9_1_reg[25]_i_10_n_7\,
      I2 => slv_reg0(16),
      I3 => \count_upto_9_1[21]_i_2_n_0\,
      O => \count_upto_9_1[21]_i_6_n_0\
    );
\count_upto_9_1[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => \count_upto_9_1_reg[21]_i_10_n_4\,
      I2 => slv_reg0(15),
      I3 => \count_upto_9_1[21]_i_3_n_0\,
      O => \count_upto_9_1[21]_i_7_n_0\
    );
\count_upto_9_1[21]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => \count_upto_9_1_reg[21]_i_10_n_5\,
      I2 => slv_reg0(14),
      I3 => \count_upto_9_1[21]_i_4_n_0\,
      O => \count_upto_9_1[21]_i_8_n_0\
    );
\count_upto_9_1[21]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => \count_upto_9_1_reg[21]_i_10_n_6\,
      I2 => slv_reg0(13),
      I3 => \count_upto_9_1[21]_i_5_n_0\,
      O => \count_upto_9_1[21]_i_9_n_0\
    );
\count_upto_9_1[25]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(23),
      O => \count_upto_9_1[25]_i_11_n_0\
    );
\count_upto_9_1[25]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(22),
      O => \count_upto_9_1[25]_i_12_n_0\
    );
\count_upto_9_1[25]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(21),
      O => \count_upto_9_1[25]_i_13_n_0\
    );
\count_upto_9_1[25]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(18),
      O => \count_upto_9_1[25]_i_14_n_0\
    );
\count_upto_9_1[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => \count_upto_9_1_reg[25]_i_10_n_4\,
      I2 => slv_reg0(19),
      O => \count_upto_9_1[25]_i_2_n_0\
    );
\count_upto_9_1[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => \count_upto_9_1_reg[25]_i_10_n_5\,
      I2 => slv_reg0(18),
      O => \count_upto_9_1[25]_i_3_n_0\
    );
\count_upto_9_1[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => \count_upto_9_1_reg[25]_i_10_n_6\,
      I2 => slv_reg0(17),
      O => \count_upto_9_1[25]_i_4_n_0\
    );
\count_upto_9_1[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => \count_upto_9_1_reg[25]_i_10_n_7\,
      I2 => slv_reg0(16),
      O => \count_upto_9_1[25]_i_5_n_0\
    );
\count_upto_9_1[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => \count_upto_9_1_reg[29]_i_10_n_7\,
      I2 => slv_reg0(20),
      I3 => \count_upto_9_1[25]_i_2_n_0\,
      O => \count_upto_9_1[25]_i_6_n_0\
    );
\count_upto_9_1[25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => \count_upto_9_1_reg[25]_i_10_n_4\,
      I2 => slv_reg0(19),
      I3 => \count_upto_9_1[25]_i_3_n_0\,
      O => \count_upto_9_1[25]_i_7_n_0\
    );
\count_upto_9_1[25]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => \count_upto_9_1_reg[25]_i_10_n_5\,
      I2 => slv_reg0(18),
      I3 => \count_upto_9_1[25]_i_4_n_0\,
      O => \count_upto_9_1[25]_i_8_n_0\
    );
\count_upto_9_1[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => \count_upto_9_1_reg[25]_i_10_n_6\,
      I2 => slv_reg0(17),
      I3 => \count_upto_9_1[25]_i_5_n_0\,
      O => \count_upto_9_1[25]_i_9_n_0\
    );
\count_upto_9_1[29]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(27),
      O => \count_upto_9_1[29]_i_11_n_0\
    );
\count_upto_9_1[29]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(26),
      O => \count_upto_9_1[29]_i_12_n_0\
    );
\count_upto_9_1[29]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(25),
      O => \count_upto_9_1[29]_i_13_n_0\
    );
\count_upto_9_1[29]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(24),
      O => \count_upto_9_1[29]_i_14_n_0\
    );
\count_upto_9_1[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => \count_upto_9_1_reg[29]_i_10_n_4\,
      I2 => slv_reg0(23),
      O => \count_upto_9_1[29]_i_2_n_0\
    );
\count_upto_9_1[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => \count_upto_9_1_reg[29]_i_10_n_5\,
      I2 => slv_reg0(22),
      O => \count_upto_9_1[29]_i_3_n_0\
    );
\count_upto_9_1[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => \count_upto_9_1_reg[29]_i_10_n_6\,
      I2 => slv_reg0(21),
      O => \count_upto_9_1[29]_i_4_n_0\
    );
\count_upto_9_1[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => \count_upto_9_1_reg[29]_i_10_n_7\,
      I2 => slv_reg0(20),
      O => \count_upto_9_1[29]_i_5_n_0\
    );
\count_upto_9_1[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => \count_upto_9_1_reg[31]_i_5_n_7\,
      I2 => slv_reg0(24),
      I3 => \count_upto_9_1[29]_i_2_n_0\,
      O => \count_upto_9_1[29]_i_6_n_0\
    );
\count_upto_9_1[29]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => \count_upto_9_1_reg[29]_i_10_n_4\,
      I2 => slv_reg0(23),
      I3 => \count_upto_9_1[29]_i_3_n_0\,
      O => \count_upto_9_1[29]_i_7_n_0\
    );
\count_upto_9_1[29]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => \count_upto_9_1_reg[29]_i_10_n_5\,
      I2 => slv_reg0(22),
      I3 => \count_upto_9_1[29]_i_4_n_0\,
      O => \count_upto_9_1[29]_i_8_n_0\
    );
\count_upto_9_1[29]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => \count_upto_9_1_reg[29]_i_10_n_6\,
      I2 => slv_reg0(21),
      I3 => \count_upto_9_1[29]_i_5_n_0\,
      O => \count_upto_9_1[29]_i_9_n_0\
    );
\count_upto_9_1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => \count_upto_9_1_reg[31]_i_5_n_7\,
      I2 => slv_reg0(24),
      O => \count_upto_9_1[31]_i_2_n_0\
    );
\count_upto_9_1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => \count_upto_9_1_reg[31]_i_5_n_6\,
      I2 => slv_reg0(27),
      I3 => slv_reg0(26),
      I4 => \count_upto_9_1_reg[31]_i_5_n_5\,
      I5 => slv_reg0(28),
      O => \count_upto_9_1[31]_i_3_n_0\
    );
\count_upto_9_1[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \count_upto_9_1[31]_i_2_n_0\,
      I1 => slv_reg0(25),
      I2 => \count_upto_9_1_reg[31]_i_5_n_6\,
      I3 => slv_reg0(27),
      O => \count_upto_9_1[31]_i_4_n_0\
    );
\count_upto_9_1[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(28),
      I1 => \slv_reg0__0\(30),
      O => \count_upto_9_1[31]_i_6_n_0\
    );
\count_upto_9_1[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => \slv_reg0__0\(29),
      O => \count_upto_9_1[31]_i_7_n_0\
    );
\count_upto_9_1[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => slv_reg0(28),
      O => \count_upto_9_1[31]_i_8_n_0\
    );
\count_upto_9_1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \count_upto_9_1_reg[9]_i_10_n_7\,
      I1 => slv_reg0(0),
      I2 => slv_reg0(2),
      O => \count_upto_9_1[5]_i_2_n_0\
    );
\count_upto_9_1[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => \count_upto_9_1_reg[5]_i_5_n_4\,
      O => \count_upto_9_1[5]_i_3_n_0\
    );
\count_upto_9_1[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => \count_upto_9_1_reg[5]_i_5_n_5\,
      O => \count_upto_9_1[5]_i_4_n_0\
    );
\count_upto_9_1[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => slv_reg0(3),
      O => \count_upto_9_1[5]_i_6_n_0\
    );
\count_upto_9_1[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(0),
      I1 => slv_reg0(2),
      O => \count_upto_9_1[5]_i_7_n_0\
    );
\count_upto_9_1[5]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => slv_reg0(1),
      O => \count_upto_9_1[5]_i_8_n_0\
    );
\count_upto_9_1[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(5),
      I1 => slv_reg0(7),
      O => \count_upto_9_1[9]_i_11_n_0\
    );
\count_upto_9_1[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(6),
      O => \count_upto_9_1[9]_i_12_n_0\
    );
\count_upto_9_1[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(5),
      O => \count_upto_9_1[9]_i_13_n_0\
    );
\count_upto_9_1[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => slv_reg0(4),
      I1 => slv_reg0(2),
      O => \count_upto_9_1[9]_i_14_n_0\
    );
\count_upto_9_1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_upto_9_1_reg[9]_i_10_n_4\,
      I1 => slv_reg0(5),
      I2 => slv_reg0(3),
      O => \count_upto_9_1[9]_i_2_n_0\
    );
\count_upto_9_1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_upto_9_1_reg[9]_i_10_n_5\,
      I1 => slv_reg0(4),
      I2 => slv_reg0(2),
      O => \count_upto_9_1[9]_i_3_n_0\
    );
\count_upto_9_1[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \count_upto_9_1_reg[9]_i_10_n_6\,
      I1 => slv_reg0(3),
      I2 => slv_reg0(1),
      O => \count_upto_9_1[9]_i_4_n_0\
    );
\count_upto_9_1[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => \count_upto_9_1_reg[9]_i_10_n_6\,
      I2 => slv_reg0(1),
      O => \count_upto_9_1[9]_i_5_n_0\
    );
\count_upto_9_1[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \count_upto_9_1_reg[13]_i_10_n_7\,
      I1 => slv_reg0(4),
      I2 => slv_reg0(6),
      I3 => \count_upto_9_1[9]_i_2_n_0\,
      O => \count_upto_9_1[9]_i_6_n_0\
    );
\count_upto_9_1[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \count_upto_9_1_reg[9]_i_10_n_4\,
      I1 => slv_reg0(5),
      I2 => slv_reg0(3),
      I3 => \count_upto_9_1[9]_i_3_n_0\,
      O => \count_upto_9_1[9]_i_7_n_0\
    );
\count_upto_9_1[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \count_upto_9_1_reg[9]_i_10_n_5\,
      I1 => slv_reg0(4),
      I2 => slv_reg0(2),
      I3 => \count_upto_9_1[9]_i_4_n_0\,
      O => \count_upto_9_1[9]_i_8_n_0\
    );
\count_upto_9_1[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \count_upto_9_1_reg[9]_i_10_n_6\,
      I1 => slv_reg0(3),
      I2 => slv_reg0(1),
      I3 => \count_upto_9_1_reg[9]_i_10_n_7\,
      I4 => slv_reg0(0),
      O => \count_upto_9_1[9]_i_9_n_0\
    );
\count_upto_9_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[13]_i_1_n_7\,
      Q => count_upto_9_1(10)
    );
\count_upto_9_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[13]_i_1_n_6\,
      Q => count_upto_9_1(11)
    );
\count_upto_9_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[13]_i_1_n_5\,
      Q => count_upto_9_1(12)
    );
\count_upto_9_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[13]_i_1_n_4\,
      Q => count_upto_9_1(13)
    );
\count_upto_9_1_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[9]_i_1_n_0\,
      CO(3) => \count_upto_9_1_reg[13]_i_1_n_0\,
      CO(2) => \count_upto_9_1_reg[13]_i_1_n_1\,
      CO(1) => \count_upto_9_1_reg[13]_i_1_n_2\,
      CO(0) => \count_upto_9_1_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_9_1[13]_i_2_n_0\,
      DI(2) => \count_upto_9_1[13]_i_3_n_0\,
      DI(1) => \count_upto_9_1[13]_i_4_n_0\,
      DI(0) => \count_upto_9_1[13]_i_5_n_0\,
      O(3) => \count_upto_9_1_reg[13]_i_1_n_4\,
      O(2) => \count_upto_9_1_reg[13]_i_1_n_5\,
      O(1) => \count_upto_9_1_reg[13]_i_1_n_6\,
      O(0) => \count_upto_9_1_reg[13]_i_1_n_7\,
      S(3) => \count_upto_9_1[13]_i_6_n_0\,
      S(2) => \count_upto_9_1[13]_i_7_n_0\,
      S(1) => \count_upto_9_1[13]_i_8_n_0\,
      S(0) => \count_upto_9_1[13]_i_9_n_0\
    );
\count_upto_9_1_reg[13]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[9]_i_10_n_0\,
      CO(3) => \count_upto_9_1_reg[13]_i_10_n_0\,
      CO(2) => \count_upto_9_1_reg[13]_i_10_n_1\,
      CO(1) => \count_upto_9_1_reg[13]_i_10_n_2\,
      CO(0) => \count_upto_9_1_reg[13]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(9 downto 6),
      O(3) => \count_upto_9_1_reg[13]_i_10_n_4\,
      O(2) => \count_upto_9_1_reg[13]_i_10_n_5\,
      O(1) => \count_upto_9_1_reg[13]_i_10_n_6\,
      O(0) => \count_upto_9_1_reg[13]_i_10_n_7\,
      S(3) => \count_upto_9_1[13]_i_11_n_0\,
      S(2) => \count_upto_9_1[13]_i_12_n_0\,
      S(1) => \count_upto_9_1[13]_i_13_n_0\,
      S(0) => \count_upto_9_1[13]_i_14_n_0\
    );
\count_upto_9_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[17]_i_1_n_7\,
      Q => count_upto_9_1(14)
    );
\count_upto_9_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[17]_i_1_n_6\,
      Q => count_upto_9_1(15)
    );
\count_upto_9_1_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[17]_i_1_n_5\,
      Q => count_upto_9_1(16)
    );
\count_upto_9_1_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[17]_i_1_n_4\,
      Q => count_upto_9_1(17)
    );
\count_upto_9_1_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[13]_i_1_n_0\,
      CO(3) => \count_upto_9_1_reg[17]_i_1_n_0\,
      CO(2) => \count_upto_9_1_reg[17]_i_1_n_1\,
      CO(1) => \count_upto_9_1_reg[17]_i_1_n_2\,
      CO(0) => \count_upto_9_1_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_9_1[17]_i_2_n_0\,
      DI(2) => \count_upto_9_1[17]_i_3_n_0\,
      DI(1) => \count_upto_9_1[17]_i_4_n_0\,
      DI(0) => \count_upto_9_1[17]_i_5_n_0\,
      O(3) => \count_upto_9_1_reg[17]_i_1_n_4\,
      O(2) => \count_upto_9_1_reg[17]_i_1_n_5\,
      O(1) => \count_upto_9_1_reg[17]_i_1_n_6\,
      O(0) => \count_upto_9_1_reg[17]_i_1_n_7\,
      S(3) => \count_upto_9_1[17]_i_6_n_0\,
      S(2) => \count_upto_9_1[17]_i_7_n_0\,
      S(1) => \count_upto_9_1[17]_i_8_n_0\,
      S(0) => \count_upto_9_1[17]_i_9_n_0\
    );
\count_upto_9_1_reg[17]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[13]_i_10_n_0\,
      CO(3) => \count_upto_9_1_reg[17]_i_10_n_0\,
      CO(2) => \count_upto_9_1_reg[17]_i_10_n_1\,
      CO(1) => \count_upto_9_1_reg[17]_i_10_n_2\,
      CO(0) => \count_upto_9_1_reg[17]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(13 downto 10),
      O(3) => \count_upto_9_1_reg[17]_i_10_n_4\,
      O(2) => \count_upto_9_1_reg[17]_i_10_n_5\,
      O(1) => \count_upto_9_1_reg[17]_i_10_n_6\,
      O(0) => \count_upto_9_1_reg[17]_i_10_n_7\,
      S(3) => \count_upto_9_1[17]_i_11_n_0\,
      S(2) => \count_upto_9_1[17]_i_12_n_0\,
      S(1) => \count_upto_9_1[17]_i_13_n_0\,
      S(0) => \count_upto_9_1[17]_i_14_n_0\
    );
\count_upto_9_1_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[21]_i_1_n_7\,
      Q => count_upto_9_1(18)
    );
\count_upto_9_1_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[21]_i_1_n_6\,
      Q => count_upto_9_1(19)
    );
\count_upto_9_1_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[21]_i_1_n_5\,
      Q => count_upto_9_1(20)
    );
\count_upto_9_1_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[21]_i_1_n_4\,
      Q => count_upto_9_1(21)
    );
\count_upto_9_1_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[17]_i_1_n_0\,
      CO(3) => \count_upto_9_1_reg[21]_i_1_n_0\,
      CO(2) => \count_upto_9_1_reg[21]_i_1_n_1\,
      CO(1) => \count_upto_9_1_reg[21]_i_1_n_2\,
      CO(0) => \count_upto_9_1_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_9_1[21]_i_2_n_0\,
      DI(2) => \count_upto_9_1[21]_i_3_n_0\,
      DI(1) => \count_upto_9_1[21]_i_4_n_0\,
      DI(0) => \count_upto_9_1[21]_i_5_n_0\,
      O(3) => \count_upto_9_1_reg[21]_i_1_n_4\,
      O(2) => \count_upto_9_1_reg[21]_i_1_n_5\,
      O(1) => \count_upto_9_1_reg[21]_i_1_n_6\,
      O(0) => \count_upto_9_1_reg[21]_i_1_n_7\,
      S(3) => \count_upto_9_1[21]_i_6_n_0\,
      S(2) => \count_upto_9_1[21]_i_7_n_0\,
      S(1) => \count_upto_9_1[21]_i_8_n_0\,
      S(0) => \count_upto_9_1[21]_i_9_n_0\
    );
\count_upto_9_1_reg[21]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[17]_i_10_n_0\,
      CO(3) => \count_upto_9_1_reg[21]_i_10_n_0\,
      CO(2) => \count_upto_9_1_reg[21]_i_10_n_1\,
      CO(1) => \count_upto_9_1_reg[21]_i_10_n_2\,
      CO(0) => \count_upto_9_1_reg[21]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(17 downto 14),
      O(3) => \count_upto_9_1_reg[21]_i_10_n_4\,
      O(2) => \count_upto_9_1_reg[21]_i_10_n_5\,
      O(1) => \count_upto_9_1_reg[21]_i_10_n_6\,
      O(0) => \count_upto_9_1_reg[21]_i_10_n_7\,
      S(3) => \count_upto_9_1[21]_i_11_n_0\,
      S(2) => \count_upto_9_1[21]_i_12_n_0\,
      S(1) => \count_upto_9_1[21]_i_13_n_0\,
      S(0) => \count_upto_9_1[21]_i_14_n_0\
    );
\count_upto_9_1_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[25]_i_1_n_7\,
      Q => count_upto_9_1(22)
    );
\count_upto_9_1_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[25]_i_1_n_6\,
      Q => count_upto_9_1(23)
    );
\count_upto_9_1_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[25]_i_1_n_5\,
      Q => count_upto_9_1(24)
    );
\count_upto_9_1_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[25]_i_1_n_4\,
      Q => count_upto_9_1(25)
    );
\count_upto_9_1_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[21]_i_1_n_0\,
      CO(3) => \count_upto_9_1_reg[25]_i_1_n_0\,
      CO(2) => \count_upto_9_1_reg[25]_i_1_n_1\,
      CO(1) => \count_upto_9_1_reg[25]_i_1_n_2\,
      CO(0) => \count_upto_9_1_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_9_1[25]_i_2_n_0\,
      DI(2) => \count_upto_9_1[25]_i_3_n_0\,
      DI(1) => \count_upto_9_1[25]_i_4_n_0\,
      DI(0) => \count_upto_9_1[25]_i_5_n_0\,
      O(3) => \count_upto_9_1_reg[25]_i_1_n_4\,
      O(2) => \count_upto_9_1_reg[25]_i_1_n_5\,
      O(1) => \count_upto_9_1_reg[25]_i_1_n_6\,
      O(0) => \count_upto_9_1_reg[25]_i_1_n_7\,
      S(3) => \count_upto_9_1[25]_i_6_n_0\,
      S(2) => \count_upto_9_1[25]_i_7_n_0\,
      S(1) => \count_upto_9_1[25]_i_8_n_0\,
      S(0) => \count_upto_9_1[25]_i_9_n_0\
    );
\count_upto_9_1_reg[25]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[21]_i_10_n_0\,
      CO(3) => \count_upto_9_1_reg[25]_i_10_n_0\,
      CO(2) => \count_upto_9_1_reg[25]_i_10_n_1\,
      CO(1) => \count_upto_9_1_reg[25]_i_10_n_2\,
      CO(0) => \count_upto_9_1_reg[25]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(21 downto 18),
      O(3) => \count_upto_9_1_reg[25]_i_10_n_4\,
      O(2) => \count_upto_9_1_reg[25]_i_10_n_5\,
      O(1) => \count_upto_9_1_reg[25]_i_10_n_6\,
      O(0) => \count_upto_9_1_reg[25]_i_10_n_7\,
      S(3) => \count_upto_9_1[25]_i_11_n_0\,
      S(2) => \count_upto_9_1[25]_i_12_n_0\,
      S(1) => \count_upto_9_1[25]_i_13_n_0\,
      S(0) => \count_upto_9_1[25]_i_14_n_0\
    );
\count_upto_9_1_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[29]_i_1_n_7\,
      Q => count_upto_9_1(26)
    );
\count_upto_9_1_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[29]_i_1_n_6\,
      Q => count_upto_9_1(27)
    );
\count_upto_9_1_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[29]_i_1_n_5\,
      Q => count_upto_9_1(28)
    );
\count_upto_9_1_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[29]_i_1_n_4\,
      Q => count_upto_9_1(29)
    );
\count_upto_9_1_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[25]_i_1_n_0\,
      CO(3) => \count_upto_9_1_reg[29]_i_1_n_0\,
      CO(2) => \count_upto_9_1_reg[29]_i_1_n_1\,
      CO(1) => \count_upto_9_1_reg[29]_i_1_n_2\,
      CO(0) => \count_upto_9_1_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_9_1[29]_i_2_n_0\,
      DI(2) => \count_upto_9_1[29]_i_3_n_0\,
      DI(1) => \count_upto_9_1[29]_i_4_n_0\,
      DI(0) => \count_upto_9_1[29]_i_5_n_0\,
      O(3) => \count_upto_9_1_reg[29]_i_1_n_4\,
      O(2) => \count_upto_9_1_reg[29]_i_1_n_5\,
      O(1) => \count_upto_9_1_reg[29]_i_1_n_6\,
      O(0) => \count_upto_9_1_reg[29]_i_1_n_7\,
      S(3) => \count_upto_9_1[29]_i_6_n_0\,
      S(2) => \count_upto_9_1[29]_i_7_n_0\,
      S(1) => \count_upto_9_1[29]_i_8_n_0\,
      S(0) => \count_upto_9_1[29]_i_9_n_0\
    );
\count_upto_9_1_reg[29]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[25]_i_10_n_0\,
      CO(3) => \count_upto_9_1_reg[29]_i_10_n_0\,
      CO(2) => \count_upto_9_1_reg[29]_i_10_n_1\,
      CO(1) => \count_upto_9_1_reg[29]_i_10_n_2\,
      CO(0) => \count_upto_9_1_reg[29]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(25 downto 22),
      O(3) => \count_upto_9_1_reg[29]_i_10_n_4\,
      O(2) => \count_upto_9_1_reg[29]_i_10_n_5\,
      O(1) => \count_upto_9_1_reg[29]_i_10_n_6\,
      O(0) => \count_upto_9_1_reg[29]_i_10_n_7\,
      S(3) => \count_upto_9_1[29]_i_11_n_0\,
      S(2) => \count_upto_9_1[29]_i_12_n_0\,
      S(1) => \count_upto_9_1[29]_i_13_n_0\,
      S(0) => \count_upto_9_1[29]_i_14_n_0\
    );
\count_upto_9_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[5]_i_1_n_7\,
      Q => count_upto_9_1(2)
    );
\count_upto_9_1_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[31]_i_1_n_7\,
      Q => count_upto_9_1(30)
    );
\count_upto_9_1_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[31]_i_1_n_6\,
      Q => count_upto_9_1(31)
    );
\count_upto_9_1_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[29]_i_1_n_0\,
      CO(3 downto 1) => \NLW_count_upto_9_1_reg[31]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \count_upto_9_1_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count_upto_9_1[31]_i_2_n_0\,
      O(3 downto 2) => \NLW_count_upto_9_1_reg[31]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \count_upto_9_1_reg[31]_i_1_n_6\,
      O(0) => \count_upto_9_1_reg[31]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \count_upto_9_1[31]_i_3_n_0\,
      S(0) => \count_upto_9_1[31]_i_4_n_0\
    );
\count_upto_9_1_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[29]_i_10_n_0\,
      CO(3 downto 2) => \NLW_count_upto_9_1_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_upto_9_1_reg[31]_i_5_n_2\,
      CO(0) => \count_upto_9_1_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => slv_reg0(27 downto 26),
      O(3) => \NLW_count_upto_9_1_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2) => \count_upto_9_1_reg[31]_i_5_n_5\,
      O(1) => \count_upto_9_1_reg[31]_i_5_n_6\,
      O(0) => \count_upto_9_1_reg[31]_i_5_n_7\,
      S(3) => '0',
      S(2) => \count_upto_9_1[31]_i_6_n_0\,
      S(1) => \count_upto_9_1[31]_i_7_n_0\,
      S(0) => \count_upto_9_1[31]_i_8_n_0\
    );
\count_upto_9_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[5]_i_1_n_6\,
      Q => count_upto_9_1(3)
    );
\count_upto_9_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[5]_i_1_n_5\,
      Q => count_upto_9_1(4)
    );
\count_upto_9_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[5]_i_1_n_4\,
      Q => count_upto_9_1(5)
    );
\count_upto_9_1_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_9_1_reg[5]_i_1_n_0\,
      CO(2) => \count_upto_9_1_reg[5]_i_1_n_1\,
      CO(1) => \count_upto_9_1_reg[5]_i_1_n_2\,
      CO(0) => \count_upto_9_1_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => slv_reg0(2 downto 0),
      DI(0) => '0',
      O(3) => \count_upto_9_1_reg[5]_i_1_n_4\,
      O(2) => \count_upto_9_1_reg[5]_i_1_n_5\,
      O(1) => \count_upto_9_1_reg[5]_i_1_n_6\,
      O(0) => \count_upto_9_1_reg[5]_i_1_n_7\,
      S(3) => \count_upto_9_1[5]_i_2_n_0\,
      S(2) => \count_upto_9_1[5]_i_3_n_0\,
      S(1) => \count_upto_9_1[5]_i_4_n_0\,
      S(0) => \count_upto_9_1_reg[5]_i_5_n_6\
    );
\count_upto_9_1_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_9_1_reg[5]_i_5_n_0\,
      CO(2) => \count_upto_9_1_reg[5]_i_5_n_1\,
      CO(1) => \count_upto_9_1_reg[5]_i_5_n_2\,
      CO(0) => \count_upto_9_1_reg[5]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => slv_reg0(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \count_upto_9_1_reg[5]_i_5_n_4\,
      O(2) => \count_upto_9_1_reg[5]_i_5_n_5\,
      O(1) => \count_upto_9_1_reg[5]_i_5_n_6\,
      O(0) => \NLW_count_upto_9_1_reg[5]_i_5_O_UNCONNECTED\(0),
      S(3) => \count_upto_9_1[5]_i_6_n_0\,
      S(2) => \count_upto_9_1[5]_i_7_n_0\,
      S(1) => \count_upto_9_1[5]_i_8_n_0\,
      S(0) => slv_reg0(0)
    );
\count_upto_9_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[9]_i_1_n_7\,
      Q => count_upto_9_1(6)
    );
\count_upto_9_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[9]_i_1_n_6\,
      Q => count_upto_9_1(7)
    );
\count_upto_9_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[9]_i_1_n_5\,
      Q => count_upto_9_1(8)
    );
\count_upto_9_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_9_1_reg[9]_i_1_n_4\,
      Q => count_upto_9_1(9)
    );
\count_upto_9_1_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[5]_i_1_n_0\,
      CO(3) => \count_upto_9_1_reg[9]_i_1_n_0\,
      CO(2) => \count_upto_9_1_reg[9]_i_1_n_1\,
      CO(1) => \count_upto_9_1_reg[9]_i_1_n_2\,
      CO(0) => \count_upto_9_1_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_9_1[9]_i_2_n_0\,
      DI(2) => \count_upto_9_1[9]_i_3_n_0\,
      DI(1) => \count_upto_9_1[9]_i_4_n_0\,
      DI(0) => \count_upto_9_1[9]_i_5_n_0\,
      O(3) => \count_upto_9_1_reg[9]_i_1_n_4\,
      O(2) => \count_upto_9_1_reg[9]_i_1_n_5\,
      O(1) => \count_upto_9_1_reg[9]_i_1_n_6\,
      O(0) => \count_upto_9_1_reg[9]_i_1_n_7\,
      S(3) => \count_upto_9_1[9]_i_6_n_0\,
      S(2) => \count_upto_9_1[9]_i_7_n_0\,
      S(1) => \count_upto_9_1[9]_i_8_n_0\,
      S(0) => \count_upto_9_1[9]_i_9_n_0\
    );
\count_upto_9_1_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_9_1_reg[5]_i_5_n_0\,
      CO(3) => \count_upto_9_1_reg[9]_i_10_n_0\,
      CO(2) => \count_upto_9_1_reg[9]_i_10_n_1\,
      CO(1) => \count_upto_9_1_reg[9]_i_10_n_2\,
      CO(0) => \count_upto_9_1_reg[9]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => slv_reg0(5 downto 2),
      O(3) => \count_upto_9_1_reg[9]_i_10_n_4\,
      O(2) => \count_upto_9_1_reg[9]_i_10_n_5\,
      O(1) => \count_upto_9_1_reg[9]_i_10_n_6\,
      O(0) => \count_upto_9_1_reg[9]_i_10_n_7\,
      S(3) => \count_upto_9_1[9]_i_11_n_0\,
      S(2) => \count_upto_9_1[9]_i_12_n_0\,
      S(1) => \count_upto_9_1[9]_i_13_n_0\,
      S(0) => \count_upto_9_1[9]_i_14_n_0\
    );
\count_upto_all[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(5),
      I2 => slv_reg0(6),
      O => \count_upto_all[12]_i_2_n_0\
    );
\count_upto_all[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(4),
      I2 => slv_reg0(5),
      O => \count_upto_all[12]_i_3_n_0\
    );
\count_upto_all[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(4),
      I2 => slv_reg0(3),
      O => \count_upto_all[12]_i_4_n_0\
    );
\count_upto_all[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(2),
      I2 => slv_reg0(3),
      O => \count_upto_all[12]_i_5_n_0\
    );
\count_upto_all[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(10),
      I1 => slv_reg0(6),
      I2 => slv_reg0(7),
      I3 => \count_upto_all[12]_i_2_n_0\,
      O => \count_upto_all[12]_i_6_n_0\
    );
\count_upto_all[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(9),
      I1 => slv_reg0(5),
      I2 => slv_reg0(6),
      I3 => \count_upto_all[12]_i_3_n_0\,
      O => \count_upto_all[12]_i_7_n_0\
    );
\count_upto_all[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(8),
      I1 => slv_reg0(4),
      I2 => slv_reg0(5),
      I3 => \count_upto_all[12]_i_4_n_0\,
      O => \count_upto_all[12]_i_8_n_0\
    );
\count_upto_all[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(7),
      I1 => slv_reg0(4),
      I2 => slv_reg0(3),
      I3 => \count_upto_all[12]_i_5_n_0\,
      O => \count_upto_all[12]_i_9_n_0\
    );
\count_upto_all[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(9),
      I2 => slv_reg0(10),
      O => \count_upto_all[16]_i_2_n_0\
    );
\count_upto_all[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(8),
      I2 => slv_reg0(9),
      O => \count_upto_all[16]_i_3_n_0\
    );
\count_upto_all[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(8),
      I2 => slv_reg0(7),
      O => \count_upto_all[16]_i_4_n_0\
    );
\count_upto_all[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(10),
      I1 => slv_reg0(6),
      I2 => slv_reg0(7),
      O => \count_upto_all[16]_i_5_n_0\
    );
\count_upto_all[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(10),
      I2 => slv_reg0(11),
      I3 => \count_upto_all[16]_i_2_n_0\,
      O => \count_upto_all[16]_i_6_n_0\
    );
\count_upto_all[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(13),
      I1 => slv_reg0(9),
      I2 => slv_reg0(10),
      I3 => \count_upto_all[16]_i_3_n_0\,
      O => \count_upto_all[16]_i_7_n_0\
    );
\count_upto_all[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(12),
      I1 => slv_reg0(8),
      I2 => slv_reg0(9),
      I3 => \count_upto_all[16]_i_4_n_0\,
      O => \count_upto_all[16]_i_8_n_0\
    );
\count_upto_all[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(11),
      I1 => slv_reg0(8),
      I2 => slv_reg0(7),
      I3 => \count_upto_all[16]_i_5_n_0\,
      O => \count_upto_all[16]_i_9_n_0\
    );
\count_upto_all[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(13),
      I2 => slv_reg0(14),
      O => \count_upto_all[20]_i_2_n_0\
    );
\count_upto_all[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(12),
      I2 => slv_reg0(13),
      O => \count_upto_all[20]_i_3_n_0\
    );
\count_upto_all[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(11),
      I2 => slv_reg0(12),
      O => \count_upto_all[20]_i_4_n_0\
    );
\count_upto_all[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(14),
      I1 => slv_reg0(10),
      I2 => slv_reg0(11),
      O => \count_upto_all[20]_i_5_n_0\
    );
\count_upto_all[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => slv_reg0(14),
      I2 => slv_reg0(15),
      I3 => \count_upto_all[20]_i_2_n_0\,
      O => \count_upto_all[20]_i_6_n_0\
    );
\count_upto_all[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(17),
      I1 => slv_reg0(13),
      I2 => slv_reg0(14),
      I3 => \count_upto_all[20]_i_3_n_0\,
      O => \count_upto_all[20]_i_7_n_0\
    );
\count_upto_all[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(16),
      I1 => slv_reg0(12),
      I2 => slv_reg0(13),
      I3 => \count_upto_all[20]_i_4_n_0\,
      O => \count_upto_all[20]_i_8_n_0\
    );
\count_upto_all[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(15),
      I1 => slv_reg0(11),
      I2 => slv_reg0(12),
      I3 => \count_upto_all[20]_i_5_n_0\,
      O => \count_upto_all[20]_i_9_n_0\
    );
\count_upto_all[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(17),
      I2 => slv_reg0(18),
      O => \count_upto_all[24]_i_2_n_0\
    );
\count_upto_all[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(16),
      I2 => slv_reg0(17),
      O => \count_upto_all[24]_i_3_n_0\
    );
\count_upto_all[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(15),
      I2 => slv_reg0(16),
      O => \count_upto_all[24]_i_4_n_0\
    );
\count_upto_all[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(18),
      I1 => slv_reg0(14),
      I2 => slv_reg0(15),
      O => \count_upto_all[24]_i_5_n_0\
    );
\count_upto_all[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(18),
      I2 => slv_reg0(19),
      I3 => \count_upto_all[24]_i_2_n_0\,
      O => \count_upto_all[24]_i_6_n_0\
    );
\count_upto_all[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(21),
      I1 => slv_reg0(17),
      I2 => slv_reg0(18),
      I3 => \count_upto_all[24]_i_3_n_0\,
      O => \count_upto_all[24]_i_7_n_0\
    );
\count_upto_all[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(20),
      I1 => slv_reg0(16),
      I2 => slv_reg0(17),
      I3 => \count_upto_all[24]_i_4_n_0\,
      O => \count_upto_all[24]_i_8_n_0\
    );
\count_upto_all[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(19),
      I1 => slv_reg0(15),
      I2 => slv_reg0(16),
      I3 => \count_upto_all[24]_i_5_n_0\,
      O => \count_upto_all[24]_i_9_n_0\
    );
\count_upto_all[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(21),
      I2 => slv_reg0(22),
      O => \count_upto_all[28]_i_2_n_0\
    );
\count_upto_all[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(20),
      I2 => slv_reg0(21),
      O => \count_upto_all[28]_i_3_n_0\
    );
\count_upto_all[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(19),
      I2 => slv_reg0(20),
      O => \count_upto_all[28]_i_4_n_0\
    );
\count_upto_all[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(22),
      I1 => slv_reg0(18),
      I2 => slv_reg0(19),
      O => \count_upto_all[28]_i_5_n_0\
    );
\count_upto_all[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => slv_reg0(22),
      I2 => slv_reg0(23),
      I3 => \count_upto_all[28]_i_2_n_0\,
      O => \count_upto_all[28]_i_6_n_0\
    );
\count_upto_all[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(25),
      I1 => slv_reg0(21),
      I2 => slv_reg0(22),
      I3 => \count_upto_all[28]_i_3_n_0\,
      O => \count_upto_all[28]_i_7_n_0\
    );
\count_upto_all[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(20),
      I2 => slv_reg0(21),
      I3 => \count_upto_all[28]_i_4_n_0\,
      O => \count_upto_all[28]_i_8_n_0\
    );
\count_upto_all[28]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(23),
      I1 => slv_reg0(19),
      I2 => slv_reg0(20),
      I3 => \count_upto_all[28]_i_5_n_0\,
      O => \count_upto_all[28]_i_9_n_0\
    );
\count_upto_all[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => slv_reg0(23),
      I2 => slv_reg0(24),
      O => \count_upto_all[31]_i_2_n_0\
    );
\count_upto_all[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(26),
      I1 => slv_reg0(22),
      I2 => slv_reg0(23),
      O => \count_upto_all[31]_i_3_n_0\
    );
\count_upto_all[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE18778"
    )
        port map (
      I0 => slv_reg0(24),
      I1 => slv_reg0(28),
      I2 => \slv_reg0__0\(29),
      I3 => slv_reg0(26),
      I4 => slv_reg0(25),
      O => \count_upto_all[31]_i_4_n_0\
    );
\count_upto_all[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \count_upto_all[31]_i_2_n_0\,
      I1 => slv_reg0(28),
      I2 => slv_reg0(25),
      I3 => slv_reg0(24),
      O => \count_upto_all[31]_i_5_n_0\
    );
\count_upto_all[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(27),
      I1 => slv_reg0(23),
      I2 => slv_reg0(24),
      I3 => \count_upto_all[31]_i_3_n_0\,
      O => \count_upto_all[31]_i_6_n_0\
    );
\count_upto_all[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(0),
      O => \count_upto_all[5]_i_1_n_0\
    );
\count_upto_all[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => slv_reg0(5),
      I2 => slv_reg0(2),
      O => \count_upto_all[8]_i_2_n_0\
    );
\count_upto_all[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => slv_reg0(2),
      I2 => slv_reg0(5),
      O => \count_upto_all[8]_i_3_n_0\
    );
\count_upto_all[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slv_reg0(6),
      I1 => slv_reg0(2),
      I2 => slv_reg0(3),
      I3 => \count_upto_all[8]_i_2_n_0\,
      O => \count_upto_all[8]_i_4_n_0\
    );
\count_upto_all[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3C96"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => slv_reg0(5),
      I2 => slv_reg0(2),
      I3 => slv_reg0(4),
      O => \count_upto_all[8]_i_5_n_0\
    );
\count_upto_all[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => slv_reg0(1),
      I1 => slv_reg0(4),
      I2 => slv_reg0(0),
      O => \count_upto_all[8]_i_6_n_0\
    );
\count_upto_all[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => slv_reg0(3),
      I1 => slv_reg0(0),
      O => \count_upto_all[8]_i_7_n_0\
    );
\count_upto_all_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[12]_i_1_n_6\,
      Q => count_upto_all(10)
    );
\count_upto_all_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[12]_i_1_n_5\,
      Q => count_upto_all(11)
    );
\count_upto_all_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[12]_i_1_n_4\,
      Q => count_upto_all(12)
    );
\count_upto_all_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_all_reg[8]_i_1_n_0\,
      CO(3) => \count_upto_all_reg[12]_i_1_n_0\,
      CO(2) => \count_upto_all_reg[12]_i_1_n_1\,
      CO(1) => \count_upto_all_reg[12]_i_1_n_2\,
      CO(0) => \count_upto_all_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_all[12]_i_2_n_0\,
      DI(2) => \count_upto_all[12]_i_3_n_0\,
      DI(1) => \count_upto_all[12]_i_4_n_0\,
      DI(0) => \count_upto_all[12]_i_5_n_0\,
      O(3) => \count_upto_all_reg[12]_i_1_n_4\,
      O(2) => \count_upto_all_reg[12]_i_1_n_5\,
      O(1) => \count_upto_all_reg[12]_i_1_n_6\,
      O(0) => \count_upto_all_reg[12]_i_1_n_7\,
      S(3) => \count_upto_all[12]_i_6_n_0\,
      S(2) => \count_upto_all[12]_i_7_n_0\,
      S(1) => \count_upto_all[12]_i_8_n_0\,
      S(0) => \count_upto_all[12]_i_9_n_0\
    );
\count_upto_all_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[16]_i_1_n_7\,
      Q => count_upto_all(13)
    );
\count_upto_all_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[16]_i_1_n_6\,
      Q => count_upto_all(14)
    );
\count_upto_all_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[16]_i_1_n_5\,
      Q => count_upto_all(15)
    );
\count_upto_all_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[16]_i_1_n_4\,
      Q => count_upto_all(16)
    );
\count_upto_all_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_all_reg[12]_i_1_n_0\,
      CO(3) => \count_upto_all_reg[16]_i_1_n_0\,
      CO(2) => \count_upto_all_reg[16]_i_1_n_1\,
      CO(1) => \count_upto_all_reg[16]_i_1_n_2\,
      CO(0) => \count_upto_all_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_all[16]_i_2_n_0\,
      DI(2) => \count_upto_all[16]_i_3_n_0\,
      DI(1) => \count_upto_all[16]_i_4_n_0\,
      DI(0) => \count_upto_all[16]_i_5_n_0\,
      O(3) => \count_upto_all_reg[16]_i_1_n_4\,
      O(2) => \count_upto_all_reg[16]_i_1_n_5\,
      O(1) => \count_upto_all_reg[16]_i_1_n_6\,
      O(0) => \count_upto_all_reg[16]_i_1_n_7\,
      S(3) => \count_upto_all[16]_i_6_n_0\,
      S(2) => \count_upto_all[16]_i_7_n_0\,
      S(1) => \count_upto_all[16]_i_8_n_0\,
      S(0) => \count_upto_all[16]_i_9_n_0\
    );
\count_upto_all_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[20]_i_1_n_7\,
      Q => count_upto_all(17)
    );
\count_upto_all_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[20]_i_1_n_6\,
      Q => count_upto_all(18)
    );
\count_upto_all_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[20]_i_1_n_5\,
      Q => count_upto_all(19)
    );
\count_upto_all_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[20]_i_1_n_4\,
      Q => count_upto_all(20)
    );
\count_upto_all_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_all_reg[16]_i_1_n_0\,
      CO(3) => \count_upto_all_reg[20]_i_1_n_0\,
      CO(2) => \count_upto_all_reg[20]_i_1_n_1\,
      CO(1) => \count_upto_all_reg[20]_i_1_n_2\,
      CO(0) => \count_upto_all_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_all[20]_i_2_n_0\,
      DI(2) => \count_upto_all[20]_i_3_n_0\,
      DI(1) => \count_upto_all[20]_i_4_n_0\,
      DI(0) => \count_upto_all[20]_i_5_n_0\,
      O(3) => \count_upto_all_reg[20]_i_1_n_4\,
      O(2) => \count_upto_all_reg[20]_i_1_n_5\,
      O(1) => \count_upto_all_reg[20]_i_1_n_6\,
      O(0) => \count_upto_all_reg[20]_i_1_n_7\,
      S(3) => \count_upto_all[20]_i_6_n_0\,
      S(2) => \count_upto_all[20]_i_7_n_0\,
      S(1) => \count_upto_all[20]_i_8_n_0\,
      S(0) => \count_upto_all[20]_i_9_n_0\
    );
\count_upto_all_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[24]_i_1_n_7\,
      Q => count_upto_all(21)
    );
\count_upto_all_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[24]_i_1_n_6\,
      Q => count_upto_all(22)
    );
\count_upto_all_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[24]_i_1_n_5\,
      Q => count_upto_all(23)
    );
\count_upto_all_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[24]_i_1_n_4\,
      Q => count_upto_all(24)
    );
\count_upto_all_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_all_reg[20]_i_1_n_0\,
      CO(3) => \count_upto_all_reg[24]_i_1_n_0\,
      CO(2) => \count_upto_all_reg[24]_i_1_n_1\,
      CO(1) => \count_upto_all_reg[24]_i_1_n_2\,
      CO(0) => \count_upto_all_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_all[24]_i_2_n_0\,
      DI(2) => \count_upto_all[24]_i_3_n_0\,
      DI(1) => \count_upto_all[24]_i_4_n_0\,
      DI(0) => \count_upto_all[24]_i_5_n_0\,
      O(3) => \count_upto_all_reg[24]_i_1_n_4\,
      O(2) => \count_upto_all_reg[24]_i_1_n_5\,
      O(1) => \count_upto_all_reg[24]_i_1_n_6\,
      O(0) => \count_upto_all_reg[24]_i_1_n_7\,
      S(3) => \count_upto_all[24]_i_6_n_0\,
      S(2) => \count_upto_all[24]_i_7_n_0\,
      S(1) => \count_upto_all[24]_i_8_n_0\,
      S(0) => \count_upto_all[24]_i_9_n_0\
    );
\count_upto_all_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[28]_i_1_n_7\,
      Q => count_upto_all(25)
    );
\count_upto_all_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[28]_i_1_n_6\,
      Q => count_upto_all(26)
    );
\count_upto_all_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[28]_i_1_n_5\,
      Q => count_upto_all(27)
    );
\count_upto_all_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[28]_i_1_n_4\,
      Q => count_upto_all(28)
    );
\count_upto_all_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_all_reg[24]_i_1_n_0\,
      CO(3) => \count_upto_all_reg[28]_i_1_n_0\,
      CO(2) => \count_upto_all_reg[28]_i_1_n_1\,
      CO(1) => \count_upto_all_reg[28]_i_1_n_2\,
      CO(0) => \count_upto_all_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_all[28]_i_2_n_0\,
      DI(2) => \count_upto_all[28]_i_3_n_0\,
      DI(1) => \count_upto_all[28]_i_4_n_0\,
      DI(0) => \count_upto_all[28]_i_5_n_0\,
      O(3) => \count_upto_all_reg[28]_i_1_n_4\,
      O(2) => \count_upto_all_reg[28]_i_1_n_5\,
      O(1) => \count_upto_all_reg[28]_i_1_n_6\,
      O(0) => \count_upto_all_reg[28]_i_1_n_7\,
      S(3) => \count_upto_all[28]_i_6_n_0\,
      S(2) => \count_upto_all[28]_i_7_n_0\,
      S(1) => \count_upto_all[28]_i_8_n_0\,
      S(0) => \count_upto_all[28]_i_9_n_0\
    );
\count_upto_all_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[31]_i_1_n_7\,
      Q => count_upto_all(29)
    );
\count_upto_all_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[31]_i_1_n_6\,
      Q => count_upto_all(30)
    );
\count_upto_all_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[31]_i_1_n_5\,
      Q => count_upto_all(31)
    );
\count_upto_all_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_upto_all_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_count_upto_all_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_upto_all_reg[31]_i_1_n_2\,
      CO(0) => \count_upto_all_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \count_upto_all[31]_i_2_n_0\,
      DI(0) => \count_upto_all[31]_i_3_n_0\,
      O(3) => \NLW_count_upto_all_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_upto_all_reg[31]_i_1_n_5\,
      O(1) => \count_upto_all_reg[31]_i_1_n_6\,
      O(0) => \count_upto_all_reg[31]_i_1_n_7\,
      S(3) => '0',
      S(2) => \count_upto_all[31]_i_4_n_0\,
      S(1) => \count_upto_all[31]_i_5_n_0\,
      S(0) => \count_upto_all[31]_i_6_n_0\
    );
\count_upto_all_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all[5]_i_1_n_0\,
      Q => count_upto_all(5)
    );
\count_upto_all_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[8]_i_1_n_6\,
      Q => count_upto_all(6)
    );
\count_upto_all_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[8]_i_1_n_5\,
      Q => count_upto_all(7)
    );
\count_upto_all_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[8]_i_1_n_4\,
      Q => count_upto_all(8)
    );
\count_upto_all_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_upto_all_reg[8]_i_1_n_0\,
      CO(2) => \count_upto_all_reg[8]_i_1_n_1\,
      CO(1) => \count_upto_all_reg[8]_i_1_n_2\,
      CO(0) => \count_upto_all_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_upto_all[8]_i_2_n_0\,
      DI(2) => \count_upto_all[8]_i_3_n_0\,
      DI(1) => slv_reg0(0),
      DI(0) => slv_reg0(3),
      O(3) => \count_upto_all_reg[8]_i_1_n_4\,
      O(2) => \count_upto_all_reg[8]_i_1_n_5\,
      O(1) => \count_upto_all_reg[8]_i_1_n_6\,
      O(0) => \NLW_count_upto_all_reg[8]_i_1_O_UNCONNECTED\(0),
      S(3) => \count_upto_all[8]_i_4_n_0\,
      S(2) => \count_upto_all[8]_i_5_n_0\,
      S(1) => \count_upto_all[8]_i_6_n_0\,
      S(0) => \count_upto_all[8]_i_7_n_0\
    );
\count_upto_all_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => \count_upto_all_reg[12]_i_1_n_7\,
      Q => count_upto_all(9)
    );
\counter_1_ns[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => counter_1_ns2(28),
      I2 => counter_1_ns2(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_1_ns[0]_i_10_n_0\
    );
\counter_1_ns[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => counter_1_ns2(26),
      I2 => counter_1_ns2(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_1_ns[0]_i_11_n_0\
    );
\counter_1_ns[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => counter_1_ns2(24),
      I2 => counter_1_ns2(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_1_ns[0]_i_12_n_0\
    );
\counter_1_ns[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => counter_1_ns2(30),
      I2 => counter_1_ns_reg(31),
      I3 => counter_1_ns2(31),
      O => \counter_1_ns[0]_i_13_n_0\
    );
\counter_1_ns[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => counter_1_ns2(28),
      I2 => counter_1_ns_reg(29),
      I3 => counter_1_ns2(29),
      O => \counter_1_ns[0]_i_14_n_0\
    );
\counter_1_ns[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => counter_1_ns2(26),
      I2 => counter_1_ns_reg(27),
      I3 => counter_1_ns2(27),
      O => \counter_1_ns[0]_i_15_n_0\
    );
\counter_1_ns[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => counter_1_ns2(24),
      I2 => counter_1_ns_reg(25),
      I3 => counter_1_ns2(25),
      O => \counter_1_ns[0]_i_16_n_0\
    );
\counter_1_ns[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => counter_1_ns2(22),
      I2 => counter_1_ns2(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_1_ns[0]_i_18_n_0\
    );
\counter_1_ns[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => counter_1_ns2(20),
      I2 => counter_1_ns2(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_1_ns[0]_i_19_n_0\
    );
\counter_1_ns[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => counter_1_ns2(18),
      I2 => counter_1_ns2(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_1_ns[0]_i_20_n_0\
    );
\counter_1_ns[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => counter_1_ns2(16),
      I2 => counter_1_ns2(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_1_ns[0]_i_21_n_0\
    );
\counter_1_ns[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => counter_1_ns2(22),
      I2 => counter_1_ns_reg(23),
      I3 => counter_1_ns2(23),
      O => \counter_1_ns[0]_i_22_n_0\
    );
\counter_1_ns[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => counter_1_ns2(20),
      I2 => counter_1_ns_reg(21),
      I3 => counter_1_ns2(21),
      O => \counter_1_ns[0]_i_23_n_0\
    );
\counter_1_ns[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => counter_1_ns2(18),
      I2 => counter_1_ns_reg(19),
      I3 => counter_1_ns2(19),
      O => \counter_1_ns[0]_i_24_n_0\
    );
\counter_1_ns[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => counter_1_ns2(16),
      I2 => counter_1_ns_reg(17),
      I3 => counter_1_ns2(17),
      O => \counter_1_ns[0]_i_25_n_0\
    );
\counter_1_ns[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(3),
      O => \counter_1_ns[0]_i_3_n_0\
    );
\counter_1_ns[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => counter_1_ns2(14),
      I2 => counter_1_ns2(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_1_ns[0]_i_30_n_0\
    );
\counter_1_ns[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => counter_1_ns2(12),
      I2 => counter_1_ns2(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_1_ns[0]_i_31_n_0\
    );
\counter_1_ns[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => counter_1_ns2(10),
      I2 => counter_1_ns2(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_1_ns[0]_i_32_n_0\
    );
\counter_1_ns[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => counter_1_ns2(8),
      I2 => counter_1_ns2(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_1_ns[0]_i_33_n_0\
    );
\counter_1_ns[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => counter_1_ns2(14),
      I2 => counter_1_ns_reg(15),
      I3 => counter_1_ns2(15),
      O => \counter_1_ns[0]_i_34_n_0\
    );
\counter_1_ns[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => counter_1_ns2(12),
      I2 => counter_1_ns_reg(13),
      I3 => counter_1_ns2(13),
      O => \counter_1_ns[0]_i_35_n_0\
    );
\counter_1_ns[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => counter_1_ns2(10),
      I2 => counter_1_ns_reg(11),
      I3 => counter_1_ns2(11),
      O => \counter_1_ns[0]_i_36_n_0\
    );
\counter_1_ns[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => counter_1_ns2(8),
      I2 => counter_1_ns_reg(9),
      I3 => counter_1_ns2(9),
      O => \counter_1_ns[0]_i_37_n_0\
    );
\counter_1_ns[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(2),
      O => \counter_1_ns[0]_i_4_n_0\
    );
\counter_1_ns[0]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(30),
      O => \counter_1_ns[0]_i_40_n_0\
    );
\counter_1_ns[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(29),
      O => \counter_1_ns[0]_i_41_n_0\
    );
\counter_1_ns[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(28),
      O => \counter_1_ns[0]_i_42_n_0\
    );
\counter_1_ns[0]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(27),
      O => \counter_1_ns[0]_i_43_n_0\
    );
\counter_1_ns[0]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(31),
      O => \counter_1_ns[0]_i_44_n_0\
    );
\counter_1_ns[0]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(26),
      O => \counter_1_ns[0]_i_45_n_0\
    );
\counter_1_ns[0]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(25),
      O => \counter_1_ns[0]_i_46_n_0\
    );
\counter_1_ns[0]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(24),
      O => \counter_1_ns[0]_i_47_n_0\
    );
\counter_1_ns[0]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(23),
      O => \counter_1_ns[0]_i_48_n_0\
    );
\counter_1_ns[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => counter_1_ns2(6),
      I2 => counter_1_ns2(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_1_ns[0]_i_49_n_0\
    );
\counter_1_ns[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(1),
      O => \counter_1_ns[0]_i_5_n_0\
    );
\counter_1_ns[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => counter_1_ns2(4),
      I2 => counter_1_ns2(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_1_ns[0]_i_50_n_0\
    );
\counter_1_ns[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^s\(0),
      I1 => counter_1_ns_reg(2),
      I2 => counter_1_ns2(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_1_ns[0]_i_51_n_0\
    );
\counter_1_ns[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => counter_1_ns2(6),
      I2 => counter_1_ns_reg(7),
      I3 => counter_1_ns2(7),
      O => \counter_1_ns[0]_i_52_n_0\
    );
\counter_1_ns[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => counter_1_ns2(4),
      I2 => counter_1_ns_reg(5),
      I3 => counter_1_ns2(5),
      O => \counter_1_ns[0]_i_53_n_0\
    );
\counter_1_ns[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => \^s\(0),
      I2 => counter_1_ns_reg(3),
      I3 => counter_1_ns2(3),
      O => \counter_1_ns[0]_i_54_n_0\
    );
\counter_1_ns[0]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      O => \counter_1_ns[0]_i_55_n_0\
    );
\counter_1_ns[0]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(22),
      O => \counter_1_ns[0]_i_58_n_0\
    );
\counter_1_ns[0]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(21),
      O => \counter_1_ns[0]_i_59_n_0\
    );
\counter_1_ns[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => \counter_1_ns_reg[0]_i_2_n_7\,
      O => \counter_1_ns[0]_i_6_n_0\
    );
\counter_1_ns[0]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(20),
      O => \counter_1_ns[0]_i_60_n_0\
    );
\counter_1_ns[0]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(19),
      O => \counter_1_ns[0]_i_61_n_0\
    );
\counter_1_ns[0]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(18),
      O => \counter_1_ns[0]_i_62_n_0\
    );
\counter_1_ns[0]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(17),
      O => \counter_1_ns[0]_i_63_n_0\
    );
\counter_1_ns[0]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(16),
      O => \counter_1_ns[0]_i_64_n_0\
    );
\counter_1_ns[0]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(15),
      O => \counter_1_ns[0]_i_65_n_0\
    );
\counter_1_ns[0]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(14),
      O => \counter_1_ns[0]_i_67_n_0\
    );
\counter_1_ns[0]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(13),
      O => \counter_1_ns[0]_i_68_n_0\
    );
\counter_1_ns[0]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(12),
      O => \counter_1_ns[0]_i_69_n_0\
    );
\counter_1_ns[0]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(11),
      O => \counter_1_ns[0]_i_70_n_0\
    );
\counter_1_ns[0]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(10),
      O => \counter_1_ns[0]_i_71_n_0\
    );
\counter_1_ns[0]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(9),
      O => \counter_1_ns[0]_i_72_n_0\
    );
\counter_1_ns[0]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(8),
      O => \counter_1_ns[0]_i_73_n_0\
    );
\counter_1_ns[0]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(7),
      O => \counter_1_ns[0]_i_74_n_0\
    );
\counter_1_ns[0]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(6),
      O => \counter_1_ns[0]_i_75_n_0\
    );
\counter_1_ns[0]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_all(5),
      O => \counter_1_ns[0]_i_76_n_0\
    );
\counter_1_ns[0]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => \counter_1_ns[0]_i_77_n_0\
    );
\counter_1_ns[0]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \counter_1_ns[0]_i_78_n_0\
    );
\counter_1_ns[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => counter_1_ns2(30),
      I2 => counter_1_ns2(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_1_ns[0]_i_9_n_0\
    );
\counter_1_ns[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(15),
      O => \counter_1_ns[12]_i_2_n_0\
    );
\counter_1_ns[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(14),
      O => \counter_1_ns[12]_i_3_n_0\
    );
\counter_1_ns[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(13),
      O => \counter_1_ns[12]_i_4_n_0\
    );
\counter_1_ns[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(12),
      O => \counter_1_ns[12]_i_5_n_0\
    );
\counter_1_ns[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(19),
      O => \counter_1_ns[16]_i_2_n_0\
    );
\counter_1_ns[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(18),
      O => \counter_1_ns[16]_i_3_n_0\
    );
\counter_1_ns[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(17),
      O => \counter_1_ns[16]_i_4_n_0\
    );
\counter_1_ns[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(16),
      O => \counter_1_ns[16]_i_5_n_0\
    );
\counter_1_ns[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(23),
      O => \counter_1_ns[20]_i_2_n_0\
    );
\counter_1_ns[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(22),
      O => \counter_1_ns[20]_i_3_n_0\
    );
\counter_1_ns[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(21),
      O => \counter_1_ns[20]_i_4_n_0\
    );
\counter_1_ns[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(20),
      O => \counter_1_ns[20]_i_5_n_0\
    );
\counter_1_ns[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(27),
      O => \counter_1_ns[24]_i_2_n_0\
    );
\counter_1_ns[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(26),
      O => \counter_1_ns[24]_i_3_n_0\
    );
\counter_1_ns[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(25),
      O => \counter_1_ns[24]_i_4_n_0\
    );
\counter_1_ns[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(24),
      O => \counter_1_ns[24]_i_5_n_0\
    );
\counter_1_ns[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(31),
      O => \counter_1_ns[28]_i_2_n_0\
    );
\counter_1_ns[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(30),
      O => \counter_1_ns[28]_i_3_n_0\
    );
\counter_1_ns[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(29),
      O => \counter_1_ns[28]_i_4_n_0\
    );
\counter_1_ns[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(28),
      O => \counter_1_ns[28]_i_5_n_0\
    );
\counter_1_ns[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(7),
      O => \counter_1_ns[4]_i_2_n_0\
    );
\counter_1_ns[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(6),
      O => \counter_1_ns[4]_i_3_n_0\
    );
\counter_1_ns[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(5),
      O => \counter_1_ns[4]_i_4_n_0\
    );
\counter_1_ns[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(4),
      O => \counter_1_ns[4]_i_5_n_0\
    );
\counter_1_ns[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(11),
      O => \counter_1_ns[8]_i_2_n_0\
    );
\counter_1_ns[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(10),
      O => \counter_1_ns[8]_i_3_n_0\
    );
\counter_1_ns[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(9),
      O => \counter_1_ns[8]_i_4_n_0\
    );
\counter_1_ns[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter_1_ns_reg[0]_i_2_n_7\,
      I1 => counter_1_ns_reg(8),
      O => \counter_1_ns[8]_i_5_n_0\
    );
\counter_1_ns_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[0]_i_1_n_7\,
      Q => counter_1_ns_reg(0)
    );
\counter_1_ns_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_1_ns_reg[0]_i_1_n_0\,
      CO(2) => \counter_1_ns_reg[0]_i_1_n_1\,
      CO(1) => \counter_1_ns_reg[0]_i_1_n_2\,
      CO(0) => \counter_1_ns_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \counter_1_ns_reg[0]_i_2_n_7\,
      O(3) => \counter_1_ns_reg[0]_i_1_n_4\,
      O(2) => \counter_1_ns_reg[0]_i_1_n_5\,
      O(1) => \counter_1_ns_reg[0]_i_1_n_6\,
      O(0) => \counter_1_ns_reg[0]_i_1_n_7\,
      S(3) => \counter_1_ns[0]_i_3_n_0\,
      S(2) => \counter_1_ns[0]_i_4_n_0\,
      S(1) => \counter_1_ns[0]_i_5_n_0\,
      S(0) => \counter_1_ns[0]_i_6_n_0\
    );
\counter_1_ns_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[0]_i_29_n_0\,
      CO(3) => \counter_1_ns_reg[0]_i_17_n_0\,
      CO(2) => \counter_1_ns_reg[0]_i_17_n_1\,
      CO(1) => \counter_1_ns_reg[0]_i_17_n_2\,
      CO(0) => \counter_1_ns_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \counter_1_ns[0]_i_30_n_0\,
      DI(2) => \counter_1_ns[0]_i_31_n_0\,
      DI(1) => \counter_1_ns[0]_i_32_n_0\,
      DI(0) => \counter_1_ns[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_counter_1_ns_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_1_ns[0]_i_34_n_0\,
      S(2) => \counter_1_ns[0]_i_35_n_0\,
      S(1) => \counter_1_ns[0]_i_36_n_0\,
      S(0) => \counter_1_ns[0]_i_37_n_0\
    );
\counter_1_ns_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => load,
      CO(3 downto 0) => \NLW_counter_1_ns_reg[0]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_counter_1_ns_reg[0]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \counter_1_ns_reg[0]_i_2_n_7\,
      S(3 downto 0) => B"0001"
    );
\counter_1_ns_reg[0]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[0]_i_28_n_0\,
      CO(3) => \counter_1_ns_reg[0]_i_26_n_0\,
      CO(2) => \counter_1_ns_reg[0]_i_26_n_1\,
      CO(1) => \counter_1_ns_reg[0]_i_26_n_2\,
      CO(0) => \counter_1_ns_reg[0]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_upto_all(30 downto 27),
      O(3 downto 0) => counter_1_ns2(30 downto 27),
      S(3) => \counter_1_ns[0]_i_40_n_0\,
      S(2) => \counter_1_ns[0]_i_41_n_0\,
      S(1) => \counter_1_ns[0]_i_42_n_0\,
      S(0) => \counter_1_ns[0]_i_43_n_0\
    );
\counter_1_ns_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[0]_i_26_n_0\,
      CO(3 downto 0) => \NLW_counter_1_ns_reg[0]_i_27_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_counter_1_ns_reg[0]_i_27_O_UNCONNECTED\(3 downto 1),
      O(0) => counter_1_ns2(31),
      S(3 downto 1) => B"000",
      S(0) => \counter_1_ns[0]_i_44_n_0\
    );
\counter_1_ns_reg[0]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[0]_i_38_n_0\,
      CO(3) => \counter_1_ns_reg[0]_i_28_n_0\,
      CO(2) => \counter_1_ns_reg[0]_i_28_n_1\,
      CO(1) => \counter_1_ns_reg[0]_i_28_n_2\,
      CO(0) => \counter_1_ns_reg[0]_i_28_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_upto_all(26 downto 23),
      O(3 downto 0) => counter_1_ns2(26 downto 23),
      S(3) => \counter_1_ns[0]_i_45_n_0\,
      S(2) => \counter_1_ns[0]_i_46_n_0\,
      S(1) => \counter_1_ns[0]_i_47_n_0\,
      S(0) => \counter_1_ns[0]_i_48_n_0\
    );
\counter_1_ns_reg[0]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_1_ns_reg[0]_i_29_n_0\,
      CO(2) => \counter_1_ns_reg[0]_i_29_n_1\,
      CO(1) => \counter_1_ns_reg[0]_i_29_n_2\,
      CO(0) => \counter_1_ns_reg[0]_i_29_n_3\,
      CYINIT => '1',
      DI(3) => \counter_1_ns[0]_i_49_n_0\,
      DI(2) => \counter_1_ns[0]_i_50_n_0\,
      DI(1) => \counter_1_ns[0]_i_51_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_counter_1_ns_reg[0]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_1_ns[0]_i_52_n_0\,
      S(2) => \counter_1_ns[0]_i_53_n_0\,
      S(1) => \counter_1_ns[0]_i_54_n_0\,
      S(0) => \counter_1_ns[0]_i_55_n_0\
    );
\counter_1_ns_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[0]_i_39_n_0\,
      CO(3) => \counter_1_ns_reg[0]_i_38_n_0\,
      CO(2) => \counter_1_ns_reg[0]_i_38_n_1\,
      CO(1) => \counter_1_ns_reg[0]_i_38_n_2\,
      CO(0) => \counter_1_ns_reg[0]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_upto_all(22 downto 19),
      O(3 downto 0) => counter_1_ns2(22 downto 19),
      S(3) => \counter_1_ns[0]_i_58_n_0\,
      S(2) => \counter_1_ns[0]_i_59_n_0\,
      S(1) => \counter_1_ns[0]_i_60_n_0\,
      S(0) => \counter_1_ns[0]_i_61_n_0\
    );
\counter_1_ns_reg[0]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[0]_i_56_n_0\,
      CO(3) => \counter_1_ns_reg[0]_i_39_n_0\,
      CO(2) => \counter_1_ns_reg[0]_i_39_n_1\,
      CO(1) => \counter_1_ns_reg[0]_i_39_n_2\,
      CO(0) => \counter_1_ns_reg[0]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_upto_all(18 downto 15),
      O(3 downto 0) => counter_1_ns2(18 downto 15),
      S(3) => \counter_1_ns[0]_i_62_n_0\,
      S(2) => \counter_1_ns[0]_i_63_n_0\,
      S(1) => \counter_1_ns[0]_i_64_n_0\,
      S(0) => \counter_1_ns[0]_i_65_n_0\
    );
\counter_1_ns_reg[0]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[0]_i_57_n_0\,
      CO(3) => \counter_1_ns_reg[0]_i_56_n_0\,
      CO(2) => \counter_1_ns_reg[0]_i_56_n_1\,
      CO(1) => \counter_1_ns_reg[0]_i_56_n_2\,
      CO(0) => \counter_1_ns_reg[0]_i_56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_upto_all(14 downto 11),
      O(3 downto 0) => counter_1_ns2(14 downto 11),
      S(3) => \counter_1_ns[0]_i_67_n_0\,
      S(2) => \counter_1_ns[0]_i_68_n_0\,
      S(1) => \counter_1_ns[0]_i_69_n_0\,
      S(0) => \counter_1_ns[0]_i_70_n_0\
    );
\counter_1_ns_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[0]_i_66_n_0\,
      CO(3) => \counter_1_ns_reg[0]_i_57_n_0\,
      CO(2) => \counter_1_ns_reg[0]_i_57_n_1\,
      CO(1) => \counter_1_ns_reg[0]_i_57_n_2\,
      CO(0) => \counter_1_ns_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_upto_all(10 downto 7),
      O(3 downto 0) => counter_1_ns2(10 downto 7),
      S(3) => \counter_1_ns[0]_i_71_n_0\,
      S(2) => \counter_1_ns[0]_i_72_n_0\,
      S(1) => \counter_1_ns[0]_i_73_n_0\,
      S(0) => \counter_1_ns[0]_i_74_n_0\
    );
\counter_1_ns_reg[0]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_1_ns_reg[0]_i_66_n_0\,
      CO(2) => \counter_1_ns_reg[0]_i_66_n_1\,
      CO(1) => \counter_1_ns_reg[0]_i_66_n_2\,
      CO(0) => \counter_1_ns_reg[0]_i_66_n_3\,
      CYINIT => \^s\(0),
      DI(3 downto 2) => count_upto_all(6 downto 5),
      DI(1 downto 0) => \^di\(1 downto 0),
      O(3 downto 0) => counter_1_ns2(6 downto 3),
      S(3) => \counter_1_ns[0]_i_75_n_0\,
      S(2) => \counter_1_ns[0]_i_76_n_0\,
      S(1) => \counter_1_ns[0]_i_77_n_0\,
      S(0) => \counter_1_ns[0]_i_78_n_0\
    );
\counter_1_ns_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[0]_i_8_n_0\,
      CO(3) => load,
      CO(2) => \counter_1_ns_reg[0]_i_7_n_1\,
      CO(1) => \counter_1_ns_reg[0]_i_7_n_2\,
      CO(0) => \counter_1_ns_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \counter_1_ns[0]_i_9_n_0\,
      DI(2) => \counter_1_ns[0]_i_10_n_0\,
      DI(1) => \counter_1_ns[0]_i_11_n_0\,
      DI(0) => \counter_1_ns[0]_i_12_n_0\,
      O(3 downto 0) => \NLW_counter_1_ns_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_1_ns[0]_i_13_n_0\,
      S(2) => \counter_1_ns[0]_i_14_n_0\,
      S(1) => \counter_1_ns[0]_i_15_n_0\,
      S(0) => \counter_1_ns[0]_i_16_n_0\
    );
\counter_1_ns_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[0]_i_17_n_0\,
      CO(3) => \counter_1_ns_reg[0]_i_8_n_0\,
      CO(2) => \counter_1_ns_reg[0]_i_8_n_1\,
      CO(1) => \counter_1_ns_reg[0]_i_8_n_2\,
      CO(0) => \counter_1_ns_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \counter_1_ns[0]_i_18_n_0\,
      DI(2) => \counter_1_ns[0]_i_19_n_0\,
      DI(1) => \counter_1_ns[0]_i_20_n_0\,
      DI(0) => \counter_1_ns[0]_i_21_n_0\,
      O(3 downto 0) => \NLW_counter_1_ns_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_1_ns[0]_i_22_n_0\,
      S(2) => \counter_1_ns[0]_i_23_n_0\,
      S(1) => \counter_1_ns[0]_i_24_n_0\,
      S(0) => \counter_1_ns[0]_i_25_n_0\
    );
\counter_1_ns_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[8]_i_1_n_5\,
      Q => counter_1_ns_reg(10)
    );
\counter_1_ns_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[8]_i_1_n_4\,
      Q => counter_1_ns_reg(11)
    );
\counter_1_ns_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[12]_i_1_n_7\,
      Q => counter_1_ns_reg(12)
    );
\counter_1_ns_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[8]_i_1_n_0\,
      CO(3) => \counter_1_ns_reg[12]_i_1_n_0\,
      CO(2) => \counter_1_ns_reg[12]_i_1_n_1\,
      CO(1) => \counter_1_ns_reg[12]_i_1_n_2\,
      CO(0) => \counter_1_ns_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_1_ns_reg[12]_i_1_n_4\,
      O(2) => \counter_1_ns_reg[12]_i_1_n_5\,
      O(1) => \counter_1_ns_reg[12]_i_1_n_6\,
      O(0) => \counter_1_ns_reg[12]_i_1_n_7\,
      S(3) => \counter_1_ns[12]_i_2_n_0\,
      S(2) => \counter_1_ns[12]_i_3_n_0\,
      S(1) => \counter_1_ns[12]_i_4_n_0\,
      S(0) => \counter_1_ns[12]_i_5_n_0\
    );
\counter_1_ns_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[12]_i_1_n_6\,
      Q => counter_1_ns_reg(13)
    );
\counter_1_ns_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[12]_i_1_n_5\,
      Q => counter_1_ns_reg(14)
    );
\counter_1_ns_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[12]_i_1_n_4\,
      Q => counter_1_ns_reg(15)
    );
\counter_1_ns_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[16]_i_1_n_7\,
      Q => counter_1_ns_reg(16)
    );
\counter_1_ns_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[12]_i_1_n_0\,
      CO(3) => \counter_1_ns_reg[16]_i_1_n_0\,
      CO(2) => \counter_1_ns_reg[16]_i_1_n_1\,
      CO(1) => \counter_1_ns_reg[16]_i_1_n_2\,
      CO(0) => \counter_1_ns_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_1_ns_reg[16]_i_1_n_4\,
      O(2) => \counter_1_ns_reg[16]_i_1_n_5\,
      O(1) => \counter_1_ns_reg[16]_i_1_n_6\,
      O(0) => \counter_1_ns_reg[16]_i_1_n_7\,
      S(3) => \counter_1_ns[16]_i_2_n_0\,
      S(2) => \counter_1_ns[16]_i_3_n_0\,
      S(1) => \counter_1_ns[16]_i_4_n_0\,
      S(0) => \counter_1_ns[16]_i_5_n_0\
    );
\counter_1_ns_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[16]_i_1_n_6\,
      Q => counter_1_ns_reg(17)
    );
\counter_1_ns_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[16]_i_1_n_5\,
      Q => counter_1_ns_reg(18)
    );
\counter_1_ns_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[16]_i_1_n_4\,
      Q => counter_1_ns_reg(19)
    );
\counter_1_ns_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[0]_i_1_n_6\,
      Q => counter_1_ns_reg(1)
    );
\counter_1_ns_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[20]_i_1_n_7\,
      Q => counter_1_ns_reg(20)
    );
\counter_1_ns_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[16]_i_1_n_0\,
      CO(3) => \counter_1_ns_reg[20]_i_1_n_0\,
      CO(2) => \counter_1_ns_reg[20]_i_1_n_1\,
      CO(1) => \counter_1_ns_reg[20]_i_1_n_2\,
      CO(0) => \counter_1_ns_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_1_ns_reg[20]_i_1_n_4\,
      O(2) => \counter_1_ns_reg[20]_i_1_n_5\,
      O(1) => \counter_1_ns_reg[20]_i_1_n_6\,
      O(0) => \counter_1_ns_reg[20]_i_1_n_7\,
      S(3) => \counter_1_ns[20]_i_2_n_0\,
      S(2) => \counter_1_ns[20]_i_3_n_0\,
      S(1) => \counter_1_ns[20]_i_4_n_0\,
      S(0) => \counter_1_ns[20]_i_5_n_0\
    );
\counter_1_ns_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[20]_i_1_n_6\,
      Q => counter_1_ns_reg(21)
    );
\counter_1_ns_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[20]_i_1_n_5\,
      Q => counter_1_ns_reg(22)
    );
\counter_1_ns_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[20]_i_1_n_4\,
      Q => counter_1_ns_reg(23)
    );
\counter_1_ns_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[24]_i_1_n_7\,
      Q => counter_1_ns_reg(24)
    );
\counter_1_ns_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[20]_i_1_n_0\,
      CO(3) => \counter_1_ns_reg[24]_i_1_n_0\,
      CO(2) => \counter_1_ns_reg[24]_i_1_n_1\,
      CO(1) => \counter_1_ns_reg[24]_i_1_n_2\,
      CO(0) => \counter_1_ns_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_1_ns_reg[24]_i_1_n_4\,
      O(2) => \counter_1_ns_reg[24]_i_1_n_5\,
      O(1) => \counter_1_ns_reg[24]_i_1_n_6\,
      O(0) => \counter_1_ns_reg[24]_i_1_n_7\,
      S(3) => \counter_1_ns[24]_i_2_n_0\,
      S(2) => \counter_1_ns[24]_i_3_n_0\,
      S(1) => \counter_1_ns[24]_i_4_n_0\,
      S(0) => \counter_1_ns[24]_i_5_n_0\
    );
\counter_1_ns_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[24]_i_1_n_6\,
      Q => counter_1_ns_reg(25)
    );
\counter_1_ns_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[24]_i_1_n_5\,
      Q => counter_1_ns_reg(26)
    );
\counter_1_ns_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[24]_i_1_n_4\,
      Q => counter_1_ns_reg(27)
    );
\counter_1_ns_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[28]_i_1_n_7\,
      Q => counter_1_ns_reg(28)
    );
\counter_1_ns_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_1_ns_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_1_ns_reg[28]_i_1_n_1\,
      CO(1) => \counter_1_ns_reg[28]_i_1_n_2\,
      CO(0) => \counter_1_ns_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_1_ns_reg[28]_i_1_n_4\,
      O(2) => \counter_1_ns_reg[28]_i_1_n_5\,
      O(1) => \counter_1_ns_reg[28]_i_1_n_6\,
      O(0) => \counter_1_ns_reg[28]_i_1_n_7\,
      S(3) => \counter_1_ns[28]_i_2_n_0\,
      S(2) => \counter_1_ns[28]_i_3_n_0\,
      S(1) => \counter_1_ns[28]_i_4_n_0\,
      S(0) => \counter_1_ns[28]_i_5_n_0\
    );
\counter_1_ns_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[28]_i_1_n_6\,
      Q => counter_1_ns_reg(29)
    );
\counter_1_ns_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[0]_i_1_n_5\,
      Q => counter_1_ns_reg(2)
    );
\counter_1_ns_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[28]_i_1_n_5\,
      Q => counter_1_ns_reg(30)
    );
\counter_1_ns_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[28]_i_1_n_4\,
      Q => counter_1_ns_reg(31)
    );
\counter_1_ns_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[0]_i_1_n_4\,
      Q => counter_1_ns_reg(3)
    );
\counter_1_ns_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[4]_i_1_n_7\,
      Q => counter_1_ns_reg(4)
    );
\counter_1_ns_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[0]_i_1_n_0\,
      CO(3) => \counter_1_ns_reg[4]_i_1_n_0\,
      CO(2) => \counter_1_ns_reg[4]_i_1_n_1\,
      CO(1) => \counter_1_ns_reg[4]_i_1_n_2\,
      CO(0) => \counter_1_ns_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_1_ns_reg[4]_i_1_n_4\,
      O(2) => \counter_1_ns_reg[4]_i_1_n_5\,
      O(1) => \counter_1_ns_reg[4]_i_1_n_6\,
      O(0) => \counter_1_ns_reg[4]_i_1_n_7\,
      S(3) => \counter_1_ns[4]_i_2_n_0\,
      S(2) => \counter_1_ns[4]_i_3_n_0\,
      S(1) => \counter_1_ns[4]_i_4_n_0\,
      S(0) => \counter_1_ns[4]_i_5_n_0\
    );
\counter_1_ns_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[4]_i_1_n_6\,
      Q => counter_1_ns_reg(5)
    );
\counter_1_ns_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[4]_i_1_n_5\,
      Q => counter_1_ns_reg(6)
    );
\counter_1_ns_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[4]_i_1_n_4\,
      Q => counter_1_ns_reg(7)
    );
\counter_1_ns_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[8]_i_1_n_7\,
      Q => counter_1_ns_reg(8)
    );
\counter_1_ns_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_1_ns_reg[4]_i_1_n_0\,
      CO(3) => \counter_1_ns_reg[8]_i_1_n_0\,
      CO(2) => \counter_1_ns_reg[8]_i_1_n_1\,
      CO(1) => \counter_1_ns_reg[8]_i_1_n_2\,
      CO(0) => \counter_1_ns_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_1_ns_reg[8]_i_1_n_4\,
      O(2) => \counter_1_ns_reg[8]_i_1_n_5\,
      O(1) => \counter_1_ns_reg[8]_i_1_n_6\,
      O(0) => \counter_1_ns_reg[8]_i_1_n_7\,
      S(3) => \counter_1_ns[8]_i_2_n_0\,
      S(2) => \counter_1_ns[8]_i_3_n_0\,
      S(1) => \counter_1_ns[8]_i_4_n_0\,
      S(0) => \counter_1_ns[8]_i_5_n_0\
    );
\counter_1_ns_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_1_ns_reg[8]_i_1_n_6\,
      Q => counter_1_ns_reg(9)
    );
\counter_buffer_10[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_1_ns_reg(31),
      I3 => counter_buffer_103(31),
      O => \counter_buffer_10[0]_i_10_n_0\
    );
\counter_buffer_10[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(18),
      I1 => count_upto_10(18),
      O => \counter_buffer_10[0]_i_100_n_0\
    );
\counter_buffer_10[0]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(17),
      I1 => count_upto_10(17),
      O => \counter_buffer_10[0]_i_101_n_0\
    );
\counter_buffer_10[0]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(16),
      I1 => count_upto_10(16),
      O => \counter_buffer_10[0]_i_102_n_0\
    );
\counter_buffer_10[0]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(19),
      I1 => count_upto_10_1(19),
      I2 => count_upto_10(20),
      I3 => count_upto_10_1(20),
      O => \counter_buffer_10[0]_i_103_n_0\
    );
\counter_buffer_10[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(18),
      I1 => count_upto_10_1(18),
      I2 => count_upto_10(19),
      I3 => count_upto_10_1(19),
      O => \counter_buffer_10[0]_i_104_n_0\
    );
\counter_buffer_10[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(17),
      I1 => count_upto_10_1(17),
      I2 => count_upto_10(18),
      I3 => count_upto_10_1(18),
      O => \counter_buffer_10[0]_i_105_n_0\
    );
\counter_buffer_10[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(16),
      I1 => count_upto_10_1(16),
      I2 => count_upto_10(17),
      I3 => count_upto_10_1(17),
      O => \counter_buffer_10[0]_i_106_n_0\
    );
\counter_buffer_10[0]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(15),
      I1 => count_upto_10(15),
      O => \counter_buffer_10[0]_i_107_n_0\
    );
\counter_buffer_10[0]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(14),
      I1 => count_upto_10(14),
      O => \counter_buffer_10[0]_i_108_n_0\
    );
\counter_buffer_10[0]_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(13),
      I1 => count_upto_10(13),
      O => \counter_buffer_10[0]_i_109_n_0\
    );
\counter_buffer_10[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_1_ns_reg(29),
      I3 => counter_buffer_103(29),
      O => \counter_buffer_10[0]_i_11_n_0\
    );
\counter_buffer_10[0]_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(12),
      I1 => count_upto_10(12),
      O => \counter_buffer_10[0]_i_110_n_0\
    );
\counter_buffer_10[0]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(15),
      I1 => count_upto_10_1(15),
      I2 => count_upto_10(16),
      I3 => count_upto_10_1(16),
      O => \counter_buffer_10[0]_i_111_n_0\
    );
\counter_buffer_10[0]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(14),
      I1 => count_upto_10_1(14),
      I2 => count_upto_10(15),
      I3 => count_upto_10_1(15),
      O => \counter_buffer_10[0]_i_112_n_0\
    );
\counter_buffer_10[0]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(13),
      I1 => count_upto_10_1(13),
      I2 => count_upto_10(14),
      I3 => count_upto_10_1(14),
      O => \counter_buffer_10[0]_i_113_n_0\
    );
\counter_buffer_10[0]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(12),
      I1 => count_upto_10_1(12),
      I2 => count_upto_10(13),
      I3 => count_upto_10_1(13),
      O => \counter_buffer_10[0]_i_114_n_0\
    );
\counter_buffer_10[0]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => count_upto_10_1(6),
      I2 => count_upto_10_1(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_10[0]_i_115_n_0\
    );
\counter_buffer_10[0]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => count_upto_10_1(4),
      I2 => count_upto_10_1(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_10[0]_i_116_n_0\
    );
\counter_buffer_10[0]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => count_upto_10_1(2),
      I2 => count_upto_10_1(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_10[0]_i_117_n_0\
    );
\counter_buffer_10[0]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => count_upto_10_1(1),
      I2 => counter_1_ns_reg(1),
      O => \counter_buffer_10[0]_i_118_n_0\
    );
\counter_buffer_10[0]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => count_upto_10_1(6),
      I2 => counter_1_ns_reg(7),
      I3 => count_upto_10_1(7),
      O => \counter_buffer_10[0]_i_119_n_0\
    );
\counter_buffer_10[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_1_ns_reg(27),
      I3 => counter_buffer_103(27),
      O => \counter_buffer_10[0]_i_12_n_0\
    );
\counter_buffer_10[0]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => count_upto_10_1(4),
      I2 => counter_1_ns_reg(5),
      I3 => count_upto_10_1(5),
      O => \counter_buffer_10[0]_i_120_n_0\
    );
\counter_buffer_10[0]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => count_upto_10_1(2),
      I2 => counter_1_ns_reg(3),
      I3 => count_upto_10_1(3),
      O => \counter_buffer_10[0]_i_121_n_0\
    );
\counter_buffer_10[0]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      I2 => count_upto_10_1(1),
      O => \counter_buffer_10[0]_i_122_n_0\
    );
\counter_buffer_10[0]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(11),
      I1 => count_upto_10(11),
      O => \counter_buffer_10[0]_i_124_n_0\
    );
\counter_buffer_10[0]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(10),
      I1 => count_upto_10(10),
      O => \counter_buffer_10[0]_i_125_n_0\
    );
\counter_buffer_10[0]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(9),
      I1 => count_upto_10(9),
      O => \counter_buffer_10[0]_i_126_n_0\
    );
\counter_buffer_10[0]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(8),
      I1 => count_upto_10(8),
      O => \counter_buffer_10[0]_i_127_n_0\
    );
\counter_buffer_10[0]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(11),
      I1 => count_upto_10_1(11),
      I2 => count_upto_10(12),
      I3 => count_upto_10_1(12),
      O => \counter_buffer_10[0]_i_128_n_0\
    );
\counter_buffer_10[0]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(10),
      I1 => count_upto_10_1(10),
      I2 => count_upto_10(11),
      I3 => count_upto_10_1(11),
      O => \counter_buffer_10[0]_i_129_n_0\
    );
\counter_buffer_10[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_1_ns_reg(25),
      I3 => counter_buffer_103(25),
      O => \counter_buffer_10[0]_i_13_n_0\
    );
\counter_buffer_10[0]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(9),
      I1 => count_upto_10_1(9),
      I2 => count_upto_10(10),
      I3 => count_upto_10_1(10),
      O => \counter_buffer_10[0]_i_130_n_0\
    );
\counter_buffer_10[0]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(8),
      I1 => count_upto_10_1(8),
      I2 => count_upto_10(9),
      I3 => count_upto_10_1(9),
      O => \counter_buffer_10[0]_i_131_n_0\
    );
\counter_buffer_10[0]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(7),
      I1 => count_upto_10(7),
      O => \counter_buffer_10[0]_i_132_n_0\
    );
\counter_buffer_10[0]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(6),
      I1 => count_upto_10(6),
      O => \counter_buffer_10[0]_i_133_n_0\
    );
\counter_buffer_10[0]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(5),
      I1 => count_upto_10(5),
      O => \counter_buffer_10[0]_i_134_n_0\
    );
\counter_buffer_10[0]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(4),
      I1 => count_upto_10(4),
      O => \counter_buffer_10[0]_i_135_n_0\
    );
\counter_buffer_10[0]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(7),
      I1 => count_upto_10_1(7),
      I2 => count_upto_10(8),
      I3 => count_upto_10_1(8),
      O => \counter_buffer_10[0]_i_136_n_0\
    );
\counter_buffer_10[0]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(6),
      I1 => count_upto_10_1(6),
      I2 => count_upto_10(7),
      I3 => count_upto_10_1(7),
      O => \counter_buffer_10[0]_i_137_n_0\
    );
\counter_buffer_10[0]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(5),
      I1 => count_upto_10_1(5),
      I2 => count_upto_10(6),
      I3 => count_upto_10_1(6),
      O => \counter_buffer_10[0]_i_138_n_0\
    );
\counter_buffer_10[0]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(4),
      I1 => count_upto_10_1(4),
      I2 => count_upto_10(5),
      I3 => count_upto_10_1(5),
      O => \counter_buffer_10[0]_i_139_n_0\
    );
\counter_buffer_10[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_buffer_103(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_10[0]_i_14_n_0\
    );
\counter_buffer_10[0]_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(3),
      I1 => count_upto_10(3),
      O => \counter_buffer_10[0]_i_140_n_0\
    );
\counter_buffer_10[0]_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(2),
      I1 => \^di\(0),
      O => \counter_buffer_10[0]_i_141_n_0\
    );
\counter_buffer_10[0]_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => count_upto_10_1(2),
      O => \counter_buffer_10[0]_i_142_n_0\
    );
\counter_buffer_10[0]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(3),
      I1 => count_upto_10_1(3),
      I2 => count_upto_10(4),
      I3 => count_upto_10_1(4),
      O => \counter_buffer_10[0]_i_143_n_0\
    );
\counter_buffer_10[0]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^di\(0),
      I1 => count_upto_10_1(2),
      I2 => count_upto_10(3),
      I3 => count_upto_10_1(3),
      O => \counter_buffer_10[0]_i_144_n_0\
    );
\counter_buffer_10[0]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^di\(0),
      I1 => count_upto_10_1(2),
      I2 => count_upto_10_1(1),
      I3 => \^s\(0),
      O => \counter_buffer_10[0]_i_145_n_0\
    );
\counter_buffer_10[0]_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_upto_10_1(1),
      I1 => \^s\(0),
      O => \counter_buffer_10[0]_i_146_n_0\
    );
\counter_buffer_10[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_buffer_103(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_10[0]_i_15_n_0\
    );
\counter_buffer_10[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_buffer_103(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_10[0]_i_16_n_0\
    );
\counter_buffer_10[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_buffer_103(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_10[0]_i_17_n_0\
    );
\counter_buffer_10[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_10_1(30),
      I2 => count_upto_10_1(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_10[0]_i_19_n_0\
    );
\counter_buffer_10[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_buffer_1022_in,
      I1 => counter_buffer_102,
      O => \counter_buffer_10[0]_i_2_n_0\
    );
\counter_buffer_10[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_10_1(28),
      I2 => count_upto_10_1(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_10[0]_i_20_n_0\
    );
\counter_buffer_10[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_10_1(26),
      I2 => count_upto_10_1(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_10[0]_i_21_n_0\
    );
\counter_buffer_10[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_10_1(24),
      I2 => count_upto_10_1(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_10[0]_i_22_n_0\
    );
\counter_buffer_10[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_10_1(30),
      I2 => counter_1_ns_reg(31),
      I3 => count_upto_10_1(31),
      O => \counter_buffer_10[0]_i_23_n_0\
    );
\counter_buffer_10[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_10_1(28),
      I2 => counter_1_ns_reg(29),
      I3 => count_upto_10_1(29),
      O => \counter_buffer_10[0]_i_24_n_0\
    );
\counter_buffer_10[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_10_1(26),
      I2 => counter_1_ns_reg(27),
      I3 => count_upto_10_1(27),
      O => \counter_buffer_10[0]_i_25_n_0\
    );
\counter_buffer_10[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_10_1(24),
      I2 => counter_1_ns_reg(25),
      I3 => count_upto_10_1(25),
      O => \counter_buffer_10[0]_i_26_n_0\
    );
\counter_buffer_10[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_1_ns_reg(23),
      I3 => counter_buffer_103(23),
      O => \counter_buffer_10[0]_i_28_n_0\
    );
\counter_buffer_10[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_1_ns_reg(21),
      I3 => counter_buffer_103(21),
      O => \counter_buffer_10[0]_i_29_n_0\
    );
\counter_buffer_10[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(3),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[0]_i_3_n_0\
    );
\counter_buffer_10[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_1_ns_reg(19),
      I3 => counter_buffer_103(19),
      O => \counter_buffer_10[0]_i_30_n_0\
    );
\counter_buffer_10[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_1_ns_reg(17),
      I3 => counter_buffer_103(17),
      O => \counter_buffer_10[0]_i_31_n_0\
    );
\counter_buffer_10[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_buffer_103(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_10[0]_i_32_n_0\
    );
\counter_buffer_10[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_buffer_103(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_10[0]_i_33_n_0\
    );
\counter_buffer_10[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_buffer_103(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_10[0]_i_34_n_0\
    );
\counter_buffer_10[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_buffer_103(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_10[0]_i_35_n_0\
    );
\counter_buffer_10[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(2),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[0]_i_4_n_0\
    );
\counter_buffer_10[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_10_1(22),
      I2 => count_upto_10_1(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_10[0]_i_40_n_0\
    );
\counter_buffer_10[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_10_1(20),
      I2 => count_upto_10_1(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_10[0]_i_41_n_0\
    );
\counter_buffer_10[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_10_1(18),
      I2 => count_upto_10_1(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_10[0]_i_42_n_0\
    );
\counter_buffer_10[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_10_1(16),
      I2 => count_upto_10_1(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_10[0]_i_43_n_0\
    );
\counter_buffer_10[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_10_1(22),
      I2 => counter_1_ns_reg(23),
      I3 => count_upto_10_1(23),
      O => \counter_buffer_10[0]_i_44_n_0\
    );
\counter_buffer_10[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_10_1(20),
      I2 => counter_1_ns_reg(21),
      I3 => count_upto_10_1(21),
      O => \counter_buffer_10[0]_i_45_n_0\
    );
\counter_buffer_10[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_10_1(18),
      I2 => counter_1_ns_reg(19),
      I3 => count_upto_10_1(19),
      O => \counter_buffer_10[0]_i_46_n_0\
    );
\counter_buffer_10[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_10_1(16),
      I2 => counter_1_ns_reg(17),
      I3 => count_upto_10_1(17),
      O => \counter_buffer_10[0]_i_47_n_0\
    );
\counter_buffer_10[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_1_ns_reg(15),
      I3 => counter_buffer_103(15),
      O => \counter_buffer_10[0]_i_49_n_0\
    );
\counter_buffer_10[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(1),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[0]_i_5_n_0\
    );
\counter_buffer_10[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_1_ns_reg(13),
      I3 => counter_buffer_103(13),
      O => \counter_buffer_10[0]_i_50_n_0\
    );
\counter_buffer_10[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_1_ns_reg(11),
      I3 => counter_buffer_103(11),
      O => \counter_buffer_10[0]_i_51_n_0\
    );
\counter_buffer_10[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_1_ns_reg(9),
      I3 => counter_buffer_103(9),
      O => \counter_buffer_10[0]_i_52_n_0\
    );
\counter_buffer_10[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_buffer_103(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_10[0]_i_53_n_0\
    );
\counter_buffer_10[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_buffer_103(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_10[0]_i_54_n_0\
    );
\counter_buffer_10[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_buffer_103(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_10[0]_i_55_n_0\
    );
\counter_buffer_10[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_buffer_103(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_10[0]_i_56_n_0\
    );
\counter_buffer_10[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(29),
      I1 => count_upto_10(29),
      O => \counter_buffer_10[0]_i_59_n_0\
    );
\counter_buffer_10[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => counter_buffer_10_reg(0),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[0]_i_6_n_0\
    );
\counter_buffer_10[0]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(28),
      I1 => count_upto_10(28),
      O => \counter_buffer_10[0]_i_60_n_0\
    );
\counter_buffer_10[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(30),
      I1 => count_upto_10_1(30),
      I2 => count_upto_10(31),
      I3 => count_upto_10_1(31),
      O => \counter_buffer_10[0]_i_61_n_0\
    );
\counter_buffer_10[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(29),
      I1 => count_upto_10_1(29),
      I2 => count_upto_10(30),
      I3 => count_upto_10_1(30),
      O => \counter_buffer_10[0]_i_62_n_0\
    );
\counter_buffer_10[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(28),
      I1 => count_upto_10_1(28),
      I2 => count_upto_10(29),
      I3 => count_upto_10_1(29),
      O => \counter_buffer_10[0]_i_63_n_0\
    );
\counter_buffer_10[0]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(27),
      I1 => count_upto_10(27),
      O => \counter_buffer_10[0]_i_64_n_0\
    );
\counter_buffer_10[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(26),
      I1 => count_upto_10(26),
      O => \counter_buffer_10[0]_i_65_n_0\
    );
\counter_buffer_10[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(25),
      I1 => count_upto_10(25),
      O => \counter_buffer_10[0]_i_66_n_0\
    );
\counter_buffer_10[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(24),
      I1 => count_upto_10(24),
      O => \counter_buffer_10[0]_i_67_n_0\
    );
\counter_buffer_10[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(27),
      I1 => count_upto_10_1(27),
      I2 => count_upto_10(28),
      I3 => count_upto_10_1(28),
      O => \counter_buffer_10[0]_i_68_n_0\
    );
\counter_buffer_10[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(26),
      I1 => count_upto_10_1(26),
      I2 => count_upto_10(27),
      I3 => count_upto_10_1(27),
      O => \counter_buffer_10[0]_i_69_n_0\
    );
\counter_buffer_10[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(25),
      I1 => count_upto_10_1(25),
      I2 => count_upto_10(26),
      I3 => count_upto_10_1(26),
      O => \counter_buffer_10[0]_i_70_n_0\
    );
\counter_buffer_10[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(24),
      I1 => count_upto_10_1(24),
      I2 => count_upto_10(25),
      I3 => count_upto_10_1(25),
      O => \counter_buffer_10[0]_i_71_n_0\
    );
\counter_buffer_10[0]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(23),
      I1 => count_upto_10(23),
      O => \counter_buffer_10[0]_i_72_n_0\
    );
\counter_buffer_10[0]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(22),
      I1 => count_upto_10(22),
      O => \counter_buffer_10[0]_i_73_n_0\
    );
\counter_buffer_10[0]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(21),
      I1 => count_upto_10(21),
      O => \counter_buffer_10[0]_i_74_n_0\
    );
\counter_buffer_10[0]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(20),
      I1 => count_upto_10(20),
      O => \counter_buffer_10[0]_i_75_n_0\
    );
\counter_buffer_10[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(23),
      I1 => count_upto_10_1(23),
      I2 => count_upto_10(24),
      I3 => count_upto_10_1(24),
      O => \counter_buffer_10[0]_i_76_n_0\
    );
\counter_buffer_10[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(22),
      I1 => count_upto_10_1(22),
      I2 => count_upto_10(23),
      I3 => count_upto_10_1(23),
      O => \counter_buffer_10[0]_i_77_n_0\
    );
\counter_buffer_10[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(21),
      I1 => count_upto_10_1(21),
      I2 => count_upto_10(22),
      I3 => count_upto_10_1(22),
      O => \counter_buffer_10[0]_i_78_n_0\
    );
\counter_buffer_10[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(20),
      I1 => count_upto_10_1(20),
      I2 => count_upto_10(21),
      I3 => count_upto_10_1(21),
      O => \counter_buffer_10[0]_i_79_n_0\
    );
\counter_buffer_10[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_10_1(14),
      I2 => count_upto_10_1(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_10[0]_i_81_n_0\
    );
\counter_buffer_10[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_10_1(12),
      I2 => count_upto_10_1(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_10[0]_i_82_n_0\
    );
\counter_buffer_10[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => count_upto_10_1(10),
      I2 => count_upto_10_1(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_10[0]_i_83_n_0\
    );
\counter_buffer_10[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => count_upto_10_1(8),
      I2 => count_upto_10_1(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_10[0]_i_84_n_0\
    );
\counter_buffer_10[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_10_1(14),
      I2 => counter_1_ns_reg(15),
      I3 => count_upto_10_1(15),
      O => \counter_buffer_10[0]_i_85_n_0\
    );
\counter_buffer_10[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_10_1(12),
      I2 => counter_1_ns_reg(13),
      I3 => count_upto_10_1(13),
      O => \counter_buffer_10[0]_i_86_n_0\
    );
\counter_buffer_10[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => count_upto_10_1(10),
      I2 => counter_1_ns_reg(11),
      I3 => count_upto_10_1(11),
      O => \counter_buffer_10[0]_i_87_n_0\
    );
\counter_buffer_10[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => count_upto_10_1(8),
      I2 => counter_1_ns_reg(9),
      I3 => count_upto_10_1(9),
      O => \counter_buffer_10[0]_i_88_n_0\
    );
\counter_buffer_10[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_1_ns_reg(7),
      I3 => counter_buffer_103(7),
      O => \counter_buffer_10[0]_i_89_n_0\
    );
\counter_buffer_10[0]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_1_ns_reg(5),
      I3 => counter_buffer_103(5),
      O => \counter_buffer_10[0]_i_90_n_0\
    );
\counter_buffer_10[0]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_103(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_1_ns_reg(3),
      I3 => counter_buffer_103(3),
      O => \counter_buffer_10[0]_i_91_n_0\
    );
\counter_buffer_10[0]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      I2 => counter_buffer_103(1),
      O => \counter_buffer_10[0]_i_92_n_0\
    );
\counter_buffer_10[0]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_buffer_103(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_10[0]_i_93_n_0\
    );
\counter_buffer_10[0]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_buffer_103(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_10[0]_i_94_n_0\
    );
\counter_buffer_10[0]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_103(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_buffer_103(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_10[0]_i_95_n_0\
    );
\counter_buffer_10[0]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_buffer_103(1),
      I2 => counter_1_ns_reg(1),
      O => \counter_buffer_10[0]_i_96_n_0\
    );
\counter_buffer_10[0]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_10_1(19),
      I1 => count_upto_10(19),
      O => \counter_buffer_10[0]_i_99_n_0\
    );
\counter_buffer_10[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(15),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[12]_i_2_n_0\
    );
\counter_buffer_10[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(14),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[12]_i_3_n_0\
    );
\counter_buffer_10[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(13),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[12]_i_4_n_0\
    );
\counter_buffer_10[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(12),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[12]_i_5_n_0\
    );
\counter_buffer_10[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(19),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[16]_i_2_n_0\
    );
\counter_buffer_10[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(18),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[16]_i_3_n_0\
    );
\counter_buffer_10[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(17),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[16]_i_4_n_0\
    );
\counter_buffer_10[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(16),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[16]_i_5_n_0\
    );
\counter_buffer_10[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(23),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[20]_i_2_n_0\
    );
\counter_buffer_10[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(22),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[20]_i_3_n_0\
    );
\counter_buffer_10[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(21),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[20]_i_4_n_0\
    );
\counter_buffer_10[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(20),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[20]_i_5_n_0\
    );
\counter_buffer_10[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(27),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[24]_i_2_n_0\
    );
\counter_buffer_10[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(26),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[24]_i_3_n_0\
    );
\counter_buffer_10[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(25),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[24]_i_4_n_0\
    );
\counter_buffer_10[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(24),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[24]_i_5_n_0\
    );
\counter_buffer_10[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(31),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[28]_i_2_n_0\
    );
\counter_buffer_10[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(30),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[28]_i_3_n_0\
    );
\counter_buffer_10[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(29),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[28]_i_4_n_0\
    );
\counter_buffer_10[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(28),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[28]_i_5_n_0\
    );
\counter_buffer_10[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(7),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[4]_i_2_n_0\
    );
\counter_buffer_10[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(6),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[4]_i_3_n_0\
    );
\counter_buffer_10[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(5),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[4]_i_4_n_0\
    );
\counter_buffer_10[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(4),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[4]_i_5_n_0\
    );
\counter_buffer_10[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(11),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[8]_i_2_n_0\
    );
\counter_buffer_10[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(10),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[8]_i_3_n_0\
    );
\counter_buffer_10[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(9),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[8]_i_4_n_0\
    );
\counter_buffer_10[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_10_reg(8),
      I1 => counter_buffer_1022_in,
      I2 => counter_buffer_102,
      O => \counter_buffer_10[8]_i_5_n_0\
    );
\counter_buffer_10_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \counter_buffer_10_reg[0]_i_1_n_7\,
      PRE => reset,
      Q => counter_buffer_10_reg(0)
    );
\counter_buffer_10_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_10_reg[0]_i_1_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_1_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_1_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \counter_buffer_10[0]_i_2_n_0\,
      O(3) => \counter_buffer_10_reg[0]_i_1_n_4\,
      O(2) => \counter_buffer_10_reg[0]_i_1_n_5\,
      O(1) => \counter_buffer_10_reg[0]_i_1_n_6\,
      O(0) => \counter_buffer_10_reg[0]_i_1_n_7\,
      S(3) => \counter_buffer_10[0]_i_3_n_0\,
      S(2) => \counter_buffer_10[0]_i_4_n_0\,
      S(1) => \counter_buffer_10[0]_i_5_n_0\,
      S(0) => \counter_buffer_10[0]_i_6_n_0\
    );
\counter_buffer_10_reg[0]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_10_reg[0]_i_123_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_123_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_123_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_123_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_10[0]_i_140_n_0\,
      DI(2) => \counter_buffer_10[0]_i_141_n_0\,
      DI(1) => \counter_buffer_10[0]_i_142_n_0\,
      DI(0) => '0',
      O(3 downto 0) => counter_buffer_103(4 downto 1),
      S(3) => \counter_buffer_10[0]_i_143_n_0\,
      S(2) => \counter_buffer_10[0]_i_144_n_0\,
      S(1) => \counter_buffer_10[0]_i_145_n_0\,
      S(0) => \counter_buffer_10[0]_i_146_n_0\
    );
\counter_buffer_10_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_39_n_0\,
      CO(3) => \counter_buffer_10_reg[0]_i_18_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_18_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_18_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_10[0]_i_40_n_0\,
      DI(2) => \counter_buffer_10[0]_i_41_n_0\,
      DI(1) => \counter_buffer_10[0]_i_42_n_0\,
      DI(0) => \counter_buffer_10[0]_i_43_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_10_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_10[0]_i_44_n_0\,
      S(2) => \counter_buffer_10[0]_i_45_n_0\,
      S(1) => \counter_buffer_10[0]_i_46_n_0\,
      S(0) => \counter_buffer_10[0]_i_47_n_0\
    );
\counter_buffer_10_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_48_n_0\,
      CO(3) => \counter_buffer_10_reg[0]_i_27_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_27_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_27_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_10[0]_i_49_n_0\,
      DI(2) => \counter_buffer_10[0]_i_50_n_0\,
      DI(1) => \counter_buffer_10[0]_i_51_n_0\,
      DI(0) => \counter_buffer_10[0]_i_52_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_10_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_10[0]_i_53_n_0\,
      S(2) => \counter_buffer_10[0]_i_54_n_0\,
      S(1) => \counter_buffer_10[0]_i_55_n_0\,
      S(0) => \counter_buffer_10[0]_i_56_n_0\
    );
\counter_buffer_10_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_37_n_0\,
      CO(3 downto 2) => \NLW_counter_buffer_10_reg[0]_i_36_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_buffer_10_reg[0]_i_36_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \counter_buffer_10[0]_i_59_n_0\,
      DI(0) => \counter_buffer_10[0]_i_60_n_0\,
      O(3) => \NLW_counter_buffer_10_reg[0]_i_36_O_UNCONNECTED\(3),
      O(2 downto 0) => counter_buffer_103(31 downto 29),
      S(3) => '0',
      S(2) => \counter_buffer_10[0]_i_61_n_0\,
      S(1) => \counter_buffer_10[0]_i_62_n_0\,
      S(0) => \counter_buffer_10[0]_i_63_n_0\
    );
\counter_buffer_10_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_38_n_0\,
      CO(3) => \counter_buffer_10_reg[0]_i_37_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_37_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_37_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_10[0]_i_64_n_0\,
      DI(2) => \counter_buffer_10[0]_i_65_n_0\,
      DI(1) => \counter_buffer_10[0]_i_66_n_0\,
      DI(0) => \counter_buffer_10[0]_i_67_n_0\,
      O(3 downto 0) => counter_buffer_103(28 downto 25),
      S(3) => \counter_buffer_10[0]_i_68_n_0\,
      S(2) => \counter_buffer_10[0]_i_69_n_0\,
      S(1) => \counter_buffer_10[0]_i_70_n_0\,
      S(0) => \counter_buffer_10[0]_i_71_n_0\
    );
\counter_buffer_10_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_57_n_0\,
      CO(3) => \counter_buffer_10_reg[0]_i_38_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_38_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_38_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_10[0]_i_72_n_0\,
      DI(2) => \counter_buffer_10[0]_i_73_n_0\,
      DI(1) => \counter_buffer_10[0]_i_74_n_0\,
      DI(0) => \counter_buffer_10[0]_i_75_n_0\,
      O(3 downto 0) => counter_buffer_103(24 downto 21),
      S(3) => \counter_buffer_10[0]_i_76_n_0\,
      S(2) => \counter_buffer_10[0]_i_77_n_0\,
      S(1) => \counter_buffer_10[0]_i_78_n_0\,
      S(0) => \counter_buffer_10[0]_i_79_n_0\
    );
\counter_buffer_10_reg[0]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_80_n_0\,
      CO(3) => \counter_buffer_10_reg[0]_i_39_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_39_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_39_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_10[0]_i_81_n_0\,
      DI(2) => \counter_buffer_10[0]_i_82_n_0\,
      DI(1) => \counter_buffer_10[0]_i_83_n_0\,
      DI(0) => \counter_buffer_10[0]_i_84_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_10_reg[0]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_10[0]_i_85_n_0\,
      S(2) => \counter_buffer_10[0]_i_86_n_0\,
      S(1) => \counter_buffer_10[0]_i_87_n_0\,
      S(0) => \counter_buffer_10[0]_i_88_n_0\
    );
\counter_buffer_10_reg[0]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_10_reg[0]_i_48_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_48_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_48_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_48_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_10[0]_i_89_n_0\,
      DI(2) => \counter_buffer_10[0]_i_90_n_0\,
      DI(1) => \counter_buffer_10[0]_i_91_n_0\,
      DI(0) => \counter_buffer_10[0]_i_92_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_10_reg[0]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_10[0]_i_93_n_0\,
      S(2) => \counter_buffer_10[0]_i_94_n_0\,
      S(1) => \counter_buffer_10[0]_i_95_n_0\,
      S(0) => \counter_buffer_10[0]_i_96_n_0\
    );
\counter_buffer_10_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_58_n_0\,
      CO(3) => \counter_buffer_10_reg[0]_i_57_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_57_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_57_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_10[0]_i_99_n_0\,
      DI(2) => \counter_buffer_10[0]_i_100_n_0\,
      DI(1) => \counter_buffer_10[0]_i_101_n_0\,
      DI(0) => \counter_buffer_10[0]_i_102_n_0\,
      O(3 downto 0) => counter_buffer_103(20 downto 17),
      S(3) => \counter_buffer_10[0]_i_103_n_0\,
      S(2) => \counter_buffer_10[0]_i_104_n_0\,
      S(1) => \counter_buffer_10[0]_i_105_n_0\,
      S(0) => \counter_buffer_10[0]_i_106_n_0\
    );
\counter_buffer_10_reg[0]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_97_n_0\,
      CO(3) => \counter_buffer_10_reg[0]_i_58_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_58_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_58_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_10[0]_i_107_n_0\,
      DI(2) => \counter_buffer_10[0]_i_108_n_0\,
      DI(1) => \counter_buffer_10[0]_i_109_n_0\,
      DI(0) => \counter_buffer_10[0]_i_110_n_0\,
      O(3 downto 0) => counter_buffer_103(16 downto 13),
      S(3) => \counter_buffer_10[0]_i_111_n_0\,
      S(2) => \counter_buffer_10[0]_i_112_n_0\,
      S(1) => \counter_buffer_10[0]_i_113_n_0\,
      S(0) => \counter_buffer_10[0]_i_114_n_0\
    );
\counter_buffer_10_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_9_n_0\,
      CO(3) => counter_buffer_1022_in,
      CO(2) => \counter_buffer_10_reg[0]_i_7_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_7_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_10[0]_i_10_n_0\,
      DI(2) => \counter_buffer_10[0]_i_11_n_0\,
      DI(1) => \counter_buffer_10[0]_i_12_n_0\,
      DI(0) => \counter_buffer_10[0]_i_13_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_10_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_10[0]_i_14_n_0\,
      S(2) => \counter_buffer_10[0]_i_15_n_0\,
      S(1) => \counter_buffer_10[0]_i_16_n_0\,
      S(0) => \counter_buffer_10[0]_i_17_n_0\
    );
\counter_buffer_10_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_18_n_0\,
      CO(3) => counter_buffer_102,
      CO(2) => \counter_buffer_10_reg[0]_i_8_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_8_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_10[0]_i_19_n_0\,
      DI(2) => \counter_buffer_10[0]_i_20_n_0\,
      DI(1) => \counter_buffer_10[0]_i_21_n_0\,
      DI(0) => \counter_buffer_10[0]_i_22_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_10_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_10[0]_i_23_n_0\,
      S(2) => \counter_buffer_10[0]_i_24_n_0\,
      S(1) => \counter_buffer_10[0]_i_25_n_0\,
      S(0) => \counter_buffer_10[0]_i_26_n_0\
    );
\counter_buffer_10_reg[0]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_10_reg[0]_i_80_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_80_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_80_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_80_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_10[0]_i_115_n_0\,
      DI(2) => \counter_buffer_10[0]_i_116_n_0\,
      DI(1) => \counter_buffer_10[0]_i_117_n_0\,
      DI(0) => \counter_buffer_10[0]_i_118_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_10_reg[0]_i_80_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_10[0]_i_119_n_0\,
      S(2) => \counter_buffer_10[0]_i_120_n_0\,
      S(1) => \counter_buffer_10[0]_i_121_n_0\,
      S(0) => \counter_buffer_10[0]_i_122_n_0\
    );
\counter_buffer_10_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_27_n_0\,
      CO(3) => \counter_buffer_10_reg[0]_i_9_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_9_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_9_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_10[0]_i_28_n_0\,
      DI(2) => \counter_buffer_10[0]_i_29_n_0\,
      DI(1) => \counter_buffer_10[0]_i_30_n_0\,
      DI(0) => \counter_buffer_10[0]_i_31_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_10_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_10[0]_i_32_n_0\,
      S(2) => \counter_buffer_10[0]_i_33_n_0\,
      S(1) => \counter_buffer_10[0]_i_34_n_0\,
      S(0) => \counter_buffer_10[0]_i_35_n_0\
    );
\counter_buffer_10_reg[0]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_98_n_0\,
      CO(3) => \counter_buffer_10_reg[0]_i_97_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_97_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_97_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_97_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_10[0]_i_124_n_0\,
      DI(2) => \counter_buffer_10[0]_i_125_n_0\,
      DI(1) => \counter_buffer_10[0]_i_126_n_0\,
      DI(0) => \counter_buffer_10[0]_i_127_n_0\,
      O(3 downto 0) => counter_buffer_103(12 downto 9),
      S(3) => \counter_buffer_10[0]_i_128_n_0\,
      S(2) => \counter_buffer_10[0]_i_129_n_0\,
      S(1) => \counter_buffer_10[0]_i_130_n_0\,
      S(0) => \counter_buffer_10[0]_i_131_n_0\
    );
\counter_buffer_10_reg[0]_i_98\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_123_n_0\,
      CO(3) => \counter_buffer_10_reg[0]_i_98_n_0\,
      CO(2) => \counter_buffer_10_reg[0]_i_98_n_1\,
      CO(1) => \counter_buffer_10_reg[0]_i_98_n_2\,
      CO(0) => \counter_buffer_10_reg[0]_i_98_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_10[0]_i_132_n_0\,
      DI(2) => \counter_buffer_10[0]_i_133_n_0\,
      DI(1) => \counter_buffer_10[0]_i_134_n_0\,
      DI(0) => \counter_buffer_10[0]_i_135_n_0\,
      O(3 downto 0) => counter_buffer_103(8 downto 5),
      S(3) => \counter_buffer_10[0]_i_136_n_0\,
      S(2) => \counter_buffer_10[0]_i_137_n_0\,
      S(1) => \counter_buffer_10[0]_i_138_n_0\,
      S(0) => \counter_buffer_10[0]_i_139_n_0\
    );
\counter_buffer_10_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[8]_i_1_n_5\,
      Q => counter_buffer_10_reg(10)
    );
\counter_buffer_10_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[8]_i_1_n_4\,
      Q => counter_buffer_10_reg(11)
    );
\counter_buffer_10_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[12]_i_1_n_7\,
      Q => counter_buffer_10_reg(12)
    );
\counter_buffer_10_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[8]_i_1_n_0\,
      CO(3) => \counter_buffer_10_reg[12]_i_1_n_0\,
      CO(2) => \counter_buffer_10_reg[12]_i_1_n_1\,
      CO(1) => \counter_buffer_10_reg[12]_i_1_n_2\,
      CO(0) => \counter_buffer_10_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_10_reg[12]_i_1_n_4\,
      O(2) => \counter_buffer_10_reg[12]_i_1_n_5\,
      O(1) => \counter_buffer_10_reg[12]_i_1_n_6\,
      O(0) => \counter_buffer_10_reg[12]_i_1_n_7\,
      S(3) => \counter_buffer_10[12]_i_2_n_0\,
      S(2) => \counter_buffer_10[12]_i_3_n_0\,
      S(1) => \counter_buffer_10[12]_i_4_n_0\,
      S(0) => \counter_buffer_10[12]_i_5_n_0\
    );
\counter_buffer_10_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[12]_i_1_n_6\,
      Q => counter_buffer_10_reg(13)
    );
\counter_buffer_10_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[12]_i_1_n_5\,
      Q => counter_buffer_10_reg(14)
    );
\counter_buffer_10_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[12]_i_1_n_4\,
      Q => counter_buffer_10_reg(15)
    );
\counter_buffer_10_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[16]_i_1_n_7\,
      Q => counter_buffer_10_reg(16)
    );
\counter_buffer_10_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[12]_i_1_n_0\,
      CO(3) => \counter_buffer_10_reg[16]_i_1_n_0\,
      CO(2) => \counter_buffer_10_reg[16]_i_1_n_1\,
      CO(1) => \counter_buffer_10_reg[16]_i_1_n_2\,
      CO(0) => \counter_buffer_10_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_10_reg[16]_i_1_n_4\,
      O(2) => \counter_buffer_10_reg[16]_i_1_n_5\,
      O(1) => \counter_buffer_10_reg[16]_i_1_n_6\,
      O(0) => \counter_buffer_10_reg[16]_i_1_n_7\,
      S(3) => \counter_buffer_10[16]_i_2_n_0\,
      S(2) => \counter_buffer_10[16]_i_3_n_0\,
      S(1) => \counter_buffer_10[16]_i_4_n_0\,
      S(0) => \counter_buffer_10[16]_i_5_n_0\
    );
\counter_buffer_10_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[16]_i_1_n_6\,
      Q => counter_buffer_10_reg(17)
    );
\counter_buffer_10_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[16]_i_1_n_5\,
      Q => counter_buffer_10_reg(18)
    );
\counter_buffer_10_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[16]_i_1_n_4\,
      Q => counter_buffer_10_reg(19)
    );
\counter_buffer_10_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[0]_i_1_n_6\,
      Q => counter_buffer_10_reg(1)
    );
\counter_buffer_10_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[20]_i_1_n_7\,
      Q => counter_buffer_10_reg(20)
    );
\counter_buffer_10_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[16]_i_1_n_0\,
      CO(3) => \counter_buffer_10_reg[20]_i_1_n_0\,
      CO(2) => \counter_buffer_10_reg[20]_i_1_n_1\,
      CO(1) => \counter_buffer_10_reg[20]_i_1_n_2\,
      CO(0) => \counter_buffer_10_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_10_reg[20]_i_1_n_4\,
      O(2) => \counter_buffer_10_reg[20]_i_1_n_5\,
      O(1) => \counter_buffer_10_reg[20]_i_1_n_6\,
      O(0) => \counter_buffer_10_reg[20]_i_1_n_7\,
      S(3) => \counter_buffer_10[20]_i_2_n_0\,
      S(2) => \counter_buffer_10[20]_i_3_n_0\,
      S(1) => \counter_buffer_10[20]_i_4_n_0\,
      S(0) => \counter_buffer_10[20]_i_5_n_0\
    );
\counter_buffer_10_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[20]_i_1_n_6\,
      Q => counter_buffer_10_reg(21)
    );
\counter_buffer_10_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[20]_i_1_n_5\,
      Q => counter_buffer_10_reg(22)
    );
\counter_buffer_10_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[20]_i_1_n_4\,
      Q => counter_buffer_10_reg(23)
    );
\counter_buffer_10_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[24]_i_1_n_7\,
      Q => counter_buffer_10_reg(24)
    );
\counter_buffer_10_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[20]_i_1_n_0\,
      CO(3) => \counter_buffer_10_reg[24]_i_1_n_0\,
      CO(2) => \counter_buffer_10_reg[24]_i_1_n_1\,
      CO(1) => \counter_buffer_10_reg[24]_i_1_n_2\,
      CO(0) => \counter_buffer_10_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_10_reg[24]_i_1_n_4\,
      O(2) => \counter_buffer_10_reg[24]_i_1_n_5\,
      O(1) => \counter_buffer_10_reg[24]_i_1_n_6\,
      O(0) => \counter_buffer_10_reg[24]_i_1_n_7\,
      S(3) => \counter_buffer_10[24]_i_2_n_0\,
      S(2) => \counter_buffer_10[24]_i_3_n_0\,
      S(1) => \counter_buffer_10[24]_i_4_n_0\,
      S(0) => \counter_buffer_10[24]_i_5_n_0\
    );
\counter_buffer_10_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[24]_i_1_n_6\,
      Q => counter_buffer_10_reg(25)
    );
\counter_buffer_10_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[24]_i_1_n_5\,
      Q => counter_buffer_10_reg(26)
    );
\counter_buffer_10_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[24]_i_1_n_4\,
      Q => counter_buffer_10_reg(27)
    );
\counter_buffer_10_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[28]_i_1_n_7\,
      Q => counter_buffer_10_reg(28)
    );
\counter_buffer_10_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_buffer_10_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_10_reg[28]_i_1_n_1\,
      CO(1) => \counter_buffer_10_reg[28]_i_1_n_2\,
      CO(0) => \counter_buffer_10_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_10_reg[28]_i_1_n_4\,
      O(2) => \counter_buffer_10_reg[28]_i_1_n_5\,
      O(1) => \counter_buffer_10_reg[28]_i_1_n_6\,
      O(0) => \counter_buffer_10_reg[28]_i_1_n_7\,
      S(3) => \counter_buffer_10[28]_i_2_n_0\,
      S(2) => \counter_buffer_10[28]_i_3_n_0\,
      S(1) => \counter_buffer_10[28]_i_4_n_0\,
      S(0) => \counter_buffer_10[28]_i_5_n_0\
    );
\counter_buffer_10_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[28]_i_1_n_6\,
      Q => counter_buffer_10_reg(29)
    );
\counter_buffer_10_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[0]_i_1_n_5\,
      Q => counter_buffer_10_reg(2)
    );
\counter_buffer_10_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[28]_i_1_n_5\,
      Q => counter_buffer_10_reg(30)
    );
\counter_buffer_10_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[28]_i_1_n_4\,
      Q => counter_buffer_10_reg(31)
    );
\counter_buffer_10_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[0]_i_1_n_4\,
      Q => counter_buffer_10_reg(3)
    );
\counter_buffer_10_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[4]_i_1_n_7\,
      Q => counter_buffer_10_reg(4)
    );
\counter_buffer_10_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[0]_i_1_n_0\,
      CO(3) => \counter_buffer_10_reg[4]_i_1_n_0\,
      CO(2) => \counter_buffer_10_reg[4]_i_1_n_1\,
      CO(1) => \counter_buffer_10_reg[4]_i_1_n_2\,
      CO(0) => \counter_buffer_10_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_10_reg[4]_i_1_n_4\,
      O(2) => \counter_buffer_10_reg[4]_i_1_n_5\,
      O(1) => \counter_buffer_10_reg[4]_i_1_n_6\,
      O(0) => \counter_buffer_10_reg[4]_i_1_n_7\,
      S(3) => \counter_buffer_10[4]_i_2_n_0\,
      S(2) => \counter_buffer_10[4]_i_3_n_0\,
      S(1) => \counter_buffer_10[4]_i_4_n_0\,
      S(0) => \counter_buffer_10[4]_i_5_n_0\
    );
\counter_buffer_10_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[4]_i_1_n_6\,
      Q => counter_buffer_10_reg(5)
    );
\counter_buffer_10_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[4]_i_1_n_5\,
      Q => counter_buffer_10_reg(6)
    );
\counter_buffer_10_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[4]_i_1_n_4\,
      Q => counter_buffer_10_reg(7)
    );
\counter_buffer_10_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[8]_i_1_n_7\,
      Q => counter_buffer_10_reg(8)
    );
\counter_buffer_10_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_10_reg[4]_i_1_n_0\,
      CO(3) => \counter_buffer_10_reg[8]_i_1_n_0\,
      CO(2) => \counter_buffer_10_reg[8]_i_1_n_1\,
      CO(1) => \counter_buffer_10_reg[8]_i_1_n_2\,
      CO(0) => \counter_buffer_10_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_10_reg[8]_i_1_n_4\,
      O(2) => \counter_buffer_10_reg[8]_i_1_n_5\,
      O(1) => \counter_buffer_10_reg[8]_i_1_n_6\,
      O(0) => \counter_buffer_10_reg[8]_i_1_n_7\,
      S(3) => \counter_buffer_10[8]_i_2_n_0\,
      S(2) => \counter_buffer_10[8]_i_3_n_0\,
      S(1) => \counter_buffer_10[8]_i_4_n_0\,
      S(0) => \counter_buffer_10[8]_i_5_n_0\
    );
\counter_buffer_10_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_10_reg[8]_i_1_n_6\,
      Q => counter_buffer_10_reg(9)
    );
\counter_buffer_1[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_1_ns_reg(31),
      I3 => counter_buffer_13(31),
      O => \counter_buffer_1[0]_i_10_n_0\
    );
\counter_buffer_1[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      O => \counter_buffer_1[0]_i_100_n_0\
    );
\counter_buffer_1[0]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => counter_1_ns_reg(7),
      O => \counter_buffer_1[0]_i_101_n_0\
    );
\counter_buffer_1[0]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => counter_1_ns_reg(5),
      O => \counter_buffer_1[0]_i_102_n_0\
    );
\counter_buffer_1[0]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => counter_1_ns_reg(3),
      O => \counter_buffer_1[0]_i_103_n_0\
    );
\counter_buffer_1[0]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      O => \counter_buffer_1[0]_i_104_n_0\
    );
\counter_buffer_1[0]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(12),
      O => \counter_buffer_1[0]_i_106_n_0\
    );
\counter_buffer_1[0]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(11),
      O => \counter_buffer_1[0]_i_107_n_0\
    );
\counter_buffer_1[0]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(10),
      O => \counter_buffer_1[0]_i_108_n_0\
    );
\counter_buffer_1[0]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(9),
      O => \counter_buffer_1[0]_i_109_n_0\
    );
\counter_buffer_1[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_1_ns_reg(29),
      I3 => counter_buffer_13(29),
      O => \counter_buffer_1[0]_i_11_n_0\
    );
\counter_buffer_1[0]_i_110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(8),
      O => \counter_buffer_1[0]_i_110_n_0\
    );
\counter_buffer_1[0]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(7),
      O => \counter_buffer_1[0]_i_111_n_0\
    );
\counter_buffer_1[0]_i_112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(6),
      O => \counter_buffer_1[0]_i_112_n_0\
    );
\counter_buffer_1[0]_i_113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(5),
      O => \counter_buffer_1[0]_i_113_n_0\
    );
\counter_buffer_1[0]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(4),
      O => \counter_buffer_1[0]_i_114_n_0\
    );
\counter_buffer_1[0]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(3),
      O => \counter_buffer_1[0]_i_115_n_0\
    );
\counter_buffer_1[0]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(2),
      O => \counter_buffer_1[0]_i_116_n_0\
    );
\counter_buffer_1[0]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(1),
      O => \counter_buffer_1[0]_i_117_n_0\
    );
\counter_buffer_1[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_1_ns_reg(27),
      I3 => counter_buffer_13(27),
      O => \counter_buffer_1[0]_i_12_n_0\
    );
\counter_buffer_1[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_1_ns_reg(25),
      I3 => counter_buffer_13(25),
      O => \counter_buffer_1[0]_i_13_n_0\
    );
\counter_buffer_1[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_buffer_13(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_1[0]_i_14_n_0\
    );
\counter_buffer_1[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_buffer_13(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_1[0]_i_15_n_0\
    );
\counter_buffer_1[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_buffer_13(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_1[0]_i_16_n_0\
    );
\counter_buffer_1[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_buffer_13(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_1[0]_i_17_n_0\
    );
\counter_buffer_1[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => counter_1_ns_reg(31),
      O => \counter_buffer_1[0]_i_19_n_0\
    );
\counter_buffer_1[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_buffer_1210_in,
      I1 => counter_buffer_12,
      O => \counter_buffer_1[0]_i_2_n_0\
    );
\counter_buffer_1[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => counter_1_ns_reg(29),
      O => \counter_buffer_1[0]_i_20_n_0\
    );
\counter_buffer_1[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => counter_1_ns_reg(27),
      O => \counter_buffer_1[0]_i_21_n_0\
    );
\counter_buffer_1[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => counter_1_ns_reg(25),
      O => \counter_buffer_1[0]_i_22_n_0\
    );
\counter_buffer_1[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => counter_1_ns_reg(31),
      O => \counter_buffer_1[0]_i_23_n_0\
    );
\counter_buffer_1[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => counter_1_ns_reg(29),
      O => \counter_buffer_1[0]_i_24_n_0\
    );
\counter_buffer_1[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => counter_1_ns_reg(27),
      O => \counter_buffer_1[0]_i_25_n_0\
    );
\counter_buffer_1[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => counter_1_ns_reg(25),
      O => \counter_buffer_1[0]_i_26_n_0\
    );
\counter_buffer_1[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_1_ns_reg(23),
      I3 => counter_buffer_13(23),
      O => \counter_buffer_1[0]_i_28_n_0\
    );
\counter_buffer_1[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_1_ns_reg(21),
      I3 => counter_buffer_13(21),
      O => \counter_buffer_1[0]_i_29_n_0\
    );
\counter_buffer_1[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(3),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[0]_i_3_n_0\
    );
\counter_buffer_1[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_1_ns_reg(19),
      I3 => counter_buffer_13(19),
      O => \counter_buffer_1[0]_i_30_n_0\
    );
\counter_buffer_1[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_1_ns_reg(17),
      I3 => counter_buffer_13(17),
      O => \counter_buffer_1[0]_i_31_n_0\
    );
\counter_buffer_1[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_buffer_13(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_1[0]_i_32_n_0\
    );
\counter_buffer_1[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_buffer_13(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_1[0]_i_33_n_0\
    );
\counter_buffer_1[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_buffer_13(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_1[0]_i_34_n_0\
    );
\counter_buffer_1[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_buffer_13(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_1[0]_i_35_n_0\
    );
\counter_buffer_1[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(2),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[0]_i_4_n_0\
    );
\counter_buffer_1[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => counter_1_ns_reg(23),
      O => \counter_buffer_1[0]_i_40_n_0\
    );
\counter_buffer_1[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => counter_1_ns_reg(21),
      O => \counter_buffer_1[0]_i_41_n_0\
    );
\counter_buffer_1[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => counter_1_ns_reg(19),
      O => \counter_buffer_1[0]_i_42_n_0\
    );
\counter_buffer_1[0]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => counter_1_ns_reg(17),
      O => \counter_buffer_1[0]_i_43_n_0\
    );
\counter_buffer_1[0]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => counter_1_ns_reg(23),
      O => \counter_buffer_1[0]_i_44_n_0\
    );
\counter_buffer_1[0]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => counter_1_ns_reg(21),
      O => \counter_buffer_1[0]_i_45_n_0\
    );
\counter_buffer_1[0]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => counter_1_ns_reg(19),
      O => \counter_buffer_1[0]_i_46_n_0\
    );
\counter_buffer_1[0]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => counter_1_ns_reg(17),
      O => \counter_buffer_1[0]_i_47_n_0\
    );
\counter_buffer_1[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_1_ns_reg(15),
      I3 => counter_buffer_13(15),
      O => \counter_buffer_1[0]_i_49_n_0\
    );
\counter_buffer_1[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(1),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[0]_i_5_n_0\
    );
\counter_buffer_1[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_1_ns_reg(13),
      I3 => counter_buffer_13(13),
      O => \counter_buffer_1[0]_i_50_n_0\
    );
\counter_buffer_1[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_1_ns_reg(11),
      I3 => counter_buffer_13(11),
      O => \counter_buffer_1[0]_i_51_n_0\
    );
\counter_buffer_1[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_1_ns_reg(9),
      I3 => counter_buffer_13(9),
      O => \counter_buffer_1[0]_i_52_n_0\
    );
\counter_buffer_1[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_buffer_13(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_1[0]_i_53_n_0\
    );
\counter_buffer_1[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_buffer_13(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_1[0]_i_54_n_0\
    );
\counter_buffer_1[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_buffer_13(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_1[0]_i_55_n_0\
    );
\counter_buffer_1[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_buffer_13(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_1[0]_i_56_n_0\
    );
\counter_buffer_1[0]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(31),
      O => \counter_buffer_1[0]_i_59_n_0\
    );
\counter_buffer_1[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => counter_buffer_1_reg(0),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[0]_i_6_n_0\
    );
\counter_buffer_1[0]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(30),
      O => \counter_buffer_1[0]_i_60_n_0\
    );
\counter_buffer_1[0]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(29),
      O => \counter_buffer_1[0]_i_61_n_0\
    );
\counter_buffer_1[0]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(28),
      O => \counter_buffer_1[0]_i_62_n_0\
    );
\counter_buffer_1[0]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(27),
      O => \counter_buffer_1[0]_i_63_n_0\
    );
\counter_buffer_1[0]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(26),
      O => \counter_buffer_1[0]_i_64_n_0\
    );
\counter_buffer_1[0]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(25),
      O => \counter_buffer_1[0]_i_65_n_0\
    );
\counter_buffer_1[0]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(24),
      O => \counter_buffer_1[0]_i_66_n_0\
    );
\counter_buffer_1[0]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(23),
      O => \counter_buffer_1[0]_i_67_n_0\
    );
\counter_buffer_1[0]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(22),
      O => \counter_buffer_1[0]_i_68_n_0\
    );
\counter_buffer_1[0]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(21),
      O => \counter_buffer_1[0]_i_69_n_0\
    );
\counter_buffer_1[0]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => counter_1_ns_reg(15),
      O => \counter_buffer_1[0]_i_71_n_0\
    );
\counter_buffer_1[0]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => counter_1_ns_reg(13),
      O => \counter_buffer_1[0]_i_72_n_0\
    );
\counter_buffer_1[0]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => counter_1_ns_reg(11),
      O => \counter_buffer_1[0]_i_73_n_0\
    );
\counter_buffer_1[0]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => counter_1_ns_reg(9),
      O => \counter_buffer_1[0]_i_74_n_0\
    );
\counter_buffer_1[0]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => counter_1_ns_reg(15),
      O => \counter_buffer_1[0]_i_75_n_0\
    );
\counter_buffer_1[0]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => counter_1_ns_reg(13),
      O => \counter_buffer_1[0]_i_76_n_0\
    );
\counter_buffer_1[0]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => counter_1_ns_reg(11),
      O => \counter_buffer_1[0]_i_77_n_0\
    );
\counter_buffer_1[0]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => counter_1_ns_reg(9),
      O => \counter_buffer_1[0]_i_78_n_0\
    );
\counter_buffer_1[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_1_ns_reg(7),
      I3 => counter_buffer_13(7),
      O => \counter_buffer_1[0]_i_79_n_0\
    );
\counter_buffer_1[0]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_1_ns_reg(5),
      I3 => counter_buffer_13(5),
      O => \counter_buffer_1[0]_i_80_n_0\
    );
\counter_buffer_1[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_13(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_1_ns_reg(3),
      I3 => counter_buffer_13(3),
      O => \counter_buffer_1[0]_i_81_n_0\
    );
\counter_buffer_1[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => \^s\(0),
      I2 => counter_1_ns_reg(1),
      I3 => counter_buffer_13(1),
      O => \counter_buffer_1[0]_i_82_n_0\
    );
\counter_buffer_1[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_buffer_13(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_1[0]_i_83_n_0\
    );
\counter_buffer_1[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_buffer_13(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_1[0]_i_84_n_0\
    );
\counter_buffer_1[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_13(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_buffer_13(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_1[0]_i_85_n_0\
    );
\counter_buffer_1[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^s\(0),
      I1 => counter_1_ns_reg(0),
      I2 => counter_buffer_13(1),
      I3 => counter_1_ns_reg(1),
      O => \counter_buffer_1[0]_i_86_n_0\
    );
\counter_buffer_1[0]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(20),
      O => \counter_buffer_1[0]_i_89_n_0\
    );
\counter_buffer_1[0]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(19),
      O => \counter_buffer_1[0]_i_90_n_0\
    );
\counter_buffer_1[0]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(18),
      O => \counter_buffer_1[0]_i_91_n_0\
    );
\counter_buffer_1[0]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(17),
      O => \counter_buffer_1[0]_i_92_n_0\
    );
\counter_buffer_1[0]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(16),
      O => \counter_buffer_1[0]_i_93_n_0\
    );
\counter_buffer_1[0]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(15),
      O => \counter_buffer_1[0]_i_94_n_0\
    );
\counter_buffer_1[0]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(14),
      O => \counter_buffer_1[0]_i_95_n_0\
    );
\counter_buffer_1[0]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_3_1(13),
      O => \counter_buffer_1[0]_i_96_n_0\
    );
\counter_buffer_1[0]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => counter_1_ns_reg(7),
      O => \counter_buffer_1[0]_i_97_n_0\
    );
\counter_buffer_1[0]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => counter_1_ns_reg(5),
      O => \counter_buffer_1[0]_i_98_n_0\
    );
\counter_buffer_1[0]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => counter_1_ns_reg(3),
      O => \counter_buffer_1[0]_i_99_n_0\
    );
\counter_buffer_1[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(15),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[12]_i_2_n_0\
    );
\counter_buffer_1[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(14),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[12]_i_3_n_0\
    );
\counter_buffer_1[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(13),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[12]_i_4_n_0\
    );
\counter_buffer_1[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(12),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[12]_i_5_n_0\
    );
\counter_buffer_1[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(19),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[16]_i_2_n_0\
    );
\counter_buffer_1[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(18),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[16]_i_3_n_0\
    );
\counter_buffer_1[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(17),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[16]_i_4_n_0\
    );
\counter_buffer_1[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(16),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[16]_i_5_n_0\
    );
\counter_buffer_1[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(23),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[20]_i_2_n_0\
    );
\counter_buffer_1[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(22),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[20]_i_3_n_0\
    );
\counter_buffer_1[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(21),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[20]_i_4_n_0\
    );
\counter_buffer_1[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(20),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[20]_i_5_n_0\
    );
\counter_buffer_1[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(27),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[24]_i_2_n_0\
    );
\counter_buffer_1[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(26),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[24]_i_3_n_0\
    );
\counter_buffer_1[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(25),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[24]_i_4_n_0\
    );
\counter_buffer_1[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(24),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[24]_i_5_n_0\
    );
\counter_buffer_1[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(31),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[28]_i_2_n_0\
    );
\counter_buffer_1[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(30),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[28]_i_3_n_0\
    );
\counter_buffer_1[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(29),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[28]_i_4_n_0\
    );
\counter_buffer_1[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(28),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[28]_i_5_n_0\
    );
\counter_buffer_1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(7),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[4]_i_2_n_0\
    );
\counter_buffer_1[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(6),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[4]_i_3_n_0\
    );
\counter_buffer_1[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(5),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[4]_i_4_n_0\
    );
\counter_buffer_1[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(4),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[4]_i_5_n_0\
    );
\counter_buffer_1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(11),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[8]_i_2_n_0\
    );
\counter_buffer_1[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(10),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[8]_i_3_n_0\
    );
\counter_buffer_1[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(9),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[8]_i_4_n_0\
    );
\counter_buffer_1[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_1_reg(8),
      I1 => counter_buffer_1210_in,
      I2 => counter_buffer_12,
      O => \counter_buffer_1[8]_i_5_n_0\
    );
\counter_buffer_1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \counter_buffer_1_reg[0]_i_1_n_7\,
      PRE => reset,
      Q => counter_buffer_1_reg(0)
    );
\counter_buffer_1_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_1_reg[0]_i_1_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_1_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_1_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \counter_buffer_1[0]_i_2_n_0\,
      O(3) => \counter_buffer_1_reg[0]_i_1_n_4\,
      O(2) => \counter_buffer_1_reg[0]_i_1_n_5\,
      O(1) => \counter_buffer_1_reg[0]_i_1_n_6\,
      O(0) => \counter_buffer_1_reg[0]_i_1_n_7\,
      S(3) => \counter_buffer_1[0]_i_3_n_0\,
      S(2) => \counter_buffer_1[0]_i_4_n_0\,
      S(1) => \counter_buffer_1[0]_i_5_n_0\,
      S(0) => \counter_buffer_1[0]_i_6_n_0\
    );
\counter_buffer_1_reg[0]_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_1_reg[0]_i_105_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_105_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_105_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_105_n_3\,
      CYINIT => \^s\(0),
      DI(3 downto 0) => count_upto_3_1(4 downto 1),
      O(3 downto 0) => counter_buffer_13(4 downto 1),
      S(3) => \counter_buffer_1[0]_i_114_n_0\,
      S(2) => \counter_buffer_1[0]_i_115_n_0\,
      S(1) => \counter_buffer_1[0]_i_116_n_0\,
      S(0) => \counter_buffer_1[0]_i_117_n_0\
    );
\counter_buffer_1_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_39_n_0\,
      CO(3) => \counter_buffer_1_reg[0]_i_18_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_18_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_18_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_1[0]_i_40_n_0\,
      DI(2) => \counter_buffer_1[0]_i_41_n_0\,
      DI(1) => \counter_buffer_1[0]_i_42_n_0\,
      DI(0) => \counter_buffer_1[0]_i_43_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_1_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_1[0]_i_44_n_0\,
      S(2) => \counter_buffer_1[0]_i_45_n_0\,
      S(1) => \counter_buffer_1[0]_i_46_n_0\,
      S(0) => \counter_buffer_1[0]_i_47_n_0\
    );
\counter_buffer_1_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_48_n_0\,
      CO(3) => \counter_buffer_1_reg[0]_i_27_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_27_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_27_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_1[0]_i_49_n_0\,
      DI(2) => \counter_buffer_1[0]_i_50_n_0\,
      DI(1) => \counter_buffer_1[0]_i_51_n_0\,
      DI(0) => \counter_buffer_1[0]_i_52_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_1_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_1[0]_i_53_n_0\,
      S(2) => \counter_buffer_1[0]_i_54_n_0\,
      S(1) => \counter_buffer_1[0]_i_55_n_0\,
      S(0) => \counter_buffer_1[0]_i_56_n_0\
    );
\counter_buffer_1_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_37_n_0\,
      CO(3 downto 2) => \NLW_counter_buffer_1_reg[0]_i_36_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_buffer_1_reg[0]_i_36_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => count_upto_3_1(30 downto 29),
      O(3) => \NLW_counter_buffer_1_reg[0]_i_36_O_UNCONNECTED\(3),
      O(2 downto 0) => counter_buffer_13(31 downto 29),
      S(3) => '0',
      S(2) => \counter_buffer_1[0]_i_59_n_0\,
      S(1) => \counter_buffer_1[0]_i_60_n_0\,
      S(0) => \counter_buffer_1[0]_i_61_n_0\
    );
\counter_buffer_1_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_38_n_0\,
      CO(3) => \counter_buffer_1_reg[0]_i_37_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_37_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_37_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_upto_3_1(28 downto 25),
      O(3 downto 0) => counter_buffer_13(28 downto 25),
      S(3) => \counter_buffer_1[0]_i_62_n_0\,
      S(2) => \counter_buffer_1[0]_i_63_n_0\,
      S(1) => \counter_buffer_1[0]_i_64_n_0\,
      S(0) => \counter_buffer_1[0]_i_65_n_0\
    );
\counter_buffer_1_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_57_n_0\,
      CO(3) => \counter_buffer_1_reg[0]_i_38_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_38_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_38_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_upto_3_1(24 downto 21),
      O(3 downto 0) => counter_buffer_13(24 downto 21),
      S(3) => \counter_buffer_1[0]_i_66_n_0\,
      S(2) => \counter_buffer_1[0]_i_67_n_0\,
      S(1) => \counter_buffer_1[0]_i_68_n_0\,
      S(0) => \counter_buffer_1[0]_i_69_n_0\
    );
\counter_buffer_1_reg[0]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_70_n_0\,
      CO(3) => \counter_buffer_1_reg[0]_i_39_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_39_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_39_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_1[0]_i_71_n_0\,
      DI(2) => \counter_buffer_1[0]_i_72_n_0\,
      DI(1) => \counter_buffer_1[0]_i_73_n_0\,
      DI(0) => \counter_buffer_1[0]_i_74_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_1_reg[0]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_1[0]_i_75_n_0\,
      S(2) => \counter_buffer_1[0]_i_76_n_0\,
      S(1) => \counter_buffer_1[0]_i_77_n_0\,
      S(0) => \counter_buffer_1[0]_i_78_n_0\
    );
\counter_buffer_1_reg[0]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_1_reg[0]_i_48_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_48_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_48_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_48_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_1[0]_i_79_n_0\,
      DI(2) => \counter_buffer_1[0]_i_80_n_0\,
      DI(1) => \counter_buffer_1[0]_i_81_n_0\,
      DI(0) => \counter_buffer_1[0]_i_82_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_1_reg[0]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_1[0]_i_83_n_0\,
      S(2) => \counter_buffer_1[0]_i_84_n_0\,
      S(1) => \counter_buffer_1[0]_i_85_n_0\,
      S(0) => \counter_buffer_1[0]_i_86_n_0\
    );
\counter_buffer_1_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_58_n_0\,
      CO(3) => \counter_buffer_1_reg[0]_i_57_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_57_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_57_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_upto_3_1(20 downto 17),
      O(3 downto 0) => counter_buffer_13(20 downto 17),
      S(3) => \counter_buffer_1[0]_i_89_n_0\,
      S(2) => \counter_buffer_1[0]_i_90_n_0\,
      S(1) => \counter_buffer_1[0]_i_91_n_0\,
      S(0) => \counter_buffer_1[0]_i_92_n_0\
    );
\counter_buffer_1_reg[0]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_87_n_0\,
      CO(3) => \counter_buffer_1_reg[0]_i_58_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_58_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_58_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_58_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_upto_3_1(16 downto 13),
      O(3 downto 0) => counter_buffer_13(16 downto 13),
      S(3) => \counter_buffer_1[0]_i_93_n_0\,
      S(2) => \counter_buffer_1[0]_i_94_n_0\,
      S(1) => \counter_buffer_1[0]_i_95_n_0\,
      S(0) => \counter_buffer_1[0]_i_96_n_0\
    );
\counter_buffer_1_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_9_n_0\,
      CO(3) => counter_buffer_1210_in,
      CO(2) => \counter_buffer_1_reg[0]_i_7_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_7_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_1[0]_i_10_n_0\,
      DI(2) => \counter_buffer_1[0]_i_11_n_0\,
      DI(1) => \counter_buffer_1[0]_i_12_n_0\,
      DI(0) => \counter_buffer_1[0]_i_13_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_1_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_1[0]_i_14_n_0\,
      S(2) => \counter_buffer_1[0]_i_15_n_0\,
      S(1) => \counter_buffer_1[0]_i_16_n_0\,
      S(0) => \counter_buffer_1[0]_i_17_n_0\
    );
\counter_buffer_1_reg[0]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_1_reg[0]_i_70_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_70_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_70_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_70_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_1[0]_i_97_n_0\,
      DI(2) => \counter_buffer_1[0]_i_98_n_0\,
      DI(1) => \counter_buffer_1[0]_i_99_n_0\,
      DI(0) => \counter_buffer_1[0]_i_100_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_1_reg[0]_i_70_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_1[0]_i_101_n_0\,
      S(2) => \counter_buffer_1[0]_i_102_n_0\,
      S(1) => \counter_buffer_1[0]_i_103_n_0\,
      S(0) => \counter_buffer_1[0]_i_104_n_0\
    );
\counter_buffer_1_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_18_n_0\,
      CO(3) => counter_buffer_12,
      CO(2) => \counter_buffer_1_reg[0]_i_8_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_8_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_1[0]_i_19_n_0\,
      DI(2) => \counter_buffer_1[0]_i_20_n_0\,
      DI(1) => \counter_buffer_1[0]_i_21_n_0\,
      DI(0) => \counter_buffer_1[0]_i_22_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_1_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_1[0]_i_23_n_0\,
      S(2) => \counter_buffer_1[0]_i_24_n_0\,
      S(1) => \counter_buffer_1[0]_i_25_n_0\,
      S(0) => \counter_buffer_1[0]_i_26_n_0\
    );
\counter_buffer_1_reg[0]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_88_n_0\,
      CO(3) => \counter_buffer_1_reg[0]_i_87_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_87_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_87_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_87_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_upto_3_1(12 downto 9),
      O(3 downto 0) => counter_buffer_13(12 downto 9),
      S(3) => \counter_buffer_1[0]_i_106_n_0\,
      S(2) => \counter_buffer_1[0]_i_107_n_0\,
      S(1) => \counter_buffer_1[0]_i_108_n_0\,
      S(0) => \counter_buffer_1[0]_i_109_n_0\
    );
\counter_buffer_1_reg[0]_i_88\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_105_n_0\,
      CO(3) => \counter_buffer_1_reg[0]_i_88_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_88_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_88_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_88_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => count_upto_3_1(8 downto 5),
      O(3 downto 0) => counter_buffer_13(8 downto 5),
      S(3) => \counter_buffer_1[0]_i_110_n_0\,
      S(2) => \counter_buffer_1[0]_i_111_n_0\,
      S(1) => \counter_buffer_1[0]_i_112_n_0\,
      S(0) => \counter_buffer_1[0]_i_113_n_0\
    );
\counter_buffer_1_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_27_n_0\,
      CO(3) => \counter_buffer_1_reg[0]_i_9_n_0\,
      CO(2) => \counter_buffer_1_reg[0]_i_9_n_1\,
      CO(1) => \counter_buffer_1_reg[0]_i_9_n_2\,
      CO(0) => \counter_buffer_1_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_1[0]_i_28_n_0\,
      DI(2) => \counter_buffer_1[0]_i_29_n_0\,
      DI(1) => \counter_buffer_1[0]_i_30_n_0\,
      DI(0) => \counter_buffer_1[0]_i_31_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_1_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_1[0]_i_32_n_0\,
      S(2) => \counter_buffer_1[0]_i_33_n_0\,
      S(1) => \counter_buffer_1[0]_i_34_n_0\,
      S(0) => \counter_buffer_1[0]_i_35_n_0\
    );
\counter_buffer_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[8]_i_1_n_5\,
      Q => counter_buffer_1_reg(10)
    );
\counter_buffer_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[8]_i_1_n_4\,
      Q => counter_buffer_1_reg(11)
    );
\counter_buffer_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[12]_i_1_n_7\,
      Q => counter_buffer_1_reg(12)
    );
\counter_buffer_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[8]_i_1_n_0\,
      CO(3) => \counter_buffer_1_reg[12]_i_1_n_0\,
      CO(2) => \counter_buffer_1_reg[12]_i_1_n_1\,
      CO(1) => \counter_buffer_1_reg[12]_i_1_n_2\,
      CO(0) => \counter_buffer_1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_1_reg[12]_i_1_n_4\,
      O(2) => \counter_buffer_1_reg[12]_i_1_n_5\,
      O(1) => \counter_buffer_1_reg[12]_i_1_n_6\,
      O(0) => \counter_buffer_1_reg[12]_i_1_n_7\,
      S(3) => \counter_buffer_1[12]_i_2_n_0\,
      S(2) => \counter_buffer_1[12]_i_3_n_0\,
      S(1) => \counter_buffer_1[12]_i_4_n_0\,
      S(0) => \counter_buffer_1[12]_i_5_n_0\
    );
\counter_buffer_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[12]_i_1_n_6\,
      Q => counter_buffer_1_reg(13)
    );
\counter_buffer_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[12]_i_1_n_5\,
      Q => counter_buffer_1_reg(14)
    );
\counter_buffer_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[12]_i_1_n_4\,
      Q => counter_buffer_1_reg(15)
    );
\counter_buffer_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[16]_i_1_n_7\,
      Q => counter_buffer_1_reg(16)
    );
\counter_buffer_1_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[12]_i_1_n_0\,
      CO(3) => \counter_buffer_1_reg[16]_i_1_n_0\,
      CO(2) => \counter_buffer_1_reg[16]_i_1_n_1\,
      CO(1) => \counter_buffer_1_reg[16]_i_1_n_2\,
      CO(0) => \counter_buffer_1_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_1_reg[16]_i_1_n_4\,
      O(2) => \counter_buffer_1_reg[16]_i_1_n_5\,
      O(1) => \counter_buffer_1_reg[16]_i_1_n_6\,
      O(0) => \counter_buffer_1_reg[16]_i_1_n_7\,
      S(3) => \counter_buffer_1[16]_i_2_n_0\,
      S(2) => \counter_buffer_1[16]_i_3_n_0\,
      S(1) => \counter_buffer_1[16]_i_4_n_0\,
      S(0) => \counter_buffer_1[16]_i_5_n_0\
    );
\counter_buffer_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[16]_i_1_n_6\,
      Q => counter_buffer_1_reg(17)
    );
\counter_buffer_1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[16]_i_1_n_5\,
      Q => counter_buffer_1_reg(18)
    );
\counter_buffer_1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[16]_i_1_n_4\,
      Q => counter_buffer_1_reg(19)
    );
\counter_buffer_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[0]_i_1_n_6\,
      Q => counter_buffer_1_reg(1)
    );
\counter_buffer_1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[20]_i_1_n_7\,
      Q => counter_buffer_1_reg(20)
    );
\counter_buffer_1_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[16]_i_1_n_0\,
      CO(3) => \counter_buffer_1_reg[20]_i_1_n_0\,
      CO(2) => \counter_buffer_1_reg[20]_i_1_n_1\,
      CO(1) => \counter_buffer_1_reg[20]_i_1_n_2\,
      CO(0) => \counter_buffer_1_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_1_reg[20]_i_1_n_4\,
      O(2) => \counter_buffer_1_reg[20]_i_1_n_5\,
      O(1) => \counter_buffer_1_reg[20]_i_1_n_6\,
      O(0) => \counter_buffer_1_reg[20]_i_1_n_7\,
      S(3) => \counter_buffer_1[20]_i_2_n_0\,
      S(2) => \counter_buffer_1[20]_i_3_n_0\,
      S(1) => \counter_buffer_1[20]_i_4_n_0\,
      S(0) => \counter_buffer_1[20]_i_5_n_0\
    );
\counter_buffer_1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[20]_i_1_n_6\,
      Q => counter_buffer_1_reg(21)
    );
\counter_buffer_1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[20]_i_1_n_5\,
      Q => counter_buffer_1_reg(22)
    );
\counter_buffer_1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[20]_i_1_n_4\,
      Q => counter_buffer_1_reg(23)
    );
\counter_buffer_1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[24]_i_1_n_7\,
      Q => counter_buffer_1_reg(24)
    );
\counter_buffer_1_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[20]_i_1_n_0\,
      CO(3) => \counter_buffer_1_reg[24]_i_1_n_0\,
      CO(2) => \counter_buffer_1_reg[24]_i_1_n_1\,
      CO(1) => \counter_buffer_1_reg[24]_i_1_n_2\,
      CO(0) => \counter_buffer_1_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_1_reg[24]_i_1_n_4\,
      O(2) => \counter_buffer_1_reg[24]_i_1_n_5\,
      O(1) => \counter_buffer_1_reg[24]_i_1_n_6\,
      O(0) => \counter_buffer_1_reg[24]_i_1_n_7\,
      S(3) => \counter_buffer_1[24]_i_2_n_0\,
      S(2) => \counter_buffer_1[24]_i_3_n_0\,
      S(1) => \counter_buffer_1[24]_i_4_n_0\,
      S(0) => \counter_buffer_1[24]_i_5_n_0\
    );
\counter_buffer_1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[24]_i_1_n_6\,
      Q => counter_buffer_1_reg(25)
    );
\counter_buffer_1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[24]_i_1_n_5\,
      Q => counter_buffer_1_reg(26)
    );
\counter_buffer_1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[24]_i_1_n_4\,
      Q => counter_buffer_1_reg(27)
    );
\counter_buffer_1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[28]_i_1_n_7\,
      Q => counter_buffer_1_reg(28)
    );
\counter_buffer_1_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_buffer_1_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_1_reg[28]_i_1_n_1\,
      CO(1) => \counter_buffer_1_reg[28]_i_1_n_2\,
      CO(0) => \counter_buffer_1_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_1_reg[28]_i_1_n_4\,
      O(2) => \counter_buffer_1_reg[28]_i_1_n_5\,
      O(1) => \counter_buffer_1_reg[28]_i_1_n_6\,
      O(0) => \counter_buffer_1_reg[28]_i_1_n_7\,
      S(3) => \counter_buffer_1[28]_i_2_n_0\,
      S(2) => \counter_buffer_1[28]_i_3_n_0\,
      S(1) => \counter_buffer_1[28]_i_4_n_0\,
      S(0) => \counter_buffer_1[28]_i_5_n_0\
    );
\counter_buffer_1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[28]_i_1_n_6\,
      Q => counter_buffer_1_reg(29)
    );
\counter_buffer_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[0]_i_1_n_5\,
      Q => counter_buffer_1_reg(2)
    );
\counter_buffer_1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[28]_i_1_n_5\,
      Q => counter_buffer_1_reg(30)
    );
\counter_buffer_1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[28]_i_1_n_4\,
      Q => counter_buffer_1_reg(31)
    );
\counter_buffer_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[0]_i_1_n_4\,
      Q => counter_buffer_1_reg(3)
    );
\counter_buffer_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[4]_i_1_n_7\,
      Q => counter_buffer_1_reg(4)
    );
\counter_buffer_1_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[0]_i_1_n_0\,
      CO(3) => \counter_buffer_1_reg[4]_i_1_n_0\,
      CO(2) => \counter_buffer_1_reg[4]_i_1_n_1\,
      CO(1) => \counter_buffer_1_reg[4]_i_1_n_2\,
      CO(0) => \counter_buffer_1_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_1_reg[4]_i_1_n_4\,
      O(2) => \counter_buffer_1_reg[4]_i_1_n_5\,
      O(1) => \counter_buffer_1_reg[4]_i_1_n_6\,
      O(0) => \counter_buffer_1_reg[4]_i_1_n_7\,
      S(3) => \counter_buffer_1[4]_i_2_n_0\,
      S(2) => \counter_buffer_1[4]_i_3_n_0\,
      S(1) => \counter_buffer_1[4]_i_4_n_0\,
      S(0) => \counter_buffer_1[4]_i_5_n_0\
    );
\counter_buffer_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[4]_i_1_n_6\,
      Q => counter_buffer_1_reg(5)
    );
\counter_buffer_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[4]_i_1_n_5\,
      Q => counter_buffer_1_reg(6)
    );
\counter_buffer_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[4]_i_1_n_4\,
      Q => counter_buffer_1_reg(7)
    );
\counter_buffer_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[8]_i_1_n_7\,
      Q => counter_buffer_1_reg(8)
    );
\counter_buffer_1_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_1_reg[4]_i_1_n_0\,
      CO(3) => \counter_buffer_1_reg[8]_i_1_n_0\,
      CO(2) => \counter_buffer_1_reg[8]_i_1_n_1\,
      CO(1) => \counter_buffer_1_reg[8]_i_1_n_2\,
      CO(0) => \counter_buffer_1_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_1_reg[8]_i_1_n_4\,
      O(2) => \counter_buffer_1_reg[8]_i_1_n_5\,
      O(1) => \counter_buffer_1_reg[8]_i_1_n_6\,
      O(0) => \counter_buffer_1_reg[8]_i_1_n_7\,
      S(3) => \counter_buffer_1[8]_i_2_n_0\,
      S(2) => \counter_buffer_1[8]_i_3_n_0\,
      S(1) => \counter_buffer_1[8]_i_4_n_0\,
      S(0) => \counter_buffer_1[8]_i_5_n_0\
    );
\counter_buffer_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_1_reg[8]_i_1_n_6\,
      Q => counter_buffer_1_reg(9)
    );
\counter_buffer_2[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_1_ns_reg(31),
      I3 => counter_buffer_23(31),
      O => \counter_buffer_2[0]_i_10_n_0\
    );
\counter_buffer_2[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(18),
      I1 => count_upto_2(18),
      O => \counter_buffer_2[0]_i_100_n_0\
    );
\counter_buffer_2[0]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(17),
      I1 => count_upto_2(17),
      O => \counter_buffer_2[0]_i_101_n_0\
    );
\counter_buffer_2[0]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(16),
      I1 => count_upto_2(16),
      O => \counter_buffer_2[0]_i_102_n_0\
    );
\counter_buffer_2[0]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(15),
      I1 => count_upto_2(15),
      O => \counter_buffer_2[0]_i_103_n_0\
    );
\counter_buffer_2[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(18),
      I1 => count_upto_3_1(18),
      I2 => count_upto_2(19),
      I3 => count_upto_3_1(19),
      O => \counter_buffer_2[0]_i_104_n_0\
    );
\counter_buffer_2[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(17),
      I1 => count_upto_3_1(17),
      I2 => count_upto_2(18),
      I3 => count_upto_3_1(18),
      O => \counter_buffer_2[0]_i_105_n_0\
    );
\counter_buffer_2[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(16),
      I1 => count_upto_3_1(16),
      I2 => count_upto_2(17),
      I3 => count_upto_3_1(17),
      O => \counter_buffer_2[0]_i_106_n_0\
    );
\counter_buffer_2[0]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(15),
      I1 => count_upto_3_1(15),
      I2 => count_upto_2(16),
      I3 => count_upto_3_1(16),
      O => \counter_buffer_2[0]_i_107_n_0\
    );
\counter_buffer_2[0]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => count_upto_3_1(6),
      I2 => count_upto_3_1(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_2[0]_i_108_n_0\
    );
\counter_buffer_2[0]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => count_upto_3_1(4),
      I2 => count_upto_3_1(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_2[0]_i_109_n_0\
    );
\counter_buffer_2[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_1_ns_reg(29),
      I3 => counter_buffer_23(29),
      O => \counter_buffer_2[0]_i_11_n_0\
    );
\counter_buffer_2[0]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => count_upto_3_1(2),
      I2 => count_upto_3_1(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_2[0]_i_110_n_0\
    );
\counter_buffer_2[0]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => \^s\(0),
      I2 => count_upto_3_1(1),
      I3 => counter_1_ns_reg(1),
      O => \counter_buffer_2[0]_i_111_n_0\
    );
\counter_buffer_2[0]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => count_upto_3_1(6),
      I2 => counter_1_ns_reg(7),
      I3 => count_upto_3_1(7),
      O => \counter_buffer_2[0]_i_112_n_0\
    );
\counter_buffer_2[0]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => count_upto_3_1(4),
      I2 => counter_1_ns_reg(5),
      I3 => count_upto_3_1(5),
      O => \counter_buffer_2[0]_i_113_n_0\
    );
\counter_buffer_2[0]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => count_upto_3_1(2),
      I2 => counter_1_ns_reg(3),
      I3 => count_upto_3_1(3),
      O => \counter_buffer_2[0]_i_114_n_0\
    );
\counter_buffer_2[0]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => \^s\(0),
      I2 => counter_1_ns_reg(1),
      I3 => count_upto_3_1(1),
      O => \counter_buffer_2[0]_i_115_n_0\
    );
\counter_buffer_2[0]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(14),
      I1 => count_upto_2(14),
      O => \counter_buffer_2[0]_i_118_n_0\
    );
\counter_buffer_2[0]_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(13),
      I1 => count_upto_2(13),
      O => \counter_buffer_2[0]_i_119_n_0\
    );
\counter_buffer_2[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_1_ns_reg(27),
      I3 => counter_buffer_23(27),
      O => \counter_buffer_2[0]_i_12_n_0\
    );
\counter_buffer_2[0]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(12),
      I1 => count_upto_2(12),
      O => \counter_buffer_2[0]_i_120_n_0\
    );
\counter_buffer_2[0]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(11),
      I1 => count_upto_2(11),
      O => \counter_buffer_2[0]_i_121_n_0\
    );
\counter_buffer_2[0]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(14),
      I1 => count_upto_3_1(14),
      I2 => count_upto_2(15),
      I3 => count_upto_3_1(15),
      O => \counter_buffer_2[0]_i_122_n_0\
    );
\counter_buffer_2[0]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(13),
      I1 => count_upto_3_1(13),
      I2 => count_upto_2(14),
      I3 => count_upto_3_1(14),
      O => \counter_buffer_2[0]_i_123_n_0\
    );
\counter_buffer_2[0]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(12),
      I1 => count_upto_3_1(12),
      I2 => count_upto_2(13),
      I3 => count_upto_3_1(13),
      O => \counter_buffer_2[0]_i_124_n_0\
    );
\counter_buffer_2[0]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(11),
      I1 => count_upto_3_1(11),
      I2 => count_upto_2(12),
      I3 => count_upto_3_1(12),
      O => \counter_buffer_2[0]_i_125_n_0\
    );
\counter_buffer_2[0]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(10),
      I1 => count_upto_2(10),
      O => \counter_buffer_2[0]_i_126_n_0\
    );
\counter_buffer_2[0]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(9),
      I1 => count_upto_2(9),
      O => \counter_buffer_2[0]_i_127_n_0\
    );
\counter_buffer_2[0]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(8),
      I1 => count_upto_2(8),
      O => \counter_buffer_2[0]_i_128_n_0\
    );
\counter_buffer_2[0]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(7),
      I1 => count_upto_2(7),
      O => \counter_buffer_2[0]_i_129_n_0\
    );
\counter_buffer_2[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_1_ns_reg(25),
      I3 => counter_buffer_23(25),
      O => \counter_buffer_2[0]_i_13_n_0\
    );
\counter_buffer_2[0]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(10),
      I1 => count_upto_3_1(10),
      I2 => count_upto_2(11),
      I3 => count_upto_3_1(11),
      O => \counter_buffer_2[0]_i_130_n_0\
    );
\counter_buffer_2[0]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(9),
      I1 => count_upto_3_1(9),
      I2 => count_upto_2(10),
      I3 => count_upto_3_1(10),
      O => \counter_buffer_2[0]_i_131_n_0\
    );
\counter_buffer_2[0]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(8),
      I1 => count_upto_3_1(8),
      I2 => count_upto_2(9),
      I3 => count_upto_3_1(9),
      O => \counter_buffer_2[0]_i_132_n_0\
    );
\counter_buffer_2[0]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(7),
      I1 => count_upto_3_1(7),
      I2 => count_upto_2(8),
      I3 => count_upto_3_1(8),
      O => \counter_buffer_2[0]_i_133_n_0\
    );
\counter_buffer_2[0]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(6),
      I1 => count_upto_2(6),
      O => \counter_buffer_2[0]_i_134_n_0\
    );
\counter_buffer_2[0]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(5),
      I1 => count_upto_2(5),
      O => \counter_buffer_2[0]_i_135_n_0\
    );
\counter_buffer_2[0]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(4),
      I1 => count_upto_2(4),
      O => \counter_buffer_2[0]_i_136_n_0\
    );
\counter_buffer_2[0]_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(3),
      I1 => count_upto_2(3),
      O => \counter_buffer_2[0]_i_137_n_0\
    );
\counter_buffer_2[0]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(6),
      I1 => count_upto_3_1(6),
      I2 => count_upto_2(7),
      I3 => count_upto_3_1(7),
      O => \counter_buffer_2[0]_i_138_n_0\
    );
\counter_buffer_2[0]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(5),
      I1 => count_upto_3_1(5),
      I2 => count_upto_2(6),
      I3 => count_upto_3_1(6),
      O => \counter_buffer_2[0]_i_139_n_0\
    );
\counter_buffer_2[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_buffer_23(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_2[0]_i_14_n_0\
    );
\counter_buffer_2[0]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(4),
      I1 => count_upto_3_1(4),
      I2 => count_upto_2(5),
      I3 => count_upto_3_1(5),
      O => \counter_buffer_2[0]_i_140_n_0\
    );
\counter_buffer_2[0]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(3),
      I1 => count_upto_3_1(3),
      I2 => count_upto_2(4),
      I3 => count_upto_3_1(4),
      O => \counter_buffer_2[0]_i_141_n_0\
    );
\counter_buffer_2[0]_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(2),
      I1 => count_upto_2(2),
      O => \counter_buffer_2[0]_i_142_n_0\
    );
\counter_buffer_2[0]_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count_upto_2(2),
      I1 => count_upto_3_1(2),
      O => \counter_buffer_2[0]_i_143_n_0\
    );
\counter_buffer_2[0]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(2),
      I1 => count_upto_3_1(2),
      I2 => count_upto_2(3),
      I3 => count_upto_3_1(3),
      O => \counter_buffer_2[0]_i_144_n_0\
    );
\counter_buffer_2[0]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => count_upto_2(2),
      I1 => count_upto_3_1(2),
      I2 => count_upto_3_1(1),
      I3 => count_upto_2(1),
      O => \counter_buffer_2[0]_i_145_n_0\
    );
\counter_buffer_2[0]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^s\(0),
      I1 => count_upto_2(1),
      I2 => count_upto_3_1(1),
      O => \counter_buffer_2[0]_i_146_n_0\
    );
\counter_buffer_2[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_buffer_23(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_2[0]_i_15_n_0\
    );
\counter_buffer_2[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_buffer_23(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_2[0]_i_16_n_0\
    );
\counter_buffer_2[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_buffer_23(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_2[0]_i_17_n_0\
    );
\counter_buffer_2[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_3_1(30),
      I2 => count_upto_3_1(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_2[0]_i_19_n_0\
    );
\counter_buffer_2[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_buffer_22,
      I1 => counter_buffer_32,
      O => \counter_buffer_2[0]_i_2_n_0\
    );
\counter_buffer_2[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_3_1(28),
      I2 => count_upto_3_1(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_2[0]_i_20_n_0\
    );
\counter_buffer_2[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_3_1(26),
      I2 => count_upto_3_1(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_2[0]_i_21_n_0\
    );
\counter_buffer_2[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_3_1(24),
      I2 => count_upto_3_1(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_2[0]_i_22_n_0\
    );
\counter_buffer_2[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_3_1(30),
      I2 => counter_1_ns_reg(31),
      I3 => count_upto_3_1(31),
      O => \counter_buffer_2[0]_i_23_n_0\
    );
\counter_buffer_2[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_3_1(28),
      I2 => counter_1_ns_reg(29),
      I3 => count_upto_3_1(29),
      O => \counter_buffer_2[0]_i_24_n_0\
    );
\counter_buffer_2[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_3_1(26),
      I2 => counter_1_ns_reg(27),
      I3 => count_upto_3_1(27),
      O => \counter_buffer_2[0]_i_25_n_0\
    );
\counter_buffer_2[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_3_1(24),
      I2 => counter_1_ns_reg(25),
      I3 => count_upto_3_1(25),
      O => \counter_buffer_2[0]_i_26_n_0\
    );
\counter_buffer_2[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_1_ns_reg(23),
      I3 => counter_buffer_23(23),
      O => \counter_buffer_2[0]_i_28_n_0\
    );
\counter_buffer_2[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_1_ns_reg(21),
      I3 => counter_buffer_23(21),
      O => \counter_buffer_2[0]_i_29_n_0\
    );
\counter_buffer_2[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(3),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[0]_i_3_n_0\
    );
\counter_buffer_2[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_1_ns_reg(19),
      I3 => counter_buffer_23(19),
      O => \counter_buffer_2[0]_i_30_n_0\
    );
\counter_buffer_2[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_1_ns_reg(17),
      I3 => counter_buffer_23(17),
      O => \counter_buffer_2[0]_i_31_n_0\
    );
\counter_buffer_2[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_buffer_23(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_2[0]_i_32_n_0\
    );
\counter_buffer_2[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_buffer_23(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_2[0]_i_33_n_0\
    );
\counter_buffer_2[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_buffer_23(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_2[0]_i_34_n_0\
    );
\counter_buffer_2[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_buffer_23(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_2[0]_i_35_n_0\
    );
\counter_buffer_2[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_3_1(22),
      I2 => count_upto_3_1(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_2[0]_i_39_n_0\
    );
\counter_buffer_2[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(2),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[0]_i_4_n_0\
    );
\counter_buffer_2[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_3_1(20),
      I2 => count_upto_3_1(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_2[0]_i_40_n_0\
    );
\counter_buffer_2[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_3_1(18),
      I2 => count_upto_3_1(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_2[0]_i_41_n_0\
    );
\counter_buffer_2[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_3_1(16),
      I2 => count_upto_3_1(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_2[0]_i_42_n_0\
    );
\counter_buffer_2[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_3_1(22),
      I2 => counter_1_ns_reg(23),
      I3 => count_upto_3_1(23),
      O => \counter_buffer_2[0]_i_43_n_0\
    );
\counter_buffer_2[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_3_1(20),
      I2 => counter_1_ns_reg(21),
      I3 => count_upto_3_1(21),
      O => \counter_buffer_2[0]_i_44_n_0\
    );
\counter_buffer_2[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_3_1(18),
      I2 => counter_1_ns_reg(19),
      I3 => count_upto_3_1(19),
      O => \counter_buffer_2[0]_i_45_n_0\
    );
\counter_buffer_2[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_3_1(16),
      I2 => counter_1_ns_reg(17),
      I3 => count_upto_3_1(17),
      O => \counter_buffer_2[0]_i_46_n_0\
    );
\counter_buffer_2[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_1_ns_reg(15),
      I3 => counter_buffer_23(15),
      O => \counter_buffer_2[0]_i_48_n_0\
    );
\counter_buffer_2[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_1_ns_reg(13),
      I3 => counter_buffer_23(13),
      O => \counter_buffer_2[0]_i_49_n_0\
    );
\counter_buffer_2[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(1),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[0]_i_5_n_0\
    );
\counter_buffer_2[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_1_ns_reg(11),
      I3 => counter_buffer_23(11),
      O => \counter_buffer_2[0]_i_50_n_0\
    );
\counter_buffer_2[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_1_ns_reg(9),
      I3 => counter_buffer_23(9),
      O => \counter_buffer_2[0]_i_51_n_0\
    );
\counter_buffer_2[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_buffer_23(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_2[0]_i_52_n_0\
    );
\counter_buffer_2[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_buffer_23(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_2[0]_i_53_n_0\
    );
\counter_buffer_2[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_buffer_23(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_2[0]_i_54_n_0\
    );
\counter_buffer_2[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_buffer_23(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_2[0]_i_55_n_0\
    );
\counter_buffer_2[0]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(29),
      I1 => count_upto_2(29),
      O => \counter_buffer_2[0]_i_58_n_0\
    );
\counter_buffer_2[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(28),
      I1 => count_upto_2(28),
      O => \counter_buffer_2[0]_i_59_n_0\
    );
\counter_buffer_2[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => counter_buffer_2_reg(0),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[0]_i_6_n_0\
    );
\counter_buffer_2[0]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(27),
      I1 => count_upto_2(27),
      O => \counter_buffer_2[0]_i_60_n_0\
    );
\counter_buffer_2[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(30),
      I1 => count_upto_3_1(30),
      I2 => count_upto_2(31),
      I3 => count_upto_3_1(31),
      O => \counter_buffer_2[0]_i_61_n_0\
    );
\counter_buffer_2[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(29),
      I1 => count_upto_3_1(29),
      I2 => count_upto_2(30),
      I3 => count_upto_3_1(30),
      O => \counter_buffer_2[0]_i_62_n_0\
    );
\counter_buffer_2[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(28),
      I1 => count_upto_3_1(28),
      I2 => count_upto_2(29),
      I3 => count_upto_3_1(29),
      O => \counter_buffer_2[0]_i_63_n_0\
    );
\counter_buffer_2[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(27),
      I1 => count_upto_3_1(27),
      I2 => count_upto_2(28),
      I3 => count_upto_3_1(28),
      O => \counter_buffer_2[0]_i_64_n_0\
    );
\counter_buffer_2[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(26),
      I1 => count_upto_2(26),
      O => \counter_buffer_2[0]_i_65_n_0\
    );
\counter_buffer_2[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(25),
      I1 => count_upto_2(25),
      O => \counter_buffer_2[0]_i_66_n_0\
    );
\counter_buffer_2[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(24),
      I1 => count_upto_2(24),
      O => \counter_buffer_2[0]_i_67_n_0\
    );
\counter_buffer_2[0]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(23),
      I1 => count_upto_2(23),
      O => \counter_buffer_2[0]_i_68_n_0\
    );
\counter_buffer_2[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(26),
      I1 => count_upto_3_1(26),
      I2 => count_upto_2(27),
      I3 => count_upto_3_1(27),
      O => \counter_buffer_2[0]_i_69_n_0\
    );
\counter_buffer_2[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(25),
      I1 => count_upto_3_1(25),
      I2 => count_upto_2(26),
      I3 => count_upto_3_1(26),
      O => \counter_buffer_2[0]_i_70_n_0\
    );
\counter_buffer_2[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(24),
      I1 => count_upto_3_1(24),
      I2 => count_upto_2(25),
      I3 => count_upto_3_1(25),
      O => \counter_buffer_2[0]_i_71_n_0\
    );
\counter_buffer_2[0]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(23),
      I1 => count_upto_3_1(23),
      I2 => count_upto_2(24),
      I3 => count_upto_3_1(24),
      O => \counter_buffer_2[0]_i_72_n_0\
    );
\counter_buffer_2[0]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_3_1(14),
      I2 => count_upto_3_1(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_2[0]_i_74_n_0\
    );
\counter_buffer_2[0]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_3_1(12),
      I2 => count_upto_3_1(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_2[0]_i_75_n_0\
    );
\counter_buffer_2[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => count_upto_3_1(10),
      I2 => count_upto_3_1(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_2[0]_i_76_n_0\
    );
\counter_buffer_2[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => count_upto_3_1(8),
      I2 => count_upto_3_1(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_2[0]_i_77_n_0\
    );
\counter_buffer_2[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_3_1(14),
      I2 => counter_1_ns_reg(15),
      I3 => count_upto_3_1(15),
      O => \counter_buffer_2[0]_i_78_n_0\
    );
\counter_buffer_2[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_3_1(12),
      I2 => counter_1_ns_reg(13),
      I3 => count_upto_3_1(13),
      O => \counter_buffer_2[0]_i_79_n_0\
    );
\counter_buffer_2[0]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => count_upto_3_1(10),
      I2 => counter_1_ns_reg(11),
      I3 => count_upto_3_1(11),
      O => \counter_buffer_2[0]_i_80_n_0\
    );
\counter_buffer_2[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => count_upto_3_1(8),
      I2 => counter_1_ns_reg(9),
      I3 => count_upto_3_1(9),
      O => \counter_buffer_2[0]_i_81_n_0\
    );
\counter_buffer_2[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_1_ns_reg(7),
      I3 => counter_buffer_23(7),
      O => \counter_buffer_2[0]_i_82_n_0\
    );
\counter_buffer_2[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_1_ns_reg(5),
      I3 => counter_buffer_23(5),
      O => \counter_buffer_2[0]_i_83_n_0\
    );
\counter_buffer_2[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_1_ns_reg(3),
      I3 => counter_buffer_23(3),
      O => \counter_buffer_2[0]_i_84_n_0\
    );
\counter_buffer_2[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_23(0),
      I1 => counter_1_ns_reg(0),
      I2 => counter_1_ns_reg(1),
      I3 => counter_buffer_23(1),
      O => \counter_buffer_2[0]_i_85_n_0\
    );
\counter_buffer_2[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_buffer_23(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_2[0]_i_86_n_0\
    );
\counter_buffer_2[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_buffer_23(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_2[0]_i_87_n_0\
    );
\counter_buffer_2[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_buffer_23(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_2[0]_i_88_n_0\
    );
\counter_buffer_2[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_23(0),
      I1 => counter_1_ns_reg(0),
      I2 => counter_buffer_23(1),
      I3 => counter_1_ns_reg(1),
      O => \counter_buffer_2[0]_i_89_n_0\
    );
\counter_buffer_2[0]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(22),
      I1 => count_upto_2(22),
      O => \counter_buffer_2[0]_i_92_n_0\
    );
\counter_buffer_2[0]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(21),
      I1 => count_upto_2(21),
      O => \counter_buffer_2[0]_i_93_n_0\
    );
\counter_buffer_2[0]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(20),
      I1 => count_upto_2(20),
      O => \counter_buffer_2[0]_i_94_n_0\
    );
\counter_buffer_2[0]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(19),
      I1 => count_upto_2(19),
      O => \counter_buffer_2[0]_i_95_n_0\
    );
\counter_buffer_2[0]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(22),
      I1 => count_upto_3_1(22),
      I2 => count_upto_2(23),
      I3 => count_upto_3_1(23),
      O => \counter_buffer_2[0]_i_96_n_0\
    );
\counter_buffer_2[0]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(21),
      I1 => count_upto_3_1(21),
      I2 => count_upto_2(22),
      I3 => count_upto_3_1(22),
      O => \counter_buffer_2[0]_i_97_n_0\
    );
\counter_buffer_2[0]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(20),
      I1 => count_upto_3_1(20),
      I2 => count_upto_2(21),
      I3 => count_upto_3_1(21),
      O => \counter_buffer_2[0]_i_98_n_0\
    );
\counter_buffer_2[0]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_2(19),
      I1 => count_upto_3_1(19),
      I2 => count_upto_2(20),
      I3 => count_upto_3_1(20),
      O => \counter_buffer_2[0]_i_99_n_0\
    );
\counter_buffer_2[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(15),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[12]_i_2_n_0\
    );
\counter_buffer_2[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(14),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[12]_i_3_n_0\
    );
\counter_buffer_2[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(13),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[12]_i_4_n_0\
    );
\counter_buffer_2[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(12),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[12]_i_5_n_0\
    );
\counter_buffer_2[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(19),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[16]_i_2_n_0\
    );
\counter_buffer_2[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(18),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[16]_i_3_n_0\
    );
\counter_buffer_2[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(17),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[16]_i_4_n_0\
    );
\counter_buffer_2[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(16),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[16]_i_5_n_0\
    );
\counter_buffer_2[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(23),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[20]_i_2_n_0\
    );
\counter_buffer_2[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(22),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[20]_i_3_n_0\
    );
\counter_buffer_2[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(21),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[20]_i_4_n_0\
    );
\counter_buffer_2[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(20),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[20]_i_5_n_0\
    );
\counter_buffer_2[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(27),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[24]_i_2_n_0\
    );
\counter_buffer_2[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(26),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[24]_i_3_n_0\
    );
\counter_buffer_2[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(25),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[24]_i_4_n_0\
    );
\counter_buffer_2[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(24),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[24]_i_5_n_0\
    );
\counter_buffer_2[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(31),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[28]_i_2_n_0\
    );
\counter_buffer_2[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(30),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[28]_i_3_n_0\
    );
\counter_buffer_2[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(29),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[28]_i_4_n_0\
    );
\counter_buffer_2[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(28),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[28]_i_5_n_0\
    );
\counter_buffer_2[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(7),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[4]_i_2_n_0\
    );
\counter_buffer_2[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(6),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[4]_i_3_n_0\
    );
\counter_buffer_2[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(5),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[4]_i_4_n_0\
    );
\counter_buffer_2[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(4),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[4]_i_5_n_0\
    );
\counter_buffer_2[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(11),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[8]_i_2_n_0\
    );
\counter_buffer_2[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(10),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[8]_i_3_n_0\
    );
\counter_buffer_2[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(9),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[8]_i_4_n_0\
    );
\counter_buffer_2[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_2_reg(8),
      I1 => counter_buffer_22,
      I2 => counter_buffer_32,
      O => \counter_buffer_2[8]_i_5_n_0\
    );
\counter_buffer_2_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \counter_buffer_2_reg[0]_i_1_n_7\,
      PRE => reset,
      Q => counter_buffer_2_reg(0)
    );
\counter_buffer_2_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_2_reg[0]_i_1_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_1_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_1_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \counter_buffer_2[0]_i_2_n_0\,
      O(3) => \counter_buffer_2_reg[0]_i_1_n_4\,
      O(2) => \counter_buffer_2_reg[0]_i_1_n_5\,
      O(1) => \counter_buffer_2_reg[0]_i_1_n_6\,
      O(0) => \counter_buffer_2_reg[0]_i_1_n_7\,
      S(3) => \counter_buffer_2[0]_i_3_n_0\,
      S(2) => \counter_buffer_2[0]_i_4_n_0\,
      S(1) => \counter_buffer_2[0]_i_5_n_0\,
      S(0) => \counter_buffer_2[0]_i_6_n_0\
    );
\counter_buffer_2_reg[0]_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_117_n_0\,
      CO(3) => \counter_buffer_2_reg[0]_i_116_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_116_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_116_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_116_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_2[0]_i_134_n_0\,
      DI(2) => \counter_buffer_2[0]_i_135_n_0\,
      DI(1) => \counter_buffer_2[0]_i_136_n_0\,
      DI(0) => \counter_buffer_2[0]_i_137_n_0\,
      O(3 downto 0) => counter_buffer_23(7 downto 4),
      S(3) => \counter_buffer_2[0]_i_138_n_0\,
      S(2) => \counter_buffer_2[0]_i_139_n_0\,
      S(1) => \counter_buffer_2[0]_i_140_n_0\,
      S(0) => \counter_buffer_2[0]_i_141_n_0\
    );
\counter_buffer_2_reg[0]_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_2_reg[0]_i_117_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_117_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_117_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_117_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_2[0]_i_142_n_0\,
      DI(2) => \counter_buffer_2[0]_i_143_n_0\,
      DI(1) => \^s\(0),
      DI(0) => '1',
      O(3 downto 0) => counter_buffer_23(3 downto 0),
      S(3) => \counter_buffer_2[0]_i_144_n_0\,
      S(2) => \counter_buffer_2[0]_i_145_n_0\,
      S(1) => \counter_buffer_2[0]_i_146_n_0\,
      S(0) => '0'
    );
\counter_buffer_2_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_38_n_0\,
      CO(3) => \counter_buffer_2_reg[0]_i_18_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_18_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_18_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_2[0]_i_39_n_0\,
      DI(2) => \counter_buffer_2[0]_i_40_n_0\,
      DI(1) => \counter_buffer_2[0]_i_41_n_0\,
      DI(0) => \counter_buffer_2[0]_i_42_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_2_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_2[0]_i_43_n_0\,
      S(2) => \counter_buffer_2[0]_i_44_n_0\,
      S(1) => \counter_buffer_2[0]_i_45_n_0\,
      S(0) => \counter_buffer_2[0]_i_46_n_0\
    );
\counter_buffer_2_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_47_n_0\,
      CO(3) => \counter_buffer_2_reg[0]_i_27_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_27_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_27_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_2[0]_i_48_n_0\,
      DI(2) => \counter_buffer_2[0]_i_49_n_0\,
      DI(1) => \counter_buffer_2[0]_i_50_n_0\,
      DI(0) => \counter_buffer_2[0]_i_51_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_2_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_2[0]_i_52_n_0\,
      S(2) => \counter_buffer_2[0]_i_53_n_0\,
      S(1) => \counter_buffer_2[0]_i_54_n_0\,
      S(0) => \counter_buffer_2[0]_i_55_n_0\
    );
\counter_buffer_2_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_37_n_0\,
      CO(3) => \NLW_counter_buffer_2_reg[0]_i_36_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_2_reg[0]_i_36_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_36_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_buffer_2[0]_i_58_n_0\,
      DI(1) => \counter_buffer_2[0]_i_59_n_0\,
      DI(0) => \counter_buffer_2[0]_i_60_n_0\,
      O(3 downto 0) => counter_buffer_23(31 downto 28),
      S(3) => \counter_buffer_2[0]_i_61_n_0\,
      S(2) => \counter_buffer_2[0]_i_62_n_0\,
      S(1) => \counter_buffer_2[0]_i_63_n_0\,
      S(0) => \counter_buffer_2[0]_i_64_n_0\
    );
\counter_buffer_2_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_56_n_0\,
      CO(3) => \counter_buffer_2_reg[0]_i_37_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_37_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_37_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_2[0]_i_65_n_0\,
      DI(2) => \counter_buffer_2[0]_i_66_n_0\,
      DI(1) => \counter_buffer_2[0]_i_67_n_0\,
      DI(0) => \counter_buffer_2[0]_i_68_n_0\,
      O(3 downto 0) => counter_buffer_23(27 downto 24),
      S(3) => \counter_buffer_2[0]_i_69_n_0\,
      S(2) => \counter_buffer_2[0]_i_70_n_0\,
      S(1) => \counter_buffer_2[0]_i_71_n_0\,
      S(0) => \counter_buffer_2[0]_i_72_n_0\
    );
\counter_buffer_2_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_73_n_0\,
      CO(3) => \counter_buffer_2_reg[0]_i_38_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_38_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_38_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_2[0]_i_74_n_0\,
      DI(2) => \counter_buffer_2[0]_i_75_n_0\,
      DI(1) => \counter_buffer_2[0]_i_76_n_0\,
      DI(0) => \counter_buffer_2[0]_i_77_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_2_reg[0]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_2[0]_i_78_n_0\,
      S(2) => \counter_buffer_2[0]_i_79_n_0\,
      S(1) => \counter_buffer_2[0]_i_80_n_0\,
      S(0) => \counter_buffer_2[0]_i_81_n_0\
    );
\counter_buffer_2_reg[0]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_2_reg[0]_i_47_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_47_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_47_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_47_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_2[0]_i_82_n_0\,
      DI(2) => \counter_buffer_2[0]_i_83_n_0\,
      DI(1) => \counter_buffer_2[0]_i_84_n_0\,
      DI(0) => \counter_buffer_2[0]_i_85_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_2_reg[0]_i_47_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_2[0]_i_86_n_0\,
      S(2) => \counter_buffer_2[0]_i_87_n_0\,
      S(1) => \counter_buffer_2[0]_i_88_n_0\,
      S(0) => \counter_buffer_2[0]_i_89_n_0\
    );
\counter_buffer_2_reg[0]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_57_n_0\,
      CO(3) => \counter_buffer_2_reg[0]_i_56_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_56_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_56_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_2[0]_i_92_n_0\,
      DI(2) => \counter_buffer_2[0]_i_93_n_0\,
      DI(1) => \counter_buffer_2[0]_i_94_n_0\,
      DI(0) => \counter_buffer_2[0]_i_95_n_0\,
      O(3 downto 0) => counter_buffer_23(23 downto 20),
      S(3) => \counter_buffer_2[0]_i_96_n_0\,
      S(2) => \counter_buffer_2[0]_i_97_n_0\,
      S(1) => \counter_buffer_2[0]_i_98_n_0\,
      S(0) => \counter_buffer_2[0]_i_99_n_0\
    );
\counter_buffer_2_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_90_n_0\,
      CO(3) => \counter_buffer_2_reg[0]_i_57_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_57_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_57_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_2[0]_i_100_n_0\,
      DI(2) => \counter_buffer_2[0]_i_101_n_0\,
      DI(1) => \counter_buffer_2[0]_i_102_n_0\,
      DI(0) => \counter_buffer_2[0]_i_103_n_0\,
      O(3 downto 0) => counter_buffer_23(19 downto 16),
      S(3) => \counter_buffer_2[0]_i_104_n_0\,
      S(2) => \counter_buffer_2[0]_i_105_n_0\,
      S(1) => \counter_buffer_2[0]_i_106_n_0\,
      S(0) => \counter_buffer_2[0]_i_107_n_0\
    );
\counter_buffer_2_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_9_n_0\,
      CO(3) => counter_buffer_22,
      CO(2) => \counter_buffer_2_reg[0]_i_7_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_7_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_2[0]_i_10_n_0\,
      DI(2) => \counter_buffer_2[0]_i_11_n_0\,
      DI(1) => \counter_buffer_2[0]_i_12_n_0\,
      DI(0) => \counter_buffer_2[0]_i_13_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_2_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_2[0]_i_14_n_0\,
      S(2) => \counter_buffer_2[0]_i_15_n_0\,
      S(1) => \counter_buffer_2[0]_i_16_n_0\,
      S(0) => \counter_buffer_2[0]_i_17_n_0\
    );
\counter_buffer_2_reg[0]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_2_reg[0]_i_73_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_73_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_73_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_73_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_2[0]_i_108_n_0\,
      DI(2) => \counter_buffer_2[0]_i_109_n_0\,
      DI(1) => \counter_buffer_2[0]_i_110_n_0\,
      DI(0) => \counter_buffer_2[0]_i_111_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_2_reg[0]_i_73_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_2[0]_i_112_n_0\,
      S(2) => \counter_buffer_2[0]_i_113_n_0\,
      S(1) => \counter_buffer_2[0]_i_114_n_0\,
      S(0) => \counter_buffer_2[0]_i_115_n_0\
    );
\counter_buffer_2_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_18_n_0\,
      CO(3) => counter_buffer_32,
      CO(2) => \counter_buffer_2_reg[0]_i_8_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_8_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_2[0]_i_19_n_0\,
      DI(2) => \counter_buffer_2[0]_i_20_n_0\,
      DI(1) => \counter_buffer_2[0]_i_21_n_0\,
      DI(0) => \counter_buffer_2[0]_i_22_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_2_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_2[0]_i_23_n_0\,
      S(2) => \counter_buffer_2[0]_i_24_n_0\,
      S(1) => \counter_buffer_2[0]_i_25_n_0\,
      S(0) => \counter_buffer_2[0]_i_26_n_0\
    );
\counter_buffer_2_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_27_n_0\,
      CO(3) => \counter_buffer_2_reg[0]_i_9_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_9_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_9_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_2[0]_i_28_n_0\,
      DI(2) => \counter_buffer_2[0]_i_29_n_0\,
      DI(1) => \counter_buffer_2[0]_i_30_n_0\,
      DI(0) => \counter_buffer_2[0]_i_31_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_2_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_2[0]_i_32_n_0\,
      S(2) => \counter_buffer_2[0]_i_33_n_0\,
      S(1) => \counter_buffer_2[0]_i_34_n_0\,
      S(0) => \counter_buffer_2[0]_i_35_n_0\
    );
\counter_buffer_2_reg[0]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_91_n_0\,
      CO(3) => \counter_buffer_2_reg[0]_i_90_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_90_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_90_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_90_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_2[0]_i_118_n_0\,
      DI(2) => \counter_buffer_2[0]_i_119_n_0\,
      DI(1) => \counter_buffer_2[0]_i_120_n_0\,
      DI(0) => \counter_buffer_2[0]_i_121_n_0\,
      O(3 downto 0) => counter_buffer_23(15 downto 12),
      S(3) => \counter_buffer_2[0]_i_122_n_0\,
      S(2) => \counter_buffer_2[0]_i_123_n_0\,
      S(1) => \counter_buffer_2[0]_i_124_n_0\,
      S(0) => \counter_buffer_2[0]_i_125_n_0\
    );
\counter_buffer_2_reg[0]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_116_n_0\,
      CO(3) => \counter_buffer_2_reg[0]_i_91_n_0\,
      CO(2) => \counter_buffer_2_reg[0]_i_91_n_1\,
      CO(1) => \counter_buffer_2_reg[0]_i_91_n_2\,
      CO(0) => \counter_buffer_2_reg[0]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_2[0]_i_126_n_0\,
      DI(2) => \counter_buffer_2[0]_i_127_n_0\,
      DI(1) => \counter_buffer_2[0]_i_128_n_0\,
      DI(0) => \counter_buffer_2[0]_i_129_n_0\,
      O(3 downto 0) => counter_buffer_23(11 downto 8),
      S(3) => \counter_buffer_2[0]_i_130_n_0\,
      S(2) => \counter_buffer_2[0]_i_131_n_0\,
      S(1) => \counter_buffer_2[0]_i_132_n_0\,
      S(0) => \counter_buffer_2[0]_i_133_n_0\
    );
\counter_buffer_2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[8]_i_1_n_5\,
      Q => counter_buffer_2_reg(10)
    );
\counter_buffer_2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[8]_i_1_n_4\,
      Q => counter_buffer_2_reg(11)
    );
\counter_buffer_2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[12]_i_1_n_7\,
      Q => counter_buffer_2_reg(12)
    );
\counter_buffer_2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[8]_i_1_n_0\,
      CO(3) => \counter_buffer_2_reg[12]_i_1_n_0\,
      CO(2) => \counter_buffer_2_reg[12]_i_1_n_1\,
      CO(1) => \counter_buffer_2_reg[12]_i_1_n_2\,
      CO(0) => \counter_buffer_2_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_2_reg[12]_i_1_n_4\,
      O(2) => \counter_buffer_2_reg[12]_i_1_n_5\,
      O(1) => \counter_buffer_2_reg[12]_i_1_n_6\,
      O(0) => \counter_buffer_2_reg[12]_i_1_n_7\,
      S(3) => \counter_buffer_2[12]_i_2_n_0\,
      S(2) => \counter_buffer_2[12]_i_3_n_0\,
      S(1) => \counter_buffer_2[12]_i_4_n_0\,
      S(0) => \counter_buffer_2[12]_i_5_n_0\
    );
\counter_buffer_2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[12]_i_1_n_6\,
      Q => counter_buffer_2_reg(13)
    );
\counter_buffer_2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[12]_i_1_n_5\,
      Q => counter_buffer_2_reg(14)
    );
\counter_buffer_2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[12]_i_1_n_4\,
      Q => counter_buffer_2_reg(15)
    );
\counter_buffer_2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[16]_i_1_n_7\,
      Q => counter_buffer_2_reg(16)
    );
\counter_buffer_2_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[12]_i_1_n_0\,
      CO(3) => \counter_buffer_2_reg[16]_i_1_n_0\,
      CO(2) => \counter_buffer_2_reg[16]_i_1_n_1\,
      CO(1) => \counter_buffer_2_reg[16]_i_1_n_2\,
      CO(0) => \counter_buffer_2_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_2_reg[16]_i_1_n_4\,
      O(2) => \counter_buffer_2_reg[16]_i_1_n_5\,
      O(1) => \counter_buffer_2_reg[16]_i_1_n_6\,
      O(0) => \counter_buffer_2_reg[16]_i_1_n_7\,
      S(3) => \counter_buffer_2[16]_i_2_n_0\,
      S(2) => \counter_buffer_2[16]_i_3_n_0\,
      S(1) => \counter_buffer_2[16]_i_4_n_0\,
      S(0) => \counter_buffer_2[16]_i_5_n_0\
    );
\counter_buffer_2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[16]_i_1_n_6\,
      Q => counter_buffer_2_reg(17)
    );
\counter_buffer_2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[16]_i_1_n_5\,
      Q => counter_buffer_2_reg(18)
    );
\counter_buffer_2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[16]_i_1_n_4\,
      Q => counter_buffer_2_reg(19)
    );
\counter_buffer_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[0]_i_1_n_6\,
      Q => counter_buffer_2_reg(1)
    );
\counter_buffer_2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[20]_i_1_n_7\,
      Q => counter_buffer_2_reg(20)
    );
\counter_buffer_2_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[16]_i_1_n_0\,
      CO(3) => \counter_buffer_2_reg[20]_i_1_n_0\,
      CO(2) => \counter_buffer_2_reg[20]_i_1_n_1\,
      CO(1) => \counter_buffer_2_reg[20]_i_1_n_2\,
      CO(0) => \counter_buffer_2_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_2_reg[20]_i_1_n_4\,
      O(2) => \counter_buffer_2_reg[20]_i_1_n_5\,
      O(1) => \counter_buffer_2_reg[20]_i_1_n_6\,
      O(0) => \counter_buffer_2_reg[20]_i_1_n_7\,
      S(3) => \counter_buffer_2[20]_i_2_n_0\,
      S(2) => \counter_buffer_2[20]_i_3_n_0\,
      S(1) => \counter_buffer_2[20]_i_4_n_0\,
      S(0) => \counter_buffer_2[20]_i_5_n_0\
    );
\counter_buffer_2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[20]_i_1_n_6\,
      Q => counter_buffer_2_reg(21)
    );
\counter_buffer_2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[20]_i_1_n_5\,
      Q => counter_buffer_2_reg(22)
    );
\counter_buffer_2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[20]_i_1_n_4\,
      Q => counter_buffer_2_reg(23)
    );
\counter_buffer_2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[24]_i_1_n_7\,
      Q => counter_buffer_2_reg(24)
    );
\counter_buffer_2_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[20]_i_1_n_0\,
      CO(3) => \counter_buffer_2_reg[24]_i_1_n_0\,
      CO(2) => \counter_buffer_2_reg[24]_i_1_n_1\,
      CO(1) => \counter_buffer_2_reg[24]_i_1_n_2\,
      CO(0) => \counter_buffer_2_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_2_reg[24]_i_1_n_4\,
      O(2) => \counter_buffer_2_reg[24]_i_1_n_5\,
      O(1) => \counter_buffer_2_reg[24]_i_1_n_6\,
      O(0) => \counter_buffer_2_reg[24]_i_1_n_7\,
      S(3) => \counter_buffer_2[24]_i_2_n_0\,
      S(2) => \counter_buffer_2[24]_i_3_n_0\,
      S(1) => \counter_buffer_2[24]_i_4_n_0\,
      S(0) => \counter_buffer_2[24]_i_5_n_0\
    );
\counter_buffer_2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[24]_i_1_n_6\,
      Q => counter_buffer_2_reg(25)
    );
\counter_buffer_2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[24]_i_1_n_5\,
      Q => counter_buffer_2_reg(26)
    );
\counter_buffer_2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[24]_i_1_n_4\,
      Q => counter_buffer_2_reg(27)
    );
\counter_buffer_2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[28]_i_1_n_7\,
      Q => counter_buffer_2_reg(28)
    );
\counter_buffer_2_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_buffer_2_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_2_reg[28]_i_1_n_1\,
      CO(1) => \counter_buffer_2_reg[28]_i_1_n_2\,
      CO(0) => \counter_buffer_2_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_2_reg[28]_i_1_n_4\,
      O(2) => \counter_buffer_2_reg[28]_i_1_n_5\,
      O(1) => \counter_buffer_2_reg[28]_i_1_n_6\,
      O(0) => \counter_buffer_2_reg[28]_i_1_n_7\,
      S(3) => \counter_buffer_2[28]_i_2_n_0\,
      S(2) => \counter_buffer_2[28]_i_3_n_0\,
      S(1) => \counter_buffer_2[28]_i_4_n_0\,
      S(0) => \counter_buffer_2[28]_i_5_n_0\
    );
\counter_buffer_2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[28]_i_1_n_6\,
      Q => counter_buffer_2_reg(29)
    );
\counter_buffer_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[0]_i_1_n_5\,
      Q => counter_buffer_2_reg(2)
    );
\counter_buffer_2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[28]_i_1_n_5\,
      Q => counter_buffer_2_reg(30)
    );
\counter_buffer_2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[28]_i_1_n_4\,
      Q => counter_buffer_2_reg(31)
    );
\counter_buffer_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[0]_i_1_n_4\,
      Q => counter_buffer_2_reg(3)
    );
\counter_buffer_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[4]_i_1_n_7\,
      Q => counter_buffer_2_reg(4)
    );
\counter_buffer_2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[0]_i_1_n_0\,
      CO(3) => \counter_buffer_2_reg[4]_i_1_n_0\,
      CO(2) => \counter_buffer_2_reg[4]_i_1_n_1\,
      CO(1) => \counter_buffer_2_reg[4]_i_1_n_2\,
      CO(0) => \counter_buffer_2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_2_reg[4]_i_1_n_4\,
      O(2) => \counter_buffer_2_reg[4]_i_1_n_5\,
      O(1) => \counter_buffer_2_reg[4]_i_1_n_6\,
      O(0) => \counter_buffer_2_reg[4]_i_1_n_7\,
      S(3) => \counter_buffer_2[4]_i_2_n_0\,
      S(2) => \counter_buffer_2[4]_i_3_n_0\,
      S(1) => \counter_buffer_2[4]_i_4_n_0\,
      S(0) => \counter_buffer_2[4]_i_5_n_0\
    );
\counter_buffer_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[4]_i_1_n_6\,
      Q => counter_buffer_2_reg(5)
    );
\counter_buffer_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[4]_i_1_n_5\,
      Q => counter_buffer_2_reg(6)
    );
\counter_buffer_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[4]_i_1_n_4\,
      Q => counter_buffer_2_reg(7)
    );
\counter_buffer_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[8]_i_1_n_7\,
      Q => counter_buffer_2_reg(8)
    );
\counter_buffer_2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_2_reg[4]_i_1_n_0\,
      CO(3) => \counter_buffer_2_reg[8]_i_1_n_0\,
      CO(2) => \counter_buffer_2_reg[8]_i_1_n_1\,
      CO(1) => \counter_buffer_2_reg[8]_i_1_n_2\,
      CO(0) => \counter_buffer_2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_2_reg[8]_i_1_n_4\,
      O(2) => \counter_buffer_2_reg[8]_i_1_n_5\,
      O(1) => \counter_buffer_2_reg[8]_i_1_n_6\,
      O(0) => \counter_buffer_2_reg[8]_i_1_n_7\,
      S(3) => \counter_buffer_2[8]_i_2_n_0\,
      S(2) => \counter_buffer_2[8]_i_3_n_0\,
      S(1) => \counter_buffer_2[8]_i_4_n_0\,
      S(0) => \counter_buffer_2[8]_i_5_n_0\
    );
\counter_buffer_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_2_reg[8]_i_1_n_6\,
      Q => counter_buffer_2_reg(9)
    );
\counter_buffer_3[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_1_ns_reg(29),
      I3 => counter_buffer_33(29),
      O => \counter_buffer_3[0]_i_10_n_0\
    );
\counter_buffer_3[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(4),
      I1 => count_upto_3(4),
      O => \counter_buffer_3[0]_i_100_n_0\
    );
\counter_buffer_3[0]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(3),
      I1 => count_upto_3(3),
      O => \counter_buffer_3[0]_i_101_n_0\
    );
\counter_buffer_3[0]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(6),
      I1 => count_upto_3_1(6),
      I2 => count_upto_3(7),
      I3 => count_upto_3_1(7),
      O => \counter_buffer_3[0]_i_102_n_0\
    );
\counter_buffer_3[0]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(5),
      I1 => count_upto_3_1(5),
      I2 => count_upto_3(6),
      I3 => count_upto_3_1(6),
      O => \counter_buffer_3[0]_i_103_n_0\
    );
\counter_buffer_3[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(4),
      I1 => count_upto_3_1(4),
      I2 => count_upto_3(5),
      I3 => count_upto_3_1(5),
      O => \counter_buffer_3[0]_i_104_n_0\
    );
\counter_buffer_3[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(3),
      I1 => count_upto_3_1(3),
      I2 => count_upto_3(4),
      I3 => count_upto_3_1(4),
      O => \counter_buffer_3[0]_i_105_n_0\
    );
\counter_buffer_3[0]_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(2),
      I1 => count_upto_3(2),
      O => \counter_buffer_3[0]_i_106_n_0\
    );
\counter_buffer_3[0]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count_upto_3(2),
      I1 => count_upto_3_1(2),
      O => \counter_buffer_3[0]_i_107_n_0\
    );
\counter_buffer_3[0]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s\(0),
      O => \counter_buffer_3[0]_i_108_n_0\
    );
\counter_buffer_3[0]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(2),
      I1 => count_upto_3_1(2),
      I2 => count_upto_3(3),
      I3 => count_upto_3_1(3),
      O => \counter_buffer_3[0]_i_109_n_0\
    );
\counter_buffer_3[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_1_ns_reg(27),
      I3 => counter_buffer_33(27),
      O => \counter_buffer_3[0]_i_11_n_0\
    );
\counter_buffer_3[0]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => count_upto_3(2),
      I1 => count_upto_3_1(2),
      I2 => count_upto_3_1(1),
      I3 => \^s\(0),
      O => \counter_buffer_3[0]_i_110_n_0\
    );
\counter_buffer_3[0]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => count_upto_3_1(1),
      O => \counter_buffer_3[0]_i_111_n_0\
    );
\counter_buffer_3[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_1_ns_reg(25),
      I3 => counter_buffer_33(25),
      O => \counter_buffer_3[0]_i_12_n_0\
    );
\counter_buffer_3[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_buffer_33(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_3[0]_i_13_n_0\
    );
\counter_buffer_3[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_buffer_33(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_3[0]_i_14_n_0\
    );
\counter_buffer_3[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_buffer_33(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_3[0]_i_15_n_0\
    );
\counter_buffer_3[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_buffer_33(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_3[0]_i_16_n_0\
    );
\counter_buffer_3[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_1_ns_reg(23),
      I3 => counter_buffer_33(23),
      O => \counter_buffer_3[0]_i_18_n_0\
    );
\counter_buffer_3[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_1_ns_reg(21),
      I3 => counter_buffer_33(21),
      O => \counter_buffer_3[0]_i_19_n_0\
    );
\counter_buffer_3[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_buffer_329_in,
      I1 => counter_buffer_32,
      O => \counter_buffer_3[0]_i_2_n_0\
    );
\counter_buffer_3[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_1_ns_reg(19),
      I3 => counter_buffer_33(19),
      O => \counter_buffer_3[0]_i_20_n_0\
    );
\counter_buffer_3[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_1_ns_reg(17),
      I3 => counter_buffer_33(17),
      O => \counter_buffer_3[0]_i_21_n_0\
    );
\counter_buffer_3[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_buffer_33(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_3[0]_i_22_n_0\
    );
\counter_buffer_3[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_buffer_33(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_3[0]_i_23_n_0\
    );
\counter_buffer_3[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_buffer_33(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_3[0]_i_24_n_0\
    );
\counter_buffer_3[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_buffer_33(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_3[0]_i_25_n_0\
    );
\counter_buffer_3[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_1_ns_reg(15),
      I3 => counter_buffer_33(15),
      O => \counter_buffer_3[0]_i_29_n_0\
    );
\counter_buffer_3[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(3),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[0]_i_3_n_0\
    );
\counter_buffer_3[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_1_ns_reg(13),
      I3 => counter_buffer_33(13),
      O => \counter_buffer_3[0]_i_30_n_0\
    );
\counter_buffer_3[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_1_ns_reg(11),
      I3 => counter_buffer_33(11),
      O => \counter_buffer_3[0]_i_31_n_0\
    );
\counter_buffer_3[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_1_ns_reg(9),
      I3 => counter_buffer_33(9),
      O => \counter_buffer_3[0]_i_32_n_0\
    );
\counter_buffer_3[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_buffer_33(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_3[0]_i_33_n_0\
    );
\counter_buffer_3[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_buffer_33(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_3[0]_i_34_n_0\
    );
\counter_buffer_3[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_buffer_33(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_3[0]_i_35_n_0\
    );
\counter_buffer_3[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_buffer_33(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_3[0]_i_36_n_0\
    );
\counter_buffer_3[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(29),
      I1 => count_upto_3(29),
      O => \counter_buffer_3[0]_i_39_n_0\
    );
\counter_buffer_3[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(2),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[0]_i_4_n_0\
    );
\counter_buffer_3[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(28),
      I1 => count_upto_3(28),
      O => \counter_buffer_3[0]_i_40_n_0\
    );
\counter_buffer_3[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(27),
      I1 => count_upto_3(27),
      O => \counter_buffer_3[0]_i_41_n_0\
    );
\counter_buffer_3[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(30),
      I1 => count_upto_3_1(30),
      I2 => count_upto_3(31),
      I3 => count_upto_3_1(31),
      O => \counter_buffer_3[0]_i_42_n_0\
    );
\counter_buffer_3[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(29),
      I1 => count_upto_3_1(29),
      I2 => count_upto_3(30),
      I3 => count_upto_3_1(30),
      O => \counter_buffer_3[0]_i_43_n_0\
    );
\counter_buffer_3[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(28),
      I1 => count_upto_3_1(28),
      I2 => count_upto_3(29),
      I3 => count_upto_3_1(29),
      O => \counter_buffer_3[0]_i_44_n_0\
    );
\counter_buffer_3[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(27),
      I1 => count_upto_3_1(27),
      I2 => count_upto_3(28),
      I3 => count_upto_3_1(28),
      O => \counter_buffer_3[0]_i_45_n_0\
    );
\counter_buffer_3[0]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(26),
      I1 => count_upto_3(26),
      O => \counter_buffer_3[0]_i_46_n_0\
    );
\counter_buffer_3[0]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(25),
      I1 => count_upto_3(25),
      O => \counter_buffer_3[0]_i_47_n_0\
    );
\counter_buffer_3[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(24),
      I1 => count_upto_3(24),
      O => \counter_buffer_3[0]_i_48_n_0\
    );
\counter_buffer_3[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(23),
      I1 => count_upto_3(23),
      O => \counter_buffer_3[0]_i_49_n_0\
    );
\counter_buffer_3[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(1),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[0]_i_5_n_0\
    );
\counter_buffer_3[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(26),
      I1 => count_upto_3_1(26),
      I2 => count_upto_3(27),
      I3 => count_upto_3_1(27),
      O => \counter_buffer_3[0]_i_50_n_0\
    );
\counter_buffer_3[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(25),
      I1 => count_upto_3_1(25),
      I2 => count_upto_3(26),
      I3 => count_upto_3_1(26),
      O => \counter_buffer_3[0]_i_51_n_0\
    );
\counter_buffer_3[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(24),
      I1 => count_upto_3_1(24),
      I2 => count_upto_3(25),
      I3 => count_upto_3_1(25),
      O => \counter_buffer_3[0]_i_52_n_0\
    );
\counter_buffer_3[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(23),
      I1 => count_upto_3_1(23),
      I2 => count_upto_3(24),
      I3 => count_upto_3_1(24),
      O => \counter_buffer_3[0]_i_53_n_0\
    );
\counter_buffer_3[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_1_ns_reg(7),
      I3 => counter_buffer_33(7),
      O => \counter_buffer_3[0]_i_54_n_0\
    );
\counter_buffer_3[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_1_ns_reg(5),
      I3 => counter_buffer_33(5),
      O => \counter_buffer_3[0]_i_55_n_0\
    );
\counter_buffer_3[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_1_ns_reg(3),
      I3 => counter_buffer_33(3),
      O => \counter_buffer_3[0]_i_56_n_0\
    );
\counter_buffer_3[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => \^s\(0),
      I2 => counter_1_ns_reg(1),
      I3 => counter_buffer_33(1),
      O => \counter_buffer_3[0]_i_57_n_0\
    );
\counter_buffer_3[0]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_buffer_33(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_3[0]_i_58_n_0\
    );
\counter_buffer_3[0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_buffer_33(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_3[0]_i_59_n_0\
    );
\counter_buffer_3[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => counter_buffer_3_reg(0),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[0]_i_6_n_0\
    );
\counter_buffer_3[0]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_33(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_buffer_33(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_3[0]_i_60_n_0\
    );
\counter_buffer_3[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^s\(0),
      I1 => counter_1_ns_reg(0),
      I2 => counter_buffer_33(1),
      I3 => counter_1_ns_reg(1),
      O => \counter_buffer_3[0]_i_61_n_0\
    );
\counter_buffer_3[0]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(22),
      I1 => count_upto_3(22),
      O => \counter_buffer_3[0]_i_64_n_0\
    );
\counter_buffer_3[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(21),
      I1 => count_upto_3(21),
      O => \counter_buffer_3[0]_i_65_n_0\
    );
\counter_buffer_3[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(20),
      I1 => count_upto_3(20),
      O => \counter_buffer_3[0]_i_66_n_0\
    );
\counter_buffer_3[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(19),
      I1 => count_upto_3(19),
      O => \counter_buffer_3[0]_i_67_n_0\
    );
\counter_buffer_3[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(22),
      I1 => count_upto_3_1(22),
      I2 => count_upto_3(23),
      I3 => count_upto_3_1(23),
      O => \counter_buffer_3[0]_i_68_n_0\
    );
\counter_buffer_3[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(21),
      I1 => count_upto_3_1(21),
      I2 => count_upto_3(22),
      I3 => count_upto_3_1(22),
      O => \counter_buffer_3[0]_i_69_n_0\
    );
\counter_buffer_3[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(20),
      I1 => count_upto_3_1(20),
      I2 => count_upto_3(21),
      I3 => count_upto_3_1(21),
      O => \counter_buffer_3[0]_i_70_n_0\
    );
\counter_buffer_3[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(19),
      I1 => count_upto_3_1(19),
      I2 => count_upto_3(20),
      I3 => count_upto_3_1(20),
      O => \counter_buffer_3[0]_i_71_n_0\
    );
\counter_buffer_3[0]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(18),
      I1 => count_upto_3(18),
      O => \counter_buffer_3[0]_i_72_n_0\
    );
\counter_buffer_3[0]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(17),
      I1 => count_upto_3(17),
      O => \counter_buffer_3[0]_i_73_n_0\
    );
\counter_buffer_3[0]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(16),
      I1 => count_upto_3(16),
      O => \counter_buffer_3[0]_i_74_n_0\
    );
\counter_buffer_3[0]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(15),
      I1 => count_upto_3(15),
      O => \counter_buffer_3[0]_i_75_n_0\
    );
\counter_buffer_3[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(18),
      I1 => count_upto_3_1(18),
      I2 => count_upto_3(19),
      I3 => count_upto_3_1(19),
      O => \counter_buffer_3[0]_i_76_n_0\
    );
\counter_buffer_3[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(17),
      I1 => count_upto_3_1(17),
      I2 => count_upto_3(18),
      I3 => count_upto_3_1(18),
      O => \counter_buffer_3[0]_i_77_n_0\
    );
\counter_buffer_3[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(16),
      I1 => count_upto_3_1(16),
      I2 => count_upto_3(17),
      I3 => count_upto_3_1(17),
      O => \counter_buffer_3[0]_i_78_n_0\
    );
\counter_buffer_3[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(15),
      I1 => count_upto_3_1(15),
      I2 => count_upto_3(16),
      I3 => count_upto_3_1(16),
      O => \counter_buffer_3[0]_i_79_n_0\
    );
\counter_buffer_3[0]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(14),
      I1 => count_upto_3(14),
      O => \counter_buffer_3[0]_i_82_n_0\
    );
\counter_buffer_3[0]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(13),
      I1 => count_upto_3(13),
      O => \counter_buffer_3[0]_i_83_n_0\
    );
\counter_buffer_3[0]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(12),
      I1 => count_upto_3(12),
      O => \counter_buffer_3[0]_i_84_n_0\
    );
\counter_buffer_3[0]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(11),
      I1 => count_upto_3(11),
      O => \counter_buffer_3[0]_i_85_n_0\
    );
\counter_buffer_3[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(14),
      I1 => count_upto_3_1(14),
      I2 => count_upto_3(15),
      I3 => count_upto_3_1(15),
      O => \counter_buffer_3[0]_i_86_n_0\
    );
\counter_buffer_3[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(13),
      I1 => count_upto_3_1(13),
      I2 => count_upto_3(14),
      I3 => count_upto_3_1(14),
      O => \counter_buffer_3[0]_i_87_n_0\
    );
\counter_buffer_3[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(12),
      I1 => count_upto_3_1(12),
      I2 => count_upto_3(13),
      I3 => count_upto_3_1(13),
      O => \counter_buffer_3[0]_i_88_n_0\
    );
\counter_buffer_3[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(11),
      I1 => count_upto_3_1(11),
      I2 => count_upto_3(12),
      I3 => count_upto_3_1(12),
      O => \counter_buffer_3[0]_i_89_n_0\
    );
\counter_buffer_3[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_33(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_1_ns_reg(31),
      I3 => counter_buffer_33(31),
      O => \counter_buffer_3[0]_i_9_n_0\
    );
\counter_buffer_3[0]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(10),
      I1 => count_upto_3(10),
      O => \counter_buffer_3[0]_i_90_n_0\
    );
\counter_buffer_3[0]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(9),
      I1 => count_upto_3(9),
      O => \counter_buffer_3[0]_i_91_n_0\
    );
\counter_buffer_3[0]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(8),
      I1 => count_upto_3(8),
      O => \counter_buffer_3[0]_i_92_n_0\
    );
\counter_buffer_3[0]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(7),
      I1 => count_upto_3(7),
      O => \counter_buffer_3[0]_i_93_n_0\
    );
\counter_buffer_3[0]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(10),
      I1 => count_upto_3_1(10),
      I2 => count_upto_3(11),
      I3 => count_upto_3_1(11),
      O => \counter_buffer_3[0]_i_94_n_0\
    );
\counter_buffer_3[0]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(9),
      I1 => count_upto_3_1(9),
      I2 => count_upto_3(10),
      I3 => count_upto_3_1(10),
      O => \counter_buffer_3[0]_i_95_n_0\
    );
\counter_buffer_3[0]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(8),
      I1 => count_upto_3_1(8),
      I2 => count_upto_3(9),
      I3 => count_upto_3_1(9),
      O => \counter_buffer_3[0]_i_96_n_0\
    );
\counter_buffer_3[0]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_3(7),
      I1 => count_upto_3_1(7),
      I2 => count_upto_3(8),
      I3 => count_upto_3_1(8),
      O => \counter_buffer_3[0]_i_97_n_0\
    );
\counter_buffer_3[0]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(6),
      I1 => count_upto_3(6),
      O => \counter_buffer_3[0]_i_98_n_0\
    );
\counter_buffer_3[0]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_3_1(5),
      I1 => count_upto_3(5),
      O => \counter_buffer_3[0]_i_99_n_0\
    );
\counter_buffer_3[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(15),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[12]_i_2_n_0\
    );
\counter_buffer_3[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(14),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[12]_i_3_n_0\
    );
\counter_buffer_3[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(13),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[12]_i_4_n_0\
    );
\counter_buffer_3[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(12),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[12]_i_5_n_0\
    );
\counter_buffer_3[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(19),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[16]_i_2_n_0\
    );
\counter_buffer_3[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(18),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[16]_i_3_n_0\
    );
\counter_buffer_3[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(17),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[16]_i_4_n_0\
    );
\counter_buffer_3[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(16),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[16]_i_5_n_0\
    );
\counter_buffer_3[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(23),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[20]_i_2_n_0\
    );
\counter_buffer_3[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(22),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[20]_i_3_n_0\
    );
\counter_buffer_3[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(21),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[20]_i_4_n_0\
    );
\counter_buffer_3[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(20),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[20]_i_5_n_0\
    );
\counter_buffer_3[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(27),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[24]_i_2_n_0\
    );
\counter_buffer_3[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(26),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[24]_i_3_n_0\
    );
\counter_buffer_3[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(25),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[24]_i_4_n_0\
    );
\counter_buffer_3[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(24),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[24]_i_5_n_0\
    );
\counter_buffer_3[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(31),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[28]_i_2_n_0\
    );
\counter_buffer_3[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(30),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[28]_i_3_n_0\
    );
\counter_buffer_3[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(29),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[28]_i_4_n_0\
    );
\counter_buffer_3[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(28),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[28]_i_5_n_0\
    );
\counter_buffer_3[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(7),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[4]_i_2_n_0\
    );
\counter_buffer_3[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(6),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[4]_i_3_n_0\
    );
\counter_buffer_3[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(5),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[4]_i_4_n_0\
    );
\counter_buffer_3[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(4),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[4]_i_5_n_0\
    );
\counter_buffer_3[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(11),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[8]_i_2_n_0\
    );
\counter_buffer_3[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(10),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[8]_i_3_n_0\
    );
\counter_buffer_3[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(9),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[8]_i_4_n_0\
    );
\counter_buffer_3[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_3_reg(8),
      I1 => counter_buffer_329_in,
      I2 => counter_buffer_32,
      O => \counter_buffer_3[8]_i_5_n_0\
    );
\counter_buffer_3_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \counter_buffer_3_reg[0]_i_1_n_7\,
      PRE => reset,
      Q => counter_buffer_3_reg(0)
    );
\counter_buffer_3_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_3_reg[0]_i_1_n_0\,
      CO(2) => \counter_buffer_3_reg[0]_i_1_n_1\,
      CO(1) => \counter_buffer_3_reg[0]_i_1_n_2\,
      CO(0) => \counter_buffer_3_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \counter_buffer_3[0]_i_2_n_0\,
      O(3) => \counter_buffer_3_reg[0]_i_1_n_4\,
      O(2) => \counter_buffer_3_reg[0]_i_1_n_5\,
      O(1) => \counter_buffer_3_reg[0]_i_1_n_6\,
      O(0) => \counter_buffer_3_reg[0]_i_1_n_7\,
      S(3) => \counter_buffer_3[0]_i_3_n_0\,
      S(2) => \counter_buffer_3[0]_i_4_n_0\,
      S(1) => \counter_buffer_3[0]_i_5_n_0\,
      S(0) => \counter_buffer_3[0]_i_6_n_0\
    );
\counter_buffer_3_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[0]_i_28_n_0\,
      CO(3) => \counter_buffer_3_reg[0]_i_17_n_0\,
      CO(2) => \counter_buffer_3_reg[0]_i_17_n_1\,
      CO(1) => \counter_buffer_3_reg[0]_i_17_n_2\,
      CO(0) => \counter_buffer_3_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_3[0]_i_29_n_0\,
      DI(2) => \counter_buffer_3[0]_i_30_n_0\,
      DI(1) => \counter_buffer_3[0]_i_31_n_0\,
      DI(0) => \counter_buffer_3[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_3_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_3[0]_i_33_n_0\,
      S(2) => \counter_buffer_3[0]_i_34_n_0\,
      S(1) => \counter_buffer_3[0]_i_35_n_0\,
      S(0) => \counter_buffer_3[0]_i_36_n_0\
    );
\counter_buffer_3_reg[0]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[0]_i_27_n_0\,
      CO(3) => \NLW_counter_buffer_3_reg[0]_i_26_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_3_reg[0]_i_26_n_1\,
      CO(1) => \counter_buffer_3_reg[0]_i_26_n_2\,
      CO(0) => \counter_buffer_3_reg[0]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_buffer_3[0]_i_39_n_0\,
      DI(1) => \counter_buffer_3[0]_i_40_n_0\,
      DI(0) => \counter_buffer_3[0]_i_41_n_0\,
      O(3 downto 0) => counter_buffer_33(31 downto 28),
      S(3) => \counter_buffer_3[0]_i_42_n_0\,
      S(2) => \counter_buffer_3[0]_i_43_n_0\,
      S(1) => \counter_buffer_3[0]_i_44_n_0\,
      S(0) => \counter_buffer_3[0]_i_45_n_0\
    );
\counter_buffer_3_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[0]_i_37_n_0\,
      CO(3) => \counter_buffer_3_reg[0]_i_27_n_0\,
      CO(2) => \counter_buffer_3_reg[0]_i_27_n_1\,
      CO(1) => \counter_buffer_3_reg[0]_i_27_n_2\,
      CO(0) => \counter_buffer_3_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_3[0]_i_46_n_0\,
      DI(2) => \counter_buffer_3[0]_i_47_n_0\,
      DI(1) => \counter_buffer_3[0]_i_48_n_0\,
      DI(0) => \counter_buffer_3[0]_i_49_n_0\,
      O(3 downto 0) => counter_buffer_33(27 downto 24),
      S(3) => \counter_buffer_3[0]_i_50_n_0\,
      S(2) => \counter_buffer_3[0]_i_51_n_0\,
      S(1) => \counter_buffer_3[0]_i_52_n_0\,
      S(0) => \counter_buffer_3[0]_i_53_n_0\
    );
\counter_buffer_3_reg[0]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_3_reg[0]_i_28_n_0\,
      CO(2) => \counter_buffer_3_reg[0]_i_28_n_1\,
      CO(1) => \counter_buffer_3_reg[0]_i_28_n_2\,
      CO(0) => \counter_buffer_3_reg[0]_i_28_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_3[0]_i_54_n_0\,
      DI(2) => \counter_buffer_3[0]_i_55_n_0\,
      DI(1) => \counter_buffer_3[0]_i_56_n_0\,
      DI(0) => \counter_buffer_3[0]_i_57_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_3_reg[0]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_3[0]_i_58_n_0\,
      S(2) => \counter_buffer_3[0]_i_59_n_0\,
      S(1) => \counter_buffer_3[0]_i_60_n_0\,
      S(0) => \counter_buffer_3[0]_i_61_n_0\
    );
\counter_buffer_3_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[0]_i_38_n_0\,
      CO(3) => \counter_buffer_3_reg[0]_i_37_n_0\,
      CO(2) => \counter_buffer_3_reg[0]_i_37_n_1\,
      CO(1) => \counter_buffer_3_reg[0]_i_37_n_2\,
      CO(0) => \counter_buffer_3_reg[0]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_3[0]_i_64_n_0\,
      DI(2) => \counter_buffer_3[0]_i_65_n_0\,
      DI(1) => \counter_buffer_3[0]_i_66_n_0\,
      DI(0) => \counter_buffer_3[0]_i_67_n_0\,
      O(3 downto 0) => counter_buffer_33(23 downto 20),
      S(3) => \counter_buffer_3[0]_i_68_n_0\,
      S(2) => \counter_buffer_3[0]_i_69_n_0\,
      S(1) => \counter_buffer_3[0]_i_70_n_0\,
      S(0) => \counter_buffer_3[0]_i_71_n_0\
    );
\counter_buffer_3_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[0]_i_62_n_0\,
      CO(3) => \counter_buffer_3_reg[0]_i_38_n_0\,
      CO(2) => \counter_buffer_3_reg[0]_i_38_n_1\,
      CO(1) => \counter_buffer_3_reg[0]_i_38_n_2\,
      CO(0) => \counter_buffer_3_reg[0]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_3[0]_i_72_n_0\,
      DI(2) => \counter_buffer_3[0]_i_73_n_0\,
      DI(1) => \counter_buffer_3[0]_i_74_n_0\,
      DI(0) => \counter_buffer_3[0]_i_75_n_0\,
      O(3 downto 0) => counter_buffer_33(19 downto 16),
      S(3) => \counter_buffer_3[0]_i_76_n_0\,
      S(2) => \counter_buffer_3[0]_i_77_n_0\,
      S(1) => \counter_buffer_3[0]_i_78_n_0\,
      S(0) => \counter_buffer_3[0]_i_79_n_0\
    );
\counter_buffer_3_reg[0]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[0]_i_63_n_0\,
      CO(3) => \counter_buffer_3_reg[0]_i_62_n_0\,
      CO(2) => \counter_buffer_3_reg[0]_i_62_n_1\,
      CO(1) => \counter_buffer_3_reg[0]_i_62_n_2\,
      CO(0) => \counter_buffer_3_reg[0]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_3[0]_i_82_n_0\,
      DI(2) => \counter_buffer_3[0]_i_83_n_0\,
      DI(1) => \counter_buffer_3[0]_i_84_n_0\,
      DI(0) => \counter_buffer_3[0]_i_85_n_0\,
      O(3 downto 0) => counter_buffer_33(15 downto 12),
      S(3) => \counter_buffer_3[0]_i_86_n_0\,
      S(2) => \counter_buffer_3[0]_i_87_n_0\,
      S(1) => \counter_buffer_3[0]_i_88_n_0\,
      S(0) => \counter_buffer_3[0]_i_89_n_0\
    );
\counter_buffer_3_reg[0]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[0]_i_80_n_0\,
      CO(3) => \counter_buffer_3_reg[0]_i_63_n_0\,
      CO(2) => \counter_buffer_3_reg[0]_i_63_n_1\,
      CO(1) => \counter_buffer_3_reg[0]_i_63_n_2\,
      CO(0) => \counter_buffer_3_reg[0]_i_63_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_3[0]_i_90_n_0\,
      DI(2) => \counter_buffer_3[0]_i_91_n_0\,
      DI(1) => \counter_buffer_3[0]_i_92_n_0\,
      DI(0) => \counter_buffer_3[0]_i_93_n_0\,
      O(3 downto 0) => counter_buffer_33(11 downto 8),
      S(3) => \counter_buffer_3[0]_i_94_n_0\,
      S(2) => \counter_buffer_3[0]_i_95_n_0\,
      S(1) => \counter_buffer_3[0]_i_96_n_0\,
      S(0) => \counter_buffer_3[0]_i_97_n_0\
    );
\counter_buffer_3_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[0]_i_8_n_0\,
      CO(3) => counter_buffer_329_in,
      CO(2) => \counter_buffer_3_reg[0]_i_7_n_1\,
      CO(1) => \counter_buffer_3_reg[0]_i_7_n_2\,
      CO(0) => \counter_buffer_3_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_3[0]_i_9_n_0\,
      DI(2) => \counter_buffer_3[0]_i_10_n_0\,
      DI(1) => \counter_buffer_3[0]_i_11_n_0\,
      DI(0) => \counter_buffer_3[0]_i_12_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_3_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_3[0]_i_13_n_0\,
      S(2) => \counter_buffer_3[0]_i_14_n_0\,
      S(1) => \counter_buffer_3[0]_i_15_n_0\,
      S(0) => \counter_buffer_3[0]_i_16_n_0\
    );
\counter_buffer_3_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[0]_i_17_n_0\,
      CO(3) => \counter_buffer_3_reg[0]_i_8_n_0\,
      CO(2) => \counter_buffer_3_reg[0]_i_8_n_1\,
      CO(1) => \counter_buffer_3_reg[0]_i_8_n_2\,
      CO(0) => \counter_buffer_3_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_3[0]_i_18_n_0\,
      DI(2) => \counter_buffer_3[0]_i_19_n_0\,
      DI(1) => \counter_buffer_3[0]_i_20_n_0\,
      DI(0) => \counter_buffer_3[0]_i_21_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_3_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_3[0]_i_22_n_0\,
      S(2) => \counter_buffer_3[0]_i_23_n_0\,
      S(1) => \counter_buffer_3[0]_i_24_n_0\,
      S(0) => \counter_buffer_3[0]_i_25_n_0\
    );
\counter_buffer_3_reg[0]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[0]_i_81_n_0\,
      CO(3) => \counter_buffer_3_reg[0]_i_80_n_0\,
      CO(2) => \counter_buffer_3_reg[0]_i_80_n_1\,
      CO(1) => \counter_buffer_3_reg[0]_i_80_n_2\,
      CO(0) => \counter_buffer_3_reg[0]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_3[0]_i_98_n_0\,
      DI(2) => \counter_buffer_3[0]_i_99_n_0\,
      DI(1) => \counter_buffer_3[0]_i_100_n_0\,
      DI(0) => \counter_buffer_3[0]_i_101_n_0\,
      O(3 downto 0) => counter_buffer_33(7 downto 4),
      S(3) => \counter_buffer_3[0]_i_102_n_0\,
      S(2) => \counter_buffer_3[0]_i_103_n_0\,
      S(1) => \counter_buffer_3[0]_i_104_n_0\,
      S(0) => \counter_buffer_3[0]_i_105_n_0\
    );
\counter_buffer_3_reg[0]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_3_reg[0]_i_81_n_0\,
      CO(2) => \counter_buffer_3_reg[0]_i_81_n_1\,
      CO(1) => \counter_buffer_3_reg[0]_i_81_n_2\,
      CO(0) => \counter_buffer_3_reg[0]_i_81_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_3[0]_i_106_n_0\,
      DI(2) => \counter_buffer_3[0]_i_107_n_0\,
      DI(1) => \^s\(0),
      DI(0) => \counter_buffer_3[0]_i_108_n_0\,
      O(3 downto 1) => counter_buffer_33(3 downto 1),
      O(0) => counter_buffer_73(1),
      S(3) => \counter_buffer_3[0]_i_109_n_0\,
      S(2) => \counter_buffer_3[0]_i_110_n_0\,
      S(1) => \counter_buffer_3[0]_i_111_n_0\,
      S(0) => \^s\(0)
    );
\counter_buffer_3_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[8]_i_1_n_5\,
      Q => counter_buffer_3_reg(10)
    );
\counter_buffer_3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[8]_i_1_n_4\,
      Q => counter_buffer_3_reg(11)
    );
\counter_buffer_3_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[12]_i_1_n_7\,
      Q => counter_buffer_3_reg(12)
    );
\counter_buffer_3_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[8]_i_1_n_0\,
      CO(3) => \counter_buffer_3_reg[12]_i_1_n_0\,
      CO(2) => \counter_buffer_3_reg[12]_i_1_n_1\,
      CO(1) => \counter_buffer_3_reg[12]_i_1_n_2\,
      CO(0) => \counter_buffer_3_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_3_reg[12]_i_1_n_4\,
      O(2) => \counter_buffer_3_reg[12]_i_1_n_5\,
      O(1) => \counter_buffer_3_reg[12]_i_1_n_6\,
      O(0) => \counter_buffer_3_reg[12]_i_1_n_7\,
      S(3) => \counter_buffer_3[12]_i_2_n_0\,
      S(2) => \counter_buffer_3[12]_i_3_n_0\,
      S(1) => \counter_buffer_3[12]_i_4_n_0\,
      S(0) => \counter_buffer_3[12]_i_5_n_0\
    );
\counter_buffer_3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[12]_i_1_n_6\,
      Q => counter_buffer_3_reg(13)
    );
\counter_buffer_3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[12]_i_1_n_5\,
      Q => counter_buffer_3_reg(14)
    );
\counter_buffer_3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[12]_i_1_n_4\,
      Q => counter_buffer_3_reg(15)
    );
\counter_buffer_3_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[16]_i_1_n_7\,
      Q => counter_buffer_3_reg(16)
    );
\counter_buffer_3_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[12]_i_1_n_0\,
      CO(3) => \counter_buffer_3_reg[16]_i_1_n_0\,
      CO(2) => \counter_buffer_3_reg[16]_i_1_n_1\,
      CO(1) => \counter_buffer_3_reg[16]_i_1_n_2\,
      CO(0) => \counter_buffer_3_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_3_reg[16]_i_1_n_4\,
      O(2) => \counter_buffer_3_reg[16]_i_1_n_5\,
      O(1) => \counter_buffer_3_reg[16]_i_1_n_6\,
      O(0) => \counter_buffer_3_reg[16]_i_1_n_7\,
      S(3) => \counter_buffer_3[16]_i_2_n_0\,
      S(2) => \counter_buffer_3[16]_i_3_n_0\,
      S(1) => \counter_buffer_3[16]_i_4_n_0\,
      S(0) => \counter_buffer_3[16]_i_5_n_0\
    );
\counter_buffer_3_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[16]_i_1_n_6\,
      Q => counter_buffer_3_reg(17)
    );
\counter_buffer_3_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[16]_i_1_n_5\,
      Q => counter_buffer_3_reg(18)
    );
\counter_buffer_3_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[16]_i_1_n_4\,
      Q => counter_buffer_3_reg(19)
    );
\counter_buffer_3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[0]_i_1_n_6\,
      Q => counter_buffer_3_reg(1)
    );
\counter_buffer_3_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[20]_i_1_n_7\,
      Q => counter_buffer_3_reg(20)
    );
\counter_buffer_3_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[16]_i_1_n_0\,
      CO(3) => \counter_buffer_3_reg[20]_i_1_n_0\,
      CO(2) => \counter_buffer_3_reg[20]_i_1_n_1\,
      CO(1) => \counter_buffer_3_reg[20]_i_1_n_2\,
      CO(0) => \counter_buffer_3_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_3_reg[20]_i_1_n_4\,
      O(2) => \counter_buffer_3_reg[20]_i_1_n_5\,
      O(1) => \counter_buffer_3_reg[20]_i_1_n_6\,
      O(0) => \counter_buffer_3_reg[20]_i_1_n_7\,
      S(3) => \counter_buffer_3[20]_i_2_n_0\,
      S(2) => \counter_buffer_3[20]_i_3_n_0\,
      S(1) => \counter_buffer_3[20]_i_4_n_0\,
      S(0) => \counter_buffer_3[20]_i_5_n_0\
    );
\counter_buffer_3_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[20]_i_1_n_6\,
      Q => counter_buffer_3_reg(21)
    );
\counter_buffer_3_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[20]_i_1_n_5\,
      Q => counter_buffer_3_reg(22)
    );
\counter_buffer_3_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[20]_i_1_n_4\,
      Q => counter_buffer_3_reg(23)
    );
\counter_buffer_3_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[24]_i_1_n_7\,
      Q => counter_buffer_3_reg(24)
    );
\counter_buffer_3_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[20]_i_1_n_0\,
      CO(3) => \counter_buffer_3_reg[24]_i_1_n_0\,
      CO(2) => \counter_buffer_3_reg[24]_i_1_n_1\,
      CO(1) => \counter_buffer_3_reg[24]_i_1_n_2\,
      CO(0) => \counter_buffer_3_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_3_reg[24]_i_1_n_4\,
      O(2) => \counter_buffer_3_reg[24]_i_1_n_5\,
      O(1) => \counter_buffer_3_reg[24]_i_1_n_6\,
      O(0) => \counter_buffer_3_reg[24]_i_1_n_7\,
      S(3) => \counter_buffer_3[24]_i_2_n_0\,
      S(2) => \counter_buffer_3[24]_i_3_n_0\,
      S(1) => \counter_buffer_3[24]_i_4_n_0\,
      S(0) => \counter_buffer_3[24]_i_5_n_0\
    );
\counter_buffer_3_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[24]_i_1_n_6\,
      Q => counter_buffer_3_reg(25)
    );
\counter_buffer_3_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[24]_i_1_n_5\,
      Q => counter_buffer_3_reg(26)
    );
\counter_buffer_3_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[24]_i_1_n_4\,
      Q => counter_buffer_3_reg(27)
    );
\counter_buffer_3_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[28]_i_1_n_7\,
      Q => counter_buffer_3_reg(28)
    );
\counter_buffer_3_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_buffer_3_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_3_reg[28]_i_1_n_1\,
      CO(1) => \counter_buffer_3_reg[28]_i_1_n_2\,
      CO(0) => \counter_buffer_3_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_3_reg[28]_i_1_n_4\,
      O(2) => \counter_buffer_3_reg[28]_i_1_n_5\,
      O(1) => \counter_buffer_3_reg[28]_i_1_n_6\,
      O(0) => \counter_buffer_3_reg[28]_i_1_n_7\,
      S(3) => \counter_buffer_3[28]_i_2_n_0\,
      S(2) => \counter_buffer_3[28]_i_3_n_0\,
      S(1) => \counter_buffer_3[28]_i_4_n_0\,
      S(0) => \counter_buffer_3[28]_i_5_n_0\
    );
\counter_buffer_3_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[28]_i_1_n_6\,
      Q => counter_buffer_3_reg(29)
    );
\counter_buffer_3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[0]_i_1_n_5\,
      Q => counter_buffer_3_reg(2)
    );
\counter_buffer_3_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[28]_i_1_n_5\,
      Q => counter_buffer_3_reg(30)
    );
\counter_buffer_3_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[28]_i_1_n_4\,
      Q => counter_buffer_3_reg(31)
    );
\counter_buffer_3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[0]_i_1_n_4\,
      Q => counter_buffer_3_reg(3)
    );
\counter_buffer_3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[4]_i_1_n_7\,
      Q => counter_buffer_3_reg(4)
    );
\counter_buffer_3_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[0]_i_1_n_0\,
      CO(3) => \counter_buffer_3_reg[4]_i_1_n_0\,
      CO(2) => \counter_buffer_3_reg[4]_i_1_n_1\,
      CO(1) => \counter_buffer_3_reg[4]_i_1_n_2\,
      CO(0) => \counter_buffer_3_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_3_reg[4]_i_1_n_4\,
      O(2) => \counter_buffer_3_reg[4]_i_1_n_5\,
      O(1) => \counter_buffer_3_reg[4]_i_1_n_6\,
      O(0) => \counter_buffer_3_reg[4]_i_1_n_7\,
      S(3) => \counter_buffer_3[4]_i_2_n_0\,
      S(2) => \counter_buffer_3[4]_i_3_n_0\,
      S(1) => \counter_buffer_3[4]_i_4_n_0\,
      S(0) => \counter_buffer_3[4]_i_5_n_0\
    );
\counter_buffer_3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[4]_i_1_n_6\,
      Q => counter_buffer_3_reg(5)
    );
\counter_buffer_3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[4]_i_1_n_5\,
      Q => counter_buffer_3_reg(6)
    );
\counter_buffer_3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[4]_i_1_n_4\,
      Q => counter_buffer_3_reg(7)
    );
\counter_buffer_3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[8]_i_1_n_7\,
      Q => counter_buffer_3_reg(8)
    );
\counter_buffer_3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_3_reg[4]_i_1_n_0\,
      CO(3) => \counter_buffer_3_reg[8]_i_1_n_0\,
      CO(2) => \counter_buffer_3_reg[8]_i_1_n_1\,
      CO(1) => \counter_buffer_3_reg[8]_i_1_n_2\,
      CO(0) => \counter_buffer_3_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_3_reg[8]_i_1_n_4\,
      O(2) => \counter_buffer_3_reg[8]_i_1_n_5\,
      O(1) => \counter_buffer_3_reg[8]_i_1_n_6\,
      O(0) => \counter_buffer_3_reg[8]_i_1_n_7\,
      S(3) => \counter_buffer_3[8]_i_2_n_0\,
      S(2) => \counter_buffer_3[8]_i_3_n_0\,
      S(1) => \counter_buffer_3[8]_i_4_n_0\,
      S(0) => \counter_buffer_3[8]_i_5_n_0\
    );
\counter_buffer_3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_3_reg[8]_i_1_n_6\,
      Q => counter_buffer_3_reg(9)
    );
\counter_buffer_4[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_1_ns_reg(31),
      I3 => counter_buffer_43(31),
      O => \counter_buffer_4[0]_i_10_n_0\
    );
\counter_buffer_4[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(18),
      I1 => count_upto_6(18),
      O => \counter_buffer_4[0]_i_100_n_0\
    );
\counter_buffer_4[0]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(17),
      I1 => count_upto_6(17),
      O => \counter_buffer_4[0]_i_101_n_0\
    );
\counter_buffer_4[0]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(16),
      I1 => count_upto_6(16),
      O => \counter_buffer_4[0]_i_102_n_0\
    );
\counter_buffer_4[0]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(15),
      I1 => count_upto_6(15),
      O => \counter_buffer_4[0]_i_103_n_0\
    );
\counter_buffer_4[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(18),
      I1 => count_upto_4_1(18),
      I2 => count_upto_6(19),
      I3 => count_upto_4_1(19),
      O => \counter_buffer_4[0]_i_104_n_0\
    );
\counter_buffer_4[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(17),
      I1 => count_upto_4_1(17),
      I2 => count_upto_6(18),
      I3 => count_upto_4_1(18),
      O => \counter_buffer_4[0]_i_105_n_0\
    );
\counter_buffer_4[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(16),
      I1 => count_upto_4_1(16),
      I2 => count_upto_6(17),
      I3 => count_upto_4_1(17),
      O => \counter_buffer_4[0]_i_106_n_0\
    );
\counter_buffer_4[0]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(15),
      I1 => count_upto_4_1(15),
      I2 => count_upto_6(16),
      I3 => count_upto_4_1(16),
      O => \counter_buffer_4[0]_i_107_n_0\
    );
\counter_buffer_4[0]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => count_upto_4_1(6),
      I2 => count_upto_4_1(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_4[0]_i_108_n_0\
    );
\counter_buffer_4[0]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => count_upto_4_1(4),
      I2 => count_upto_4_1(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_4[0]_i_109_n_0\
    );
\counter_buffer_4[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_1_ns_reg(29),
      I3 => counter_buffer_43(29),
      O => \counter_buffer_4[0]_i_11_n_0\
    );
\counter_buffer_4[0]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => count_upto_4_1(2),
      I2 => count_upto_4_1(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_4[0]_i_110_n_0\
    );
\counter_buffer_4[0]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => \^s\(0),
      I2 => \^di\(0),
      I3 => counter_1_ns_reg(1),
      O => \counter_buffer_4[0]_i_111_n_0\
    );
\counter_buffer_4[0]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => count_upto_4_1(6),
      I2 => counter_1_ns_reg(7),
      I3 => count_upto_4_1(7),
      O => \counter_buffer_4[0]_i_112_n_0\
    );
\counter_buffer_4[0]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => count_upto_4_1(4),
      I2 => counter_1_ns_reg(5),
      I3 => count_upto_4_1(5),
      O => \counter_buffer_4[0]_i_113_n_0\
    );
\counter_buffer_4[0]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => count_upto_4_1(2),
      I2 => counter_1_ns_reg(3),
      I3 => count_upto_4_1(3),
      O => \counter_buffer_4[0]_i_114_n_0\
    );
\counter_buffer_4[0]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => \^s\(0),
      I2 => counter_1_ns_reg(1),
      I3 => \^di\(0),
      O => \counter_buffer_4[0]_i_115_n_0\
    );
\counter_buffer_4[0]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(14),
      I1 => count_upto_6(14),
      O => \counter_buffer_4[0]_i_118_n_0\
    );
\counter_buffer_4[0]_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(13),
      I1 => count_upto_6(13),
      O => \counter_buffer_4[0]_i_119_n_0\
    );
\counter_buffer_4[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_1_ns_reg(27),
      I3 => counter_buffer_43(27),
      O => \counter_buffer_4[0]_i_12_n_0\
    );
\counter_buffer_4[0]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(12),
      I1 => count_upto_6(12),
      O => \counter_buffer_4[0]_i_120_n_0\
    );
\counter_buffer_4[0]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(11),
      I1 => count_upto_6(11),
      O => \counter_buffer_4[0]_i_121_n_0\
    );
\counter_buffer_4[0]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(14),
      I1 => count_upto_4_1(14),
      I2 => count_upto_6(15),
      I3 => count_upto_4_1(15),
      O => \counter_buffer_4[0]_i_122_n_0\
    );
\counter_buffer_4[0]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(13),
      I1 => count_upto_4_1(13),
      I2 => count_upto_6(14),
      I3 => count_upto_4_1(14),
      O => \counter_buffer_4[0]_i_123_n_0\
    );
\counter_buffer_4[0]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(12),
      I1 => count_upto_4_1(12),
      I2 => count_upto_6(13),
      I3 => count_upto_4_1(13),
      O => \counter_buffer_4[0]_i_124_n_0\
    );
\counter_buffer_4[0]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(11),
      I1 => count_upto_4_1(11),
      I2 => count_upto_6(12),
      I3 => count_upto_4_1(12),
      O => \counter_buffer_4[0]_i_125_n_0\
    );
\counter_buffer_4[0]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(10),
      I1 => count_upto_6(10),
      O => \counter_buffer_4[0]_i_126_n_0\
    );
\counter_buffer_4[0]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(9),
      I1 => count_upto_6(9),
      O => \counter_buffer_4[0]_i_127_n_0\
    );
\counter_buffer_4[0]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(8),
      I1 => count_upto_6(8),
      O => \counter_buffer_4[0]_i_128_n_0\
    );
\counter_buffer_4[0]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(7),
      I1 => count_upto_6(7),
      O => \counter_buffer_4[0]_i_129_n_0\
    );
\counter_buffer_4[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_1_ns_reg(25),
      I3 => counter_buffer_43(25),
      O => \counter_buffer_4[0]_i_13_n_0\
    );
\counter_buffer_4[0]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(10),
      I1 => count_upto_4_1(10),
      I2 => count_upto_6(11),
      I3 => count_upto_4_1(11),
      O => \counter_buffer_4[0]_i_130_n_0\
    );
\counter_buffer_4[0]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(9),
      I1 => count_upto_4_1(9),
      I2 => count_upto_6(10),
      I3 => count_upto_4_1(10),
      O => \counter_buffer_4[0]_i_131_n_0\
    );
\counter_buffer_4[0]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(8),
      I1 => count_upto_4_1(8),
      I2 => count_upto_6(9),
      I3 => count_upto_4_1(9),
      O => \counter_buffer_4[0]_i_132_n_0\
    );
\counter_buffer_4[0]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(7),
      I1 => count_upto_4_1(7),
      I2 => count_upto_6(8),
      I3 => count_upto_4_1(8),
      O => \counter_buffer_4[0]_i_133_n_0\
    );
\counter_buffer_4[0]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(6),
      I1 => count_upto_6(6),
      O => \counter_buffer_4[0]_i_134_n_0\
    );
\counter_buffer_4[0]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(5),
      I1 => count_upto_6(5),
      O => \counter_buffer_4[0]_i_135_n_0\
    );
\counter_buffer_4[0]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(4),
      I1 => count_upto_6(4),
      O => \counter_buffer_4[0]_i_136_n_0\
    );
\counter_buffer_4[0]_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(3),
      I1 => count_upto_6(3),
      O => \counter_buffer_4[0]_i_137_n_0\
    );
\counter_buffer_4[0]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(6),
      I1 => count_upto_4_1(6),
      I2 => count_upto_6(7),
      I3 => count_upto_4_1(7),
      O => \counter_buffer_4[0]_i_138_n_0\
    );
\counter_buffer_4[0]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(5),
      I1 => count_upto_4_1(5),
      I2 => count_upto_6(6),
      I3 => count_upto_4_1(6),
      O => \counter_buffer_4[0]_i_139_n_0\
    );
\counter_buffer_4[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_buffer_43(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_4[0]_i_14_n_0\
    );
\counter_buffer_4[0]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(4),
      I1 => count_upto_4_1(4),
      I2 => count_upto_6(5),
      I3 => count_upto_4_1(5),
      O => \counter_buffer_4[0]_i_140_n_0\
    );
\counter_buffer_4[0]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(3),
      I1 => count_upto_4_1(3),
      I2 => count_upto_6(4),
      I3 => count_upto_4_1(4),
      O => \counter_buffer_4[0]_i_141_n_0\
    );
\counter_buffer_4[0]_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(2),
      I1 => count_upto_6(2),
      O => \counter_buffer_4[0]_i_142_n_0\
    );
\counter_buffer_4[0]_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count_upto_6(2),
      I1 => count_upto_4_1(2),
      O => \counter_buffer_4[0]_i_143_n_0\
    );
\counter_buffer_4[0]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(2),
      I1 => count_upto_4_1(2),
      I2 => count_upto_6(3),
      I3 => count_upto_4_1(3),
      O => \counter_buffer_4[0]_i_144_n_0\
    );
\counter_buffer_4[0]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => count_upto_6(2),
      I1 => count_upto_4_1(2),
      I2 => \^di\(0),
      I3 => count_upto_6(1),
      O => \counter_buffer_4[0]_i_145_n_0\
    );
\counter_buffer_4[0]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^s\(0),
      I1 => count_upto_6(1),
      I2 => \^di\(0),
      O => \counter_buffer_4[0]_i_146_n_0\
    );
\counter_buffer_4[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_buffer_43(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_4[0]_i_15_n_0\
    );
\counter_buffer_4[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_buffer_43(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_4[0]_i_16_n_0\
    );
\counter_buffer_4[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_buffer_43(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_4[0]_i_17_n_0\
    );
\counter_buffer_4[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_4_1(30),
      I2 => count_upto_4_1(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_4[0]_i_19_n_0\
    );
\counter_buffer_4[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_buffer_428_in,
      I1 => counter_buffer_42,
      O => \counter_buffer_4[0]_i_2_n_0\
    );
\counter_buffer_4[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_4_1(28),
      I2 => count_upto_4_1(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_4[0]_i_20_n_0\
    );
\counter_buffer_4[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_4_1(26),
      I2 => count_upto_4_1(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_4[0]_i_21_n_0\
    );
\counter_buffer_4[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_4_1(24),
      I2 => count_upto_4_1(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_4[0]_i_22_n_0\
    );
\counter_buffer_4[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_4_1(30),
      I2 => counter_1_ns_reg(31),
      I3 => count_upto_4_1(31),
      O => \counter_buffer_4[0]_i_23_n_0\
    );
\counter_buffer_4[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_4_1(28),
      I2 => counter_1_ns_reg(29),
      I3 => count_upto_4_1(29),
      O => \counter_buffer_4[0]_i_24_n_0\
    );
\counter_buffer_4[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_4_1(26),
      I2 => counter_1_ns_reg(27),
      I3 => count_upto_4_1(27),
      O => \counter_buffer_4[0]_i_25_n_0\
    );
\counter_buffer_4[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_4_1(24),
      I2 => counter_1_ns_reg(25),
      I3 => count_upto_4_1(25),
      O => \counter_buffer_4[0]_i_26_n_0\
    );
\counter_buffer_4[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_1_ns_reg(23),
      I3 => counter_buffer_43(23),
      O => \counter_buffer_4[0]_i_28_n_0\
    );
\counter_buffer_4[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_1_ns_reg(21),
      I3 => counter_buffer_43(21),
      O => \counter_buffer_4[0]_i_29_n_0\
    );
\counter_buffer_4[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(3),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[0]_i_3_n_0\
    );
\counter_buffer_4[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_1_ns_reg(19),
      I3 => counter_buffer_43(19),
      O => \counter_buffer_4[0]_i_30_n_0\
    );
\counter_buffer_4[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_1_ns_reg(17),
      I3 => counter_buffer_43(17),
      O => \counter_buffer_4[0]_i_31_n_0\
    );
\counter_buffer_4[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_buffer_43(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_4[0]_i_32_n_0\
    );
\counter_buffer_4[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_buffer_43(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_4[0]_i_33_n_0\
    );
\counter_buffer_4[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_buffer_43(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_4[0]_i_34_n_0\
    );
\counter_buffer_4[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_buffer_43(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_4[0]_i_35_n_0\
    );
\counter_buffer_4[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_4_1(22),
      I2 => count_upto_4_1(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_4[0]_i_39_n_0\
    );
\counter_buffer_4[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(2),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[0]_i_4_n_0\
    );
\counter_buffer_4[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_4_1(20),
      I2 => count_upto_4_1(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_4[0]_i_40_n_0\
    );
\counter_buffer_4[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_4_1(18),
      I2 => count_upto_4_1(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_4[0]_i_41_n_0\
    );
\counter_buffer_4[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_4_1(16),
      I2 => count_upto_4_1(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_4[0]_i_42_n_0\
    );
\counter_buffer_4[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_4_1(22),
      I2 => counter_1_ns_reg(23),
      I3 => count_upto_4_1(23),
      O => \counter_buffer_4[0]_i_43_n_0\
    );
\counter_buffer_4[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_4_1(20),
      I2 => counter_1_ns_reg(21),
      I3 => count_upto_4_1(21),
      O => \counter_buffer_4[0]_i_44_n_0\
    );
\counter_buffer_4[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_4_1(18),
      I2 => counter_1_ns_reg(19),
      I3 => count_upto_4_1(19),
      O => \counter_buffer_4[0]_i_45_n_0\
    );
\counter_buffer_4[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_4_1(16),
      I2 => counter_1_ns_reg(17),
      I3 => count_upto_4_1(17),
      O => \counter_buffer_4[0]_i_46_n_0\
    );
\counter_buffer_4[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_1_ns_reg(15),
      I3 => counter_buffer_43(15),
      O => \counter_buffer_4[0]_i_48_n_0\
    );
\counter_buffer_4[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_1_ns_reg(13),
      I3 => counter_buffer_43(13),
      O => \counter_buffer_4[0]_i_49_n_0\
    );
\counter_buffer_4[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(1),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[0]_i_5_n_0\
    );
\counter_buffer_4[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_1_ns_reg(11),
      I3 => counter_buffer_43(11),
      O => \counter_buffer_4[0]_i_50_n_0\
    );
\counter_buffer_4[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_1_ns_reg(9),
      I3 => counter_buffer_43(9),
      O => \counter_buffer_4[0]_i_51_n_0\
    );
\counter_buffer_4[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_buffer_43(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_4[0]_i_52_n_0\
    );
\counter_buffer_4[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_buffer_43(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_4[0]_i_53_n_0\
    );
\counter_buffer_4[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_buffer_43(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_4[0]_i_54_n_0\
    );
\counter_buffer_4[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_buffer_43(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_4[0]_i_55_n_0\
    );
\counter_buffer_4[0]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(29),
      I1 => count_upto_6(29),
      O => \counter_buffer_4[0]_i_58_n_0\
    );
\counter_buffer_4[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(28),
      I1 => count_upto_6(28),
      O => \counter_buffer_4[0]_i_59_n_0\
    );
\counter_buffer_4[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => counter_buffer_4_reg(0),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[0]_i_6_n_0\
    );
\counter_buffer_4[0]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(27),
      I1 => count_upto_6(27),
      O => \counter_buffer_4[0]_i_60_n_0\
    );
\counter_buffer_4[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(30),
      I1 => count_upto_4_1(30),
      I2 => count_upto_6(31),
      I3 => count_upto_4_1(31),
      O => \counter_buffer_4[0]_i_61_n_0\
    );
\counter_buffer_4[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(29),
      I1 => count_upto_4_1(29),
      I2 => count_upto_6(30),
      I3 => count_upto_4_1(30),
      O => \counter_buffer_4[0]_i_62_n_0\
    );
\counter_buffer_4[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(28),
      I1 => count_upto_4_1(28),
      I2 => count_upto_6(29),
      I3 => count_upto_4_1(29),
      O => \counter_buffer_4[0]_i_63_n_0\
    );
\counter_buffer_4[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(27),
      I1 => count_upto_4_1(27),
      I2 => count_upto_6(28),
      I3 => count_upto_4_1(28),
      O => \counter_buffer_4[0]_i_64_n_0\
    );
\counter_buffer_4[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(26),
      I1 => count_upto_6(26),
      O => \counter_buffer_4[0]_i_65_n_0\
    );
\counter_buffer_4[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(25),
      I1 => count_upto_6(25),
      O => \counter_buffer_4[0]_i_66_n_0\
    );
\counter_buffer_4[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(24),
      I1 => count_upto_6(24),
      O => \counter_buffer_4[0]_i_67_n_0\
    );
\counter_buffer_4[0]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(23),
      I1 => count_upto_6(23),
      O => \counter_buffer_4[0]_i_68_n_0\
    );
\counter_buffer_4[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(26),
      I1 => count_upto_4_1(26),
      I2 => count_upto_6(27),
      I3 => count_upto_4_1(27),
      O => \counter_buffer_4[0]_i_69_n_0\
    );
\counter_buffer_4[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(25),
      I1 => count_upto_4_1(25),
      I2 => count_upto_6(26),
      I3 => count_upto_4_1(26),
      O => \counter_buffer_4[0]_i_70_n_0\
    );
\counter_buffer_4[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(24),
      I1 => count_upto_4_1(24),
      I2 => count_upto_6(25),
      I3 => count_upto_4_1(25),
      O => \counter_buffer_4[0]_i_71_n_0\
    );
\counter_buffer_4[0]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(23),
      I1 => count_upto_4_1(23),
      I2 => count_upto_6(24),
      I3 => count_upto_4_1(24),
      O => \counter_buffer_4[0]_i_72_n_0\
    );
\counter_buffer_4[0]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_4_1(14),
      I2 => count_upto_4_1(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_4[0]_i_74_n_0\
    );
\counter_buffer_4[0]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_4_1(12),
      I2 => count_upto_4_1(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_4[0]_i_75_n_0\
    );
\counter_buffer_4[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => count_upto_4_1(10),
      I2 => count_upto_4_1(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_4[0]_i_76_n_0\
    );
\counter_buffer_4[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => count_upto_4_1(8),
      I2 => count_upto_4_1(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_4[0]_i_77_n_0\
    );
\counter_buffer_4[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_4_1(14),
      I2 => counter_1_ns_reg(15),
      I3 => count_upto_4_1(15),
      O => \counter_buffer_4[0]_i_78_n_0\
    );
\counter_buffer_4[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_4_1(12),
      I2 => counter_1_ns_reg(13),
      I3 => count_upto_4_1(13),
      O => \counter_buffer_4[0]_i_79_n_0\
    );
\counter_buffer_4[0]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => count_upto_4_1(10),
      I2 => counter_1_ns_reg(11),
      I3 => count_upto_4_1(11),
      O => \counter_buffer_4[0]_i_80_n_0\
    );
\counter_buffer_4[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => count_upto_4_1(8),
      I2 => counter_1_ns_reg(9),
      I3 => count_upto_4_1(9),
      O => \counter_buffer_4[0]_i_81_n_0\
    );
\counter_buffer_4[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_1_ns_reg(7),
      I3 => counter_buffer_43(7),
      O => \counter_buffer_4[0]_i_82_n_0\
    );
\counter_buffer_4[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_1_ns_reg(5),
      I3 => counter_buffer_43(5),
      O => \counter_buffer_4[0]_i_83_n_0\
    );
\counter_buffer_4[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_43(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_1_ns_reg(3),
      I3 => counter_buffer_43(3),
      O => \counter_buffer_4[0]_i_84_n_0\
    );
\counter_buffer_4[0]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      I2 => counter_buffer_43(1),
      O => \counter_buffer_4[0]_i_85_n_0\
    );
\counter_buffer_4[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_buffer_43(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_4[0]_i_86_n_0\
    );
\counter_buffer_4[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_buffer_43(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_4[0]_i_87_n_0\
    );
\counter_buffer_4[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_43(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_buffer_43(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_4[0]_i_88_n_0\
    );
\counter_buffer_4[0]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_buffer_43(1),
      I2 => counter_1_ns_reg(1),
      O => \counter_buffer_4[0]_i_89_n_0\
    );
\counter_buffer_4[0]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(22),
      I1 => count_upto_6(22),
      O => \counter_buffer_4[0]_i_92_n_0\
    );
\counter_buffer_4[0]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(21),
      I1 => count_upto_6(21),
      O => \counter_buffer_4[0]_i_93_n_0\
    );
\counter_buffer_4[0]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(20),
      I1 => count_upto_6(20),
      O => \counter_buffer_4[0]_i_94_n_0\
    );
\counter_buffer_4[0]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_4_1(19),
      I1 => count_upto_6(19),
      O => \counter_buffer_4[0]_i_95_n_0\
    );
\counter_buffer_4[0]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(22),
      I1 => count_upto_4_1(22),
      I2 => count_upto_6(23),
      I3 => count_upto_4_1(23),
      O => \counter_buffer_4[0]_i_96_n_0\
    );
\counter_buffer_4[0]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(21),
      I1 => count_upto_4_1(21),
      I2 => count_upto_6(22),
      I3 => count_upto_4_1(22),
      O => \counter_buffer_4[0]_i_97_n_0\
    );
\counter_buffer_4[0]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(20),
      I1 => count_upto_4_1(20),
      I2 => count_upto_6(21),
      I3 => count_upto_4_1(21),
      O => \counter_buffer_4[0]_i_98_n_0\
    );
\counter_buffer_4[0]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(19),
      I1 => count_upto_4_1(19),
      I2 => count_upto_6(20),
      I3 => count_upto_4_1(20),
      O => \counter_buffer_4[0]_i_99_n_0\
    );
\counter_buffer_4[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(15),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[12]_i_2_n_0\
    );
\counter_buffer_4[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(14),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[12]_i_3_n_0\
    );
\counter_buffer_4[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(13),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[12]_i_4_n_0\
    );
\counter_buffer_4[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(12),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[12]_i_5_n_0\
    );
\counter_buffer_4[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(19),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[16]_i_2_n_0\
    );
\counter_buffer_4[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(18),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[16]_i_3_n_0\
    );
\counter_buffer_4[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(17),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[16]_i_4_n_0\
    );
\counter_buffer_4[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(16),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[16]_i_5_n_0\
    );
\counter_buffer_4[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(23),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[20]_i_2_n_0\
    );
\counter_buffer_4[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(22),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[20]_i_3_n_0\
    );
\counter_buffer_4[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(21),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[20]_i_4_n_0\
    );
\counter_buffer_4[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(20),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[20]_i_5_n_0\
    );
\counter_buffer_4[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(27),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[24]_i_2_n_0\
    );
\counter_buffer_4[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(26),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[24]_i_3_n_0\
    );
\counter_buffer_4[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(25),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[24]_i_4_n_0\
    );
\counter_buffer_4[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(24),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[24]_i_5_n_0\
    );
\counter_buffer_4[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(31),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[28]_i_2_n_0\
    );
\counter_buffer_4[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(30),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[28]_i_3_n_0\
    );
\counter_buffer_4[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(29),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[28]_i_4_n_0\
    );
\counter_buffer_4[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(28),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[28]_i_5_n_0\
    );
\counter_buffer_4[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(7),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[4]_i_2_n_0\
    );
\counter_buffer_4[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(6),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[4]_i_3_n_0\
    );
\counter_buffer_4[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(5),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[4]_i_4_n_0\
    );
\counter_buffer_4[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(4),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[4]_i_5_n_0\
    );
\counter_buffer_4[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(11),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[8]_i_2_n_0\
    );
\counter_buffer_4[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(10),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[8]_i_3_n_0\
    );
\counter_buffer_4[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(9),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[8]_i_4_n_0\
    );
\counter_buffer_4[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_4_reg(8),
      I1 => counter_buffer_428_in,
      I2 => counter_buffer_42,
      O => \counter_buffer_4[8]_i_5_n_0\
    );
\counter_buffer_4_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \counter_buffer_4_reg[0]_i_1_n_7\,
      PRE => reset,
      Q => counter_buffer_4_reg(0)
    );
\counter_buffer_4_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_4_reg[0]_i_1_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_1_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_1_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \counter_buffer_4[0]_i_2_n_0\,
      O(3) => \counter_buffer_4_reg[0]_i_1_n_4\,
      O(2) => \counter_buffer_4_reg[0]_i_1_n_5\,
      O(1) => \counter_buffer_4_reg[0]_i_1_n_6\,
      O(0) => \counter_buffer_4_reg[0]_i_1_n_7\,
      S(3) => \counter_buffer_4[0]_i_3_n_0\,
      S(2) => \counter_buffer_4[0]_i_4_n_0\,
      S(1) => \counter_buffer_4[0]_i_5_n_0\,
      S(0) => \counter_buffer_4[0]_i_6_n_0\
    );
\counter_buffer_4_reg[0]_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_117_n_0\,
      CO(3) => \counter_buffer_4_reg[0]_i_116_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_116_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_116_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_116_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_4[0]_i_134_n_0\,
      DI(2) => \counter_buffer_4[0]_i_135_n_0\,
      DI(1) => \counter_buffer_4[0]_i_136_n_0\,
      DI(0) => \counter_buffer_4[0]_i_137_n_0\,
      O(3 downto 0) => counter_buffer_43(7 downto 4),
      S(3) => \counter_buffer_4[0]_i_138_n_0\,
      S(2) => \counter_buffer_4[0]_i_139_n_0\,
      S(1) => \counter_buffer_4[0]_i_140_n_0\,
      S(0) => \counter_buffer_4[0]_i_141_n_0\
    );
\counter_buffer_4_reg[0]_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_4_reg[0]_i_117_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_117_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_117_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_117_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_4[0]_i_142_n_0\,
      DI(2) => \counter_buffer_4[0]_i_143_n_0\,
      DI(1) => \^s\(0),
      DI(0) => '1',
      O(3 downto 1) => counter_buffer_43(3 downto 1),
      O(0) => counter_buffer_63(0),
      S(3) => \counter_buffer_4[0]_i_144_n_0\,
      S(2) => \counter_buffer_4[0]_i_145_n_0\,
      S(1) => \counter_buffer_4[0]_i_146_n_0\,
      S(0) => '0'
    );
\counter_buffer_4_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_38_n_0\,
      CO(3) => \counter_buffer_4_reg[0]_i_18_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_18_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_18_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_4[0]_i_39_n_0\,
      DI(2) => \counter_buffer_4[0]_i_40_n_0\,
      DI(1) => \counter_buffer_4[0]_i_41_n_0\,
      DI(0) => \counter_buffer_4[0]_i_42_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_4_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_4[0]_i_43_n_0\,
      S(2) => \counter_buffer_4[0]_i_44_n_0\,
      S(1) => \counter_buffer_4[0]_i_45_n_0\,
      S(0) => \counter_buffer_4[0]_i_46_n_0\
    );
\counter_buffer_4_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_47_n_0\,
      CO(3) => \counter_buffer_4_reg[0]_i_27_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_27_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_27_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_4[0]_i_48_n_0\,
      DI(2) => \counter_buffer_4[0]_i_49_n_0\,
      DI(1) => \counter_buffer_4[0]_i_50_n_0\,
      DI(0) => \counter_buffer_4[0]_i_51_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_4_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_4[0]_i_52_n_0\,
      S(2) => \counter_buffer_4[0]_i_53_n_0\,
      S(1) => \counter_buffer_4[0]_i_54_n_0\,
      S(0) => \counter_buffer_4[0]_i_55_n_0\
    );
\counter_buffer_4_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_37_n_0\,
      CO(3) => \NLW_counter_buffer_4_reg[0]_i_36_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_4_reg[0]_i_36_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_36_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_buffer_4[0]_i_58_n_0\,
      DI(1) => \counter_buffer_4[0]_i_59_n_0\,
      DI(0) => \counter_buffer_4[0]_i_60_n_0\,
      O(3 downto 0) => counter_buffer_43(31 downto 28),
      S(3) => \counter_buffer_4[0]_i_61_n_0\,
      S(2) => \counter_buffer_4[0]_i_62_n_0\,
      S(1) => \counter_buffer_4[0]_i_63_n_0\,
      S(0) => \counter_buffer_4[0]_i_64_n_0\
    );
\counter_buffer_4_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_56_n_0\,
      CO(3) => \counter_buffer_4_reg[0]_i_37_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_37_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_37_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_4[0]_i_65_n_0\,
      DI(2) => \counter_buffer_4[0]_i_66_n_0\,
      DI(1) => \counter_buffer_4[0]_i_67_n_0\,
      DI(0) => \counter_buffer_4[0]_i_68_n_0\,
      O(3 downto 0) => counter_buffer_43(27 downto 24),
      S(3) => \counter_buffer_4[0]_i_69_n_0\,
      S(2) => \counter_buffer_4[0]_i_70_n_0\,
      S(1) => \counter_buffer_4[0]_i_71_n_0\,
      S(0) => \counter_buffer_4[0]_i_72_n_0\
    );
\counter_buffer_4_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_73_n_0\,
      CO(3) => \counter_buffer_4_reg[0]_i_38_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_38_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_38_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_4[0]_i_74_n_0\,
      DI(2) => \counter_buffer_4[0]_i_75_n_0\,
      DI(1) => \counter_buffer_4[0]_i_76_n_0\,
      DI(0) => \counter_buffer_4[0]_i_77_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_4_reg[0]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_4[0]_i_78_n_0\,
      S(2) => \counter_buffer_4[0]_i_79_n_0\,
      S(1) => \counter_buffer_4[0]_i_80_n_0\,
      S(0) => \counter_buffer_4[0]_i_81_n_0\
    );
\counter_buffer_4_reg[0]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_4_reg[0]_i_47_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_47_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_47_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_47_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_4[0]_i_82_n_0\,
      DI(2) => \counter_buffer_4[0]_i_83_n_0\,
      DI(1) => \counter_buffer_4[0]_i_84_n_0\,
      DI(0) => \counter_buffer_4[0]_i_85_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_4_reg[0]_i_47_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_4[0]_i_86_n_0\,
      S(2) => \counter_buffer_4[0]_i_87_n_0\,
      S(1) => \counter_buffer_4[0]_i_88_n_0\,
      S(0) => \counter_buffer_4[0]_i_89_n_0\
    );
\counter_buffer_4_reg[0]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_57_n_0\,
      CO(3) => \counter_buffer_4_reg[0]_i_56_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_56_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_56_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_4[0]_i_92_n_0\,
      DI(2) => \counter_buffer_4[0]_i_93_n_0\,
      DI(1) => \counter_buffer_4[0]_i_94_n_0\,
      DI(0) => \counter_buffer_4[0]_i_95_n_0\,
      O(3 downto 0) => counter_buffer_43(23 downto 20),
      S(3) => \counter_buffer_4[0]_i_96_n_0\,
      S(2) => \counter_buffer_4[0]_i_97_n_0\,
      S(1) => \counter_buffer_4[0]_i_98_n_0\,
      S(0) => \counter_buffer_4[0]_i_99_n_0\
    );
\counter_buffer_4_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_90_n_0\,
      CO(3) => \counter_buffer_4_reg[0]_i_57_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_57_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_57_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_4[0]_i_100_n_0\,
      DI(2) => \counter_buffer_4[0]_i_101_n_0\,
      DI(1) => \counter_buffer_4[0]_i_102_n_0\,
      DI(0) => \counter_buffer_4[0]_i_103_n_0\,
      O(3 downto 0) => counter_buffer_43(19 downto 16),
      S(3) => \counter_buffer_4[0]_i_104_n_0\,
      S(2) => \counter_buffer_4[0]_i_105_n_0\,
      S(1) => \counter_buffer_4[0]_i_106_n_0\,
      S(0) => \counter_buffer_4[0]_i_107_n_0\
    );
\counter_buffer_4_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_9_n_0\,
      CO(3) => counter_buffer_428_in,
      CO(2) => \counter_buffer_4_reg[0]_i_7_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_7_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_4[0]_i_10_n_0\,
      DI(2) => \counter_buffer_4[0]_i_11_n_0\,
      DI(1) => \counter_buffer_4[0]_i_12_n_0\,
      DI(0) => \counter_buffer_4[0]_i_13_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_4_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_4[0]_i_14_n_0\,
      S(2) => \counter_buffer_4[0]_i_15_n_0\,
      S(1) => \counter_buffer_4[0]_i_16_n_0\,
      S(0) => \counter_buffer_4[0]_i_17_n_0\
    );
\counter_buffer_4_reg[0]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_4_reg[0]_i_73_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_73_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_73_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_73_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_4[0]_i_108_n_0\,
      DI(2) => \counter_buffer_4[0]_i_109_n_0\,
      DI(1) => \counter_buffer_4[0]_i_110_n_0\,
      DI(0) => \counter_buffer_4[0]_i_111_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_4_reg[0]_i_73_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_4[0]_i_112_n_0\,
      S(2) => \counter_buffer_4[0]_i_113_n_0\,
      S(1) => \counter_buffer_4[0]_i_114_n_0\,
      S(0) => \counter_buffer_4[0]_i_115_n_0\
    );
\counter_buffer_4_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_18_n_0\,
      CO(3) => counter_buffer_42,
      CO(2) => \counter_buffer_4_reg[0]_i_8_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_8_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_4[0]_i_19_n_0\,
      DI(2) => \counter_buffer_4[0]_i_20_n_0\,
      DI(1) => \counter_buffer_4[0]_i_21_n_0\,
      DI(0) => \counter_buffer_4[0]_i_22_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_4_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_4[0]_i_23_n_0\,
      S(2) => \counter_buffer_4[0]_i_24_n_0\,
      S(1) => \counter_buffer_4[0]_i_25_n_0\,
      S(0) => \counter_buffer_4[0]_i_26_n_0\
    );
\counter_buffer_4_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_27_n_0\,
      CO(3) => \counter_buffer_4_reg[0]_i_9_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_9_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_9_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_4[0]_i_28_n_0\,
      DI(2) => \counter_buffer_4[0]_i_29_n_0\,
      DI(1) => \counter_buffer_4[0]_i_30_n_0\,
      DI(0) => \counter_buffer_4[0]_i_31_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_4_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_4[0]_i_32_n_0\,
      S(2) => \counter_buffer_4[0]_i_33_n_0\,
      S(1) => \counter_buffer_4[0]_i_34_n_0\,
      S(0) => \counter_buffer_4[0]_i_35_n_0\
    );
\counter_buffer_4_reg[0]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_91_n_0\,
      CO(3) => \counter_buffer_4_reg[0]_i_90_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_90_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_90_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_90_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_4[0]_i_118_n_0\,
      DI(2) => \counter_buffer_4[0]_i_119_n_0\,
      DI(1) => \counter_buffer_4[0]_i_120_n_0\,
      DI(0) => \counter_buffer_4[0]_i_121_n_0\,
      O(3 downto 0) => counter_buffer_43(15 downto 12),
      S(3) => \counter_buffer_4[0]_i_122_n_0\,
      S(2) => \counter_buffer_4[0]_i_123_n_0\,
      S(1) => \counter_buffer_4[0]_i_124_n_0\,
      S(0) => \counter_buffer_4[0]_i_125_n_0\
    );
\counter_buffer_4_reg[0]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_116_n_0\,
      CO(3) => \counter_buffer_4_reg[0]_i_91_n_0\,
      CO(2) => \counter_buffer_4_reg[0]_i_91_n_1\,
      CO(1) => \counter_buffer_4_reg[0]_i_91_n_2\,
      CO(0) => \counter_buffer_4_reg[0]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_4[0]_i_126_n_0\,
      DI(2) => \counter_buffer_4[0]_i_127_n_0\,
      DI(1) => \counter_buffer_4[0]_i_128_n_0\,
      DI(0) => \counter_buffer_4[0]_i_129_n_0\,
      O(3 downto 0) => counter_buffer_43(11 downto 8),
      S(3) => \counter_buffer_4[0]_i_130_n_0\,
      S(2) => \counter_buffer_4[0]_i_131_n_0\,
      S(1) => \counter_buffer_4[0]_i_132_n_0\,
      S(0) => \counter_buffer_4[0]_i_133_n_0\
    );
\counter_buffer_4_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[8]_i_1_n_5\,
      Q => counter_buffer_4_reg(10)
    );
\counter_buffer_4_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[8]_i_1_n_4\,
      Q => counter_buffer_4_reg(11)
    );
\counter_buffer_4_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[12]_i_1_n_7\,
      Q => counter_buffer_4_reg(12)
    );
\counter_buffer_4_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[8]_i_1_n_0\,
      CO(3) => \counter_buffer_4_reg[12]_i_1_n_0\,
      CO(2) => \counter_buffer_4_reg[12]_i_1_n_1\,
      CO(1) => \counter_buffer_4_reg[12]_i_1_n_2\,
      CO(0) => \counter_buffer_4_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_4_reg[12]_i_1_n_4\,
      O(2) => \counter_buffer_4_reg[12]_i_1_n_5\,
      O(1) => \counter_buffer_4_reg[12]_i_1_n_6\,
      O(0) => \counter_buffer_4_reg[12]_i_1_n_7\,
      S(3) => \counter_buffer_4[12]_i_2_n_0\,
      S(2) => \counter_buffer_4[12]_i_3_n_0\,
      S(1) => \counter_buffer_4[12]_i_4_n_0\,
      S(0) => \counter_buffer_4[12]_i_5_n_0\
    );
\counter_buffer_4_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[12]_i_1_n_6\,
      Q => counter_buffer_4_reg(13)
    );
\counter_buffer_4_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[12]_i_1_n_5\,
      Q => counter_buffer_4_reg(14)
    );
\counter_buffer_4_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[12]_i_1_n_4\,
      Q => counter_buffer_4_reg(15)
    );
\counter_buffer_4_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[16]_i_1_n_7\,
      Q => counter_buffer_4_reg(16)
    );
\counter_buffer_4_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[12]_i_1_n_0\,
      CO(3) => \counter_buffer_4_reg[16]_i_1_n_0\,
      CO(2) => \counter_buffer_4_reg[16]_i_1_n_1\,
      CO(1) => \counter_buffer_4_reg[16]_i_1_n_2\,
      CO(0) => \counter_buffer_4_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_4_reg[16]_i_1_n_4\,
      O(2) => \counter_buffer_4_reg[16]_i_1_n_5\,
      O(1) => \counter_buffer_4_reg[16]_i_1_n_6\,
      O(0) => \counter_buffer_4_reg[16]_i_1_n_7\,
      S(3) => \counter_buffer_4[16]_i_2_n_0\,
      S(2) => \counter_buffer_4[16]_i_3_n_0\,
      S(1) => \counter_buffer_4[16]_i_4_n_0\,
      S(0) => \counter_buffer_4[16]_i_5_n_0\
    );
\counter_buffer_4_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[16]_i_1_n_6\,
      Q => counter_buffer_4_reg(17)
    );
\counter_buffer_4_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[16]_i_1_n_5\,
      Q => counter_buffer_4_reg(18)
    );
\counter_buffer_4_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[16]_i_1_n_4\,
      Q => counter_buffer_4_reg(19)
    );
\counter_buffer_4_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[0]_i_1_n_6\,
      Q => counter_buffer_4_reg(1)
    );
\counter_buffer_4_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[20]_i_1_n_7\,
      Q => counter_buffer_4_reg(20)
    );
\counter_buffer_4_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[16]_i_1_n_0\,
      CO(3) => \counter_buffer_4_reg[20]_i_1_n_0\,
      CO(2) => \counter_buffer_4_reg[20]_i_1_n_1\,
      CO(1) => \counter_buffer_4_reg[20]_i_1_n_2\,
      CO(0) => \counter_buffer_4_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_4_reg[20]_i_1_n_4\,
      O(2) => \counter_buffer_4_reg[20]_i_1_n_5\,
      O(1) => \counter_buffer_4_reg[20]_i_1_n_6\,
      O(0) => \counter_buffer_4_reg[20]_i_1_n_7\,
      S(3) => \counter_buffer_4[20]_i_2_n_0\,
      S(2) => \counter_buffer_4[20]_i_3_n_0\,
      S(1) => \counter_buffer_4[20]_i_4_n_0\,
      S(0) => \counter_buffer_4[20]_i_5_n_0\
    );
\counter_buffer_4_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[20]_i_1_n_6\,
      Q => counter_buffer_4_reg(21)
    );
\counter_buffer_4_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[20]_i_1_n_5\,
      Q => counter_buffer_4_reg(22)
    );
\counter_buffer_4_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[20]_i_1_n_4\,
      Q => counter_buffer_4_reg(23)
    );
\counter_buffer_4_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[24]_i_1_n_7\,
      Q => counter_buffer_4_reg(24)
    );
\counter_buffer_4_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[20]_i_1_n_0\,
      CO(3) => \counter_buffer_4_reg[24]_i_1_n_0\,
      CO(2) => \counter_buffer_4_reg[24]_i_1_n_1\,
      CO(1) => \counter_buffer_4_reg[24]_i_1_n_2\,
      CO(0) => \counter_buffer_4_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_4_reg[24]_i_1_n_4\,
      O(2) => \counter_buffer_4_reg[24]_i_1_n_5\,
      O(1) => \counter_buffer_4_reg[24]_i_1_n_6\,
      O(0) => \counter_buffer_4_reg[24]_i_1_n_7\,
      S(3) => \counter_buffer_4[24]_i_2_n_0\,
      S(2) => \counter_buffer_4[24]_i_3_n_0\,
      S(1) => \counter_buffer_4[24]_i_4_n_0\,
      S(0) => \counter_buffer_4[24]_i_5_n_0\
    );
\counter_buffer_4_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[24]_i_1_n_6\,
      Q => counter_buffer_4_reg(25)
    );
\counter_buffer_4_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[24]_i_1_n_5\,
      Q => counter_buffer_4_reg(26)
    );
\counter_buffer_4_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[24]_i_1_n_4\,
      Q => counter_buffer_4_reg(27)
    );
\counter_buffer_4_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[28]_i_1_n_7\,
      Q => counter_buffer_4_reg(28)
    );
\counter_buffer_4_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_buffer_4_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_4_reg[28]_i_1_n_1\,
      CO(1) => \counter_buffer_4_reg[28]_i_1_n_2\,
      CO(0) => \counter_buffer_4_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_4_reg[28]_i_1_n_4\,
      O(2) => \counter_buffer_4_reg[28]_i_1_n_5\,
      O(1) => \counter_buffer_4_reg[28]_i_1_n_6\,
      O(0) => \counter_buffer_4_reg[28]_i_1_n_7\,
      S(3) => \counter_buffer_4[28]_i_2_n_0\,
      S(2) => \counter_buffer_4[28]_i_3_n_0\,
      S(1) => \counter_buffer_4[28]_i_4_n_0\,
      S(0) => \counter_buffer_4[28]_i_5_n_0\
    );
\counter_buffer_4_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[28]_i_1_n_6\,
      Q => counter_buffer_4_reg(29)
    );
\counter_buffer_4_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[0]_i_1_n_5\,
      Q => counter_buffer_4_reg(2)
    );
\counter_buffer_4_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[28]_i_1_n_5\,
      Q => counter_buffer_4_reg(30)
    );
\counter_buffer_4_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[28]_i_1_n_4\,
      Q => counter_buffer_4_reg(31)
    );
\counter_buffer_4_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[0]_i_1_n_4\,
      Q => counter_buffer_4_reg(3)
    );
\counter_buffer_4_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[4]_i_1_n_7\,
      Q => counter_buffer_4_reg(4)
    );
\counter_buffer_4_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[0]_i_1_n_0\,
      CO(3) => \counter_buffer_4_reg[4]_i_1_n_0\,
      CO(2) => \counter_buffer_4_reg[4]_i_1_n_1\,
      CO(1) => \counter_buffer_4_reg[4]_i_1_n_2\,
      CO(0) => \counter_buffer_4_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_4_reg[4]_i_1_n_4\,
      O(2) => \counter_buffer_4_reg[4]_i_1_n_5\,
      O(1) => \counter_buffer_4_reg[4]_i_1_n_6\,
      O(0) => \counter_buffer_4_reg[4]_i_1_n_7\,
      S(3) => \counter_buffer_4[4]_i_2_n_0\,
      S(2) => \counter_buffer_4[4]_i_3_n_0\,
      S(1) => \counter_buffer_4[4]_i_4_n_0\,
      S(0) => \counter_buffer_4[4]_i_5_n_0\
    );
\counter_buffer_4_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[4]_i_1_n_6\,
      Q => counter_buffer_4_reg(5)
    );
\counter_buffer_4_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[4]_i_1_n_5\,
      Q => counter_buffer_4_reg(6)
    );
\counter_buffer_4_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[4]_i_1_n_4\,
      Q => counter_buffer_4_reg(7)
    );
\counter_buffer_4_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[8]_i_1_n_7\,
      Q => counter_buffer_4_reg(8)
    );
\counter_buffer_4_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_4_reg[4]_i_1_n_0\,
      CO(3) => \counter_buffer_4_reg[8]_i_1_n_0\,
      CO(2) => \counter_buffer_4_reg[8]_i_1_n_1\,
      CO(1) => \counter_buffer_4_reg[8]_i_1_n_2\,
      CO(0) => \counter_buffer_4_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_4_reg[8]_i_1_n_4\,
      O(2) => \counter_buffer_4_reg[8]_i_1_n_5\,
      O(1) => \counter_buffer_4_reg[8]_i_1_n_6\,
      O(0) => \counter_buffer_4_reg[8]_i_1_n_7\,
      S(3) => \counter_buffer_4[8]_i_2_n_0\,
      S(2) => \counter_buffer_4[8]_i_3_n_0\,
      S(1) => \counter_buffer_4[8]_i_4_n_0\,
      S(0) => \counter_buffer_4[8]_i_5_n_0\
    );
\counter_buffer_4_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_4_reg[8]_i_1_n_6\,
      Q => counter_buffer_4_reg(9)
    );
\counter_buffer_5[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_1_ns_reg(31),
      I3 => counter_buffer_53(31),
      O => \counter_buffer_5[0]_i_10_n_0\
    );
\counter_buffer_5[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(18),
      I1 => count_upto_6(18),
      O => \counter_buffer_5[0]_i_100_n_0\
    );
\counter_buffer_5[0]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(17),
      I1 => count_upto_6(17),
      O => \counter_buffer_5[0]_i_101_n_0\
    );
\counter_buffer_5[0]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(16),
      I1 => count_upto_6(16),
      O => \counter_buffer_5[0]_i_102_n_0\
    );
\counter_buffer_5[0]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(15),
      I1 => count_upto_6(15),
      O => \counter_buffer_5[0]_i_103_n_0\
    );
\counter_buffer_5[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(18),
      I1 => count_upto_5_1(18),
      I2 => count_upto_6(19),
      I3 => count_upto_5_1(19),
      O => \counter_buffer_5[0]_i_104_n_0\
    );
\counter_buffer_5[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(17),
      I1 => count_upto_5_1(17),
      I2 => count_upto_6(18),
      I3 => count_upto_5_1(18),
      O => \counter_buffer_5[0]_i_105_n_0\
    );
\counter_buffer_5[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(16),
      I1 => count_upto_5_1(16),
      I2 => count_upto_6(17),
      I3 => count_upto_5_1(17),
      O => \counter_buffer_5[0]_i_106_n_0\
    );
\counter_buffer_5[0]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(15),
      I1 => count_upto_5_1(15),
      I2 => count_upto_6(16),
      I3 => count_upto_5_1(16),
      O => \counter_buffer_5[0]_i_107_n_0\
    );
\counter_buffer_5[0]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => \^led[3]\,
      I2 => \^led[4]\,
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_5[0]_i_108_n_0\
    );
\counter_buffer_5[0]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => \^di\(0),
      I2 => \^di\(1),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_5[0]_i_109_n_0\
    );
\counter_buffer_5[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_1_ns_reg(29),
      I3 => counter_buffer_53(29),
      O => \counter_buffer_5[0]_i_11_n_0\
    );
\counter_buffer_5[0]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => \^s\(0),
      I2 => counter_1_ns_reg(3),
      O => \counter_buffer_5[0]_i_110_n_0\
    );
\counter_buffer_5[0]_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      O => \counter_buffer_5[0]_i_111_n_0\
    );
\counter_buffer_5[0]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => \^led[3]\,
      I2 => counter_1_ns_reg(7),
      I3 => \^led[4]\,
      O => \counter_buffer_5[0]_i_112_n_0\
    );
\counter_buffer_5[0]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => \^di\(0),
      I2 => counter_1_ns_reg(5),
      I3 => \^di\(1),
      O => \counter_buffer_5[0]_i_113_n_0\
    );
\counter_buffer_5[0]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => counter_1_ns_reg(3),
      I2 => \^s\(0),
      O => \counter_buffer_5[0]_i_114_n_0\
    );
\counter_buffer_5[0]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      O => \counter_buffer_5[0]_i_115_n_0\
    );
\counter_buffer_5[0]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(14),
      I1 => count_upto_6(14),
      O => \counter_buffer_5[0]_i_118_n_0\
    );
\counter_buffer_5[0]_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(13),
      I1 => count_upto_6(13),
      O => \counter_buffer_5[0]_i_119_n_0\
    );
\counter_buffer_5[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_1_ns_reg(27),
      I3 => counter_buffer_53(27),
      O => \counter_buffer_5[0]_i_12_n_0\
    );
\counter_buffer_5[0]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(12),
      I1 => count_upto_6(12),
      O => \counter_buffer_5[0]_i_120_n_0\
    );
\counter_buffer_5[0]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(11),
      I1 => count_upto_6(11),
      O => \counter_buffer_5[0]_i_121_n_0\
    );
\counter_buffer_5[0]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(14),
      I1 => count_upto_5_1(14),
      I2 => count_upto_6(15),
      I3 => count_upto_5_1(15),
      O => \counter_buffer_5[0]_i_122_n_0\
    );
\counter_buffer_5[0]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(13),
      I1 => count_upto_5_1(13),
      I2 => count_upto_6(14),
      I3 => count_upto_5_1(14),
      O => \counter_buffer_5[0]_i_123_n_0\
    );
\counter_buffer_5[0]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(12),
      I1 => count_upto_5_1(12),
      I2 => count_upto_6(13),
      I3 => count_upto_5_1(13),
      O => \counter_buffer_5[0]_i_124_n_0\
    );
\counter_buffer_5[0]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(11),
      I1 => count_upto_5_1(11),
      I2 => count_upto_6(12),
      I3 => count_upto_5_1(12),
      O => \counter_buffer_5[0]_i_125_n_0\
    );
\counter_buffer_5[0]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^led[7]\,
      I1 => count_upto_6(10),
      O => \counter_buffer_5[0]_i_126_n_0\
    );
\counter_buffer_5[0]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^led[6]\,
      I1 => count_upto_6(9),
      O => \counter_buffer_5[0]_i_127_n_0\
    );
\counter_buffer_5[0]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^led[5]\,
      I1 => count_upto_6(8),
      O => \counter_buffer_5[0]_i_128_n_0\
    );
\counter_buffer_5[0]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^led[4]\,
      I1 => count_upto_6(7),
      O => \counter_buffer_5[0]_i_129_n_0\
    );
\counter_buffer_5[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_1_ns_reg(25),
      I3 => counter_buffer_53(25),
      O => \counter_buffer_5[0]_i_13_n_0\
    );
\counter_buffer_5[0]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(10),
      I1 => \^led[7]\,
      I2 => count_upto_6(11),
      I3 => count_upto_5_1(11),
      O => \counter_buffer_5[0]_i_130_n_0\
    );
\counter_buffer_5[0]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(9),
      I1 => \^led[6]\,
      I2 => count_upto_6(10),
      I3 => \^led[7]\,
      O => \counter_buffer_5[0]_i_131_n_0\
    );
\counter_buffer_5[0]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(8),
      I1 => \^led[5]\,
      I2 => count_upto_6(9),
      I3 => \^led[6]\,
      O => \counter_buffer_5[0]_i_132_n_0\
    );
\counter_buffer_5[0]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(7),
      I1 => \^led[4]\,
      I2 => count_upto_6(8),
      I3 => \^led[5]\,
      O => \counter_buffer_5[0]_i_133_n_0\
    );
\counter_buffer_5[0]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^led[3]\,
      I1 => count_upto_6(6),
      O => \counter_buffer_5[0]_i_134_n_0\
    );
\counter_buffer_5[0]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^di\(1),
      I1 => count_upto_6(5),
      O => \counter_buffer_5[0]_i_135_n_0\
    );
\counter_buffer_5[0]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^di\(0),
      I1 => count_upto_6(4),
      O => \counter_buffer_5[0]_i_136_n_0\
    );
\counter_buffer_5[0]_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^s\(0),
      I1 => count_upto_6(3),
      O => \counter_buffer_5[0]_i_137_n_0\
    );
\counter_buffer_5[0]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(6),
      I1 => \^led[3]\,
      I2 => count_upto_6(7),
      I3 => \^led[4]\,
      O => \counter_buffer_5[0]_i_138_n_0\
    );
\counter_buffer_5[0]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(5),
      I1 => \^di\(1),
      I2 => count_upto_6(6),
      I3 => \^led[3]\,
      O => \counter_buffer_5[0]_i_139_n_0\
    );
\counter_buffer_5[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_buffer_53(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_5[0]_i_14_n_0\
    );
\counter_buffer_5[0]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(4),
      I1 => \^di\(0),
      I2 => count_upto_6(5),
      I3 => \^di\(1),
      O => \counter_buffer_5[0]_i_140_n_0\
    );
\counter_buffer_5[0]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(3),
      I1 => \^s\(0),
      I2 => count_upto_6(4),
      I3 => \^di\(0),
      O => \counter_buffer_5[0]_i_141_n_0\
    );
\counter_buffer_5[0]_i_142\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_6(2),
      O => \counter_buffer_5[0]_i_142_n_0\
    );
\counter_buffer_5[0]_i_143\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s\(0),
      O => \counter_buffer_5[0]_i_143_n_0\
    );
\counter_buffer_5[0]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => count_upto_6(2),
      I1 => count_upto_6(3),
      I2 => \^s\(0),
      O => \counter_buffer_5[0]_i_144_n_0\
    );
\counter_buffer_5[0]_i_145\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_upto_6(2),
      O => \counter_buffer_5[0]_i_145_n_0\
    );
\counter_buffer_5[0]_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^s\(0),
      I1 => count_upto_6(1),
      O => \counter_buffer_5[0]_i_146_n_0\
    );
\counter_buffer_5[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_buffer_53(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_5[0]_i_15_n_0\
    );
\counter_buffer_5[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_buffer_53(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_5[0]_i_16_n_0\
    );
\counter_buffer_5[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_buffer_53(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_5[0]_i_17_n_0\
    );
\counter_buffer_5[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_5_1(30),
      I2 => count_upto_5_1(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_5[0]_i_19_n_0\
    );
\counter_buffer_5[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_buffer_527_in,
      I1 => counter_buffer_52,
      O => \counter_buffer_5[0]_i_2_n_0\
    );
\counter_buffer_5[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_5_1(28),
      I2 => count_upto_5_1(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_5[0]_i_20_n_0\
    );
\counter_buffer_5[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_5_1(26),
      I2 => count_upto_5_1(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_5[0]_i_21_n_0\
    );
\counter_buffer_5[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_5_1(24),
      I2 => count_upto_5_1(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_5[0]_i_22_n_0\
    );
\counter_buffer_5[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_5_1(30),
      I2 => counter_1_ns_reg(31),
      I3 => count_upto_5_1(31),
      O => \counter_buffer_5[0]_i_23_n_0\
    );
\counter_buffer_5[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_5_1(28),
      I2 => counter_1_ns_reg(29),
      I3 => count_upto_5_1(29),
      O => \counter_buffer_5[0]_i_24_n_0\
    );
\counter_buffer_5[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_5_1(26),
      I2 => counter_1_ns_reg(27),
      I3 => count_upto_5_1(27),
      O => \counter_buffer_5[0]_i_25_n_0\
    );
\counter_buffer_5[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_5_1(24),
      I2 => counter_1_ns_reg(25),
      I3 => count_upto_5_1(25),
      O => \counter_buffer_5[0]_i_26_n_0\
    );
\counter_buffer_5[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_1_ns_reg(23),
      I3 => counter_buffer_53(23),
      O => \counter_buffer_5[0]_i_28_n_0\
    );
\counter_buffer_5[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_1_ns_reg(21),
      I3 => counter_buffer_53(21),
      O => \counter_buffer_5[0]_i_29_n_0\
    );
\counter_buffer_5[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(3),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[0]_i_3_n_0\
    );
\counter_buffer_5[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_1_ns_reg(19),
      I3 => counter_buffer_53(19),
      O => \counter_buffer_5[0]_i_30_n_0\
    );
\counter_buffer_5[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_1_ns_reg(17),
      I3 => counter_buffer_53(17),
      O => \counter_buffer_5[0]_i_31_n_0\
    );
\counter_buffer_5[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_buffer_53(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_5[0]_i_32_n_0\
    );
\counter_buffer_5[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_buffer_53(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_5[0]_i_33_n_0\
    );
\counter_buffer_5[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_buffer_53(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_5[0]_i_34_n_0\
    );
\counter_buffer_5[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_buffer_53(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_5[0]_i_35_n_0\
    );
\counter_buffer_5[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_5_1(22),
      I2 => count_upto_5_1(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_5[0]_i_39_n_0\
    );
\counter_buffer_5[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(2),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[0]_i_4_n_0\
    );
\counter_buffer_5[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_5_1(20),
      I2 => count_upto_5_1(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_5[0]_i_40_n_0\
    );
\counter_buffer_5[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_5_1(18),
      I2 => count_upto_5_1(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_5[0]_i_41_n_0\
    );
\counter_buffer_5[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_5_1(16),
      I2 => count_upto_5_1(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_5[0]_i_42_n_0\
    );
\counter_buffer_5[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_5_1(22),
      I2 => counter_1_ns_reg(23),
      I3 => count_upto_5_1(23),
      O => \counter_buffer_5[0]_i_43_n_0\
    );
\counter_buffer_5[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_5_1(20),
      I2 => counter_1_ns_reg(21),
      I3 => count_upto_5_1(21),
      O => \counter_buffer_5[0]_i_44_n_0\
    );
\counter_buffer_5[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_5_1(18),
      I2 => counter_1_ns_reg(19),
      I3 => count_upto_5_1(19),
      O => \counter_buffer_5[0]_i_45_n_0\
    );
\counter_buffer_5[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_5_1(16),
      I2 => counter_1_ns_reg(17),
      I3 => count_upto_5_1(17),
      O => \counter_buffer_5[0]_i_46_n_0\
    );
\counter_buffer_5[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_1_ns_reg(15),
      I3 => counter_buffer_53(15),
      O => \counter_buffer_5[0]_i_48_n_0\
    );
\counter_buffer_5[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_1_ns_reg(13),
      I3 => counter_buffer_53(13),
      O => \counter_buffer_5[0]_i_49_n_0\
    );
\counter_buffer_5[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(1),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[0]_i_5_n_0\
    );
\counter_buffer_5[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_1_ns_reg(11),
      I3 => counter_buffer_53(11),
      O => \counter_buffer_5[0]_i_50_n_0\
    );
\counter_buffer_5[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_1_ns_reg(9),
      I3 => counter_buffer_53(9),
      O => \counter_buffer_5[0]_i_51_n_0\
    );
\counter_buffer_5[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_buffer_53(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_5[0]_i_52_n_0\
    );
\counter_buffer_5[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_buffer_53(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_5[0]_i_53_n_0\
    );
\counter_buffer_5[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_buffer_53(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_5[0]_i_54_n_0\
    );
\counter_buffer_5[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_buffer_53(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_5[0]_i_55_n_0\
    );
\counter_buffer_5[0]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(29),
      I1 => count_upto_6(29),
      O => \counter_buffer_5[0]_i_58_n_0\
    );
\counter_buffer_5[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(28),
      I1 => count_upto_6(28),
      O => \counter_buffer_5[0]_i_59_n_0\
    );
\counter_buffer_5[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => counter_buffer_5_reg(0),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[0]_i_6_n_0\
    );
\counter_buffer_5[0]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(27),
      I1 => count_upto_6(27),
      O => \counter_buffer_5[0]_i_60_n_0\
    );
\counter_buffer_5[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(30),
      I1 => count_upto_5_1(30),
      I2 => count_upto_6(31),
      I3 => count_upto_5_1(31),
      O => \counter_buffer_5[0]_i_61_n_0\
    );
\counter_buffer_5[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(29),
      I1 => count_upto_5_1(29),
      I2 => count_upto_6(30),
      I3 => count_upto_5_1(30),
      O => \counter_buffer_5[0]_i_62_n_0\
    );
\counter_buffer_5[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(28),
      I1 => count_upto_5_1(28),
      I2 => count_upto_6(29),
      I3 => count_upto_5_1(29),
      O => \counter_buffer_5[0]_i_63_n_0\
    );
\counter_buffer_5[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(27),
      I1 => count_upto_5_1(27),
      I2 => count_upto_6(28),
      I3 => count_upto_5_1(28),
      O => \counter_buffer_5[0]_i_64_n_0\
    );
\counter_buffer_5[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(26),
      I1 => count_upto_6(26),
      O => \counter_buffer_5[0]_i_65_n_0\
    );
\counter_buffer_5[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(25),
      I1 => count_upto_6(25),
      O => \counter_buffer_5[0]_i_66_n_0\
    );
\counter_buffer_5[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(24),
      I1 => count_upto_6(24),
      O => \counter_buffer_5[0]_i_67_n_0\
    );
\counter_buffer_5[0]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(23),
      I1 => count_upto_6(23),
      O => \counter_buffer_5[0]_i_68_n_0\
    );
\counter_buffer_5[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(26),
      I1 => count_upto_5_1(26),
      I2 => count_upto_6(27),
      I3 => count_upto_5_1(27),
      O => \counter_buffer_5[0]_i_69_n_0\
    );
\counter_buffer_5[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(25),
      I1 => count_upto_5_1(25),
      I2 => count_upto_6(26),
      I3 => count_upto_5_1(26),
      O => \counter_buffer_5[0]_i_70_n_0\
    );
\counter_buffer_5[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(24),
      I1 => count_upto_5_1(24),
      I2 => count_upto_6(25),
      I3 => count_upto_5_1(25),
      O => \counter_buffer_5[0]_i_71_n_0\
    );
\counter_buffer_5[0]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(23),
      I1 => count_upto_5_1(23),
      I2 => count_upto_6(24),
      I3 => count_upto_5_1(24),
      O => \counter_buffer_5[0]_i_72_n_0\
    );
\counter_buffer_5[0]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_5_1(14),
      I2 => count_upto_5_1(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_5[0]_i_74_n_0\
    );
\counter_buffer_5[0]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_5_1(12),
      I2 => count_upto_5_1(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_5[0]_i_75_n_0\
    );
\counter_buffer_5[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => \^led[7]\,
      I2 => count_upto_5_1(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_5[0]_i_76_n_0\
    );
\counter_buffer_5[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => \^led[5]\,
      I2 => \^led[6]\,
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_5[0]_i_77_n_0\
    );
\counter_buffer_5[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_5_1(14),
      I2 => counter_1_ns_reg(15),
      I3 => count_upto_5_1(15),
      O => \counter_buffer_5[0]_i_78_n_0\
    );
\counter_buffer_5[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_5_1(12),
      I2 => counter_1_ns_reg(13),
      I3 => count_upto_5_1(13),
      O => \counter_buffer_5[0]_i_79_n_0\
    );
\counter_buffer_5[0]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => \^led[7]\,
      I2 => counter_1_ns_reg(11),
      I3 => count_upto_5_1(11),
      O => \counter_buffer_5[0]_i_80_n_0\
    );
\counter_buffer_5[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => \^led[5]\,
      I2 => counter_1_ns_reg(9),
      I3 => \^led[6]\,
      O => \counter_buffer_5[0]_i_81_n_0\
    );
\counter_buffer_5[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_1_ns_reg(7),
      I3 => counter_buffer_53(7),
      O => \counter_buffer_5[0]_i_82_n_0\
    );
\counter_buffer_5[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_1_ns_reg(5),
      I3 => counter_buffer_53(5),
      O => \counter_buffer_5[0]_i_83_n_0\
    );
\counter_buffer_5[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_1_ns_reg(3),
      I3 => counter_buffer_53(3),
      O => \counter_buffer_5[0]_i_84_n_0\
    );
\counter_buffer_5[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_53(0),
      I1 => counter_1_ns_reg(0),
      I2 => counter_1_ns_reg(1),
      I3 => counter_buffer_53(1),
      O => \counter_buffer_5[0]_i_85_n_0\
    );
\counter_buffer_5[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_buffer_53(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_5[0]_i_86_n_0\
    );
\counter_buffer_5[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_buffer_53(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_5[0]_i_87_n_0\
    );
\counter_buffer_5[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_buffer_53(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_5[0]_i_88_n_0\
    );
\counter_buffer_5[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_53(0),
      I1 => counter_1_ns_reg(0),
      I2 => counter_buffer_53(1),
      I3 => counter_1_ns_reg(1),
      O => \counter_buffer_5[0]_i_89_n_0\
    );
\counter_buffer_5[0]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(22),
      I1 => count_upto_6(22),
      O => \counter_buffer_5[0]_i_92_n_0\
    );
\counter_buffer_5[0]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(21),
      I1 => count_upto_6(21),
      O => \counter_buffer_5[0]_i_93_n_0\
    );
\counter_buffer_5[0]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(20),
      I1 => count_upto_6(20),
      O => \counter_buffer_5[0]_i_94_n_0\
    );
\counter_buffer_5[0]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(19),
      I1 => count_upto_6(19),
      O => \counter_buffer_5[0]_i_95_n_0\
    );
\counter_buffer_5[0]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(22),
      I1 => count_upto_5_1(22),
      I2 => count_upto_6(23),
      I3 => count_upto_5_1(23),
      O => \counter_buffer_5[0]_i_96_n_0\
    );
\counter_buffer_5[0]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(21),
      I1 => count_upto_5_1(21),
      I2 => count_upto_6(22),
      I3 => count_upto_5_1(22),
      O => \counter_buffer_5[0]_i_97_n_0\
    );
\counter_buffer_5[0]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(20),
      I1 => count_upto_5_1(20),
      I2 => count_upto_6(21),
      I3 => count_upto_5_1(21),
      O => \counter_buffer_5[0]_i_98_n_0\
    );
\counter_buffer_5[0]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(19),
      I1 => count_upto_5_1(19),
      I2 => count_upto_6(20),
      I3 => count_upto_5_1(20),
      O => \counter_buffer_5[0]_i_99_n_0\
    );
\counter_buffer_5[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(15),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[12]_i_2_n_0\
    );
\counter_buffer_5[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(14),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[12]_i_3_n_0\
    );
\counter_buffer_5[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(13),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[12]_i_4_n_0\
    );
\counter_buffer_5[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(12),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[12]_i_5_n_0\
    );
\counter_buffer_5[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(19),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[16]_i_2_n_0\
    );
\counter_buffer_5[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(18),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[16]_i_3_n_0\
    );
\counter_buffer_5[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(17),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[16]_i_4_n_0\
    );
\counter_buffer_5[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(16),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[16]_i_5_n_0\
    );
\counter_buffer_5[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(23),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[20]_i_2_n_0\
    );
\counter_buffer_5[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(22),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[20]_i_3_n_0\
    );
\counter_buffer_5[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(21),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[20]_i_4_n_0\
    );
\counter_buffer_5[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(20),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[20]_i_5_n_0\
    );
\counter_buffer_5[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(27),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[24]_i_2_n_0\
    );
\counter_buffer_5[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(26),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[24]_i_3_n_0\
    );
\counter_buffer_5[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(25),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[24]_i_4_n_0\
    );
\counter_buffer_5[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(24),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[24]_i_5_n_0\
    );
\counter_buffer_5[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(31),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[28]_i_2_n_0\
    );
\counter_buffer_5[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(30),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[28]_i_3_n_0\
    );
\counter_buffer_5[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(29),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[28]_i_4_n_0\
    );
\counter_buffer_5[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(28),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[28]_i_5_n_0\
    );
\counter_buffer_5[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(7),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[4]_i_2_n_0\
    );
\counter_buffer_5[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(6),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[4]_i_3_n_0\
    );
\counter_buffer_5[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(5),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[4]_i_4_n_0\
    );
\counter_buffer_5[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(4),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[4]_i_5_n_0\
    );
\counter_buffer_5[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(11),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[8]_i_2_n_0\
    );
\counter_buffer_5[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(10),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[8]_i_3_n_0\
    );
\counter_buffer_5[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(9),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[8]_i_4_n_0\
    );
\counter_buffer_5[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_5_reg(8),
      I1 => counter_buffer_527_in,
      I2 => counter_buffer_52,
      O => \counter_buffer_5[8]_i_5_n_0\
    );
\counter_buffer_5_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \counter_buffer_5_reg[0]_i_1_n_7\,
      PRE => reset,
      Q => counter_buffer_5_reg(0)
    );
\counter_buffer_5_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_5_reg[0]_i_1_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_1_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_1_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \counter_buffer_5[0]_i_2_n_0\,
      O(3) => \counter_buffer_5_reg[0]_i_1_n_4\,
      O(2) => \counter_buffer_5_reg[0]_i_1_n_5\,
      O(1) => \counter_buffer_5_reg[0]_i_1_n_6\,
      O(0) => \counter_buffer_5_reg[0]_i_1_n_7\,
      S(3) => \counter_buffer_5[0]_i_3_n_0\,
      S(2) => \counter_buffer_5[0]_i_4_n_0\,
      S(1) => \counter_buffer_5[0]_i_5_n_0\,
      S(0) => \counter_buffer_5[0]_i_6_n_0\
    );
\counter_buffer_5_reg[0]_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_117_n_0\,
      CO(3) => \counter_buffer_5_reg[0]_i_116_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_116_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_116_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_116_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_5[0]_i_134_n_0\,
      DI(2) => \counter_buffer_5[0]_i_135_n_0\,
      DI(1) => \counter_buffer_5[0]_i_136_n_0\,
      DI(0) => \counter_buffer_5[0]_i_137_n_0\,
      O(3 downto 0) => counter_buffer_53(7 downto 4),
      S(3) => \counter_buffer_5[0]_i_138_n_0\,
      S(2) => \counter_buffer_5[0]_i_139_n_0\,
      S(1) => \counter_buffer_5[0]_i_140_n_0\,
      S(0) => \counter_buffer_5[0]_i_141_n_0\
    );
\counter_buffer_5_reg[0]_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_5_reg[0]_i_117_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_117_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_117_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_117_n_3\,
      CYINIT => '1',
      DI(3) => count_upto_6(2),
      DI(2) => \counter_buffer_5[0]_i_142_n_0\,
      DI(1) => \^s\(0),
      DI(0) => \counter_buffer_5[0]_i_143_n_0\,
      O(3 downto 0) => counter_buffer_53(3 downto 0),
      S(3) => \counter_buffer_5[0]_i_144_n_0\,
      S(2) => \counter_buffer_5[0]_i_145_n_0\,
      S(1) => \counter_buffer_5[0]_i_146_n_0\,
      S(0) => \^s\(0)
    );
\counter_buffer_5_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_38_n_0\,
      CO(3) => \counter_buffer_5_reg[0]_i_18_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_18_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_18_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_5[0]_i_39_n_0\,
      DI(2) => \counter_buffer_5[0]_i_40_n_0\,
      DI(1) => \counter_buffer_5[0]_i_41_n_0\,
      DI(0) => \counter_buffer_5[0]_i_42_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_5_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_5[0]_i_43_n_0\,
      S(2) => \counter_buffer_5[0]_i_44_n_0\,
      S(1) => \counter_buffer_5[0]_i_45_n_0\,
      S(0) => \counter_buffer_5[0]_i_46_n_0\
    );
\counter_buffer_5_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_47_n_0\,
      CO(3) => \counter_buffer_5_reg[0]_i_27_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_27_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_27_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_5[0]_i_48_n_0\,
      DI(2) => \counter_buffer_5[0]_i_49_n_0\,
      DI(1) => \counter_buffer_5[0]_i_50_n_0\,
      DI(0) => \counter_buffer_5[0]_i_51_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_5_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_5[0]_i_52_n_0\,
      S(2) => \counter_buffer_5[0]_i_53_n_0\,
      S(1) => \counter_buffer_5[0]_i_54_n_0\,
      S(0) => \counter_buffer_5[0]_i_55_n_0\
    );
\counter_buffer_5_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_37_n_0\,
      CO(3) => \NLW_counter_buffer_5_reg[0]_i_36_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_5_reg[0]_i_36_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_36_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_buffer_5[0]_i_58_n_0\,
      DI(1) => \counter_buffer_5[0]_i_59_n_0\,
      DI(0) => \counter_buffer_5[0]_i_60_n_0\,
      O(3 downto 0) => counter_buffer_53(31 downto 28),
      S(3) => \counter_buffer_5[0]_i_61_n_0\,
      S(2) => \counter_buffer_5[0]_i_62_n_0\,
      S(1) => \counter_buffer_5[0]_i_63_n_0\,
      S(0) => \counter_buffer_5[0]_i_64_n_0\
    );
\counter_buffer_5_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_56_n_0\,
      CO(3) => \counter_buffer_5_reg[0]_i_37_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_37_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_37_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_5[0]_i_65_n_0\,
      DI(2) => \counter_buffer_5[0]_i_66_n_0\,
      DI(1) => \counter_buffer_5[0]_i_67_n_0\,
      DI(0) => \counter_buffer_5[0]_i_68_n_0\,
      O(3 downto 0) => counter_buffer_53(27 downto 24),
      S(3) => \counter_buffer_5[0]_i_69_n_0\,
      S(2) => \counter_buffer_5[0]_i_70_n_0\,
      S(1) => \counter_buffer_5[0]_i_71_n_0\,
      S(0) => \counter_buffer_5[0]_i_72_n_0\
    );
\counter_buffer_5_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_73_n_0\,
      CO(3) => \counter_buffer_5_reg[0]_i_38_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_38_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_38_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_5[0]_i_74_n_0\,
      DI(2) => \counter_buffer_5[0]_i_75_n_0\,
      DI(1) => \counter_buffer_5[0]_i_76_n_0\,
      DI(0) => \counter_buffer_5[0]_i_77_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_5_reg[0]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_5[0]_i_78_n_0\,
      S(2) => \counter_buffer_5[0]_i_79_n_0\,
      S(1) => \counter_buffer_5[0]_i_80_n_0\,
      S(0) => \counter_buffer_5[0]_i_81_n_0\
    );
\counter_buffer_5_reg[0]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_5_reg[0]_i_47_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_47_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_47_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_47_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_5[0]_i_82_n_0\,
      DI(2) => \counter_buffer_5[0]_i_83_n_0\,
      DI(1) => \counter_buffer_5[0]_i_84_n_0\,
      DI(0) => \counter_buffer_5[0]_i_85_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_5_reg[0]_i_47_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_5[0]_i_86_n_0\,
      S(2) => \counter_buffer_5[0]_i_87_n_0\,
      S(1) => \counter_buffer_5[0]_i_88_n_0\,
      S(0) => \counter_buffer_5[0]_i_89_n_0\
    );
\counter_buffer_5_reg[0]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_57_n_0\,
      CO(3) => \counter_buffer_5_reg[0]_i_56_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_56_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_56_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_5[0]_i_92_n_0\,
      DI(2) => \counter_buffer_5[0]_i_93_n_0\,
      DI(1) => \counter_buffer_5[0]_i_94_n_0\,
      DI(0) => \counter_buffer_5[0]_i_95_n_0\,
      O(3 downto 0) => counter_buffer_53(23 downto 20),
      S(3) => \counter_buffer_5[0]_i_96_n_0\,
      S(2) => \counter_buffer_5[0]_i_97_n_0\,
      S(1) => \counter_buffer_5[0]_i_98_n_0\,
      S(0) => \counter_buffer_5[0]_i_99_n_0\
    );
\counter_buffer_5_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_90_n_0\,
      CO(3) => \counter_buffer_5_reg[0]_i_57_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_57_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_57_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_5[0]_i_100_n_0\,
      DI(2) => \counter_buffer_5[0]_i_101_n_0\,
      DI(1) => \counter_buffer_5[0]_i_102_n_0\,
      DI(0) => \counter_buffer_5[0]_i_103_n_0\,
      O(3 downto 0) => counter_buffer_53(19 downto 16),
      S(3) => \counter_buffer_5[0]_i_104_n_0\,
      S(2) => \counter_buffer_5[0]_i_105_n_0\,
      S(1) => \counter_buffer_5[0]_i_106_n_0\,
      S(0) => \counter_buffer_5[0]_i_107_n_0\
    );
\counter_buffer_5_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_9_n_0\,
      CO(3) => counter_buffer_527_in,
      CO(2) => \counter_buffer_5_reg[0]_i_7_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_7_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_5[0]_i_10_n_0\,
      DI(2) => \counter_buffer_5[0]_i_11_n_0\,
      DI(1) => \counter_buffer_5[0]_i_12_n_0\,
      DI(0) => \counter_buffer_5[0]_i_13_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_5_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_5[0]_i_14_n_0\,
      S(2) => \counter_buffer_5[0]_i_15_n_0\,
      S(1) => \counter_buffer_5[0]_i_16_n_0\,
      S(0) => \counter_buffer_5[0]_i_17_n_0\
    );
\counter_buffer_5_reg[0]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_5_reg[0]_i_73_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_73_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_73_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_73_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_5[0]_i_108_n_0\,
      DI(2) => \counter_buffer_5[0]_i_109_n_0\,
      DI(1) => \counter_buffer_5[0]_i_110_n_0\,
      DI(0) => \counter_buffer_5[0]_i_111_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_5_reg[0]_i_73_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_5[0]_i_112_n_0\,
      S(2) => \counter_buffer_5[0]_i_113_n_0\,
      S(1) => \counter_buffer_5[0]_i_114_n_0\,
      S(0) => \counter_buffer_5[0]_i_115_n_0\
    );
\counter_buffer_5_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_18_n_0\,
      CO(3) => counter_buffer_52,
      CO(2) => \counter_buffer_5_reg[0]_i_8_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_8_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_5[0]_i_19_n_0\,
      DI(2) => \counter_buffer_5[0]_i_20_n_0\,
      DI(1) => \counter_buffer_5[0]_i_21_n_0\,
      DI(0) => \counter_buffer_5[0]_i_22_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_5_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_5[0]_i_23_n_0\,
      S(2) => \counter_buffer_5[0]_i_24_n_0\,
      S(1) => \counter_buffer_5[0]_i_25_n_0\,
      S(0) => \counter_buffer_5[0]_i_26_n_0\
    );
\counter_buffer_5_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_27_n_0\,
      CO(3) => \counter_buffer_5_reg[0]_i_9_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_9_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_9_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_5[0]_i_28_n_0\,
      DI(2) => \counter_buffer_5[0]_i_29_n_0\,
      DI(1) => \counter_buffer_5[0]_i_30_n_0\,
      DI(0) => \counter_buffer_5[0]_i_31_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_5_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_5[0]_i_32_n_0\,
      S(2) => \counter_buffer_5[0]_i_33_n_0\,
      S(1) => \counter_buffer_5[0]_i_34_n_0\,
      S(0) => \counter_buffer_5[0]_i_35_n_0\
    );
\counter_buffer_5_reg[0]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_91_n_0\,
      CO(3) => \counter_buffer_5_reg[0]_i_90_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_90_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_90_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_90_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_5[0]_i_118_n_0\,
      DI(2) => \counter_buffer_5[0]_i_119_n_0\,
      DI(1) => \counter_buffer_5[0]_i_120_n_0\,
      DI(0) => \counter_buffer_5[0]_i_121_n_0\,
      O(3 downto 0) => counter_buffer_53(15 downto 12),
      S(3) => \counter_buffer_5[0]_i_122_n_0\,
      S(2) => \counter_buffer_5[0]_i_123_n_0\,
      S(1) => \counter_buffer_5[0]_i_124_n_0\,
      S(0) => \counter_buffer_5[0]_i_125_n_0\
    );
\counter_buffer_5_reg[0]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_116_n_0\,
      CO(3) => \counter_buffer_5_reg[0]_i_91_n_0\,
      CO(2) => \counter_buffer_5_reg[0]_i_91_n_1\,
      CO(1) => \counter_buffer_5_reg[0]_i_91_n_2\,
      CO(0) => \counter_buffer_5_reg[0]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_5[0]_i_126_n_0\,
      DI(2) => \counter_buffer_5[0]_i_127_n_0\,
      DI(1) => \counter_buffer_5[0]_i_128_n_0\,
      DI(0) => \counter_buffer_5[0]_i_129_n_0\,
      O(3 downto 0) => counter_buffer_53(11 downto 8),
      S(3) => \counter_buffer_5[0]_i_130_n_0\,
      S(2) => \counter_buffer_5[0]_i_131_n_0\,
      S(1) => \counter_buffer_5[0]_i_132_n_0\,
      S(0) => \counter_buffer_5[0]_i_133_n_0\
    );
\counter_buffer_5_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[8]_i_1_n_5\,
      Q => counter_buffer_5_reg(10)
    );
\counter_buffer_5_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[8]_i_1_n_4\,
      Q => counter_buffer_5_reg(11)
    );
\counter_buffer_5_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[12]_i_1_n_7\,
      Q => counter_buffer_5_reg(12)
    );
\counter_buffer_5_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[8]_i_1_n_0\,
      CO(3) => \counter_buffer_5_reg[12]_i_1_n_0\,
      CO(2) => \counter_buffer_5_reg[12]_i_1_n_1\,
      CO(1) => \counter_buffer_5_reg[12]_i_1_n_2\,
      CO(0) => \counter_buffer_5_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_5_reg[12]_i_1_n_4\,
      O(2) => \counter_buffer_5_reg[12]_i_1_n_5\,
      O(1) => \counter_buffer_5_reg[12]_i_1_n_6\,
      O(0) => \counter_buffer_5_reg[12]_i_1_n_7\,
      S(3) => \counter_buffer_5[12]_i_2_n_0\,
      S(2) => \counter_buffer_5[12]_i_3_n_0\,
      S(1) => \counter_buffer_5[12]_i_4_n_0\,
      S(0) => \counter_buffer_5[12]_i_5_n_0\
    );
\counter_buffer_5_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[12]_i_1_n_6\,
      Q => counter_buffer_5_reg(13)
    );
\counter_buffer_5_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[12]_i_1_n_5\,
      Q => counter_buffer_5_reg(14)
    );
\counter_buffer_5_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[12]_i_1_n_4\,
      Q => counter_buffer_5_reg(15)
    );
\counter_buffer_5_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[16]_i_1_n_7\,
      Q => counter_buffer_5_reg(16)
    );
\counter_buffer_5_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[12]_i_1_n_0\,
      CO(3) => \counter_buffer_5_reg[16]_i_1_n_0\,
      CO(2) => \counter_buffer_5_reg[16]_i_1_n_1\,
      CO(1) => \counter_buffer_5_reg[16]_i_1_n_2\,
      CO(0) => \counter_buffer_5_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_5_reg[16]_i_1_n_4\,
      O(2) => \counter_buffer_5_reg[16]_i_1_n_5\,
      O(1) => \counter_buffer_5_reg[16]_i_1_n_6\,
      O(0) => \counter_buffer_5_reg[16]_i_1_n_7\,
      S(3) => \counter_buffer_5[16]_i_2_n_0\,
      S(2) => \counter_buffer_5[16]_i_3_n_0\,
      S(1) => \counter_buffer_5[16]_i_4_n_0\,
      S(0) => \counter_buffer_5[16]_i_5_n_0\
    );
\counter_buffer_5_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[16]_i_1_n_6\,
      Q => counter_buffer_5_reg(17)
    );
\counter_buffer_5_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[16]_i_1_n_5\,
      Q => counter_buffer_5_reg(18)
    );
\counter_buffer_5_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[16]_i_1_n_4\,
      Q => counter_buffer_5_reg(19)
    );
\counter_buffer_5_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[0]_i_1_n_6\,
      Q => counter_buffer_5_reg(1)
    );
\counter_buffer_5_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[20]_i_1_n_7\,
      Q => counter_buffer_5_reg(20)
    );
\counter_buffer_5_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[16]_i_1_n_0\,
      CO(3) => \counter_buffer_5_reg[20]_i_1_n_0\,
      CO(2) => \counter_buffer_5_reg[20]_i_1_n_1\,
      CO(1) => \counter_buffer_5_reg[20]_i_1_n_2\,
      CO(0) => \counter_buffer_5_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_5_reg[20]_i_1_n_4\,
      O(2) => \counter_buffer_5_reg[20]_i_1_n_5\,
      O(1) => \counter_buffer_5_reg[20]_i_1_n_6\,
      O(0) => \counter_buffer_5_reg[20]_i_1_n_7\,
      S(3) => \counter_buffer_5[20]_i_2_n_0\,
      S(2) => \counter_buffer_5[20]_i_3_n_0\,
      S(1) => \counter_buffer_5[20]_i_4_n_0\,
      S(0) => \counter_buffer_5[20]_i_5_n_0\
    );
\counter_buffer_5_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[20]_i_1_n_6\,
      Q => counter_buffer_5_reg(21)
    );
\counter_buffer_5_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[20]_i_1_n_5\,
      Q => counter_buffer_5_reg(22)
    );
\counter_buffer_5_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[20]_i_1_n_4\,
      Q => counter_buffer_5_reg(23)
    );
\counter_buffer_5_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[24]_i_1_n_7\,
      Q => counter_buffer_5_reg(24)
    );
\counter_buffer_5_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[20]_i_1_n_0\,
      CO(3) => \counter_buffer_5_reg[24]_i_1_n_0\,
      CO(2) => \counter_buffer_5_reg[24]_i_1_n_1\,
      CO(1) => \counter_buffer_5_reg[24]_i_1_n_2\,
      CO(0) => \counter_buffer_5_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_5_reg[24]_i_1_n_4\,
      O(2) => \counter_buffer_5_reg[24]_i_1_n_5\,
      O(1) => \counter_buffer_5_reg[24]_i_1_n_6\,
      O(0) => \counter_buffer_5_reg[24]_i_1_n_7\,
      S(3) => \counter_buffer_5[24]_i_2_n_0\,
      S(2) => \counter_buffer_5[24]_i_3_n_0\,
      S(1) => \counter_buffer_5[24]_i_4_n_0\,
      S(0) => \counter_buffer_5[24]_i_5_n_0\
    );
\counter_buffer_5_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[24]_i_1_n_6\,
      Q => counter_buffer_5_reg(25)
    );
\counter_buffer_5_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[24]_i_1_n_5\,
      Q => counter_buffer_5_reg(26)
    );
\counter_buffer_5_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[24]_i_1_n_4\,
      Q => counter_buffer_5_reg(27)
    );
\counter_buffer_5_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[28]_i_1_n_7\,
      Q => counter_buffer_5_reg(28)
    );
\counter_buffer_5_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_buffer_5_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_5_reg[28]_i_1_n_1\,
      CO(1) => \counter_buffer_5_reg[28]_i_1_n_2\,
      CO(0) => \counter_buffer_5_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_5_reg[28]_i_1_n_4\,
      O(2) => \counter_buffer_5_reg[28]_i_1_n_5\,
      O(1) => \counter_buffer_5_reg[28]_i_1_n_6\,
      O(0) => \counter_buffer_5_reg[28]_i_1_n_7\,
      S(3) => \counter_buffer_5[28]_i_2_n_0\,
      S(2) => \counter_buffer_5[28]_i_3_n_0\,
      S(1) => \counter_buffer_5[28]_i_4_n_0\,
      S(0) => \counter_buffer_5[28]_i_5_n_0\
    );
\counter_buffer_5_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[28]_i_1_n_6\,
      Q => counter_buffer_5_reg(29)
    );
\counter_buffer_5_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[0]_i_1_n_5\,
      Q => counter_buffer_5_reg(2)
    );
\counter_buffer_5_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[28]_i_1_n_5\,
      Q => counter_buffer_5_reg(30)
    );
\counter_buffer_5_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[28]_i_1_n_4\,
      Q => counter_buffer_5_reg(31)
    );
\counter_buffer_5_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[0]_i_1_n_4\,
      Q => counter_buffer_5_reg(3)
    );
\counter_buffer_5_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[4]_i_1_n_7\,
      Q => counter_buffer_5_reg(4)
    );
\counter_buffer_5_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[0]_i_1_n_0\,
      CO(3) => \counter_buffer_5_reg[4]_i_1_n_0\,
      CO(2) => \counter_buffer_5_reg[4]_i_1_n_1\,
      CO(1) => \counter_buffer_5_reg[4]_i_1_n_2\,
      CO(0) => \counter_buffer_5_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_5_reg[4]_i_1_n_4\,
      O(2) => \counter_buffer_5_reg[4]_i_1_n_5\,
      O(1) => \counter_buffer_5_reg[4]_i_1_n_6\,
      O(0) => \counter_buffer_5_reg[4]_i_1_n_7\,
      S(3) => \counter_buffer_5[4]_i_2_n_0\,
      S(2) => \counter_buffer_5[4]_i_3_n_0\,
      S(1) => \counter_buffer_5[4]_i_4_n_0\,
      S(0) => \counter_buffer_5[4]_i_5_n_0\
    );
\counter_buffer_5_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[4]_i_1_n_6\,
      Q => counter_buffer_5_reg(5)
    );
\counter_buffer_5_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[4]_i_1_n_5\,
      Q => counter_buffer_5_reg(6)
    );
\counter_buffer_5_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[4]_i_1_n_4\,
      Q => counter_buffer_5_reg(7)
    );
\counter_buffer_5_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[8]_i_1_n_7\,
      Q => counter_buffer_5_reg(8)
    );
\counter_buffer_5_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_5_reg[4]_i_1_n_0\,
      CO(3) => \counter_buffer_5_reg[8]_i_1_n_0\,
      CO(2) => \counter_buffer_5_reg[8]_i_1_n_1\,
      CO(1) => \counter_buffer_5_reg[8]_i_1_n_2\,
      CO(0) => \counter_buffer_5_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_5_reg[8]_i_1_n_4\,
      O(2) => \counter_buffer_5_reg[8]_i_1_n_5\,
      O(1) => \counter_buffer_5_reg[8]_i_1_n_6\,
      O(0) => \counter_buffer_5_reg[8]_i_1_n_7\,
      S(3) => \counter_buffer_5[8]_i_2_n_0\,
      S(2) => \counter_buffer_5[8]_i_3_n_0\,
      S(1) => \counter_buffer_5[8]_i_4_n_0\,
      S(0) => \counter_buffer_5[8]_i_5_n_0\
    );
\counter_buffer_5_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_5_reg[8]_i_1_n_6\,
      Q => counter_buffer_5_reg(9)
    );
\counter_buffer_6[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_1_ns_reg(31),
      I3 => counter_buffer_63(31),
      O => \counter_buffer_6[0]_i_10_n_0\
    );
\counter_buffer_6[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(18),
      I1 => count_upto_6(18),
      O => \counter_buffer_6[0]_i_100_n_0\
    );
\counter_buffer_6[0]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(17),
      I1 => count_upto_6(17),
      O => \counter_buffer_6[0]_i_101_n_0\
    );
\counter_buffer_6[0]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(16),
      I1 => count_upto_6(16),
      O => \counter_buffer_6[0]_i_102_n_0\
    );
\counter_buffer_6[0]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(15),
      I1 => count_upto_6(15),
      O => \counter_buffer_6[0]_i_103_n_0\
    );
\counter_buffer_6[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(18),
      I1 => count_upto_6_1(18),
      I2 => count_upto_6(19),
      I3 => count_upto_6_1(19),
      O => \counter_buffer_6[0]_i_104_n_0\
    );
\counter_buffer_6[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(17),
      I1 => count_upto_6_1(17),
      I2 => count_upto_6(18),
      I3 => count_upto_6_1(18),
      O => \counter_buffer_6[0]_i_105_n_0\
    );
\counter_buffer_6[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(16),
      I1 => count_upto_6_1(16),
      I2 => count_upto_6(17),
      I3 => count_upto_6_1(17),
      O => \counter_buffer_6[0]_i_106_n_0\
    );
\counter_buffer_6[0]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(15),
      I1 => count_upto_6_1(15),
      I2 => count_upto_6(16),
      I3 => count_upto_6_1(16),
      O => \counter_buffer_6[0]_i_107_n_0\
    );
\counter_buffer_6[0]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => count_upto_6_1(6),
      I2 => count_upto_6_1(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_6[0]_i_108_n_0\
    );
\counter_buffer_6[0]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => count_upto_6_1(4),
      I2 => count_upto_6_1(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_6[0]_i_109_n_0\
    );
\counter_buffer_6[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_1_ns_reg(29),
      I3 => counter_buffer_63(29),
      O => \counter_buffer_6[0]_i_11_n_0\
    );
\counter_buffer_6[0]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => \^di\(1),
      I2 => \^led[3]\,
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_6[0]_i_110_n_0\
    );
\counter_buffer_6[0]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => \^s\(0),
      I2 => \^di\(0),
      I3 => counter_1_ns_reg(1),
      O => \counter_buffer_6[0]_i_111_n_0\
    );
\counter_buffer_6[0]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => count_upto_6_1(6),
      I2 => counter_1_ns_reg(7),
      I3 => count_upto_6_1(7),
      O => \counter_buffer_6[0]_i_112_n_0\
    );
\counter_buffer_6[0]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => count_upto_6_1(4),
      I2 => counter_1_ns_reg(5),
      I3 => count_upto_6_1(5),
      O => \counter_buffer_6[0]_i_113_n_0\
    );
\counter_buffer_6[0]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => \^di\(1),
      I2 => counter_1_ns_reg(3),
      I3 => \^led[3]\,
      O => \counter_buffer_6[0]_i_114_n_0\
    );
\counter_buffer_6[0]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => \^s\(0),
      I2 => counter_1_ns_reg(1),
      I3 => \^di\(0),
      O => \counter_buffer_6[0]_i_115_n_0\
    );
\counter_buffer_6[0]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(14),
      I1 => count_upto_6(14),
      O => \counter_buffer_6[0]_i_118_n_0\
    );
\counter_buffer_6[0]_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(13),
      I1 => count_upto_6(13),
      O => \counter_buffer_6[0]_i_119_n_0\
    );
\counter_buffer_6[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_1_ns_reg(27),
      I3 => counter_buffer_63(27),
      O => \counter_buffer_6[0]_i_12_n_0\
    );
\counter_buffer_6[0]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(12),
      I1 => count_upto_6(12),
      O => \counter_buffer_6[0]_i_120_n_0\
    );
\counter_buffer_6[0]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(11),
      I1 => count_upto_6(11),
      O => \counter_buffer_6[0]_i_121_n_0\
    );
\counter_buffer_6[0]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(14),
      I1 => count_upto_6_1(14),
      I2 => count_upto_6(15),
      I3 => count_upto_6_1(15),
      O => \counter_buffer_6[0]_i_122_n_0\
    );
\counter_buffer_6[0]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(13),
      I1 => count_upto_6_1(13),
      I2 => count_upto_6(14),
      I3 => count_upto_6_1(14),
      O => \counter_buffer_6[0]_i_123_n_0\
    );
\counter_buffer_6[0]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(12),
      I1 => count_upto_6_1(12),
      I2 => count_upto_6(13),
      I3 => count_upto_6_1(13),
      O => \counter_buffer_6[0]_i_124_n_0\
    );
\counter_buffer_6[0]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(11),
      I1 => count_upto_6_1(11),
      I2 => count_upto_6(12),
      I3 => count_upto_6_1(12),
      O => \counter_buffer_6[0]_i_125_n_0\
    );
\counter_buffer_6[0]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(10),
      I1 => count_upto_6(10),
      O => \counter_buffer_6[0]_i_126_n_0\
    );
\counter_buffer_6[0]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(9),
      I1 => count_upto_6(9),
      O => \counter_buffer_6[0]_i_127_n_0\
    );
\counter_buffer_6[0]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(8),
      I1 => count_upto_6(8),
      O => \counter_buffer_6[0]_i_128_n_0\
    );
\counter_buffer_6[0]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(7),
      I1 => count_upto_6(7),
      O => \counter_buffer_6[0]_i_129_n_0\
    );
\counter_buffer_6[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_1_ns_reg(25),
      I3 => counter_buffer_63(25),
      O => \counter_buffer_6[0]_i_13_n_0\
    );
\counter_buffer_6[0]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(10),
      I1 => count_upto_6_1(10),
      I2 => count_upto_6(11),
      I3 => count_upto_6_1(11),
      O => \counter_buffer_6[0]_i_130_n_0\
    );
\counter_buffer_6[0]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(9),
      I1 => count_upto_6_1(9),
      I2 => count_upto_6(10),
      I3 => count_upto_6_1(10),
      O => \counter_buffer_6[0]_i_131_n_0\
    );
\counter_buffer_6[0]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(8),
      I1 => count_upto_6_1(8),
      I2 => count_upto_6(9),
      I3 => count_upto_6_1(9),
      O => \counter_buffer_6[0]_i_132_n_0\
    );
\counter_buffer_6[0]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(7),
      I1 => count_upto_6_1(7),
      I2 => count_upto_6(8),
      I3 => count_upto_6_1(8),
      O => \counter_buffer_6[0]_i_133_n_0\
    );
\counter_buffer_6[0]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(6),
      I1 => count_upto_6(6),
      O => \counter_buffer_6[0]_i_134_n_0\
    );
\counter_buffer_6[0]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(5),
      I1 => count_upto_6(5),
      O => \counter_buffer_6[0]_i_135_n_0\
    );
\counter_buffer_6[0]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(4),
      I1 => count_upto_6(4),
      O => \counter_buffer_6[0]_i_136_n_0\
    );
\counter_buffer_6[0]_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^led[3]\,
      I1 => count_upto_6(3),
      O => \counter_buffer_6[0]_i_137_n_0\
    );
\counter_buffer_6[0]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(6),
      I1 => count_upto_6_1(6),
      I2 => count_upto_6(7),
      I3 => count_upto_6_1(7),
      O => \counter_buffer_6[0]_i_138_n_0\
    );
\counter_buffer_6[0]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(5),
      I1 => count_upto_6_1(5),
      I2 => count_upto_6(6),
      I3 => count_upto_6_1(6),
      O => \counter_buffer_6[0]_i_139_n_0\
    );
\counter_buffer_6[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_buffer_63(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_6[0]_i_14_n_0\
    );
\counter_buffer_6[0]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(4),
      I1 => count_upto_6_1(4),
      I2 => count_upto_6(5),
      I3 => count_upto_6_1(5),
      O => \counter_buffer_6[0]_i_140_n_0\
    );
\counter_buffer_6[0]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(3),
      I1 => \^led[3]\,
      I2 => count_upto_6(4),
      I3 => count_upto_6_1(4),
      O => \counter_buffer_6[0]_i_141_n_0\
    );
\counter_buffer_6[0]_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^di\(1),
      I1 => count_upto_6(2),
      O => \counter_buffer_6[0]_i_142_n_0\
    );
\counter_buffer_6[0]_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count_upto_6(2),
      I1 => \^di\(1),
      O => \counter_buffer_6[0]_i_143_n_0\
    );
\counter_buffer_6[0]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(2),
      I1 => \^di\(1),
      I2 => count_upto_6(3),
      I3 => \^led[3]\,
      O => \counter_buffer_6[0]_i_144_n_0\
    );
\counter_buffer_6[0]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => count_upto_6(2),
      I1 => \^di\(1),
      I2 => \^di\(0),
      I3 => count_upto_6(1),
      O => \counter_buffer_6[0]_i_145_n_0\
    );
\counter_buffer_6[0]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^s\(0),
      I1 => count_upto_6(1),
      I2 => \^di\(0),
      O => \counter_buffer_6[0]_i_146_n_0\
    );
\counter_buffer_6[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_buffer_63(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_6[0]_i_15_n_0\
    );
\counter_buffer_6[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_buffer_63(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_6[0]_i_16_n_0\
    );
\counter_buffer_6[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_buffer_63(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_6[0]_i_17_n_0\
    );
\counter_buffer_6[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_6_1(30),
      I2 => count_upto_6_1(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_6[0]_i_19_n_0\
    );
\counter_buffer_6[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_buffer_626_in,
      I1 => counter_buffer_62,
      O => \counter_buffer_6[0]_i_2_n_0\
    );
\counter_buffer_6[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_6_1(28),
      I2 => count_upto_6_1(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_6[0]_i_20_n_0\
    );
\counter_buffer_6[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_6_1(26),
      I2 => count_upto_6_1(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_6[0]_i_21_n_0\
    );
\counter_buffer_6[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_6_1(24),
      I2 => count_upto_6_1(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_6[0]_i_22_n_0\
    );
\counter_buffer_6[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_6_1(30),
      I2 => counter_1_ns_reg(31),
      I3 => count_upto_6_1(31),
      O => \counter_buffer_6[0]_i_23_n_0\
    );
\counter_buffer_6[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_6_1(28),
      I2 => counter_1_ns_reg(29),
      I3 => count_upto_6_1(29),
      O => \counter_buffer_6[0]_i_24_n_0\
    );
\counter_buffer_6[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_6_1(26),
      I2 => counter_1_ns_reg(27),
      I3 => count_upto_6_1(27),
      O => \counter_buffer_6[0]_i_25_n_0\
    );
\counter_buffer_6[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_6_1(24),
      I2 => counter_1_ns_reg(25),
      I3 => count_upto_6_1(25),
      O => \counter_buffer_6[0]_i_26_n_0\
    );
\counter_buffer_6[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_1_ns_reg(23),
      I3 => counter_buffer_63(23),
      O => \counter_buffer_6[0]_i_28_n_0\
    );
\counter_buffer_6[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_1_ns_reg(21),
      I3 => counter_buffer_63(21),
      O => \counter_buffer_6[0]_i_29_n_0\
    );
\counter_buffer_6[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(3),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[0]_i_3_n_0\
    );
\counter_buffer_6[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_1_ns_reg(19),
      I3 => counter_buffer_63(19),
      O => \counter_buffer_6[0]_i_30_n_0\
    );
\counter_buffer_6[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_1_ns_reg(17),
      I3 => counter_buffer_63(17),
      O => \counter_buffer_6[0]_i_31_n_0\
    );
\counter_buffer_6[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_buffer_63(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_6[0]_i_32_n_0\
    );
\counter_buffer_6[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_buffer_63(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_6[0]_i_33_n_0\
    );
\counter_buffer_6[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_buffer_63(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_6[0]_i_34_n_0\
    );
\counter_buffer_6[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_buffer_63(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_6[0]_i_35_n_0\
    );
\counter_buffer_6[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_6_1(22),
      I2 => count_upto_6_1(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_6[0]_i_39_n_0\
    );
\counter_buffer_6[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(2),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[0]_i_4_n_0\
    );
\counter_buffer_6[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_6_1(20),
      I2 => count_upto_6_1(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_6[0]_i_40_n_0\
    );
\counter_buffer_6[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_6_1(18),
      I2 => count_upto_6_1(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_6[0]_i_41_n_0\
    );
\counter_buffer_6[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_6_1(16),
      I2 => count_upto_6_1(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_6[0]_i_42_n_0\
    );
\counter_buffer_6[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_6_1(22),
      I2 => counter_1_ns_reg(23),
      I3 => count_upto_6_1(23),
      O => \counter_buffer_6[0]_i_43_n_0\
    );
\counter_buffer_6[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_6_1(20),
      I2 => counter_1_ns_reg(21),
      I3 => count_upto_6_1(21),
      O => \counter_buffer_6[0]_i_44_n_0\
    );
\counter_buffer_6[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_6_1(18),
      I2 => counter_1_ns_reg(19),
      I3 => count_upto_6_1(19),
      O => \counter_buffer_6[0]_i_45_n_0\
    );
\counter_buffer_6[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_6_1(16),
      I2 => counter_1_ns_reg(17),
      I3 => count_upto_6_1(17),
      O => \counter_buffer_6[0]_i_46_n_0\
    );
\counter_buffer_6[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_1_ns_reg(15),
      I3 => counter_buffer_63(15),
      O => \counter_buffer_6[0]_i_48_n_0\
    );
\counter_buffer_6[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_1_ns_reg(13),
      I3 => counter_buffer_63(13),
      O => \counter_buffer_6[0]_i_49_n_0\
    );
\counter_buffer_6[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(1),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[0]_i_5_n_0\
    );
\counter_buffer_6[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_1_ns_reg(11),
      I3 => counter_buffer_63(11),
      O => \counter_buffer_6[0]_i_50_n_0\
    );
\counter_buffer_6[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_1_ns_reg(9),
      I3 => counter_buffer_63(9),
      O => \counter_buffer_6[0]_i_51_n_0\
    );
\counter_buffer_6[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_buffer_63(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_6[0]_i_52_n_0\
    );
\counter_buffer_6[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_buffer_63(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_6[0]_i_53_n_0\
    );
\counter_buffer_6[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_buffer_63(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_6[0]_i_54_n_0\
    );
\counter_buffer_6[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_buffer_63(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_6[0]_i_55_n_0\
    );
\counter_buffer_6[0]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(29),
      I1 => count_upto_6(29),
      O => \counter_buffer_6[0]_i_58_n_0\
    );
\counter_buffer_6[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(28),
      I1 => count_upto_6(28),
      O => \counter_buffer_6[0]_i_59_n_0\
    );
\counter_buffer_6[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => counter_buffer_6_reg(0),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[0]_i_6_n_0\
    );
\counter_buffer_6[0]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(27),
      I1 => count_upto_6(27),
      O => \counter_buffer_6[0]_i_60_n_0\
    );
\counter_buffer_6[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(30),
      I1 => count_upto_6_1(30),
      I2 => count_upto_6(31),
      I3 => count_upto_6_1(31),
      O => \counter_buffer_6[0]_i_61_n_0\
    );
\counter_buffer_6[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(29),
      I1 => count_upto_6_1(29),
      I2 => count_upto_6(30),
      I3 => count_upto_6_1(30),
      O => \counter_buffer_6[0]_i_62_n_0\
    );
\counter_buffer_6[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(28),
      I1 => count_upto_6_1(28),
      I2 => count_upto_6(29),
      I3 => count_upto_6_1(29),
      O => \counter_buffer_6[0]_i_63_n_0\
    );
\counter_buffer_6[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(27),
      I1 => count_upto_6_1(27),
      I2 => count_upto_6(28),
      I3 => count_upto_6_1(28),
      O => \counter_buffer_6[0]_i_64_n_0\
    );
\counter_buffer_6[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(26),
      I1 => count_upto_6(26),
      O => \counter_buffer_6[0]_i_65_n_0\
    );
\counter_buffer_6[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(25),
      I1 => count_upto_6(25),
      O => \counter_buffer_6[0]_i_66_n_0\
    );
\counter_buffer_6[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(24),
      I1 => count_upto_6(24),
      O => \counter_buffer_6[0]_i_67_n_0\
    );
\counter_buffer_6[0]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(23),
      I1 => count_upto_6(23),
      O => \counter_buffer_6[0]_i_68_n_0\
    );
\counter_buffer_6[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(26),
      I1 => count_upto_6_1(26),
      I2 => count_upto_6(27),
      I3 => count_upto_6_1(27),
      O => \counter_buffer_6[0]_i_69_n_0\
    );
\counter_buffer_6[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(25),
      I1 => count_upto_6_1(25),
      I2 => count_upto_6(26),
      I3 => count_upto_6_1(26),
      O => \counter_buffer_6[0]_i_70_n_0\
    );
\counter_buffer_6[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(24),
      I1 => count_upto_6_1(24),
      I2 => count_upto_6(25),
      I3 => count_upto_6_1(25),
      O => \counter_buffer_6[0]_i_71_n_0\
    );
\counter_buffer_6[0]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(23),
      I1 => count_upto_6_1(23),
      I2 => count_upto_6(24),
      I3 => count_upto_6_1(24),
      O => \counter_buffer_6[0]_i_72_n_0\
    );
\counter_buffer_6[0]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_6_1(14),
      I2 => count_upto_6_1(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_6[0]_i_74_n_0\
    );
\counter_buffer_6[0]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_6_1(12),
      I2 => count_upto_6_1(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_6[0]_i_75_n_0\
    );
\counter_buffer_6[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => count_upto_6_1(10),
      I2 => count_upto_6_1(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_6[0]_i_76_n_0\
    );
\counter_buffer_6[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => count_upto_6_1(8),
      I2 => count_upto_6_1(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_6[0]_i_77_n_0\
    );
\counter_buffer_6[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_6_1(14),
      I2 => counter_1_ns_reg(15),
      I3 => count_upto_6_1(15),
      O => \counter_buffer_6[0]_i_78_n_0\
    );
\counter_buffer_6[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_6_1(12),
      I2 => counter_1_ns_reg(13),
      I3 => count_upto_6_1(13),
      O => \counter_buffer_6[0]_i_79_n_0\
    );
\counter_buffer_6[0]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => count_upto_6_1(10),
      I2 => counter_1_ns_reg(11),
      I3 => count_upto_6_1(11),
      O => \counter_buffer_6[0]_i_80_n_0\
    );
\counter_buffer_6[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => count_upto_6_1(8),
      I2 => counter_1_ns_reg(9),
      I3 => count_upto_6_1(9),
      O => \counter_buffer_6[0]_i_81_n_0\
    );
\counter_buffer_6[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_1_ns_reg(7),
      I3 => counter_buffer_63(7),
      O => \counter_buffer_6[0]_i_82_n_0\
    );
\counter_buffer_6[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_1_ns_reg(5),
      I3 => counter_buffer_63(5),
      O => \counter_buffer_6[0]_i_83_n_0\
    );
\counter_buffer_6[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_1_ns_reg(3),
      I3 => counter_buffer_63(3),
      O => \counter_buffer_6[0]_i_84_n_0\
    );
\counter_buffer_6[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_63(0),
      I1 => counter_1_ns_reg(0),
      I2 => counter_1_ns_reg(1),
      I3 => counter_buffer_63(1),
      O => \counter_buffer_6[0]_i_85_n_0\
    );
\counter_buffer_6[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_buffer_63(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_6[0]_i_86_n_0\
    );
\counter_buffer_6[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_buffer_63(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_6[0]_i_87_n_0\
    );
\counter_buffer_6[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_buffer_63(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_6[0]_i_88_n_0\
    );
\counter_buffer_6[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_63(0),
      I1 => counter_1_ns_reg(0),
      I2 => counter_buffer_63(1),
      I3 => counter_1_ns_reg(1),
      O => \counter_buffer_6[0]_i_89_n_0\
    );
\counter_buffer_6[0]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(22),
      I1 => count_upto_6(22),
      O => \counter_buffer_6[0]_i_92_n_0\
    );
\counter_buffer_6[0]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(21),
      I1 => count_upto_6(21),
      O => \counter_buffer_6[0]_i_93_n_0\
    );
\counter_buffer_6[0]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(20),
      I1 => count_upto_6(20),
      O => \counter_buffer_6[0]_i_94_n_0\
    );
\counter_buffer_6[0]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_6_1(19),
      I1 => count_upto_6(19),
      O => \counter_buffer_6[0]_i_95_n_0\
    );
\counter_buffer_6[0]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(22),
      I1 => count_upto_6_1(22),
      I2 => count_upto_6(23),
      I3 => count_upto_6_1(23),
      O => \counter_buffer_6[0]_i_96_n_0\
    );
\counter_buffer_6[0]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(21),
      I1 => count_upto_6_1(21),
      I2 => count_upto_6(22),
      I3 => count_upto_6_1(22),
      O => \counter_buffer_6[0]_i_97_n_0\
    );
\counter_buffer_6[0]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(20),
      I1 => count_upto_6_1(20),
      I2 => count_upto_6(21),
      I3 => count_upto_6_1(21),
      O => \counter_buffer_6[0]_i_98_n_0\
    );
\counter_buffer_6[0]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_6(19),
      I1 => count_upto_6_1(19),
      I2 => count_upto_6(20),
      I3 => count_upto_6_1(20),
      O => \counter_buffer_6[0]_i_99_n_0\
    );
\counter_buffer_6[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(15),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[12]_i_2_n_0\
    );
\counter_buffer_6[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(14),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[12]_i_3_n_0\
    );
\counter_buffer_6[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(13),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[12]_i_4_n_0\
    );
\counter_buffer_6[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(12),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[12]_i_5_n_0\
    );
\counter_buffer_6[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(19),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[16]_i_2_n_0\
    );
\counter_buffer_6[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(18),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[16]_i_3_n_0\
    );
\counter_buffer_6[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(17),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[16]_i_4_n_0\
    );
\counter_buffer_6[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(16),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[16]_i_5_n_0\
    );
\counter_buffer_6[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(23),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[20]_i_2_n_0\
    );
\counter_buffer_6[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(22),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[20]_i_3_n_0\
    );
\counter_buffer_6[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(21),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[20]_i_4_n_0\
    );
\counter_buffer_6[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(20),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[20]_i_5_n_0\
    );
\counter_buffer_6[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(27),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[24]_i_2_n_0\
    );
\counter_buffer_6[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(26),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[24]_i_3_n_0\
    );
\counter_buffer_6[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(25),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[24]_i_4_n_0\
    );
\counter_buffer_6[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(24),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[24]_i_5_n_0\
    );
\counter_buffer_6[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(31),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[28]_i_2_n_0\
    );
\counter_buffer_6[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(30),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[28]_i_3_n_0\
    );
\counter_buffer_6[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(29),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[28]_i_4_n_0\
    );
\counter_buffer_6[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(28),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[28]_i_5_n_0\
    );
\counter_buffer_6[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(7),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[4]_i_2_n_0\
    );
\counter_buffer_6[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(6),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[4]_i_3_n_0\
    );
\counter_buffer_6[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(5),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[4]_i_4_n_0\
    );
\counter_buffer_6[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(4),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[4]_i_5_n_0\
    );
\counter_buffer_6[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(11),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[8]_i_2_n_0\
    );
\counter_buffer_6[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(10),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[8]_i_3_n_0\
    );
\counter_buffer_6[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(9),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[8]_i_4_n_0\
    );
\counter_buffer_6[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_6_reg(8),
      I1 => counter_buffer_626_in,
      I2 => counter_buffer_62,
      O => \counter_buffer_6[8]_i_5_n_0\
    );
\counter_buffer_6_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \counter_buffer_6_reg[0]_i_1_n_7\,
      PRE => reset,
      Q => counter_buffer_6_reg(0)
    );
\counter_buffer_6_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_6_reg[0]_i_1_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_1_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_1_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \counter_buffer_6[0]_i_2_n_0\,
      O(3) => \counter_buffer_6_reg[0]_i_1_n_4\,
      O(2) => \counter_buffer_6_reg[0]_i_1_n_5\,
      O(1) => \counter_buffer_6_reg[0]_i_1_n_6\,
      O(0) => \counter_buffer_6_reg[0]_i_1_n_7\,
      S(3) => \counter_buffer_6[0]_i_3_n_0\,
      S(2) => \counter_buffer_6[0]_i_4_n_0\,
      S(1) => \counter_buffer_6[0]_i_5_n_0\,
      S(0) => \counter_buffer_6[0]_i_6_n_0\
    );
\counter_buffer_6_reg[0]_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_117_n_0\,
      CO(3) => \counter_buffer_6_reg[0]_i_116_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_116_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_116_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_116_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_6[0]_i_134_n_0\,
      DI(2) => \counter_buffer_6[0]_i_135_n_0\,
      DI(1) => \counter_buffer_6[0]_i_136_n_0\,
      DI(0) => \counter_buffer_6[0]_i_137_n_0\,
      O(3 downto 0) => counter_buffer_63(7 downto 4),
      S(3) => \counter_buffer_6[0]_i_138_n_0\,
      S(2) => \counter_buffer_6[0]_i_139_n_0\,
      S(1) => \counter_buffer_6[0]_i_140_n_0\,
      S(0) => \counter_buffer_6[0]_i_141_n_0\
    );
\counter_buffer_6_reg[0]_i_117\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_6_reg[0]_i_117_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_117_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_117_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_117_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_6[0]_i_142_n_0\,
      DI(2) => \counter_buffer_6[0]_i_143_n_0\,
      DI(1) => \^s\(0),
      DI(0) => '1',
      O(3 downto 1) => counter_buffer_63(3 downto 1),
      O(0) => \NLW_counter_buffer_6_reg[0]_i_117_O_UNCONNECTED\(0),
      S(3) => \counter_buffer_6[0]_i_144_n_0\,
      S(2) => \counter_buffer_6[0]_i_145_n_0\,
      S(1) => \counter_buffer_6[0]_i_146_n_0\,
      S(0) => '0'
    );
\counter_buffer_6_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_38_n_0\,
      CO(3) => \counter_buffer_6_reg[0]_i_18_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_18_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_18_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_6[0]_i_39_n_0\,
      DI(2) => \counter_buffer_6[0]_i_40_n_0\,
      DI(1) => \counter_buffer_6[0]_i_41_n_0\,
      DI(0) => \counter_buffer_6[0]_i_42_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_6_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_6[0]_i_43_n_0\,
      S(2) => \counter_buffer_6[0]_i_44_n_0\,
      S(1) => \counter_buffer_6[0]_i_45_n_0\,
      S(0) => \counter_buffer_6[0]_i_46_n_0\
    );
\counter_buffer_6_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_47_n_0\,
      CO(3) => \counter_buffer_6_reg[0]_i_27_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_27_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_27_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_6[0]_i_48_n_0\,
      DI(2) => \counter_buffer_6[0]_i_49_n_0\,
      DI(1) => \counter_buffer_6[0]_i_50_n_0\,
      DI(0) => \counter_buffer_6[0]_i_51_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_6_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_6[0]_i_52_n_0\,
      S(2) => \counter_buffer_6[0]_i_53_n_0\,
      S(1) => \counter_buffer_6[0]_i_54_n_0\,
      S(0) => \counter_buffer_6[0]_i_55_n_0\
    );
\counter_buffer_6_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_37_n_0\,
      CO(3) => \NLW_counter_buffer_6_reg[0]_i_36_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_6_reg[0]_i_36_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_36_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \counter_buffer_6[0]_i_58_n_0\,
      DI(1) => \counter_buffer_6[0]_i_59_n_0\,
      DI(0) => \counter_buffer_6[0]_i_60_n_0\,
      O(3 downto 0) => counter_buffer_63(31 downto 28),
      S(3) => \counter_buffer_6[0]_i_61_n_0\,
      S(2) => \counter_buffer_6[0]_i_62_n_0\,
      S(1) => \counter_buffer_6[0]_i_63_n_0\,
      S(0) => \counter_buffer_6[0]_i_64_n_0\
    );
\counter_buffer_6_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_56_n_0\,
      CO(3) => \counter_buffer_6_reg[0]_i_37_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_37_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_37_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_6[0]_i_65_n_0\,
      DI(2) => \counter_buffer_6[0]_i_66_n_0\,
      DI(1) => \counter_buffer_6[0]_i_67_n_0\,
      DI(0) => \counter_buffer_6[0]_i_68_n_0\,
      O(3 downto 0) => counter_buffer_63(27 downto 24),
      S(3) => \counter_buffer_6[0]_i_69_n_0\,
      S(2) => \counter_buffer_6[0]_i_70_n_0\,
      S(1) => \counter_buffer_6[0]_i_71_n_0\,
      S(0) => \counter_buffer_6[0]_i_72_n_0\
    );
\counter_buffer_6_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_73_n_0\,
      CO(3) => \counter_buffer_6_reg[0]_i_38_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_38_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_38_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_6[0]_i_74_n_0\,
      DI(2) => \counter_buffer_6[0]_i_75_n_0\,
      DI(1) => \counter_buffer_6[0]_i_76_n_0\,
      DI(0) => \counter_buffer_6[0]_i_77_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_6_reg[0]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_6[0]_i_78_n_0\,
      S(2) => \counter_buffer_6[0]_i_79_n_0\,
      S(1) => \counter_buffer_6[0]_i_80_n_0\,
      S(0) => \counter_buffer_6[0]_i_81_n_0\
    );
\counter_buffer_6_reg[0]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_6_reg[0]_i_47_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_47_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_47_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_47_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_6[0]_i_82_n_0\,
      DI(2) => \counter_buffer_6[0]_i_83_n_0\,
      DI(1) => \counter_buffer_6[0]_i_84_n_0\,
      DI(0) => \counter_buffer_6[0]_i_85_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_6_reg[0]_i_47_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_6[0]_i_86_n_0\,
      S(2) => \counter_buffer_6[0]_i_87_n_0\,
      S(1) => \counter_buffer_6[0]_i_88_n_0\,
      S(0) => \counter_buffer_6[0]_i_89_n_0\
    );
\counter_buffer_6_reg[0]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_57_n_0\,
      CO(3) => \counter_buffer_6_reg[0]_i_56_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_56_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_56_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_56_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_6[0]_i_92_n_0\,
      DI(2) => \counter_buffer_6[0]_i_93_n_0\,
      DI(1) => \counter_buffer_6[0]_i_94_n_0\,
      DI(0) => \counter_buffer_6[0]_i_95_n_0\,
      O(3 downto 0) => counter_buffer_63(23 downto 20),
      S(3) => \counter_buffer_6[0]_i_96_n_0\,
      S(2) => \counter_buffer_6[0]_i_97_n_0\,
      S(1) => \counter_buffer_6[0]_i_98_n_0\,
      S(0) => \counter_buffer_6[0]_i_99_n_0\
    );
\counter_buffer_6_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_90_n_0\,
      CO(3) => \counter_buffer_6_reg[0]_i_57_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_57_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_57_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_6[0]_i_100_n_0\,
      DI(2) => \counter_buffer_6[0]_i_101_n_0\,
      DI(1) => \counter_buffer_6[0]_i_102_n_0\,
      DI(0) => \counter_buffer_6[0]_i_103_n_0\,
      O(3 downto 0) => counter_buffer_63(19 downto 16),
      S(3) => \counter_buffer_6[0]_i_104_n_0\,
      S(2) => \counter_buffer_6[0]_i_105_n_0\,
      S(1) => \counter_buffer_6[0]_i_106_n_0\,
      S(0) => \counter_buffer_6[0]_i_107_n_0\
    );
\counter_buffer_6_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_9_n_0\,
      CO(3) => counter_buffer_626_in,
      CO(2) => \counter_buffer_6_reg[0]_i_7_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_7_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_6[0]_i_10_n_0\,
      DI(2) => \counter_buffer_6[0]_i_11_n_0\,
      DI(1) => \counter_buffer_6[0]_i_12_n_0\,
      DI(0) => \counter_buffer_6[0]_i_13_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_6_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_6[0]_i_14_n_0\,
      S(2) => \counter_buffer_6[0]_i_15_n_0\,
      S(1) => \counter_buffer_6[0]_i_16_n_0\,
      S(0) => \counter_buffer_6[0]_i_17_n_0\
    );
\counter_buffer_6_reg[0]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_6_reg[0]_i_73_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_73_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_73_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_73_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_6[0]_i_108_n_0\,
      DI(2) => \counter_buffer_6[0]_i_109_n_0\,
      DI(1) => \counter_buffer_6[0]_i_110_n_0\,
      DI(0) => \counter_buffer_6[0]_i_111_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_6_reg[0]_i_73_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_6[0]_i_112_n_0\,
      S(2) => \counter_buffer_6[0]_i_113_n_0\,
      S(1) => \counter_buffer_6[0]_i_114_n_0\,
      S(0) => \counter_buffer_6[0]_i_115_n_0\
    );
\counter_buffer_6_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_18_n_0\,
      CO(3) => counter_buffer_62,
      CO(2) => \counter_buffer_6_reg[0]_i_8_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_8_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_6[0]_i_19_n_0\,
      DI(2) => \counter_buffer_6[0]_i_20_n_0\,
      DI(1) => \counter_buffer_6[0]_i_21_n_0\,
      DI(0) => \counter_buffer_6[0]_i_22_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_6_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_6[0]_i_23_n_0\,
      S(2) => \counter_buffer_6[0]_i_24_n_0\,
      S(1) => \counter_buffer_6[0]_i_25_n_0\,
      S(0) => \counter_buffer_6[0]_i_26_n_0\
    );
\counter_buffer_6_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_27_n_0\,
      CO(3) => \counter_buffer_6_reg[0]_i_9_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_9_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_9_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_6[0]_i_28_n_0\,
      DI(2) => \counter_buffer_6[0]_i_29_n_0\,
      DI(1) => \counter_buffer_6[0]_i_30_n_0\,
      DI(0) => \counter_buffer_6[0]_i_31_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_6_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_6[0]_i_32_n_0\,
      S(2) => \counter_buffer_6[0]_i_33_n_0\,
      S(1) => \counter_buffer_6[0]_i_34_n_0\,
      S(0) => \counter_buffer_6[0]_i_35_n_0\
    );
\counter_buffer_6_reg[0]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_91_n_0\,
      CO(3) => \counter_buffer_6_reg[0]_i_90_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_90_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_90_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_90_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_6[0]_i_118_n_0\,
      DI(2) => \counter_buffer_6[0]_i_119_n_0\,
      DI(1) => \counter_buffer_6[0]_i_120_n_0\,
      DI(0) => \counter_buffer_6[0]_i_121_n_0\,
      O(3 downto 0) => counter_buffer_63(15 downto 12),
      S(3) => \counter_buffer_6[0]_i_122_n_0\,
      S(2) => \counter_buffer_6[0]_i_123_n_0\,
      S(1) => \counter_buffer_6[0]_i_124_n_0\,
      S(0) => \counter_buffer_6[0]_i_125_n_0\
    );
\counter_buffer_6_reg[0]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_116_n_0\,
      CO(3) => \counter_buffer_6_reg[0]_i_91_n_0\,
      CO(2) => \counter_buffer_6_reg[0]_i_91_n_1\,
      CO(1) => \counter_buffer_6_reg[0]_i_91_n_2\,
      CO(0) => \counter_buffer_6_reg[0]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_6[0]_i_126_n_0\,
      DI(2) => \counter_buffer_6[0]_i_127_n_0\,
      DI(1) => \counter_buffer_6[0]_i_128_n_0\,
      DI(0) => \counter_buffer_6[0]_i_129_n_0\,
      O(3 downto 0) => counter_buffer_63(11 downto 8),
      S(3) => \counter_buffer_6[0]_i_130_n_0\,
      S(2) => \counter_buffer_6[0]_i_131_n_0\,
      S(1) => \counter_buffer_6[0]_i_132_n_0\,
      S(0) => \counter_buffer_6[0]_i_133_n_0\
    );
\counter_buffer_6_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[8]_i_1_n_5\,
      Q => counter_buffer_6_reg(10)
    );
\counter_buffer_6_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[8]_i_1_n_4\,
      Q => counter_buffer_6_reg(11)
    );
\counter_buffer_6_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[12]_i_1_n_7\,
      Q => counter_buffer_6_reg(12)
    );
\counter_buffer_6_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[8]_i_1_n_0\,
      CO(3) => \counter_buffer_6_reg[12]_i_1_n_0\,
      CO(2) => \counter_buffer_6_reg[12]_i_1_n_1\,
      CO(1) => \counter_buffer_6_reg[12]_i_1_n_2\,
      CO(0) => \counter_buffer_6_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_6_reg[12]_i_1_n_4\,
      O(2) => \counter_buffer_6_reg[12]_i_1_n_5\,
      O(1) => \counter_buffer_6_reg[12]_i_1_n_6\,
      O(0) => \counter_buffer_6_reg[12]_i_1_n_7\,
      S(3) => \counter_buffer_6[12]_i_2_n_0\,
      S(2) => \counter_buffer_6[12]_i_3_n_0\,
      S(1) => \counter_buffer_6[12]_i_4_n_0\,
      S(0) => \counter_buffer_6[12]_i_5_n_0\
    );
\counter_buffer_6_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[12]_i_1_n_6\,
      Q => counter_buffer_6_reg(13)
    );
\counter_buffer_6_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[12]_i_1_n_5\,
      Q => counter_buffer_6_reg(14)
    );
\counter_buffer_6_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[12]_i_1_n_4\,
      Q => counter_buffer_6_reg(15)
    );
\counter_buffer_6_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[16]_i_1_n_7\,
      Q => counter_buffer_6_reg(16)
    );
\counter_buffer_6_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[12]_i_1_n_0\,
      CO(3) => \counter_buffer_6_reg[16]_i_1_n_0\,
      CO(2) => \counter_buffer_6_reg[16]_i_1_n_1\,
      CO(1) => \counter_buffer_6_reg[16]_i_1_n_2\,
      CO(0) => \counter_buffer_6_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_6_reg[16]_i_1_n_4\,
      O(2) => \counter_buffer_6_reg[16]_i_1_n_5\,
      O(1) => \counter_buffer_6_reg[16]_i_1_n_6\,
      O(0) => \counter_buffer_6_reg[16]_i_1_n_7\,
      S(3) => \counter_buffer_6[16]_i_2_n_0\,
      S(2) => \counter_buffer_6[16]_i_3_n_0\,
      S(1) => \counter_buffer_6[16]_i_4_n_0\,
      S(0) => \counter_buffer_6[16]_i_5_n_0\
    );
\counter_buffer_6_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[16]_i_1_n_6\,
      Q => counter_buffer_6_reg(17)
    );
\counter_buffer_6_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[16]_i_1_n_5\,
      Q => counter_buffer_6_reg(18)
    );
\counter_buffer_6_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[16]_i_1_n_4\,
      Q => counter_buffer_6_reg(19)
    );
\counter_buffer_6_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[0]_i_1_n_6\,
      Q => counter_buffer_6_reg(1)
    );
\counter_buffer_6_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[20]_i_1_n_7\,
      Q => counter_buffer_6_reg(20)
    );
\counter_buffer_6_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[16]_i_1_n_0\,
      CO(3) => \counter_buffer_6_reg[20]_i_1_n_0\,
      CO(2) => \counter_buffer_6_reg[20]_i_1_n_1\,
      CO(1) => \counter_buffer_6_reg[20]_i_1_n_2\,
      CO(0) => \counter_buffer_6_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_6_reg[20]_i_1_n_4\,
      O(2) => \counter_buffer_6_reg[20]_i_1_n_5\,
      O(1) => \counter_buffer_6_reg[20]_i_1_n_6\,
      O(0) => \counter_buffer_6_reg[20]_i_1_n_7\,
      S(3) => \counter_buffer_6[20]_i_2_n_0\,
      S(2) => \counter_buffer_6[20]_i_3_n_0\,
      S(1) => \counter_buffer_6[20]_i_4_n_0\,
      S(0) => \counter_buffer_6[20]_i_5_n_0\
    );
\counter_buffer_6_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[20]_i_1_n_6\,
      Q => counter_buffer_6_reg(21)
    );
\counter_buffer_6_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[20]_i_1_n_5\,
      Q => counter_buffer_6_reg(22)
    );
\counter_buffer_6_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[20]_i_1_n_4\,
      Q => counter_buffer_6_reg(23)
    );
\counter_buffer_6_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[24]_i_1_n_7\,
      Q => counter_buffer_6_reg(24)
    );
\counter_buffer_6_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[20]_i_1_n_0\,
      CO(3) => \counter_buffer_6_reg[24]_i_1_n_0\,
      CO(2) => \counter_buffer_6_reg[24]_i_1_n_1\,
      CO(1) => \counter_buffer_6_reg[24]_i_1_n_2\,
      CO(0) => \counter_buffer_6_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_6_reg[24]_i_1_n_4\,
      O(2) => \counter_buffer_6_reg[24]_i_1_n_5\,
      O(1) => \counter_buffer_6_reg[24]_i_1_n_6\,
      O(0) => \counter_buffer_6_reg[24]_i_1_n_7\,
      S(3) => \counter_buffer_6[24]_i_2_n_0\,
      S(2) => \counter_buffer_6[24]_i_3_n_0\,
      S(1) => \counter_buffer_6[24]_i_4_n_0\,
      S(0) => \counter_buffer_6[24]_i_5_n_0\
    );
\counter_buffer_6_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[24]_i_1_n_6\,
      Q => counter_buffer_6_reg(25)
    );
\counter_buffer_6_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[24]_i_1_n_5\,
      Q => counter_buffer_6_reg(26)
    );
\counter_buffer_6_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[24]_i_1_n_4\,
      Q => counter_buffer_6_reg(27)
    );
\counter_buffer_6_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[28]_i_1_n_7\,
      Q => counter_buffer_6_reg(28)
    );
\counter_buffer_6_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_buffer_6_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_6_reg[28]_i_1_n_1\,
      CO(1) => \counter_buffer_6_reg[28]_i_1_n_2\,
      CO(0) => \counter_buffer_6_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_6_reg[28]_i_1_n_4\,
      O(2) => \counter_buffer_6_reg[28]_i_1_n_5\,
      O(1) => \counter_buffer_6_reg[28]_i_1_n_6\,
      O(0) => \counter_buffer_6_reg[28]_i_1_n_7\,
      S(3) => \counter_buffer_6[28]_i_2_n_0\,
      S(2) => \counter_buffer_6[28]_i_3_n_0\,
      S(1) => \counter_buffer_6[28]_i_4_n_0\,
      S(0) => \counter_buffer_6[28]_i_5_n_0\
    );
\counter_buffer_6_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[28]_i_1_n_6\,
      Q => counter_buffer_6_reg(29)
    );
\counter_buffer_6_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[0]_i_1_n_5\,
      Q => counter_buffer_6_reg(2)
    );
\counter_buffer_6_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[28]_i_1_n_5\,
      Q => counter_buffer_6_reg(30)
    );
\counter_buffer_6_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[28]_i_1_n_4\,
      Q => counter_buffer_6_reg(31)
    );
\counter_buffer_6_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[0]_i_1_n_4\,
      Q => counter_buffer_6_reg(3)
    );
\counter_buffer_6_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[4]_i_1_n_7\,
      Q => counter_buffer_6_reg(4)
    );
\counter_buffer_6_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[0]_i_1_n_0\,
      CO(3) => \counter_buffer_6_reg[4]_i_1_n_0\,
      CO(2) => \counter_buffer_6_reg[4]_i_1_n_1\,
      CO(1) => \counter_buffer_6_reg[4]_i_1_n_2\,
      CO(0) => \counter_buffer_6_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_6_reg[4]_i_1_n_4\,
      O(2) => \counter_buffer_6_reg[4]_i_1_n_5\,
      O(1) => \counter_buffer_6_reg[4]_i_1_n_6\,
      O(0) => \counter_buffer_6_reg[4]_i_1_n_7\,
      S(3) => \counter_buffer_6[4]_i_2_n_0\,
      S(2) => \counter_buffer_6[4]_i_3_n_0\,
      S(1) => \counter_buffer_6[4]_i_4_n_0\,
      S(0) => \counter_buffer_6[4]_i_5_n_0\
    );
\counter_buffer_6_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[4]_i_1_n_6\,
      Q => counter_buffer_6_reg(5)
    );
\counter_buffer_6_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[4]_i_1_n_5\,
      Q => counter_buffer_6_reg(6)
    );
\counter_buffer_6_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[4]_i_1_n_4\,
      Q => counter_buffer_6_reg(7)
    );
\counter_buffer_6_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[8]_i_1_n_7\,
      Q => counter_buffer_6_reg(8)
    );
\counter_buffer_6_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_6_reg[4]_i_1_n_0\,
      CO(3) => \counter_buffer_6_reg[8]_i_1_n_0\,
      CO(2) => \counter_buffer_6_reg[8]_i_1_n_1\,
      CO(1) => \counter_buffer_6_reg[8]_i_1_n_2\,
      CO(0) => \counter_buffer_6_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_6_reg[8]_i_1_n_4\,
      O(2) => \counter_buffer_6_reg[8]_i_1_n_5\,
      O(1) => \counter_buffer_6_reg[8]_i_1_n_6\,
      O(0) => \counter_buffer_6_reg[8]_i_1_n_7\,
      S(3) => \counter_buffer_6[8]_i_2_n_0\,
      S(2) => \counter_buffer_6[8]_i_3_n_0\,
      S(1) => \counter_buffer_6[8]_i_4_n_0\,
      S(0) => \counter_buffer_6[8]_i_5_n_0\
    );
\counter_buffer_6_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_6_reg[8]_i_1_n_6\,
      Q => counter_buffer_6_reg(9)
    );
\counter_buffer_7[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_1_ns_reg(31),
      I3 => counter_buffer_73(31),
      O => \counter_buffer_7[0]_i_10_n_0\
    );
\counter_buffer_7[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(16),
      I1 => count_upto_7(18),
      O => \counter_buffer_7[0]_i_100_n_0\
    );
\counter_buffer_7[0]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(15),
      I1 => count_upto_7(17),
      O => \counter_buffer_7[0]_i_101_n_0\
    );
\counter_buffer_7[0]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(14),
      I1 => count_upto_7(16),
      O => \counter_buffer_7[0]_i_102_n_0\
    );
\counter_buffer_7[0]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(19),
      I1 => count_upto_5_1(17),
      I2 => count_upto_7(20),
      I3 => count_upto_5_1(18),
      O => \counter_buffer_7[0]_i_103_n_0\
    );
\counter_buffer_7[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(18),
      I1 => count_upto_5_1(16),
      I2 => count_upto_7(19),
      I3 => count_upto_5_1(17),
      O => \counter_buffer_7[0]_i_104_n_0\
    );
\counter_buffer_7[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(17),
      I1 => count_upto_5_1(15),
      I2 => count_upto_7(18),
      I3 => count_upto_5_1(16),
      O => \counter_buffer_7[0]_i_105_n_0\
    );
\counter_buffer_7[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(16),
      I1 => count_upto_5_1(14),
      I2 => count_upto_7(17),
      I3 => count_upto_5_1(15),
      O => \counter_buffer_7[0]_i_106_n_0\
    );
\counter_buffer_7[0]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(13),
      I1 => count_upto_7(15),
      O => \counter_buffer_7[0]_i_107_n_0\
    );
\counter_buffer_7[0]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(12),
      I1 => count_upto_7(14),
      O => \counter_buffer_7[0]_i_108_n_0\
    );
\counter_buffer_7[0]_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(11),
      I1 => count_upto_7(13),
      O => \counter_buffer_7[0]_i_109_n_0\
    );
\counter_buffer_7[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_1_ns_reg(29),
      I3 => counter_buffer_73(29),
      O => \counter_buffer_7[0]_i_11_n_0\
    );
\counter_buffer_7[0]_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^led[7]\,
      I1 => count_upto_7(12),
      O => \counter_buffer_7[0]_i_110_n_0\
    );
\counter_buffer_7[0]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(15),
      I1 => count_upto_5_1(13),
      I2 => count_upto_7(16),
      I3 => count_upto_5_1(14),
      O => \counter_buffer_7[0]_i_111_n_0\
    );
\counter_buffer_7[0]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(14),
      I1 => count_upto_5_1(12),
      I2 => count_upto_7(15),
      I3 => count_upto_5_1(13),
      O => \counter_buffer_7[0]_i_112_n_0\
    );
\counter_buffer_7[0]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(13),
      I1 => count_upto_5_1(11),
      I2 => count_upto_7(14),
      I3 => count_upto_5_1(12),
      O => \counter_buffer_7[0]_i_113_n_0\
    );
\counter_buffer_7[0]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(12),
      I1 => \^led[7]\,
      I2 => count_upto_7(13),
      I3 => count_upto_5_1(11),
      O => \counter_buffer_7[0]_i_114_n_0\
    );
\counter_buffer_7[0]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => \^di\(0),
      I2 => \^di\(1),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_7[0]_i_115_n_0\
    );
\counter_buffer_7[0]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => \^s\(0),
      I2 => counter_1_ns_reg(5),
      O => \counter_buffer_7[0]_i_116_n_0\
    );
\counter_buffer_7[0]_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => counter_1_ns_reg(3),
      O => \counter_buffer_7[0]_i_117_n_0\
    );
\counter_buffer_7[0]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      O => \counter_buffer_7[0]_i_118_n_0\
    );
\counter_buffer_7[0]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => \^di\(0),
      I2 => counter_1_ns_reg(7),
      I3 => \^di\(1),
      O => \counter_buffer_7[0]_i_119_n_0\
    );
\counter_buffer_7[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_1_ns_reg(27),
      I3 => counter_buffer_73(27),
      O => \counter_buffer_7[0]_i_12_n_0\
    );
\counter_buffer_7[0]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => counter_1_ns_reg(5),
      I2 => \^s\(0),
      O => \counter_buffer_7[0]_i_120_n_0\
    );
\counter_buffer_7[0]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => counter_1_ns_reg(3),
      O => \counter_buffer_7[0]_i_121_n_0\
    );
\counter_buffer_7[0]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      O => \counter_buffer_7[0]_i_122_n_0\
    );
\counter_buffer_7[0]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^led[6]\,
      I1 => count_upto_7(11),
      O => \counter_buffer_7[0]_i_124_n_0\
    );
\counter_buffer_7[0]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^led[5]\,
      I1 => count_upto_7(10),
      O => \counter_buffer_7[0]_i_125_n_0\
    );
\counter_buffer_7[0]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^led[4]\,
      I1 => count_upto_7(9),
      O => \counter_buffer_7[0]_i_126_n_0\
    );
\counter_buffer_7[0]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^led[3]\,
      I1 => count_upto_7(8),
      O => \counter_buffer_7[0]_i_127_n_0\
    );
\counter_buffer_7[0]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(11),
      I1 => \^led[6]\,
      I2 => count_upto_7(12),
      I3 => \^led[7]\,
      O => \counter_buffer_7[0]_i_128_n_0\
    );
\counter_buffer_7[0]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(10),
      I1 => \^led[5]\,
      I2 => count_upto_7(11),
      I3 => \^led[6]\,
      O => \counter_buffer_7[0]_i_129_n_0\
    );
\counter_buffer_7[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_1_ns_reg(25),
      I3 => counter_buffer_73(25),
      O => \counter_buffer_7[0]_i_13_n_0\
    );
\counter_buffer_7[0]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(9),
      I1 => \^led[4]\,
      I2 => count_upto_7(10),
      I3 => \^led[5]\,
      O => \counter_buffer_7[0]_i_130_n_0\
    );
\counter_buffer_7[0]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(8),
      I1 => \^led[3]\,
      I2 => count_upto_7(9),
      I3 => \^led[4]\,
      O => \counter_buffer_7[0]_i_131_n_0\
    );
\counter_buffer_7[0]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^di\(1),
      I1 => count_upto_7(7),
      O => \counter_buffer_7[0]_i_132_n_0\
    );
\counter_buffer_7[0]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^di\(0),
      I1 => count_upto_7(6),
      O => \counter_buffer_7[0]_i_133_n_0\
    );
\counter_buffer_7[0]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^s\(0),
      I1 => count_upto_7(5),
      O => \counter_buffer_7[0]_i_134_n_0\
    );
\counter_buffer_7[0]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(7),
      I1 => \^di\(1),
      I2 => count_upto_7(8),
      I3 => \^led[3]\,
      O => \counter_buffer_7[0]_i_135_n_0\
    );
\counter_buffer_7[0]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(6),
      I1 => \^di\(0),
      I2 => count_upto_7(7),
      I3 => \^di\(1),
      O => \counter_buffer_7[0]_i_136_n_0\
    );
\counter_buffer_7[0]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(5),
      I1 => \^s\(0),
      I2 => count_upto_7(6),
      I3 => \^di\(0),
      O => \counter_buffer_7[0]_i_137_n_0\
    );
\counter_buffer_7[0]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => count_upto_7(4),
      I1 => count_upto_7(5),
      I2 => \^s\(0),
      O => \counter_buffer_7[0]_i_138_n_0\
    );
\counter_buffer_7[0]_i_139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \counter_buffer_7[0]_i_139_n_0\
    );
\counter_buffer_7[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_buffer_73(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_7[0]_i_14_n_0\
    );
\counter_buffer_7[0]_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count_upto_7(3),
      I1 => count_upto_7(4),
      O => \counter_buffer_7[0]_i_140_n_0\
    );
\counter_buffer_7[0]_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => count_upto_7(3),
      O => \counter_buffer_7[0]_i_141_n_0\
    );
\counter_buffer_7[0]_i_142\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \counter_buffer_7[0]_i_142_n_0\
    );
\counter_buffer_7[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_buffer_73(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_7[0]_i_15_n_0\
    );
\counter_buffer_7[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_buffer_73(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_7[0]_i_16_n_0\
    );
\counter_buffer_7[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_buffer_73(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_7[0]_i_17_n_0\
    );
\counter_buffer_7[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_5_1(28),
      I2 => count_upto_5_1(29),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_7[0]_i_19_n_0\
    );
\counter_buffer_7[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_buffer_725_in,
      I1 => counter_buffer_72,
      O => \counter_buffer_7[0]_i_2_n_0\
    );
\counter_buffer_7[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_5_1(26),
      I2 => count_upto_5_1(27),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_7[0]_i_20_n_0\
    );
\counter_buffer_7[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_5_1(24),
      I2 => count_upto_5_1(25),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_7[0]_i_21_n_0\
    );
\counter_buffer_7[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_5_1(22),
      I2 => count_upto_5_1(23),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_7[0]_i_22_n_0\
    );
\counter_buffer_7[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_5_1(28),
      I2 => counter_1_ns_reg(31),
      I3 => count_upto_5_1(29),
      O => \counter_buffer_7[0]_i_23_n_0\
    );
\counter_buffer_7[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_5_1(26),
      I2 => counter_1_ns_reg(29),
      I3 => count_upto_5_1(27),
      O => \counter_buffer_7[0]_i_24_n_0\
    );
\counter_buffer_7[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_5_1(24),
      I2 => counter_1_ns_reg(27),
      I3 => count_upto_5_1(25),
      O => \counter_buffer_7[0]_i_25_n_0\
    );
\counter_buffer_7[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_5_1(22),
      I2 => counter_1_ns_reg(25),
      I3 => count_upto_5_1(23),
      O => \counter_buffer_7[0]_i_26_n_0\
    );
\counter_buffer_7[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_1_ns_reg(23),
      I3 => counter_buffer_73(23),
      O => \counter_buffer_7[0]_i_28_n_0\
    );
\counter_buffer_7[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_1_ns_reg(21),
      I3 => counter_buffer_73(21),
      O => \counter_buffer_7[0]_i_29_n_0\
    );
\counter_buffer_7[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(3),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[0]_i_3_n_0\
    );
\counter_buffer_7[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_1_ns_reg(19),
      I3 => counter_buffer_73(19),
      O => \counter_buffer_7[0]_i_30_n_0\
    );
\counter_buffer_7[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_1_ns_reg(17),
      I3 => counter_buffer_73(17),
      O => \counter_buffer_7[0]_i_31_n_0\
    );
\counter_buffer_7[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_buffer_73(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_7[0]_i_32_n_0\
    );
\counter_buffer_7[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_buffer_73(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_7[0]_i_33_n_0\
    );
\counter_buffer_7[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_buffer_73(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_7[0]_i_34_n_0\
    );
\counter_buffer_7[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_buffer_73(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_7[0]_i_35_n_0\
    );
\counter_buffer_7[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(2),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[0]_i_4_n_0\
    );
\counter_buffer_7[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_5_1(20),
      I2 => count_upto_5_1(21),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_7[0]_i_40_n_0\
    );
\counter_buffer_7[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_5_1(18),
      I2 => count_upto_5_1(19),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_7[0]_i_41_n_0\
    );
\counter_buffer_7[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_5_1(16),
      I2 => count_upto_5_1(17),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_7[0]_i_42_n_0\
    );
\counter_buffer_7[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_5_1(14),
      I2 => count_upto_5_1(15),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_7[0]_i_43_n_0\
    );
\counter_buffer_7[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_5_1(20),
      I2 => counter_1_ns_reg(23),
      I3 => count_upto_5_1(21),
      O => \counter_buffer_7[0]_i_44_n_0\
    );
\counter_buffer_7[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_5_1(18),
      I2 => counter_1_ns_reg(21),
      I3 => count_upto_5_1(19),
      O => \counter_buffer_7[0]_i_45_n_0\
    );
\counter_buffer_7[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_5_1(16),
      I2 => counter_1_ns_reg(19),
      I3 => count_upto_5_1(17),
      O => \counter_buffer_7[0]_i_46_n_0\
    );
\counter_buffer_7[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_5_1(14),
      I2 => counter_1_ns_reg(17),
      I3 => count_upto_5_1(15),
      O => \counter_buffer_7[0]_i_47_n_0\
    );
\counter_buffer_7[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_1_ns_reg(15),
      I3 => counter_buffer_73(15),
      O => \counter_buffer_7[0]_i_49_n_0\
    );
\counter_buffer_7[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(1),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[0]_i_5_n_0\
    );
\counter_buffer_7[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_1_ns_reg(13),
      I3 => counter_buffer_73(13),
      O => \counter_buffer_7[0]_i_50_n_0\
    );
\counter_buffer_7[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_1_ns_reg(11),
      I3 => counter_buffer_73(11),
      O => \counter_buffer_7[0]_i_51_n_0\
    );
\counter_buffer_7[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_1_ns_reg(9),
      I3 => counter_buffer_73(9),
      O => \counter_buffer_7[0]_i_52_n_0\
    );
\counter_buffer_7[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_buffer_73(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_7[0]_i_53_n_0\
    );
\counter_buffer_7[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_buffer_73(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_7[0]_i_54_n_0\
    );
\counter_buffer_7[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_buffer_73(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_7[0]_i_55_n_0\
    );
\counter_buffer_7[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_buffer_73(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_7[0]_i_56_n_0\
    );
\counter_buffer_7[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(27),
      I1 => count_upto_7(29),
      O => \counter_buffer_7[0]_i_59_n_0\
    );
\counter_buffer_7[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => counter_buffer_7_reg(0),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[0]_i_6_n_0\
    );
\counter_buffer_7[0]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(26),
      I1 => count_upto_7(28),
      O => \counter_buffer_7[0]_i_60_n_0\
    );
\counter_buffer_7[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(30),
      I1 => count_upto_5_1(28),
      I2 => count_upto_7(31),
      I3 => count_upto_5_1(29),
      O => \counter_buffer_7[0]_i_61_n_0\
    );
\counter_buffer_7[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(29),
      I1 => count_upto_5_1(27),
      I2 => count_upto_7(30),
      I3 => count_upto_5_1(28),
      O => \counter_buffer_7[0]_i_62_n_0\
    );
\counter_buffer_7[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(28),
      I1 => count_upto_5_1(26),
      I2 => count_upto_7(29),
      I3 => count_upto_5_1(27),
      O => \counter_buffer_7[0]_i_63_n_0\
    );
\counter_buffer_7[0]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(25),
      I1 => count_upto_7(27),
      O => \counter_buffer_7[0]_i_64_n_0\
    );
\counter_buffer_7[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(24),
      I1 => count_upto_7(26),
      O => \counter_buffer_7[0]_i_65_n_0\
    );
\counter_buffer_7[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(23),
      I1 => count_upto_7(25),
      O => \counter_buffer_7[0]_i_66_n_0\
    );
\counter_buffer_7[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(22),
      I1 => count_upto_7(24),
      O => \counter_buffer_7[0]_i_67_n_0\
    );
\counter_buffer_7[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(27),
      I1 => count_upto_5_1(25),
      I2 => count_upto_7(28),
      I3 => count_upto_5_1(26),
      O => \counter_buffer_7[0]_i_68_n_0\
    );
\counter_buffer_7[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(26),
      I1 => count_upto_5_1(24),
      I2 => count_upto_7(27),
      I3 => count_upto_5_1(25),
      O => \counter_buffer_7[0]_i_69_n_0\
    );
\counter_buffer_7[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(25),
      I1 => count_upto_5_1(23),
      I2 => count_upto_7(26),
      I3 => count_upto_5_1(24),
      O => \counter_buffer_7[0]_i_70_n_0\
    );
\counter_buffer_7[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(24),
      I1 => count_upto_5_1(22),
      I2 => count_upto_7(25),
      I3 => count_upto_5_1(23),
      O => \counter_buffer_7[0]_i_71_n_0\
    );
\counter_buffer_7[0]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(21),
      I1 => count_upto_7(23),
      O => \counter_buffer_7[0]_i_72_n_0\
    );
\counter_buffer_7[0]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(20),
      I1 => count_upto_7(22),
      O => \counter_buffer_7[0]_i_73_n_0\
    );
\counter_buffer_7[0]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(19),
      I1 => count_upto_7(21),
      O => \counter_buffer_7[0]_i_74_n_0\
    );
\counter_buffer_7[0]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(18),
      I1 => count_upto_7(20),
      O => \counter_buffer_7[0]_i_75_n_0\
    );
\counter_buffer_7[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(23),
      I1 => count_upto_5_1(21),
      I2 => count_upto_7(24),
      I3 => count_upto_5_1(22),
      O => \counter_buffer_7[0]_i_76_n_0\
    );
\counter_buffer_7[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(22),
      I1 => count_upto_5_1(20),
      I2 => count_upto_7(23),
      I3 => count_upto_5_1(21),
      O => \counter_buffer_7[0]_i_77_n_0\
    );
\counter_buffer_7[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(21),
      I1 => count_upto_5_1(19),
      I2 => count_upto_7(22),
      I3 => count_upto_5_1(20),
      O => \counter_buffer_7[0]_i_78_n_0\
    );
\counter_buffer_7[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_7(20),
      I1 => count_upto_5_1(18),
      I2 => count_upto_7(21),
      I3 => count_upto_5_1(19),
      O => \counter_buffer_7[0]_i_79_n_0\
    );
\counter_buffer_7[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_5_1(12),
      I2 => count_upto_5_1(13),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_7[0]_i_81_n_0\
    );
\counter_buffer_7[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => \^led[7]\,
      I2 => count_upto_5_1(11),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_7[0]_i_82_n_0\
    );
\counter_buffer_7[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => \^led[5]\,
      I2 => \^led[6]\,
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_7[0]_i_83_n_0\
    );
\counter_buffer_7[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => \^led[3]\,
      I2 => \^led[4]\,
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_7[0]_i_84_n_0\
    );
\counter_buffer_7[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_5_1(12),
      I2 => counter_1_ns_reg(15),
      I3 => count_upto_5_1(13),
      O => \counter_buffer_7[0]_i_85_n_0\
    );
\counter_buffer_7[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => \^led[7]\,
      I2 => counter_1_ns_reg(13),
      I3 => count_upto_5_1(11),
      O => \counter_buffer_7[0]_i_86_n_0\
    );
\counter_buffer_7[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => \^led[5]\,
      I2 => counter_1_ns_reg(11),
      I3 => \^led[6]\,
      O => \counter_buffer_7[0]_i_87_n_0\
    );
\counter_buffer_7[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => \^led[3]\,
      I2 => counter_1_ns_reg(9),
      I3 => \^led[4]\,
      O => \counter_buffer_7[0]_i_88_n_0\
    );
\counter_buffer_7[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_1_ns_reg(7),
      I3 => counter_buffer_73(7),
      O => \counter_buffer_7[0]_i_89_n_0\
    );
\counter_buffer_7[0]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_1_ns_reg(5),
      I3 => counter_buffer_73(5),
      O => \counter_buffer_7[0]_i_90_n_0\
    );
\counter_buffer_7[0]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_73(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_1_ns_reg(3),
      I3 => counter_buffer_73(3),
      O => \counter_buffer_7[0]_i_91_n_0\
    );
\counter_buffer_7[0]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      I2 => counter_buffer_73(1),
      O => \counter_buffer_7[0]_i_92_n_0\
    );
\counter_buffer_7[0]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_buffer_73(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_7[0]_i_93_n_0\
    );
\counter_buffer_7[0]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_buffer_73(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_7[0]_i_94_n_0\
    );
\counter_buffer_7[0]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_73(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_buffer_73(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_7[0]_i_95_n_0\
    );
\counter_buffer_7[0]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_buffer_73(1),
      I2 => counter_1_ns_reg(1),
      O => \counter_buffer_7[0]_i_96_n_0\
    );
\counter_buffer_7[0]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_5_1(17),
      I1 => count_upto_7(19),
      O => \counter_buffer_7[0]_i_99_n_0\
    );
\counter_buffer_7[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(15),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[12]_i_2_n_0\
    );
\counter_buffer_7[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(14),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[12]_i_3_n_0\
    );
\counter_buffer_7[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(13),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[12]_i_4_n_0\
    );
\counter_buffer_7[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(12),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[12]_i_5_n_0\
    );
\counter_buffer_7[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(19),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[16]_i_2_n_0\
    );
\counter_buffer_7[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(18),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[16]_i_3_n_0\
    );
\counter_buffer_7[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(17),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[16]_i_4_n_0\
    );
\counter_buffer_7[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(16),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[16]_i_5_n_0\
    );
\counter_buffer_7[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(23),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[20]_i_2_n_0\
    );
\counter_buffer_7[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(22),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[20]_i_3_n_0\
    );
\counter_buffer_7[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(21),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[20]_i_4_n_0\
    );
\counter_buffer_7[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(20),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[20]_i_5_n_0\
    );
\counter_buffer_7[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(27),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[24]_i_2_n_0\
    );
\counter_buffer_7[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(26),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[24]_i_3_n_0\
    );
\counter_buffer_7[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(25),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[24]_i_4_n_0\
    );
\counter_buffer_7[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(24),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[24]_i_5_n_0\
    );
\counter_buffer_7[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(31),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[28]_i_2_n_0\
    );
\counter_buffer_7[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(30),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[28]_i_3_n_0\
    );
\counter_buffer_7[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(29),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[28]_i_4_n_0\
    );
\counter_buffer_7[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(28),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[28]_i_5_n_0\
    );
\counter_buffer_7[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(7),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[4]_i_2_n_0\
    );
\counter_buffer_7[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(6),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[4]_i_3_n_0\
    );
\counter_buffer_7[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(5),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[4]_i_4_n_0\
    );
\counter_buffer_7[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(4),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[4]_i_5_n_0\
    );
\counter_buffer_7[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(11),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[8]_i_2_n_0\
    );
\counter_buffer_7[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(10),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[8]_i_3_n_0\
    );
\counter_buffer_7[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(9),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[8]_i_4_n_0\
    );
\counter_buffer_7[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_7_reg(8),
      I1 => counter_buffer_725_in,
      I2 => counter_buffer_72,
      O => \counter_buffer_7[8]_i_5_n_0\
    );
\counter_buffer_7_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \counter_buffer_7_reg[0]_i_1_n_7\,
      PRE => reset,
      Q => counter_buffer_7_reg(0)
    );
\counter_buffer_7_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_7_reg[0]_i_1_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_1_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_1_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \counter_buffer_7[0]_i_2_n_0\,
      O(3) => \counter_buffer_7_reg[0]_i_1_n_4\,
      O(2) => \counter_buffer_7_reg[0]_i_1_n_5\,
      O(1) => \counter_buffer_7_reg[0]_i_1_n_6\,
      O(0) => \counter_buffer_7_reg[0]_i_1_n_7\,
      S(3) => \counter_buffer_7[0]_i_3_n_0\,
      S(2) => \counter_buffer_7[0]_i_4_n_0\,
      S(1) => \counter_buffer_7[0]_i_5_n_0\,
      S(0) => \counter_buffer_7[0]_i_6_n_0\
    );
\counter_buffer_7_reg[0]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_7_reg[0]_i_123_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_123_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_123_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_123_n_3\,
      CYINIT => '1',
      DI(3) => count_upto_7(3),
      DI(2) => \^di\(0),
      DI(1) => \counter_buffer_7[0]_i_139_n_0\,
      DI(0) => '0',
      O(3 downto 1) => counter_buffer_73(4 downto 2),
      O(0) => \NLW_counter_buffer_7_reg[0]_i_123_O_UNCONNECTED\(0),
      S(3) => \counter_buffer_7[0]_i_140_n_0\,
      S(2) => \counter_buffer_7[0]_i_141_n_0\,
      S(1) => \counter_buffer_7[0]_i_142_n_0\,
      S(0) => \^s\(0)
    );
\counter_buffer_7_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_39_n_0\,
      CO(3) => \counter_buffer_7_reg[0]_i_18_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_18_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_18_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_7[0]_i_40_n_0\,
      DI(2) => \counter_buffer_7[0]_i_41_n_0\,
      DI(1) => \counter_buffer_7[0]_i_42_n_0\,
      DI(0) => \counter_buffer_7[0]_i_43_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_7_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_7[0]_i_44_n_0\,
      S(2) => \counter_buffer_7[0]_i_45_n_0\,
      S(1) => \counter_buffer_7[0]_i_46_n_0\,
      S(0) => \counter_buffer_7[0]_i_47_n_0\
    );
\counter_buffer_7_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_48_n_0\,
      CO(3) => \counter_buffer_7_reg[0]_i_27_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_27_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_27_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_7[0]_i_49_n_0\,
      DI(2) => \counter_buffer_7[0]_i_50_n_0\,
      DI(1) => \counter_buffer_7[0]_i_51_n_0\,
      DI(0) => \counter_buffer_7[0]_i_52_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_7_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_7[0]_i_53_n_0\,
      S(2) => \counter_buffer_7[0]_i_54_n_0\,
      S(1) => \counter_buffer_7[0]_i_55_n_0\,
      S(0) => \counter_buffer_7[0]_i_56_n_0\
    );
\counter_buffer_7_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_37_n_0\,
      CO(3 downto 2) => \NLW_counter_buffer_7_reg[0]_i_36_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_buffer_7_reg[0]_i_36_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \counter_buffer_7[0]_i_59_n_0\,
      DI(0) => \counter_buffer_7[0]_i_60_n_0\,
      O(3) => \NLW_counter_buffer_7_reg[0]_i_36_O_UNCONNECTED\(3),
      O(2 downto 0) => counter_buffer_73(31 downto 29),
      S(3) => '0',
      S(2) => \counter_buffer_7[0]_i_61_n_0\,
      S(1) => \counter_buffer_7[0]_i_62_n_0\,
      S(0) => \counter_buffer_7[0]_i_63_n_0\
    );
\counter_buffer_7_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_38_n_0\,
      CO(3) => \counter_buffer_7_reg[0]_i_37_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_37_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_37_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_7[0]_i_64_n_0\,
      DI(2) => \counter_buffer_7[0]_i_65_n_0\,
      DI(1) => \counter_buffer_7[0]_i_66_n_0\,
      DI(0) => \counter_buffer_7[0]_i_67_n_0\,
      O(3 downto 0) => counter_buffer_73(28 downto 25),
      S(3) => \counter_buffer_7[0]_i_68_n_0\,
      S(2) => \counter_buffer_7[0]_i_69_n_0\,
      S(1) => \counter_buffer_7[0]_i_70_n_0\,
      S(0) => \counter_buffer_7[0]_i_71_n_0\
    );
\counter_buffer_7_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_57_n_0\,
      CO(3) => \counter_buffer_7_reg[0]_i_38_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_38_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_38_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_7[0]_i_72_n_0\,
      DI(2) => \counter_buffer_7[0]_i_73_n_0\,
      DI(1) => \counter_buffer_7[0]_i_74_n_0\,
      DI(0) => \counter_buffer_7[0]_i_75_n_0\,
      O(3 downto 0) => counter_buffer_73(24 downto 21),
      S(3) => \counter_buffer_7[0]_i_76_n_0\,
      S(2) => \counter_buffer_7[0]_i_77_n_0\,
      S(1) => \counter_buffer_7[0]_i_78_n_0\,
      S(0) => \counter_buffer_7[0]_i_79_n_0\
    );
\counter_buffer_7_reg[0]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_80_n_0\,
      CO(3) => \counter_buffer_7_reg[0]_i_39_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_39_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_39_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_7[0]_i_81_n_0\,
      DI(2) => \counter_buffer_7[0]_i_82_n_0\,
      DI(1) => \counter_buffer_7[0]_i_83_n_0\,
      DI(0) => \counter_buffer_7[0]_i_84_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_7_reg[0]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_7[0]_i_85_n_0\,
      S(2) => \counter_buffer_7[0]_i_86_n_0\,
      S(1) => \counter_buffer_7[0]_i_87_n_0\,
      S(0) => \counter_buffer_7[0]_i_88_n_0\
    );
\counter_buffer_7_reg[0]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_7_reg[0]_i_48_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_48_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_48_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_48_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_7[0]_i_89_n_0\,
      DI(2) => \counter_buffer_7[0]_i_90_n_0\,
      DI(1) => \counter_buffer_7[0]_i_91_n_0\,
      DI(0) => \counter_buffer_7[0]_i_92_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_7_reg[0]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_7[0]_i_93_n_0\,
      S(2) => \counter_buffer_7[0]_i_94_n_0\,
      S(1) => \counter_buffer_7[0]_i_95_n_0\,
      S(0) => \counter_buffer_7[0]_i_96_n_0\
    );
\counter_buffer_7_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_58_n_0\,
      CO(3) => \counter_buffer_7_reg[0]_i_57_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_57_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_57_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_7[0]_i_99_n_0\,
      DI(2) => \counter_buffer_7[0]_i_100_n_0\,
      DI(1) => \counter_buffer_7[0]_i_101_n_0\,
      DI(0) => \counter_buffer_7[0]_i_102_n_0\,
      O(3 downto 0) => counter_buffer_73(20 downto 17),
      S(3) => \counter_buffer_7[0]_i_103_n_0\,
      S(2) => \counter_buffer_7[0]_i_104_n_0\,
      S(1) => \counter_buffer_7[0]_i_105_n_0\,
      S(0) => \counter_buffer_7[0]_i_106_n_0\
    );
\counter_buffer_7_reg[0]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_97_n_0\,
      CO(3) => \counter_buffer_7_reg[0]_i_58_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_58_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_58_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_7[0]_i_107_n_0\,
      DI(2) => \counter_buffer_7[0]_i_108_n_0\,
      DI(1) => \counter_buffer_7[0]_i_109_n_0\,
      DI(0) => \counter_buffer_7[0]_i_110_n_0\,
      O(3 downto 0) => counter_buffer_73(16 downto 13),
      S(3) => \counter_buffer_7[0]_i_111_n_0\,
      S(2) => \counter_buffer_7[0]_i_112_n_0\,
      S(1) => \counter_buffer_7[0]_i_113_n_0\,
      S(0) => \counter_buffer_7[0]_i_114_n_0\
    );
\counter_buffer_7_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_9_n_0\,
      CO(3) => counter_buffer_725_in,
      CO(2) => \counter_buffer_7_reg[0]_i_7_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_7_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_7[0]_i_10_n_0\,
      DI(2) => \counter_buffer_7[0]_i_11_n_0\,
      DI(1) => \counter_buffer_7[0]_i_12_n_0\,
      DI(0) => \counter_buffer_7[0]_i_13_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_7_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_7[0]_i_14_n_0\,
      S(2) => \counter_buffer_7[0]_i_15_n_0\,
      S(1) => \counter_buffer_7[0]_i_16_n_0\,
      S(0) => \counter_buffer_7[0]_i_17_n_0\
    );
\counter_buffer_7_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_18_n_0\,
      CO(3) => counter_buffer_72,
      CO(2) => \counter_buffer_7_reg[0]_i_8_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_8_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_7[0]_i_19_n_0\,
      DI(2) => \counter_buffer_7[0]_i_20_n_0\,
      DI(1) => \counter_buffer_7[0]_i_21_n_0\,
      DI(0) => \counter_buffer_7[0]_i_22_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_7_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_7[0]_i_23_n_0\,
      S(2) => \counter_buffer_7[0]_i_24_n_0\,
      S(1) => \counter_buffer_7[0]_i_25_n_0\,
      S(0) => \counter_buffer_7[0]_i_26_n_0\
    );
\counter_buffer_7_reg[0]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_7_reg[0]_i_80_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_80_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_80_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_80_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_7[0]_i_115_n_0\,
      DI(2) => \counter_buffer_7[0]_i_116_n_0\,
      DI(1) => \counter_buffer_7[0]_i_117_n_0\,
      DI(0) => \counter_buffer_7[0]_i_118_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_7_reg[0]_i_80_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_7[0]_i_119_n_0\,
      S(2) => \counter_buffer_7[0]_i_120_n_0\,
      S(1) => \counter_buffer_7[0]_i_121_n_0\,
      S(0) => \counter_buffer_7[0]_i_122_n_0\
    );
\counter_buffer_7_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_27_n_0\,
      CO(3) => \counter_buffer_7_reg[0]_i_9_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_9_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_9_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_7[0]_i_28_n_0\,
      DI(2) => \counter_buffer_7[0]_i_29_n_0\,
      DI(1) => \counter_buffer_7[0]_i_30_n_0\,
      DI(0) => \counter_buffer_7[0]_i_31_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_7_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_7[0]_i_32_n_0\,
      S(2) => \counter_buffer_7[0]_i_33_n_0\,
      S(1) => \counter_buffer_7[0]_i_34_n_0\,
      S(0) => \counter_buffer_7[0]_i_35_n_0\
    );
\counter_buffer_7_reg[0]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_98_n_0\,
      CO(3) => \counter_buffer_7_reg[0]_i_97_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_97_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_97_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_97_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_7[0]_i_124_n_0\,
      DI(2) => \counter_buffer_7[0]_i_125_n_0\,
      DI(1) => \counter_buffer_7[0]_i_126_n_0\,
      DI(0) => \counter_buffer_7[0]_i_127_n_0\,
      O(3 downto 0) => counter_buffer_73(12 downto 9),
      S(3) => \counter_buffer_7[0]_i_128_n_0\,
      S(2) => \counter_buffer_7[0]_i_129_n_0\,
      S(1) => \counter_buffer_7[0]_i_130_n_0\,
      S(0) => \counter_buffer_7[0]_i_131_n_0\
    );
\counter_buffer_7_reg[0]_i_98\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_123_n_0\,
      CO(3) => \counter_buffer_7_reg[0]_i_98_n_0\,
      CO(2) => \counter_buffer_7_reg[0]_i_98_n_1\,
      CO(1) => \counter_buffer_7_reg[0]_i_98_n_2\,
      CO(0) => \counter_buffer_7_reg[0]_i_98_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_7[0]_i_132_n_0\,
      DI(2) => \counter_buffer_7[0]_i_133_n_0\,
      DI(1) => \counter_buffer_7[0]_i_134_n_0\,
      DI(0) => count_upto_7(4),
      O(3 downto 0) => counter_buffer_73(8 downto 5),
      S(3) => \counter_buffer_7[0]_i_135_n_0\,
      S(2) => \counter_buffer_7[0]_i_136_n_0\,
      S(1) => \counter_buffer_7[0]_i_137_n_0\,
      S(0) => \counter_buffer_7[0]_i_138_n_0\
    );
\counter_buffer_7_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[8]_i_1_n_5\,
      Q => counter_buffer_7_reg(10)
    );
\counter_buffer_7_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[8]_i_1_n_4\,
      Q => counter_buffer_7_reg(11)
    );
\counter_buffer_7_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[12]_i_1_n_7\,
      Q => counter_buffer_7_reg(12)
    );
\counter_buffer_7_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[8]_i_1_n_0\,
      CO(3) => \counter_buffer_7_reg[12]_i_1_n_0\,
      CO(2) => \counter_buffer_7_reg[12]_i_1_n_1\,
      CO(1) => \counter_buffer_7_reg[12]_i_1_n_2\,
      CO(0) => \counter_buffer_7_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_7_reg[12]_i_1_n_4\,
      O(2) => \counter_buffer_7_reg[12]_i_1_n_5\,
      O(1) => \counter_buffer_7_reg[12]_i_1_n_6\,
      O(0) => \counter_buffer_7_reg[12]_i_1_n_7\,
      S(3) => \counter_buffer_7[12]_i_2_n_0\,
      S(2) => \counter_buffer_7[12]_i_3_n_0\,
      S(1) => \counter_buffer_7[12]_i_4_n_0\,
      S(0) => \counter_buffer_7[12]_i_5_n_0\
    );
\counter_buffer_7_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[12]_i_1_n_6\,
      Q => counter_buffer_7_reg(13)
    );
\counter_buffer_7_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[12]_i_1_n_5\,
      Q => counter_buffer_7_reg(14)
    );
\counter_buffer_7_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[12]_i_1_n_4\,
      Q => counter_buffer_7_reg(15)
    );
\counter_buffer_7_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[16]_i_1_n_7\,
      Q => counter_buffer_7_reg(16)
    );
\counter_buffer_7_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[12]_i_1_n_0\,
      CO(3) => \counter_buffer_7_reg[16]_i_1_n_0\,
      CO(2) => \counter_buffer_7_reg[16]_i_1_n_1\,
      CO(1) => \counter_buffer_7_reg[16]_i_1_n_2\,
      CO(0) => \counter_buffer_7_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_7_reg[16]_i_1_n_4\,
      O(2) => \counter_buffer_7_reg[16]_i_1_n_5\,
      O(1) => \counter_buffer_7_reg[16]_i_1_n_6\,
      O(0) => \counter_buffer_7_reg[16]_i_1_n_7\,
      S(3) => \counter_buffer_7[16]_i_2_n_0\,
      S(2) => \counter_buffer_7[16]_i_3_n_0\,
      S(1) => \counter_buffer_7[16]_i_4_n_0\,
      S(0) => \counter_buffer_7[16]_i_5_n_0\
    );
\counter_buffer_7_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[16]_i_1_n_6\,
      Q => counter_buffer_7_reg(17)
    );
\counter_buffer_7_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[16]_i_1_n_5\,
      Q => counter_buffer_7_reg(18)
    );
\counter_buffer_7_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[16]_i_1_n_4\,
      Q => counter_buffer_7_reg(19)
    );
\counter_buffer_7_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[0]_i_1_n_6\,
      Q => counter_buffer_7_reg(1)
    );
\counter_buffer_7_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[20]_i_1_n_7\,
      Q => counter_buffer_7_reg(20)
    );
\counter_buffer_7_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[16]_i_1_n_0\,
      CO(3) => \counter_buffer_7_reg[20]_i_1_n_0\,
      CO(2) => \counter_buffer_7_reg[20]_i_1_n_1\,
      CO(1) => \counter_buffer_7_reg[20]_i_1_n_2\,
      CO(0) => \counter_buffer_7_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_7_reg[20]_i_1_n_4\,
      O(2) => \counter_buffer_7_reg[20]_i_1_n_5\,
      O(1) => \counter_buffer_7_reg[20]_i_1_n_6\,
      O(0) => \counter_buffer_7_reg[20]_i_1_n_7\,
      S(3) => \counter_buffer_7[20]_i_2_n_0\,
      S(2) => \counter_buffer_7[20]_i_3_n_0\,
      S(1) => \counter_buffer_7[20]_i_4_n_0\,
      S(0) => \counter_buffer_7[20]_i_5_n_0\
    );
\counter_buffer_7_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[20]_i_1_n_6\,
      Q => counter_buffer_7_reg(21)
    );
\counter_buffer_7_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[20]_i_1_n_5\,
      Q => counter_buffer_7_reg(22)
    );
\counter_buffer_7_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[20]_i_1_n_4\,
      Q => counter_buffer_7_reg(23)
    );
\counter_buffer_7_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[24]_i_1_n_7\,
      Q => counter_buffer_7_reg(24)
    );
\counter_buffer_7_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[20]_i_1_n_0\,
      CO(3) => \counter_buffer_7_reg[24]_i_1_n_0\,
      CO(2) => \counter_buffer_7_reg[24]_i_1_n_1\,
      CO(1) => \counter_buffer_7_reg[24]_i_1_n_2\,
      CO(0) => \counter_buffer_7_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_7_reg[24]_i_1_n_4\,
      O(2) => \counter_buffer_7_reg[24]_i_1_n_5\,
      O(1) => \counter_buffer_7_reg[24]_i_1_n_6\,
      O(0) => \counter_buffer_7_reg[24]_i_1_n_7\,
      S(3) => \counter_buffer_7[24]_i_2_n_0\,
      S(2) => \counter_buffer_7[24]_i_3_n_0\,
      S(1) => \counter_buffer_7[24]_i_4_n_0\,
      S(0) => \counter_buffer_7[24]_i_5_n_0\
    );
\counter_buffer_7_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[24]_i_1_n_6\,
      Q => counter_buffer_7_reg(25)
    );
\counter_buffer_7_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[24]_i_1_n_5\,
      Q => counter_buffer_7_reg(26)
    );
\counter_buffer_7_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[24]_i_1_n_4\,
      Q => counter_buffer_7_reg(27)
    );
\counter_buffer_7_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[28]_i_1_n_7\,
      Q => counter_buffer_7_reg(28)
    );
\counter_buffer_7_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_buffer_7_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_7_reg[28]_i_1_n_1\,
      CO(1) => \counter_buffer_7_reg[28]_i_1_n_2\,
      CO(0) => \counter_buffer_7_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_7_reg[28]_i_1_n_4\,
      O(2) => \counter_buffer_7_reg[28]_i_1_n_5\,
      O(1) => \counter_buffer_7_reg[28]_i_1_n_6\,
      O(0) => \counter_buffer_7_reg[28]_i_1_n_7\,
      S(3) => \counter_buffer_7[28]_i_2_n_0\,
      S(2) => \counter_buffer_7[28]_i_3_n_0\,
      S(1) => \counter_buffer_7[28]_i_4_n_0\,
      S(0) => \counter_buffer_7[28]_i_5_n_0\
    );
\counter_buffer_7_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[28]_i_1_n_6\,
      Q => counter_buffer_7_reg(29)
    );
\counter_buffer_7_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[0]_i_1_n_5\,
      Q => counter_buffer_7_reg(2)
    );
\counter_buffer_7_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[28]_i_1_n_5\,
      Q => counter_buffer_7_reg(30)
    );
\counter_buffer_7_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[28]_i_1_n_4\,
      Q => counter_buffer_7_reg(31)
    );
\counter_buffer_7_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[0]_i_1_n_4\,
      Q => counter_buffer_7_reg(3)
    );
\counter_buffer_7_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[4]_i_1_n_7\,
      Q => counter_buffer_7_reg(4)
    );
\counter_buffer_7_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[0]_i_1_n_0\,
      CO(3) => \counter_buffer_7_reg[4]_i_1_n_0\,
      CO(2) => \counter_buffer_7_reg[4]_i_1_n_1\,
      CO(1) => \counter_buffer_7_reg[4]_i_1_n_2\,
      CO(0) => \counter_buffer_7_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_7_reg[4]_i_1_n_4\,
      O(2) => \counter_buffer_7_reg[4]_i_1_n_5\,
      O(1) => \counter_buffer_7_reg[4]_i_1_n_6\,
      O(0) => \counter_buffer_7_reg[4]_i_1_n_7\,
      S(3) => \counter_buffer_7[4]_i_2_n_0\,
      S(2) => \counter_buffer_7[4]_i_3_n_0\,
      S(1) => \counter_buffer_7[4]_i_4_n_0\,
      S(0) => \counter_buffer_7[4]_i_5_n_0\
    );
\counter_buffer_7_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[4]_i_1_n_6\,
      Q => counter_buffer_7_reg(5)
    );
\counter_buffer_7_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[4]_i_1_n_5\,
      Q => counter_buffer_7_reg(6)
    );
\counter_buffer_7_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[4]_i_1_n_4\,
      Q => counter_buffer_7_reg(7)
    );
\counter_buffer_7_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[8]_i_1_n_7\,
      Q => counter_buffer_7_reg(8)
    );
\counter_buffer_7_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_7_reg[4]_i_1_n_0\,
      CO(3) => \counter_buffer_7_reg[8]_i_1_n_0\,
      CO(2) => \counter_buffer_7_reg[8]_i_1_n_1\,
      CO(1) => \counter_buffer_7_reg[8]_i_1_n_2\,
      CO(0) => \counter_buffer_7_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_7_reg[8]_i_1_n_4\,
      O(2) => \counter_buffer_7_reg[8]_i_1_n_5\,
      O(1) => \counter_buffer_7_reg[8]_i_1_n_6\,
      O(0) => \counter_buffer_7_reg[8]_i_1_n_7\,
      S(3) => \counter_buffer_7[8]_i_2_n_0\,
      S(2) => \counter_buffer_7[8]_i_3_n_0\,
      S(1) => \counter_buffer_7[8]_i_4_n_0\,
      S(0) => \counter_buffer_7[8]_i_5_n_0\
    );
\counter_buffer_7_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_7_reg[8]_i_1_n_6\,
      Q => counter_buffer_7_reg(9)
    );
\counter_buffer_8[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_1_ns_reg(31),
      I3 => counter_buffer_83(31),
      O => \counter_buffer_8[0]_i_10_n_0\
    );
\counter_buffer_8[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(17),
      I1 => count_upto_10(17),
      O => \counter_buffer_8[0]_i_100_n_0\
    );
\counter_buffer_8[0]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(20),
      I1 => count_upto_8_1(20),
      I2 => count_upto_10(21),
      I3 => count_upto_8_1(21),
      O => \counter_buffer_8[0]_i_101_n_0\
    );
\counter_buffer_8[0]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(19),
      I1 => count_upto_8_1(19),
      I2 => count_upto_10(20),
      I3 => count_upto_8_1(20),
      O => \counter_buffer_8[0]_i_102_n_0\
    );
\counter_buffer_8[0]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(18),
      I1 => count_upto_8_1(18),
      I2 => count_upto_10(19),
      I3 => count_upto_8_1(19),
      O => \counter_buffer_8[0]_i_103_n_0\
    );
\counter_buffer_8[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(17),
      I1 => count_upto_8_1(17),
      I2 => count_upto_10(18),
      I3 => count_upto_8_1(18),
      O => \counter_buffer_8[0]_i_104_n_0\
    );
\counter_buffer_8[0]_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(16),
      I1 => count_upto_10(16),
      O => \counter_buffer_8[0]_i_105_n_0\
    );
\counter_buffer_8[0]_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(15),
      I1 => count_upto_10(15),
      O => \counter_buffer_8[0]_i_106_n_0\
    );
\counter_buffer_8[0]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(14),
      I1 => count_upto_10(14),
      O => \counter_buffer_8[0]_i_107_n_0\
    );
\counter_buffer_8[0]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(13),
      I1 => count_upto_10(13),
      O => \counter_buffer_8[0]_i_108_n_0\
    );
\counter_buffer_8[0]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(16),
      I1 => count_upto_8_1(16),
      I2 => count_upto_10(17),
      I3 => count_upto_8_1(17),
      O => \counter_buffer_8[0]_i_109_n_0\
    );
\counter_buffer_8[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_1_ns_reg(29),
      I3 => counter_buffer_83(29),
      O => \counter_buffer_8[0]_i_11_n_0\
    );
\counter_buffer_8[0]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(15),
      I1 => count_upto_8_1(15),
      I2 => count_upto_10(16),
      I3 => count_upto_8_1(16),
      O => \counter_buffer_8[0]_i_110_n_0\
    );
\counter_buffer_8[0]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(14),
      I1 => count_upto_8_1(14),
      I2 => count_upto_10(15),
      I3 => count_upto_8_1(15),
      O => \counter_buffer_8[0]_i_111_n_0\
    );
\counter_buffer_8[0]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(13),
      I1 => count_upto_8_1(13),
      I2 => count_upto_10(14),
      I3 => count_upto_8_1(14),
      O => \counter_buffer_8[0]_i_112_n_0\
    );
\counter_buffer_8[0]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => count_upto_8_1(6),
      I2 => count_upto_8_1(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_8[0]_i_113_n_0\
    );
\counter_buffer_8[0]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => count_upto_8_1(4),
      I2 => count_upto_8_1(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_8[0]_i_114_n_0\
    );
\counter_buffer_8[0]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => \^di\(0),
      I2 => \^di\(1),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_8[0]_i_115_n_0\
    );
\counter_buffer_8[0]_i_116\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => \^s\(0),
      I2 => counter_1_ns_reg(1),
      O => \counter_buffer_8[0]_i_116_n_0\
    );
\counter_buffer_8[0]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => count_upto_8_1(6),
      I2 => counter_1_ns_reg(7),
      I3 => count_upto_8_1(7),
      O => \counter_buffer_8[0]_i_117_n_0\
    );
\counter_buffer_8[0]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => count_upto_8_1(4),
      I2 => counter_1_ns_reg(5),
      I3 => count_upto_8_1(5),
      O => \counter_buffer_8[0]_i_118_n_0\
    );
\counter_buffer_8[0]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => \^di\(0),
      I2 => counter_1_ns_reg(3),
      I3 => \^di\(1),
      O => \counter_buffer_8[0]_i_119_n_0\
    );
\counter_buffer_8[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_1_ns_reg(27),
      I3 => counter_buffer_83(27),
      O => \counter_buffer_8[0]_i_12_n_0\
    );
\counter_buffer_8[0]_i_120\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      I2 => \^s\(0),
      O => \counter_buffer_8[0]_i_120_n_0\
    );
\counter_buffer_8[0]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(12),
      I1 => count_upto_10(12),
      O => \counter_buffer_8[0]_i_122_n_0\
    );
\counter_buffer_8[0]_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(11),
      I1 => count_upto_10(11),
      O => \counter_buffer_8[0]_i_123_n_0\
    );
\counter_buffer_8[0]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(10),
      I1 => count_upto_10(10),
      O => \counter_buffer_8[0]_i_124_n_0\
    );
\counter_buffer_8[0]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(9),
      I1 => count_upto_10(9),
      O => \counter_buffer_8[0]_i_125_n_0\
    );
\counter_buffer_8[0]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(12),
      I1 => count_upto_8_1(12),
      I2 => count_upto_10(13),
      I3 => count_upto_8_1(13),
      O => \counter_buffer_8[0]_i_126_n_0\
    );
\counter_buffer_8[0]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(11),
      I1 => count_upto_8_1(11),
      I2 => count_upto_10(12),
      I3 => count_upto_8_1(12),
      O => \counter_buffer_8[0]_i_127_n_0\
    );
\counter_buffer_8[0]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(10),
      I1 => count_upto_8_1(10),
      I2 => count_upto_10(11),
      I3 => count_upto_8_1(11),
      O => \counter_buffer_8[0]_i_128_n_0\
    );
\counter_buffer_8[0]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(9),
      I1 => count_upto_8_1(9),
      I2 => count_upto_10(10),
      I3 => count_upto_8_1(10),
      O => \counter_buffer_8[0]_i_129_n_0\
    );
\counter_buffer_8[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_1_ns_reg(25),
      I3 => counter_buffer_83(25),
      O => \counter_buffer_8[0]_i_13_n_0\
    );
\counter_buffer_8[0]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(8),
      I1 => count_upto_10(8),
      O => \counter_buffer_8[0]_i_130_n_0\
    );
\counter_buffer_8[0]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(7),
      I1 => count_upto_10(7),
      O => \counter_buffer_8[0]_i_131_n_0\
    );
\counter_buffer_8[0]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(6),
      I1 => count_upto_10(6),
      O => \counter_buffer_8[0]_i_132_n_0\
    );
\counter_buffer_8[0]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(5),
      I1 => count_upto_10(5),
      O => \counter_buffer_8[0]_i_133_n_0\
    );
\counter_buffer_8[0]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(8),
      I1 => count_upto_8_1(8),
      I2 => count_upto_10(9),
      I3 => count_upto_8_1(9),
      O => \counter_buffer_8[0]_i_134_n_0\
    );
\counter_buffer_8[0]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(7),
      I1 => count_upto_8_1(7),
      I2 => count_upto_10(8),
      I3 => count_upto_8_1(8),
      O => \counter_buffer_8[0]_i_135_n_0\
    );
\counter_buffer_8[0]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(6),
      I1 => count_upto_8_1(6),
      I2 => count_upto_10(7),
      I3 => count_upto_8_1(7),
      O => \counter_buffer_8[0]_i_136_n_0\
    );
\counter_buffer_8[0]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(5),
      I1 => count_upto_8_1(5),
      I2 => count_upto_10(6),
      I3 => count_upto_8_1(6),
      O => \counter_buffer_8[0]_i_137_n_0\
    );
\counter_buffer_8[0]_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(4),
      I1 => count_upto_10(4),
      O => \counter_buffer_8[0]_i_138_n_0\
    );
\counter_buffer_8[0]_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^di\(1),
      I1 => count_upto_10(3),
      O => \counter_buffer_8[0]_i_139_n_0\
    );
\counter_buffer_8[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_buffer_83(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_8[0]_i_14_n_0\
    );
\counter_buffer_8[0]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(4),
      I1 => count_upto_8_1(4),
      I2 => count_upto_10(5),
      I3 => count_upto_8_1(5),
      O => \counter_buffer_8[0]_i_140_n_0\
    );
\counter_buffer_8[0]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(3),
      I1 => \^di\(1),
      I2 => count_upto_10(4),
      I3 => count_upto_8_1(4),
      O => \counter_buffer_8[0]_i_141_n_0\
    );
\counter_buffer_8[0]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^di\(0),
      I1 => count_upto_10(3),
      I2 => \^di\(1),
      O => \counter_buffer_8[0]_i_142_n_0\
    );
\counter_buffer_8[0]_i_143\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s\(0),
      O => \counter_buffer_8[0]_i_143_n_0\
    );
\counter_buffer_8[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_buffer_83(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_8[0]_i_15_n_0\
    );
\counter_buffer_8[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_buffer_83(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_8[0]_i_16_n_0\
    );
\counter_buffer_8[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_buffer_83(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_8[0]_i_17_n_0\
    );
\counter_buffer_8[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_8_1(30),
      I2 => count_upto_8_1(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_8[0]_i_19_n_0\
    );
\counter_buffer_8[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_buffer_824_in,
      I1 => counter_buffer_82,
      O => \counter_buffer_8[0]_i_2_n_0\
    );
\counter_buffer_8[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_8_1(28),
      I2 => count_upto_8_1(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_8[0]_i_20_n_0\
    );
\counter_buffer_8[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_8_1(26),
      I2 => count_upto_8_1(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_8[0]_i_21_n_0\
    );
\counter_buffer_8[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_8_1(24),
      I2 => count_upto_8_1(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_8[0]_i_22_n_0\
    );
\counter_buffer_8[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_8_1(30),
      I2 => counter_1_ns_reg(31),
      I3 => count_upto_8_1(31),
      O => \counter_buffer_8[0]_i_23_n_0\
    );
\counter_buffer_8[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_8_1(28),
      I2 => counter_1_ns_reg(29),
      I3 => count_upto_8_1(29),
      O => \counter_buffer_8[0]_i_24_n_0\
    );
\counter_buffer_8[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_8_1(26),
      I2 => counter_1_ns_reg(27),
      I3 => count_upto_8_1(27),
      O => \counter_buffer_8[0]_i_25_n_0\
    );
\counter_buffer_8[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_8_1(24),
      I2 => counter_1_ns_reg(25),
      I3 => count_upto_8_1(25),
      O => \counter_buffer_8[0]_i_26_n_0\
    );
\counter_buffer_8[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_1_ns_reg(23),
      I3 => counter_buffer_83(23),
      O => \counter_buffer_8[0]_i_28_n_0\
    );
\counter_buffer_8[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_1_ns_reg(21),
      I3 => counter_buffer_83(21),
      O => \counter_buffer_8[0]_i_29_n_0\
    );
\counter_buffer_8[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(3),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[0]_i_3_n_0\
    );
\counter_buffer_8[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_1_ns_reg(19),
      I3 => counter_buffer_83(19),
      O => \counter_buffer_8[0]_i_30_n_0\
    );
\counter_buffer_8[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_1_ns_reg(17),
      I3 => counter_buffer_83(17),
      O => \counter_buffer_8[0]_i_31_n_0\
    );
\counter_buffer_8[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_buffer_83(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_8[0]_i_32_n_0\
    );
\counter_buffer_8[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_buffer_83(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_8[0]_i_33_n_0\
    );
\counter_buffer_8[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_buffer_83(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_8[0]_i_34_n_0\
    );
\counter_buffer_8[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_buffer_83(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_8[0]_i_35_n_0\
    );
\counter_buffer_8[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(2),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[0]_i_4_n_0\
    );
\counter_buffer_8[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_8_1(22),
      I2 => count_upto_8_1(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_8[0]_i_40_n_0\
    );
\counter_buffer_8[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_8_1(20),
      I2 => count_upto_8_1(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_8[0]_i_41_n_0\
    );
\counter_buffer_8[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_8_1(18),
      I2 => count_upto_8_1(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_8[0]_i_42_n_0\
    );
\counter_buffer_8[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_8_1(16),
      I2 => count_upto_8_1(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_8[0]_i_43_n_0\
    );
\counter_buffer_8[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_8_1(22),
      I2 => counter_1_ns_reg(23),
      I3 => count_upto_8_1(23),
      O => \counter_buffer_8[0]_i_44_n_0\
    );
\counter_buffer_8[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_8_1(20),
      I2 => counter_1_ns_reg(21),
      I3 => count_upto_8_1(21),
      O => \counter_buffer_8[0]_i_45_n_0\
    );
\counter_buffer_8[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_8_1(18),
      I2 => counter_1_ns_reg(19),
      I3 => count_upto_8_1(19),
      O => \counter_buffer_8[0]_i_46_n_0\
    );
\counter_buffer_8[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_8_1(16),
      I2 => counter_1_ns_reg(17),
      I3 => count_upto_8_1(17),
      O => \counter_buffer_8[0]_i_47_n_0\
    );
\counter_buffer_8[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_1_ns_reg(15),
      I3 => counter_buffer_83(15),
      O => \counter_buffer_8[0]_i_49_n_0\
    );
\counter_buffer_8[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(1),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[0]_i_5_n_0\
    );
\counter_buffer_8[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_1_ns_reg(13),
      I3 => counter_buffer_83(13),
      O => \counter_buffer_8[0]_i_50_n_0\
    );
\counter_buffer_8[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_1_ns_reg(11),
      I3 => counter_buffer_83(11),
      O => \counter_buffer_8[0]_i_51_n_0\
    );
\counter_buffer_8[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_1_ns_reg(9),
      I3 => counter_buffer_83(9),
      O => \counter_buffer_8[0]_i_52_n_0\
    );
\counter_buffer_8[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_buffer_83(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_8[0]_i_53_n_0\
    );
\counter_buffer_8[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_buffer_83(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_8[0]_i_54_n_0\
    );
\counter_buffer_8[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_buffer_83(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_8[0]_i_55_n_0\
    );
\counter_buffer_8[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_buffer_83(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_8[0]_i_56_n_0\
    );
\counter_buffer_8[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(29),
      I1 => count_upto_10(29),
      O => \counter_buffer_8[0]_i_59_n_0\
    );
\counter_buffer_8[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => counter_buffer_8_reg(0),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[0]_i_6_n_0\
    );
\counter_buffer_8[0]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(30),
      I1 => count_upto_8_1(30),
      I2 => count_upto_10(31),
      I3 => count_upto_8_1(31),
      O => \counter_buffer_8[0]_i_60_n_0\
    );
\counter_buffer_8[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(29),
      I1 => count_upto_8_1(29),
      I2 => count_upto_10(30),
      I3 => count_upto_8_1(30),
      O => \counter_buffer_8[0]_i_61_n_0\
    );
\counter_buffer_8[0]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(28),
      I1 => count_upto_10(28),
      O => \counter_buffer_8[0]_i_62_n_0\
    );
\counter_buffer_8[0]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(27),
      I1 => count_upto_10(27),
      O => \counter_buffer_8[0]_i_63_n_0\
    );
\counter_buffer_8[0]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(26),
      I1 => count_upto_10(26),
      O => \counter_buffer_8[0]_i_64_n_0\
    );
\counter_buffer_8[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(25),
      I1 => count_upto_10(25),
      O => \counter_buffer_8[0]_i_65_n_0\
    );
\counter_buffer_8[0]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(28),
      I1 => count_upto_8_1(28),
      I2 => count_upto_10(29),
      I3 => count_upto_8_1(29),
      O => \counter_buffer_8[0]_i_66_n_0\
    );
\counter_buffer_8[0]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(27),
      I1 => count_upto_8_1(27),
      I2 => count_upto_10(28),
      I3 => count_upto_8_1(28),
      O => \counter_buffer_8[0]_i_67_n_0\
    );
\counter_buffer_8[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(26),
      I1 => count_upto_8_1(26),
      I2 => count_upto_10(27),
      I3 => count_upto_8_1(27),
      O => \counter_buffer_8[0]_i_68_n_0\
    );
\counter_buffer_8[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(25),
      I1 => count_upto_8_1(25),
      I2 => count_upto_10(26),
      I3 => count_upto_8_1(26),
      O => \counter_buffer_8[0]_i_69_n_0\
    );
\counter_buffer_8[0]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(24),
      I1 => count_upto_10(24),
      O => \counter_buffer_8[0]_i_70_n_0\
    );
\counter_buffer_8[0]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(23),
      I1 => count_upto_10(23),
      O => \counter_buffer_8[0]_i_71_n_0\
    );
\counter_buffer_8[0]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(22),
      I1 => count_upto_10(22),
      O => \counter_buffer_8[0]_i_72_n_0\
    );
\counter_buffer_8[0]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(21),
      I1 => count_upto_10(21),
      O => \counter_buffer_8[0]_i_73_n_0\
    );
\counter_buffer_8[0]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(24),
      I1 => count_upto_8_1(24),
      I2 => count_upto_10(25),
      I3 => count_upto_8_1(25),
      O => \counter_buffer_8[0]_i_74_n_0\
    );
\counter_buffer_8[0]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(23),
      I1 => count_upto_8_1(23),
      I2 => count_upto_10(24),
      I3 => count_upto_8_1(24),
      O => \counter_buffer_8[0]_i_75_n_0\
    );
\counter_buffer_8[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(22),
      I1 => count_upto_8_1(22),
      I2 => count_upto_10(23),
      I3 => count_upto_8_1(23),
      O => \counter_buffer_8[0]_i_76_n_0\
    );
\counter_buffer_8[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(21),
      I1 => count_upto_8_1(21),
      I2 => count_upto_10(22),
      I3 => count_upto_8_1(22),
      O => \counter_buffer_8[0]_i_77_n_0\
    );
\counter_buffer_8[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_8_1(14),
      I2 => count_upto_8_1(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_8[0]_i_79_n_0\
    );
\counter_buffer_8[0]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_8_1(12),
      I2 => count_upto_8_1(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_8[0]_i_80_n_0\
    );
\counter_buffer_8[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => count_upto_8_1(10),
      I2 => count_upto_8_1(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_8[0]_i_81_n_0\
    );
\counter_buffer_8[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => count_upto_8_1(8),
      I2 => count_upto_8_1(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_8[0]_i_82_n_0\
    );
\counter_buffer_8[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_8_1(14),
      I2 => counter_1_ns_reg(15),
      I3 => count_upto_8_1(15),
      O => \counter_buffer_8[0]_i_83_n_0\
    );
\counter_buffer_8[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_8_1(12),
      I2 => counter_1_ns_reg(13),
      I3 => count_upto_8_1(13),
      O => \counter_buffer_8[0]_i_84_n_0\
    );
\counter_buffer_8[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => count_upto_8_1(10),
      I2 => counter_1_ns_reg(11),
      I3 => count_upto_8_1(11),
      O => \counter_buffer_8[0]_i_85_n_0\
    );
\counter_buffer_8[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => count_upto_8_1(8),
      I2 => counter_1_ns_reg(9),
      I3 => count_upto_8_1(9),
      O => \counter_buffer_8[0]_i_86_n_0\
    );
\counter_buffer_8[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_1_ns_reg(7),
      I3 => counter_buffer_83(7),
      O => \counter_buffer_8[0]_i_87_n_0\
    );
\counter_buffer_8[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_83(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_1_ns_reg(5),
      I3 => counter_buffer_83(5),
      O => \counter_buffer_8[0]_i_88_n_0\
    );
\counter_buffer_8[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => \^s\(0),
      I1 => counter_1_ns_reg(2),
      I2 => counter_1_ns_reg(3),
      I3 => counter_buffer_83(3),
      O => \counter_buffer_8[0]_i_89_n_0\
    );
\counter_buffer_8[0]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      O => \counter_buffer_8[0]_i_90_n_0\
    );
\counter_buffer_8[0]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_buffer_83(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_8[0]_i_91_n_0\
    );
\counter_buffer_8[0]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_83(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_buffer_83(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_8[0]_i_92_n_0\
    );
\counter_buffer_8[0]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^s\(0),
      I1 => counter_1_ns_reg(2),
      I2 => counter_buffer_83(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_8[0]_i_93_n_0\
    );
\counter_buffer_8[0]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      O => \counter_buffer_8[0]_i_94_n_0\
    );
\counter_buffer_8[0]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(20),
      I1 => count_upto_10(20),
      O => \counter_buffer_8[0]_i_97_n_0\
    );
\counter_buffer_8[0]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(19),
      I1 => count_upto_10(19),
      O => \counter_buffer_8[0]_i_98_n_0\
    );
\counter_buffer_8[0]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_8_1(18),
      I1 => count_upto_10(18),
      O => \counter_buffer_8[0]_i_99_n_0\
    );
\counter_buffer_8[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(15),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[12]_i_2_n_0\
    );
\counter_buffer_8[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(14),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[12]_i_3_n_0\
    );
\counter_buffer_8[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(13),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[12]_i_4_n_0\
    );
\counter_buffer_8[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(12),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[12]_i_5_n_0\
    );
\counter_buffer_8[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(19),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[16]_i_2_n_0\
    );
\counter_buffer_8[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(18),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[16]_i_3_n_0\
    );
\counter_buffer_8[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(17),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[16]_i_4_n_0\
    );
\counter_buffer_8[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(16),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[16]_i_5_n_0\
    );
\counter_buffer_8[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(23),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[20]_i_2_n_0\
    );
\counter_buffer_8[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(22),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[20]_i_3_n_0\
    );
\counter_buffer_8[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(21),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[20]_i_4_n_0\
    );
\counter_buffer_8[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(20),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[20]_i_5_n_0\
    );
\counter_buffer_8[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(27),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[24]_i_2_n_0\
    );
\counter_buffer_8[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(26),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[24]_i_3_n_0\
    );
\counter_buffer_8[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(25),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[24]_i_4_n_0\
    );
\counter_buffer_8[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(24),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[24]_i_5_n_0\
    );
\counter_buffer_8[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(31),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[28]_i_2_n_0\
    );
\counter_buffer_8[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(30),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[28]_i_3_n_0\
    );
\counter_buffer_8[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(29),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[28]_i_4_n_0\
    );
\counter_buffer_8[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(28),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[28]_i_5_n_0\
    );
\counter_buffer_8[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(7),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[4]_i_2_n_0\
    );
\counter_buffer_8[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(6),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[4]_i_3_n_0\
    );
\counter_buffer_8[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(5),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[4]_i_4_n_0\
    );
\counter_buffer_8[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(4),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[4]_i_5_n_0\
    );
\counter_buffer_8[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(11),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[8]_i_2_n_0\
    );
\counter_buffer_8[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(10),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[8]_i_3_n_0\
    );
\counter_buffer_8[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(9),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[8]_i_4_n_0\
    );
\counter_buffer_8[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_8_reg(8),
      I1 => counter_buffer_824_in,
      I2 => counter_buffer_82,
      O => \counter_buffer_8[8]_i_5_n_0\
    );
\counter_buffer_8_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \counter_buffer_8_reg[0]_i_1_n_7\,
      PRE => reset,
      Q => counter_buffer_8_reg(0)
    );
\counter_buffer_8_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_8_reg[0]_i_1_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_1_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_1_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \counter_buffer_8[0]_i_2_n_0\,
      O(3) => \counter_buffer_8_reg[0]_i_1_n_4\,
      O(2) => \counter_buffer_8_reg[0]_i_1_n_5\,
      O(1) => \counter_buffer_8_reg[0]_i_1_n_6\,
      O(0) => \counter_buffer_8_reg[0]_i_1_n_7\,
      S(3) => \counter_buffer_8[0]_i_3_n_0\,
      S(2) => \counter_buffer_8[0]_i_4_n_0\,
      S(1) => \counter_buffer_8[0]_i_5_n_0\,
      S(0) => \counter_buffer_8[0]_i_6_n_0\
    );
\counter_buffer_8_reg[0]_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_8_reg[0]_i_121_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_121_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_121_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_121_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_8[0]_i_138_n_0\,
      DI(2) => \counter_buffer_8[0]_i_139_n_0\,
      DI(1) => \^di\(0),
      DI(0) => \^s\(0),
      O(3 downto 1) => counter_buffer_83(5 downto 3),
      O(0) => \NLW_counter_buffer_8_reg[0]_i_121_O_UNCONNECTED\(0),
      S(3) => \counter_buffer_8[0]_i_140_n_0\,
      S(2) => \counter_buffer_8[0]_i_141_n_0\,
      S(1) => \counter_buffer_8[0]_i_142_n_0\,
      S(0) => \counter_buffer_8[0]_i_143_n_0\
    );
\counter_buffer_8_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_39_n_0\,
      CO(3) => \counter_buffer_8_reg[0]_i_18_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_18_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_18_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_8[0]_i_40_n_0\,
      DI(2) => \counter_buffer_8[0]_i_41_n_0\,
      DI(1) => \counter_buffer_8[0]_i_42_n_0\,
      DI(0) => \counter_buffer_8[0]_i_43_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_8_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_8[0]_i_44_n_0\,
      S(2) => \counter_buffer_8[0]_i_45_n_0\,
      S(1) => \counter_buffer_8[0]_i_46_n_0\,
      S(0) => \counter_buffer_8[0]_i_47_n_0\
    );
\counter_buffer_8_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_48_n_0\,
      CO(3) => \counter_buffer_8_reg[0]_i_27_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_27_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_27_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_8[0]_i_49_n_0\,
      DI(2) => \counter_buffer_8[0]_i_50_n_0\,
      DI(1) => \counter_buffer_8[0]_i_51_n_0\,
      DI(0) => \counter_buffer_8[0]_i_52_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_8_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_8[0]_i_53_n_0\,
      S(2) => \counter_buffer_8[0]_i_54_n_0\,
      S(1) => \counter_buffer_8[0]_i_55_n_0\,
      S(0) => \counter_buffer_8[0]_i_56_n_0\
    );
\counter_buffer_8_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_37_n_0\,
      CO(3 downto 1) => \NLW_counter_buffer_8_reg[0]_i_36_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \counter_buffer_8_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \counter_buffer_8[0]_i_59_n_0\,
      O(3 downto 2) => \NLW_counter_buffer_8_reg[0]_i_36_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => counter_buffer_83(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => \counter_buffer_8[0]_i_60_n_0\,
      S(0) => \counter_buffer_8[0]_i_61_n_0\
    );
\counter_buffer_8_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_38_n_0\,
      CO(3) => \counter_buffer_8_reg[0]_i_37_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_37_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_37_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_8[0]_i_62_n_0\,
      DI(2) => \counter_buffer_8[0]_i_63_n_0\,
      DI(1) => \counter_buffer_8[0]_i_64_n_0\,
      DI(0) => \counter_buffer_8[0]_i_65_n_0\,
      O(3 downto 0) => counter_buffer_83(29 downto 26),
      S(3) => \counter_buffer_8[0]_i_66_n_0\,
      S(2) => \counter_buffer_8[0]_i_67_n_0\,
      S(1) => \counter_buffer_8[0]_i_68_n_0\,
      S(0) => \counter_buffer_8[0]_i_69_n_0\
    );
\counter_buffer_8_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_57_n_0\,
      CO(3) => \counter_buffer_8_reg[0]_i_38_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_38_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_38_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_8[0]_i_70_n_0\,
      DI(2) => \counter_buffer_8[0]_i_71_n_0\,
      DI(1) => \counter_buffer_8[0]_i_72_n_0\,
      DI(0) => \counter_buffer_8[0]_i_73_n_0\,
      O(3 downto 0) => counter_buffer_83(25 downto 22),
      S(3) => \counter_buffer_8[0]_i_74_n_0\,
      S(2) => \counter_buffer_8[0]_i_75_n_0\,
      S(1) => \counter_buffer_8[0]_i_76_n_0\,
      S(0) => \counter_buffer_8[0]_i_77_n_0\
    );
\counter_buffer_8_reg[0]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_78_n_0\,
      CO(3) => \counter_buffer_8_reg[0]_i_39_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_39_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_39_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_8[0]_i_79_n_0\,
      DI(2) => \counter_buffer_8[0]_i_80_n_0\,
      DI(1) => \counter_buffer_8[0]_i_81_n_0\,
      DI(0) => \counter_buffer_8[0]_i_82_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_8_reg[0]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_8[0]_i_83_n_0\,
      S(2) => \counter_buffer_8[0]_i_84_n_0\,
      S(1) => \counter_buffer_8[0]_i_85_n_0\,
      S(0) => \counter_buffer_8[0]_i_86_n_0\
    );
\counter_buffer_8_reg[0]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_8_reg[0]_i_48_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_48_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_48_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_48_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_8[0]_i_87_n_0\,
      DI(2) => \counter_buffer_8[0]_i_88_n_0\,
      DI(1) => \counter_buffer_8[0]_i_89_n_0\,
      DI(0) => \counter_buffer_8[0]_i_90_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_8_reg[0]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_8[0]_i_91_n_0\,
      S(2) => \counter_buffer_8[0]_i_92_n_0\,
      S(1) => \counter_buffer_8[0]_i_93_n_0\,
      S(0) => \counter_buffer_8[0]_i_94_n_0\
    );
\counter_buffer_8_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_58_n_0\,
      CO(3) => \counter_buffer_8_reg[0]_i_57_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_57_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_57_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_8[0]_i_97_n_0\,
      DI(2) => \counter_buffer_8[0]_i_98_n_0\,
      DI(1) => \counter_buffer_8[0]_i_99_n_0\,
      DI(0) => \counter_buffer_8[0]_i_100_n_0\,
      O(3 downto 0) => counter_buffer_83(21 downto 18),
      S(3) => \counter_buffer_8[0]_i_101_n_0\,
      S(2) => \counter_buffer_8[0]_i_102_n_0\,
      S(1) => \counter_buffer_8[0]_i_103_n_0\,
      S(0) => \counter_buffer_8[0]_i_104_n_0\
    );
\counter_buffer_8_reg[0]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_95_n_0\,
      CO(3) => \counter_buffer_8_reg[0]_i_58_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_58_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_58_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_8[0]_i_105_n_0\,
      DI(2) => \counter_buffer_8[0]_i_106_n_0\,
      DI(1) => \counter_buffer_8[0]_i_107_n_0\,
      DI(0) => \counter_buffer_8[0]_i_108_n_0\,
      O(3 downto 0) => counter_buffer_83(17 downto 14),
      S(3) => \counter_buffer_8[0]_i_109_n_0\,
      S(2) => \counter_buffer_8[0]_i_110_n_0\,
      S(1) => \counter_buffer_8[0]_i_111_n_0\,
      S(0) => \counter_buffer_8[0]_i_112_n_0\
    );
\counter_buffer_8_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_9_n_0\,
      CO(3) => counter_buffer_824_in,
      CO(2) => \counter_buffer_8_reg[0]_i_7_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_7_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_8[0]_i_10_n_0\,
      DI(2) => \counter_buffer_8[0]_i_11_n_0\,
      DI(1) => \counter_buffer_8[0]_i_12_n_0\,
      DI(0) => \counter_buffer_8[0]_i_13_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_8_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_8[0]_i_14_n_0\,
      S(2) => \counter_buffer_8[0]_i_15_n_0\,
      S(1) => \counter_buffer_8[0]_i_16_n_0\,
      S(0) => \counter_buffer_8[0]_i_17_n_0\
    );
\counter_buffer_8_reg[0]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_8_reg[0]_i_78_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_78_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_78_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_78_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_8[0]_i_113_n_0\,
      DI(2) => \counter_buffer_8[0]_i_114_n_0\,
      DI(1) => \counter_buffer_8[0]_i_115_n_0\,
      DI(0) => \counter_buffer_8[0]_i_116_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_8_reg[0]_i_78_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_8[0]_i_117_n_0\,
      S(2) => \counter_buffer_8[0]_i_118_n_0\,
      S(1) => \counter_buffer_8[0]_i_119_n_0\,
      S(0) => \counter_buffer_8[0]_i_120_n_0\
    );
\counter_buffer_8_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_18_n_0\,
      CO(3) => counter_buffer_82,
      CO(2) => \counter_buffer_8_reg[0]_i_8_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_8_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_8[0]_i_19_n_0\,
      DI(2) => \counter_buffer_8[0]_i_20_n_0\,
      DI(1) => \counter_buffer_8[0]_i_21_n_0\,
      DI(0) => \counter_buffer_8[0]_i_22_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_8_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_8[0]_i_23_n_0\,
      S(2) => \counter_buffer_8[0]_i_24_n_0\,
      S(1) => \counter_buffer_8[0]_i_25_n_0\,
      S(0) => \counter_buffer_8[0]_i_26_n_0\
    );
\counter_buffer_8_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_27_n_0\,
      CO(3) => \counter_buffer_8_reg[0]_i_9_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_9_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_9_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_8[0]_i_28_n_0\,
      DI(2) => \counter_buffer_8[0]_i_29_n_0\,
      DI(1) => \counter_buffer_8[0]_i_30_n_0\,
      DI(0) => \counter_buffer_8[0]_i_31_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_8_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_8[0]_i_32_n_0\,
      S(2) => \counter_buffer_8[0]_i_33_n_0\,
      S(1) => \counter_buffer_8[0]_i_34_n_0\,
      S(0) => \counter_buffer_8[0]_i_35_n_0\
    );
\counter_buffer_8_reg[0]_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_96_n_0\,
      CO(3) => \counter_buffer_8_reg[0]_i_95_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_95_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_95_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_95_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_8[0]_i_122_n_0\,
      DI(2) => \counter_buffer_8[0]_i_123_n_0\,
      DI(1) => \counter_buffer_8[0]_i_124_n_0\,
      DI(0) => \counter_buffer_8[0]_i_125_n_0\,
      O(3 downto 0) => counter_buffer_83(13 downto 10),
      S(3) => \counter_buffer_8[0]_i_126_n_0\,
      S(2) => \counter_buffer_8[0]_i_127_n_0\,
      S(1) => \counter_buffer_8[0]_i_128_n_0\,
      S(0) => \counter_buffer_8[0]_i_129_n_0\
    );
\counter_buffer_8_reg[0]_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_121_n_0\,
      CO(3) => \counter_buffer_8_reg[0]_i_96_n_0\,
      CO(2) => \counter_buffer_8_reg[0]_i_96_n_1\,
      CO(1) => \counter_buffer_8_reg[0]_i_96_n_2\,
      CO(0) => \counter_buffer_8_reg[0]_i_96_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_8[0]_i_130_n_0\,
      DI(2) => \counter_buffer_8[0]_i_131_n_0\,
      DI(1) => \counter_buffer_8[0]_i_132_n_0\,
      DI(0) => \counter_buffer_8[0]_i_133_n_0\,
      O(3 downto 0) => counter_buffer_83(9 downto 6),
      S(3) => \counter_buffer_8[0]_i_134_n_0\,
      S(2) => \counter_buffer_8[0]_i_135_n_0\,
      S(1) => \counter_buffer_8[0]_i_136_n_0\,
      S(0) => \counter_buffer_8[0]_i_137_n_0\
    );
\counter_buffer_8_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[8]_i_1_n_5\,
      Q => counter_buffer_8_reg(10)
    );
\counter_buffer_8_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[8]_i_1_n_4\,
      Q => counter_buffer_8_reg(11)
    );
\counter_buffer_8_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[12]_i_1_n_7\,
      Q => counter_buffer_8_reg(12)
    );
\counter_buffer_8_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[8]_i_1_n_0\,
      CO(3) => \counter_buffer_8_reg[12]_i_1_n_0\,
      CO(2) => \counter_buffer_8_reg[12]_i_1_n_1\,
      CO(1) => \counter_buffer_8_reg[12]_i_1_n_2\,
      CO(0) => \counter_buffer_8_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_8_reg[12]_i_1_n_4\,
      O(2) => \counter_buffer_8_reg[12]_i_1_n_5\,
      O(1) => \counter_buffer_8_reg[12]_i_1_n_6\,
      O(0) => \counter_buffer_8_reg[12]_i_1_n_7\,
      S(3) => \counter_buffer_8[12]_i_2_n_0\,
      S(2) => \counter_buffer_8[12]_i_3_n_0\,
      S(1) => \counter_buffer_8[12]_i_4_n_0\,
      S(0) => \counter_buffer_8[12]_i_5_n_0\
    );
\counter_buffer_8_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[12]_i_1_n_6\,
      Q => counter_buffer_8_reg(13)
    );
\counter_buffer_8_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[12]_i_1_n_5\,
      Q => counter_buffer_8_reg(14)
    );
\counter_buffer_8_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[12]_i_1_n_4\,
      Q => counter_buffer_8_reg(15)
    );
\counter_buffer_8_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[16]_i_1_n_7\,
      Q => counter_buffer_8_reg(16)
    );
\counter_buffer_8_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[12]_i_1_n_0\,
      CO(3) => \counter_buffer_8_reg[16]_i_1_n_0\,
      CO(2) => \counter_buffer_8_reg[16]_i_1_n_1\,
      CO(1) => \counter_buffer_8_reg[16]_i_1_n_2\,
      CO(0) => \counter_buffer_8_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_8_reg[16]_i_1_n_4\,
      O(2) => \counter_buffer_8_reg[16]_i_1_n_5\,
      O(1) => \counter_buffer_8_reg[16]_i_1_n_6\,
      O(0) => \counter_buffer_8_reg[16]_i_1_n_7\,
      S(3) => \counter_buffer_8[16]_i_2_n_0\,
      S(2) => \counter_buffer_8[16]_i_3_n_0\,
      S(1) => \counter_buffer_8[16]_i_4_n_0\,
      S(0) => \counter_buffer_8[16]_i_5_n_0\
    );
\counter_buffer_8_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[16]_i_1_n_6\,
      Q => counter_buffer_8_reg(17)
    );
\counter_buffer_8_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[16]_i_1_n_5\,
      Q => counter_buffer_8_reg(18)
    );
\counter_buffer_8_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[16]_i_1_n_4\,
      Q => counter_buffer_8_reg(19)
    );
\counter_buffer_8_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[0]_i_1_n_6\,
      Q => counter_buffer_8_reg(1)
    );
\counter_buffer_8_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[20]_i_1_n_7\,
      Q => counter_buffer_8_reg(20)
    );
\counter_buffer_8_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[16]_i_1_n_0\,
      CO(3) => \counter_buffer_8_reg[20]_i_1_n_0\,
      CO(2) => \counter_buffer_8_reg[20]_i_1_n_1\,
      CO(1) => \counter_buffer_8_reg[20]_i_1_n_2\,
      CO(0) => \counter_buffer_8_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_8_reg[20]_i_1_n_4\,
      O(2) => \counter_buffer_8_reg[20]_i_1_n_5\,
      O(1) => \counter_buffer_8_reg[20]_i_1_n_6\,
      O(0) => \counter_buffer_8_reg[20]_i_1_n_7\,
      S(3) => \counter_buffer_8[20]_i_2_n_0\,
      S(2) => \counter_buffer_8[20]_i_3_n_0\,
      S(1) => \counter_buffer_8[20]_i_4_n_0\,
      S(0) => \counter_buffer_8[20]_i_5_n_0\
    );
\counter_buffer_8_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[20]_i_1_n_6\,
      Q => counter_buffer_8_reg(21)
    );
\counter_buffer_8_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[20]_i_1_n_5\,
      Q => counter_buffer_8_reg(22)
    );
\counter_buffer_8_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[20]_i_1_n_4\,
      Q => counter_buffer_8_reg(23)
    );
\counter_buffer_8_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[24]_i_1_n_7\,
      Q => counter_buffer_8_reg(24)
    );
\counter_buffer_8_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[20]_i_1_n_0\,
      CO(3) => \counter_buffer_8_reg[24]_i_1_n_0\,
      CO(2) => \counter_buffer_8_reg[24]_i_1_n_1\,
      CO(1) => \counter_buffer_8_reg[24]_i_1_n_2\,
      CO(0) => \counter_buffer_8_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_8_reg[24]_i_1_n_4\,
      O(2) => \counter_buffer_8_reg[24]_i_1_n_5\,
      O(1) => \counter_buffer_8_reg[24]_i_1_n_6\,
      O(0) => \counter_buffer_8_reg[24]_i_1_n_7\,
      S(3) => \counter_buffer_8[24]_i_2_n_0\,
      S(2) => \counter_buffer_8[24]_i_3_n_0\,
      S(1) => \counter_buffer_8[24]_i_4_n_0\,
      S(0) => \counter_buffer_8[24]_i_5_n_0\
    );
\counter_buffer_8_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[24]_i_1_n_6\,
      Q => counter_buffer_8_reg(25)
    );
\counter_buffer_8_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[24]_i_1_n_5\,
      Q => counter_buffer_8_reg(26)
    );
\counter_buffer_8_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[24]_i_1_n_4\,
      Q => counter_buffer_8_reg(27)
    );
\counter_buffer_8_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[28]_i_1_n_7\,
      Q => counter_buffer_8_reg(28)
    );
\counter_buffer_8_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_buffer_8_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_8_reg[28]_i_1_n_1\,
      CO(1) => \counter_buffer_8_reg[28]_i_1_n_2\,
      CO(0) => \counter_buffer_8_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_8_reg[28]_i_1_n_4\,
      O(2) => \counter_buffer_8_reg[28]_i_1_n_5\,
      O(1) => \counter_buffer_8_reg[28]_i_1_n_6\,
      O(0) => \counter_buffer_8_reg[28]_i_1_n_7\,
      S(3) => \counter_buffer_8[28]_i_2_n_0\,
      S(2) => \counter_buffer_8[28]_i_3_n_0\,
      S(1) => \counter_buffer_8[28]_i_4_n_0\,
      S(0) => \counter_buffer_8[28]_i_5_n_0\
    );
\counter_buffer_8_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[28]_i_1_n_6\,
      Q => counter_buffer_8_reg(29)
    );
\counter_buffer_8_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[0]_i_1_n_5\,
      Q => counter_buffer_8_reg(2)
    );
\counter_buffer_8_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[28]_i_1_n_5\,
      Q => counter_buffer_8_reg(30)
    );
\counter_buffer_8_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[28]_i_1_n_4\,
      Q => counter_buffer_8_reg(31)
    );
\counter_buffer_8_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[0]_i_1_n_4\,
      Q => counter_buffer_8_reg(3)
    );
\counter_buffer_8_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[4]_i_1_n_7\,
      Q => counter_buffer_8_reg(4)
    );
\counter_buffer_8_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[0]_i_1_n_0\,
      CO(3) => \counter_buffer_8_reg[4]_i_1_n_0\,
      CO(2) => \counter_buffer_8_reg[4]_i_1_n_1\,
      CO(1) => \counter_buffer_8_reg[4]_i_1_n_2\,
      CO(0) => \counter_buffer_8_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_8_reg[4]_i_1_n_4\,
      O(2) => \counter_buffer_8_reg[4]_i_1_n_5\,
      O(1) => \counter_buffer_8_reg[4]_i_1_n_6\,
      O(0) => \counter_buffer_8_reg[4]_i_1_n_7\,
      S(3) => \counter_buffer_8[4]_i_2_n_0\,
      S(2) => \counter_buffer_8[4]_i_3_n_0\,
      S(1) => \counter_buffer_8[4]_i_4_n_0\,
      S(0) => \counter_buffer_8[4]_i_5_n_0\
    );
\counter_buffer_8_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[4]_i_1_n_6\,
      Q => counter_buffer_8_reg(5)
    );
\counter_buffer_8_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[4]_i_1_n_5\,
      Q => counter_buffer_8_reg(6)
    );
\counter_buffer_8_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[4]_i_1_n_4\,
      Q => counter_buffer_8_reg(7)
    );
\counter_buffer_8_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[8]_i_1_n_7\,
      Q => counter_buffer_8_reg(8)
    );
\counter_buffer_8_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_8_reg[4]_i_1_n_0\,
      CO(3) => \counter_buffer_8_reg[8]_i_1_n_0\,
      CO(2) => \counter_buffer_8_reg[8]_i_1_n_1\,
      CO(1) => \counter_buffer_8_reg[8]_i_1_n_2\,
      CO(0) => \counter_buffer_8_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_8_reg[8]_i_1_n_4\,
      O(2) => \counter_buffer_8_reg[8]_i_1_n_5\,
      O(1) => \counter_buffer_8_reg[8]_i_1_n_6\,
      O(0) => \counter_buffer_8_reg[8]_i_1_n_7\,
      S(3) => \counter_buffer_8[8]_i_2_n_0\,
      S(2) => \counter_buffer_8[8]_i_3_n_0\,
      S(1) => \counter_buffer_8[8]_i_4_n_0\,
      S(0) => \counter_buffer_8[8]_i_5_n_0\
    );
\counter_buffer_8_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_8_reg[8]_i_1_n_6\,
      Q => counter_buffer_8_reg(9)
    );
\counter_buffer_9[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_1_ns_reg(31),
      I3 => counter_buffer_93(31),
      O => \counter_buffer_9[0]_i_10_n_0\
    );
\counter_buffer_9[0]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(18),
      I1 => count_upto_10(18),
      O => \counter_buffer_9[0]_i_100_n_0\
    );
\counter_buffer_9[0]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(17),
      I1 => count_upto_10(17),
      O => \counter_buffer_9[0]_i_101_n_0\
    );
\counter_buffer_9[0]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(16),
      I1 => count_upto_10(16),
      O => \counter_buffer_9[0]_i_102_n_0\
    );
\counter_buffer_9[0]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(19),
      I1 => count_upto_9_1(19),
      I2 => count_upto_10(20),
      I3 => count_upto_9_1(20),
      O => \counter_buffer_9[0]_i_103_n_0\
    );
\counter_buffer_9[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(18),
      I1 => count_upto_9_1(18),
      I2 => count_upto_10(19),
      I3 => count_upto_9_1(19),
      O => \counter_buffer_9[0]_i_104_n_0\
    );
\counter_buffer_9[0]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(17),
      I1 => count_upto_9_1(17),
      I2 => count_upto_10(18),
      I3 => count_upto_9_1(18),
      O => \counter_buffer_9[0]_i_105_n_0\
    );
\counter_buffer_9[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(16),
      I1 => count_upto_9_1(16),
      I2 => count_upto_10(17),
      I3 => count_upto_9_1(17),
      O => \counter_buffer_9[0]_i_106_n_0\
    );
\counter_buffer_9[0]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(15),
      I1 => count_upto_10(15),
      O => \counter_buffer_9[0]_i_107_n_0\
    );
\counter_buffer_9[0]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(14),
      I1 => count_upto_10(14),
      O => \counter_buffer_9[0]_i_108_n_0\
    );
\counter_buffer_9[0]_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(13),
      I1 => count_upto_10(13),
      O => \counter_buffer_9[0]_i_109_n_0\
    );
\counter_buffer_9[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_1_ns_reg(29),
      I3 => counter_buffer_93(29),
      O => \counter_buffer_9[0]_i_11_n_0\
    );
\counter_buffer_9[0]_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(12),
      I1 => count_upto_10(12),
      O => \counter_buffer_9[0]_i_110_n_0\
    );
\counter_buffer_9[0]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(15),
      I1 => count_upto_9_1(15),
      I2 => count_upto_10(16),
      I3 => count_upto_9_1(16),
      O => \counter_buffer_9[0]_i_111_n_0\
    );
\counter_buffer_9[0]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(14),
      I1 => count_upto_9_1(14),
      I2 => count_upto_10(15),
      I3 => count_upto_9_1(15),
      O => \counter_buffer_9[0]_i_112_n_0\
    );
\counter_buffer_9[0]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(13),
      I1 => count_upto_9_1(13),
      I2 => count_upto_10(14),
      I3 => count_upto_9_1(14),
      O => \counter_buffer_9[0]_i_113_n_0\
    );
\counter_buffer_9[0]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(12),
      I1 => count_upto_9_1(12),
      I2 => count_upto_10(13),
      I3 => count_upto_9_1(13),
      O => \counter_buffer_9[0]_i_114_n_0\
    );
\counter_buffer_9[0]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => count_upto_9_1(6),
      I2 => count_upto_9_1(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_9[0]_i_115_n_0\
    );
\counter_buffer_9[0]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => count_upto_9_1(4),
      I2 => count_upto_9_1(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_9[0]_i_116_n_0\
    );
\counter_buffer_9[0]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => count_upto_9_1(2),
      I2 => count_upto_9_1(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_9[0]_i_117_n_0\
    );
\counter_buffer_9[0]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => \^s\(0),
      I2 => counter_1_ns_reg(1),
      O => \counter_buffer_9[0]_i_118_n_0\
    );
\counter_buffer_9[0]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(6),
      I1 => count_upto_9_1(6),
      I2 => counter_1_ns_reg(7),
      I3 => count_upto_9_1(7),
      O => \counter_buffer_9[0]_i_119_n_0\
    );
\counter_buffer_9[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_1_ns_reg(27),
      I3 => counter_buffer_93(27),
      O => \counter_buffer_9[0]_i_12_n_0\
    );
\counter_buffer_9[0]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(4),
      I1 => count_upto_9_1(4),
      I2 => counter_1_ns_reg(5),
      I3 => count_upto_9_1(5),
      O => \counter_buffer_9[0]_i_120_n_0\
    );
\counter_buffer_9[0]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(2),
      I1 => count_upto_9_1(2),
      I2 => counter_1_ns_reg(3),
      I3 => count_upto_9_1(3),
      O => \counter_buffer_9[0]_i_121_n_0\
    );
\counter_buffer_9[0]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      I2 => \^s\(0),
      O => \counter_buffer_9[0]_i_122_n_0\
    );
\counter_buffer_9[0]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(11),
      I1 => count_upto_10(11),
      O => \counter_buffer_9[0]_i_124_n_0\
    );
\counter_buffer_9[0]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(10),
      I1 => count_upto_10(10),
      O => \counter_buffer_9[0]_i_125_n_0\
    );
\counter_buffer_9[0]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(9),
      I1 => count_upto_10(9),
      O => \counter_buffer_9[0]_i_126_n_0\
    );
\counter_buffer_9[0]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(8),
      I1 => count_upto_10(8),
      O => \counter_buffer_9[0]_i_127_n_0\
    );
\counter_buffer_9[0]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(11),
      I1 => count_upto_9_1(11),
      I2 => count_upto_10(12),
      I3 => count_upto_9_1(12),
      O => \counter_buffer_9[0]_i_128_n_0\
    );
\counter_buffer_9[0]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(10),
      I1 => count_upto_9_1(10),
      I2 => count_upto_10(11),
      I3 => count_upto_9_1(11),
      O => \counter_buffer_9[0]_i_129_n_0\
    );
\counter_buffer_9[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_1_ns_reg(25),
      I3 => counter_buffer_93(25),
      O => \counter_buffer_9[0]_i_13_n_0\
    );
\counter_buffer_9[0]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(9),
      I1 => count_upto_9_1(9),
      I2 => count_upto_10(10),
      I3 => count_upto_9_1(10),
      O => \counter_buffer_9[0]_i_130_n_0\
    );
\counter_buffer_9[0]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(8),
      I1 => count_upto_9_1(8),
      I2 => count_upto_10(9),
      I3 => count_upto_9_1(9),
      O => \counter_buffer_9[0]_i_131_n_0\
    );
\counter_buffer_9[0]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(7),
      I1 => count_upto_10(7),
      O => \counter_buffer_9[0]_i_132_n_0\
    );
\counter_buffer_9[0]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(6),
      I1 => count_upto_10(6),
      O => \counter_buffer_9[0]_i_133_n_0\
    );
\counter_buffer_9[0]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(5),
      I1 => count_upto_10(5),
      O => \counter_buffer_9[0]_i_134_n_0\
    );
\counter_buffer_9[0]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(4),
      I1 => count_upto_10(4),
      O => \counter_buffer_9[0]_i_135_n_0\
    );
\counter_buffer_9[0]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(7),
      I1 => count_upto_9_1(7),
      I2 => count_upto_10(8),
      I3 => count_upto_9_1(8),
      O => \counter_buffer_9[0]_i_136_n_0\
    );
\counter_buffer_9[0]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(6),
      I1 => count_upto_9_1(6),
      I2 => count_upto_10(7),
      I3 => count_upto_9_1(7),
      O => \counter_buffer_9[0]_i_137_n_0\
    );
\counter_buffer_9[0]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(5),
      I1 => count_upto_9_1(5),
      I2 => count_upto_10(6),
      I3 => count_upto_9_1(6),
      O => \counter_buffer_9[0]_i_138_n_0\
    );
\counter_buffer_9[0]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(4),
      I1 => count_upto_9_1(4),
      I2 => count_upto_10(5),
      I3 => count_upto_9_1(5),
      O => \counter_buffer_9[0]_i_139_n_0\
    );
\counter_buffer_9[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(30),
      I1 => counter_1_ns_reg(30),
      I2 => counter_buffer_93(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_9[0]_i_14_n_0\
    );
\counter_buffer_9[0]_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(3),
      I1 => count_upto_10(3),
      O => \counter_buffer_9[0]_i_140_n_0\
    );
\counter_buffer_9[0]_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(2),
      I1 => \^di\(0),
      O => \counter_buffer_9[0]_i_141_n_0\
    );
\counter_buffer_9[0]_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => count_upto_9_1(2),
      O => \counter_buffer_9[0]_i_142_n_0\
    );
\counter_buffer_9[0]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(3),
      I1 => count_upto_9_1(3),
      I2 => count_upto_10(4),
      I3 => count_upto_9_1(4),
      O => \counter_buffer_9[0]_i_143_n_0\
    );
\counter_buffer_9[0]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => \^di\(0),
      I1 => count_upto_9_1(2),
      I2 => count_upto_10(3),
      I3 => count_upto_9_1(3),
      O => \counter_buffer_9[0]_i_144_n_0\
    );
\counter_buffer_9[0]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^di\(0),
      I1 => count_upto_9_1(2),
      I2 => \^s\(0),
      O => \counter_buffer_9[0]_i_145_n_0\
    );
\counter_buffer_9[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(28),
      I1 => counter_1_ns_reg(28),
      I2 => counter_buffer_93(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_9[0]_i_15_n_0\
    );
\counter_buffer_9[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(26),
      I1 => counter_1_ns_reg(26),
      I2 => counter_buffer_93(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_9[0]_i_16_n_0\
    );
\counter_buffer_9[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(24),
      I1 => counter_1_ns_reg(24),
      I2 => counter_buffer_93(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_9[0]_i_17_n_0\
    );
\counter_buffer_9[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_9_1(30),
      I2 => count_upto_9_1(31),
      I3 => counter_1_ns_reg(31),
      O => \counter_buffer_9[0]_i_19_n_0\
    );
\counter_buffer_9[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => counter_buffer_923_in,
      I1 => counter_buffer_92,
      O => \counter_buffer_9[0]_i_2_n_0\
    );
\counter_buffer_9[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_9_1(28),
      I2 => count_upto_9_1(29),
      I3 => counter_1_ns_reg(29),
      O => \counter_buffer_9[0]_i_20_n_0\
    );
\counter_buffer_9[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_9_1(26),
      I2 => count_upto_9_1(27),
      I3 => counter_1_ns_reg(27),
      O => \counter_buffer_9[0]_i_21_n_0\
    );
\counter_buffer_9[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_9_1(24),
      I2 => count_upto_9_1(25),
      I3 => counter_1_ns_reg(25),
      O => \counter_buffer_9[0]_i_22_n_0\
    );
\counter_buffer_9[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(30),
      I1 => count_upto_9_1(30),
      I2 => counter_1_ns_reg(31),
      I3 => count_upto_9_1(31),
      O => \counter_buffer_9[0]_i_23_n_0\
    );
\counter_buffer_9[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(28),
      I1 => count_upto_9_1(28),
      I2 => counter_1_ns_reg(29),
      I3 => count_upto_9_1(29),
      O => \counter_buffer_9[0]_i_24_n_0\
    );
\counter_buffer_9[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(26),
      I1 => count_upto_9_1(26),
      I2 => counter_1_ns_reg(27),
      I3 => count_upto_9_1(27),
      O => \counter_buffer_9[0]_i_25_n_0\
    );
\counter_buffer_9[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(24),
      I1 => count_upto_9_1(24),
      I2 => counter_1_ns_reg(25),
      I3 => count_upto_9_1(25),
      O => \counter_buffer_9[0]_i_26_n_0\
    );
\counter_buffer_9[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_1_ns_reg(23),
      I3 => counter_buffer_93(23),
      O => \counter_buffer_9[0]_i_28_n_0\
    );
\counter_buffer_9[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_1_ns_reg(21),
      I3 => counter_buffer_93(21),
      O => \counter_buffer_9[0]_i_29_n_0\
    );
\counter_buffer_9[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(3),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[0]_i_3_n_0\
    );
\counter_buffer_9[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_1_ns_reg(19),
      I3 => counter_buffer_93(19),
      O => \counter_buffer_9[0]_i_30_n_0\
    );
\counter_buffer_9[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_1_ns_reg(17),
      I3 => counter_buffer_93(17),
      O => \counter_buffer_9[0]_i_31_n_0\
    );
\counter_buffer_9[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(22),
      I1 => counter_1_ns_reg(22),
      I2 => counter_buffer_93(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_9[0]_i_32_n_0\
    );
\counter_buffer_9[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(20),
      I1 => counter_1_ns_reg(20),
      I2 => counter_buffer_93(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_9[0]_i_33_n_0\
    );
\counter_buffer_9[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(18),
      I1 => counter_1_ns_reg(18),
      I2 => counter_buffer_93(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_9[0]_i_34_n_0\
    );
\counter_buffer_9[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(16),
      I1 => counter_1_ns_reg(16),
      I2 => counter_buffer_93(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_9[0]_i_35_n_0\
    );
\counter_buffer_9[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(2),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[0]_i_4_n_0\
    );
\counter_buffer_9[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_9_1(22),
      I2 => count_upto_9_1(23),
      I3 => counter_1_ns_reg(23),
      O => \counter_buffer_9[0]_i_40_n_0\
    );
\counter_buffer_9[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_9_1(20),
      I2 => count_upto_9_1(21),
      I3 => counter_1_ns_reg(21),
      O => \counter_buffer_9[0]_i_41_n_0\
    );
\counter_buffer_9[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_9_1(18),
      I2 => count_upto_9_1(19),
      I3 => counter_1_ns_reg(19),
      O => \counter_buffer_9[0]_i_42_n_0\
    );
\counter_buffer_9[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_9_1(16),
      I2 => count_upto_9_1(17),
      I3 => counter_1_ns_reg(17),
      O => \counter_buffer_9[0]_i_43_n_0\
    );
\counter_buffer_9[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(22),
      I1 => count_upto_9_1(22),
      I2 => counter_1_ns_reg(23),
      I3 => count_upto_9_1(23),
      O => \counter_buffer_9[0]_i_44_n_0\
    );
\counter_buffer_9[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(20),
      I1 => count_upto_9_1(20),
      I2 => counter_1_ns_reg(21),
      I3 => count_upto_9_1(21),
      O => \counter_buffer_9[0]_i_45_n_0\
    );
\counter_buffer_9[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(18),
      I1 => count_upto_9_1(18),
      I2 => counter_1_ns_reg(19),
      I3 => count_upto_9_1(19),
      O => \counter_buffer_9[0]_i_46_n_0\
    );
\counter_buffer_9[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(16),
      I1 => count_upto_9_1(16),
      I2 => counter_1_ns_reg(17),
      I3 => count_upto_9_1(17),
      O => \counter_buffer_9[0]_i_47_n_0\
    );
\counter_buffer_9[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_1_ns_reg(15),
      I3 => counter_buffer_93(15),
      O => \counter_buffer_9[0]_i_49_n_0\
    );
\counter_buffer_9[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(1),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[0]_i_5_n_0\
    );
\counter_buffer_9[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_1_ns_reg(13),
      I3 => counter_buffer_93(13),
      O => \counter_buffer_9[0]_i_50_n_0\
    );
\counter_buffer_9[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_1_ns_reg(11),
      I3 => counter_buffer_93(11),
      O => \counter_buffer_9[0]_i_51_n_0\
    );
\counter_buffer_9[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_1_ns_reg(9),
      I3 => counter_buffer_93(9),
      O => \counter_buffer_9[0]_i_52_n_0\
    );
\counter_buffer_9[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(14),
      I1 => counter_1_ns_reg(14),
      I2 => counter_buffer_93(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_9[0]_i_53_n_0\
    );
\counter_buffer_9[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(12),
      I1 => counter_1_ns_reg(12),
      I2 => counter_buffer_93(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_9[0]_i_54_n_0\
    );
\counter_buffer_9[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(10),
      I1 => counter_1_ns_reg(10),
      I2 => counter_buffer_93(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_9[0]_i_55_n_0\
    );
\counter_buffer_9[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(8),
      I1 => counter_1_ns_reg(8),
      I2 => counter_buffer_93(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_9[0]_i_56_n_0\
    );
\counter_buffer_9[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(29),
      I1 => count_upto_10(29),
      O => \counter_buffer_9[0]_i_59_n_0\
    );
\counter_buffer_9[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => counter_buffer_9_reg(0),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[0]_i_6_n_0\
    );
\counter_buffer_9[0]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(28),
      I1 => count_upto_10(28),
      O => \counter_buffer_9[0]_i_60_n_0\
    );
\counter_buffer_9[0]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(30),
      I1 => count_upto_9_1(30),
      I2 => count_upto_10(31),
      I3 => count_upto_9_1(31),
      O => \counter_buffer_9[0]_i_61_n_0\
    );
\counter_buffer_9[0]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(29),
      I1 => count_upto_9_1(29),
      I2 => count_upto_10(30),
      I3 => count_upto_9_1(30),
      O => \counter_buffer_9[0]_i_62_n_0\
    );
\counter_buffer_9[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(28),
      I1 => count_upto_9_1(28),
      I2 => count_upto_10(29),
      I3 => count_upto_9_1(29),
      O => \counter_buffer_9[0]_i_63_n_0\
    );
\counter_buffer_9[0]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(27),
      I1 => count_upto_10(27),
      O => \counter_buffer_9[0]_i_64_n_0\
    );
\counter_buffer_9[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(26),
      I1 => count_upto_10(26),
      O => \counter_buffer_9[0]_i_65_n_0\
    );
\counter_buffer_9[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(25),
      I1 => count_upto_10(25),
      O => \counter_buffer_9[0]_i_66_n_0\
    );
\counter_buffer_9[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(24),
      I1 => count_upto_10(24),
      O => \counter_buffer_9[0]_i_67_n_0\
    );
\counter_buffer_9[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(27),
      I1 => count_upto_9_1(27),
      I2 => count_upto_10(28),
      I3 => count_upto_9_1(28),
      O => \counter_buffer_9[0]_i_68_n_0\
    );
\counter_buffer_9[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(26),
      I1 => count_upto_9_1(26),
      I2 => count_upto_10(27),
      I3 => count_upto_9_1(27),
      O => \counter_buffer_9[0]_i_69_n_0\
    );
\counter_buffer_9[0]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(25),
      I1 => count_upto_9_1(25),
      I2 => count_upto_10(26),
      I3 => count_upto_9_1(26),
      O => \counter_buffer_9[0]_i_70_n_0\
    );
\counter_buffer_9[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(24),
      I1 => count_upto_9_1(24),
      I2 => count_upto_10(25),
      I3 => count_upto_9_1(25),
      O => \counter_buffer_9[0]_i_71_n_0\
    );
\counter_buffer_9[0]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(23),
      I1 => count_upto_10(23),
      O => \counter_buffer_9[0]_i_72_n_0\
    );
\counter_buffer_9[0]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(22),
      I1 => count_upto_10(22),
      O => \counter_buffer_9[0]_i_73_n_0\
    );
\counter_buffer_9[0]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(21),
      I1 => count_upto_10(21),
      O => \counter_buffer_9[0]_i_74_n_0\
    );
\counter_buffer_9[0]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(20),
      I1 => count_upto_10(20),
      O => \counter_buffer_9[0]_i_75_n_0\
    );
\counter_buffer_9[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(23),
      I1 => count_upto_9_1(23),
      I2 => count_upto_10(24),
      I3 => count_upto_9_1(24),
      O => \counter_buffer_9[0]_i_76_n_0\
    );
\counter_buffer_9[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(22),
      I1 => count_upto_9_1(22),
      I2 => count_upto_10(23),
      I3 => count_upto_9_1(23),
      O => \counter_buffer_9[0]_i_77_n_0\
    );
\counter_buffer_9[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(21),
      I1 => count_upto_9_1(21),
      I2 => count_upto_10(22),
      I3 => count_upto_9_1(22),
      O => \counter_buffer_9[0]_i_78_n_0\
    );
\counter_buffer_9[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => count_upto_10(20),
      I1 => count_upto_9_1(20),
      I2 => count_upto_10(21),
      I3 => count_upto_9_1(21),
      O => \counter_buffer_9[0]_i_79_n_0\
    );
\counter_buffer_9[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_9_1(14),
      I2 => count_upto_9_1(15),
      I3 => counter_1_ns_reg(15),
      O => \counter_buffer_9[0]_i_81_n_0\
    );
\counter_buffer_9[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_9_1(12),
      I2 => count_upto_9_1(13),
      I3 => counter_1_ns_reg(13),
      O => \counter_buffer_9[0]_i_82_n_0\
    );
\counter_buffer_9[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => count_upto_9_1(10),
      I2 => count_upto_9_1(11),
      I3 => counter_1_ns_reg(11),
      O => \counter_buffer_9[0]_i_83_n_0\
    );
\counter_buffer_9[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => count_upto_9_1(8),
      I2 => count_upto_9_1(9),
      I3 => counter_1_ns_reg(9),
      O => \counter_buffer_9[0]_i_84_n_0\
    );
\counter_buffer_9[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(14),
      I1 => count_upto_9_1(14),
      I2 => counter_1_ns_reg(15),
      I3 => count_upto_9_1(15),
      O => \counter_buffer_9[0]_i_85_n_0\
    );
\counter_buffer_9[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(12),
      I1 => count_upto_9_1(12),
      I2 => counter_1_ns_reg(13),
      I3 => count_upto_9_1(13),
      O => \counter_buffer_9[0]_i_86_n_0\
    );
\counter_buffer_9[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(10),
      I1 => count_upto_9_1(10),
      I2 => counter_1_ns_reg(11),
      I3 => count_upto_9_1(11),
      O => \counter_buffer_9[0]_i_87_n_0\
    );
\counter_buffer_9[0]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_1_ns_reg(8),
      I1 => count_upto_9_1(8),
      I2 => counter_1_ns_reg(9),
      I3 => count_upto_9_1(9),
      O => \counter_buffer_9[0]_i_88_n_0\
    );
\counter_buffer_9[0]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_1_ns_reg(7),
      I3 => counter_buffer_93(7),
      O => \counter_buffer_9[0]_i_89_n_0\
    );
\counter_buffer_9[0]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_1_ns_reg(5),
      I3 => counter_buffer_93(5),
      O => \counter_buffer_9[0]_i_90_n_0\
    );
\counter_buffer_9[0]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => counter_buffer_93(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_1_ns_reg(3),
      I3 => counter_buffer_93(3),
      O => \counter_buffer_9[0]_i_91_n_0\
    );
\counter_buffer_9[0]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_1_ns_reg(1),
      I2 => counter_buffer_93(1),
      O => \counter_buffer_9[0]_i_92_n_0\
    );
\counter_buffer_9[0]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(6),
      I1 => counter_1_ns_reg(6),
      I2 => counter_buffer_93(7),
      I3 => counter_1_ns_reg(7),
      O => \counter_buffer_9[0]_i_93_n_0\
    );
\counter_buffer_9[0]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(4),
      I1 => counter_1_ns_reg(4),
      I2 => counter_buffer_93(5),
      I3 => counter_1_ns_reg(5),
      O => \counter_buffer_9[0]_i_94_n_0\
    );
\counter_buffer_9[0]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => counter_buffer_93(2),
      I1 => counter_1_ns_reg(2),
      I2 => counter_buffer_93(3),
      I3 => counter_1_ns_reg(3),
      O => \counter_buffer_9[0]_i_95_n_0\
    );
\counter_buffer_9[0]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => counter_1_ns_reg(0),
      I1 => counter_buffer_93(1),
      I2 => counter_1_ns_reg(1),
      O => \counter_buffer_9[0]_i_96_n_0\
    );
\counter_buffer_9[0]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count_upto_9_1(19),
      I1 => count_upto_10(19),
      O => \counter_buffer_9[0]_i_99_n_0\
    );
\counter_buffer_9[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(15),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[12]_i_2_n_0\
    );
\counter_buffer_9[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(14),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[12]_i_3_n_0\
    );
\counter_buffer_9[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(13),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[12]_i_4_n_0\
    );
\counter_buffer_9[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(12),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[12]_i_5_n_0\
    );
\counter_buffer_9[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(19),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[16]_i_2_n_0\
    );
\counter_buffer_9[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(18),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[16]_i_3_n_0\
    );
\counter_buffer_9[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(17),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[16]_i_4_n_0\
    );
\counter_buffer_9[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(16),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[16]_i_5_n_0\
    );
\counter_buffer_9[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(23),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[20]_i_2_n_0\
    );
\counter_buffer_9[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(22),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[20]_i_3_n_0\
    );
\counter_buffer_9[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(21),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[20]_i_4_n_0\
    );
\counter_buffer_9[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(20),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[20]_i_5_n_0\
    );
\counter_buffer_9[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(27),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[24]_i_2_n_0\
    );
\counter_buffer_9[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(26),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[24]_i_3_n_0\
    );
\counter_buffer_9[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(25),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[24]_i_4_n_0\
    );
\counter_buffer_9[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(24),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[24]_i_5_n_0\
    );
\counter_buffer_9[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(31),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[28]_i_2_n_0\
    );
\counter_buffer_9[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(30),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[28]_i_3_n_0\
    );
\counter_buffer_9[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(29),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[28]_i_4_n_0\
    );
\counter_buffer_9[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(28),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[28]_i_5_n_0\
    );
\counter_buffer_9[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(7),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[4]_i_2_n_0\
    );
\counter_buffer_9[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(6),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[4]_i_3_n_0\
    );
\counter_buffer_9[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(5),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[4]_i_4_n_0\
    );
\counter_buffer_9[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(4),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[4]_i_5_n_0\
    );
\counter_buffer_9[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(11),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[8]_i_2_n_0\
    );
\counter_buffer_9[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(10),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[8]_i_3_n_0\
    );
\counter_buffer_9[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(9),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[8]_i_4_n_0\
    );
\counter_buffer_9[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => counter_buffer_9_reg(8),
      I1 => counter_buffer_923_in,
      I2 => counter_buffer_92,
      O => \counter_buffer_9[8]_i_5_n_0\
    );
\counter_buffer_9_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => '1',
      D => \counter_buffer_9_reg[0]_i_1_n_7\,
      PRE => reset,
      Q => counter_buffer_9_reg(0)
    );
\counter_buffer_9_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_9_reg[0]_i_1_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_1_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_1_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \counter_buffer_9[0]_i_2_n_0\,
      O(3) => \counter_buffer_9_reg[0]_i_1_n_4\,
      O(2) => \counter_buffer_9_reg[0]_i_1_n_5\,
      O(1) => \counter_buffer_9_reg[0]_i_1_n_6\,
      O(0) => \counter_buffer_9_reg[0]_i_1_n_7\,
      S(3) => \counter_buffer_9[0]_i_3_n_0\,
      S(2) => \counter_buffer_9[0]_i_4_n_0\,
      S(1) => \counter_buffer_9[0]_i_5_n_0\,
      S(0) => \counter_buffer_9[0]_i_6_n_0\
    );
\counter_buffer_9_reg[0]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_9_reg[0]_i_123_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_123_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_123_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_123_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_9[0]_i_140_n_0\,
      DI(2) => \counter_buffer_9[0]_i_141_n_0\,
      DI(1) => \counter_buffer_9[0]_i_142_n_0\,
      DI(0) => '0',
      O(3 downto 0) => counter_buffer_93(4 downto 1),
      S(3) => \counter_buffer_9[0]_i_143_n_0\,
      S(2) => \counter_buffer_9[0]_i_144_n_0\,
      S(1) => \counter_buffer_9[0]_i_145_n_0\,
      S(0) => '0'
    );
\counter_buffer_9_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_39_n_0\,
      CO(3) => \counter_buffer_9_reg[0]_i_18_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_18_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_18_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_9[0]_i_40_n_0\,
      DI(2) => \counter_buffer_9[0]_i_41_n_0\,
      DI(1) => \counter_buffer_9[0]_i_42_n_0\,
      DI(0) => \counter_buffer_9[0]_i_43_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_9_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_9[0]_i_44_n_0\,
      S(2) => \counter_buffer_9[0]_i_45_n_0\,
      S(1) => \counter_buffer_9[0]_i_46_n_0\,
      S(0) => \counter_buffer_9[0]_i_47_n_0\
    );
\counter_buffer_9_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_48_n_0\,
      CO(3) => \counter_buffer_9_reg[0]_i_27_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_27_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_27_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_9[0]_i_49_n_0\,
      DI(2) => \counter_buffer_9[0]_i_50_n_0\,
      DI(1) => \counter_buffer_9[0]_i_51_n_0\,
      DI(0) => \counter_buffer_9[0]_i_52_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_9_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_9[0]_i_53_n_0\,
      S(2) => \counter_buffer_9[0]_i_54_n_0\,
      S(1) => \counter_buffer_9[0]_i_55_n_0\,
      S(0) => \counter_buffer_9[0]_i_56_n_0\
    );
\counter_buffer_9_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_37_n_0\,
      CO(3 downto 2) => \NLW_counter_buffer_9_reg[0]_i_36_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_buffer_9_reg[0]_i_36_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \counter_buffer_9[0]_i_59_n_0\,
      DI(0) => \counter_buffer_9[0]_i_60_n_0\,
      O(3) => \NLW_counter_buffer_9_reg[0]_i_36_O_UNCONNECTED\(3),
      O(2 downto 0) => counter_buffer_93(31 downto 29),
      S(3) => '0',
      S(2) => \counter_buffer_9[0]_i_61_n_0\,
      S(1) => \counter_buffer_9[0]_i_62_n_0\,
      S(0) => \counter_buffer_9[0]_i_63_n_0\
    );
\counter_buffer_9_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_38_n_0\,
      CO(3) => \counter_buffer_9_reg[0]_i_37_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_37_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_37_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_9[0]_i_64_n_0\,
      DI(2) => \counter_buffer_9[0]_i_65_n_0\,
      DI(1) => \counter_buffer_9[0]_i_66_n_0\,
      DI(0) => \counter_buffer_9[0]_i_67_n_0\,
      O(3 downto 0) => counter_buffer_93(28 downto 25),
      S(3) => \counter_buffer_9[0]_i_68_n_0\,
      S(2) => \counter_buffer_9[0]_i_69_n_0\,
      S(1) => \counter_buffer_9[0]_i_70_n_0\,
      S(0) => \counter_buffer_9[0]_i_71_n_0\
    );
\counter_buffer_9_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_57_n_0\,
      CO(3) => \counter_buffer_9_reg[0]_i_38_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_38_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_38_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_9[0]_i_72_n_0\,
      DI(2) => \counter_buffer_9[0]_i_73_n_0\,
      DI(1) => \counter_buffer_9[0]_i_74_n_0\,
      DI(0) => \counter_buffer_9[0]_i_75_n_0\,
      O(3 downto 0) => counter_buffer_93(24 downto 21),
      S(3) => \counter_buffer_9[0]_i_76_n_0\,
      S(2) => \counter_buffer_9[0]_i_77_n_0\,
      S(1) => \counter_buffer_9[0]_i_78_n_0\,
      S(0) => \counter_buffer_9[0]_i_79_n_0\
    );
\counter_buffer_9_reg[0]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_80_n_0\,
      CO(3) => \counter_buffer_9_reg[0]_i_39_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_39_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_39_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_9[0]_i_81_n_0\,
      DI(2) => \counter_buffer_9[0]_i_82_n_0\,
      DI(1) => \counter_buffer_9[0]_i_83_n_0\,
      DI(0) => \counter_buffer_9[0]_i_84_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_9_reg[0]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_9[0]_i_85_n_0\,
      S(2) => \counter_buffer_9[0]_i_86_n_0\,
      S(1) => \counter_buffer_9[0]_i_87_n_0\,
      S(0) => \counter_buffer_9[0]_i_88_n_0\
    );
\counter_buffer_9_reg[0]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_9_reg[0]_i_48_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_48_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_48_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_48_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_9[0]_i_89_n_0\,
      DI(2) => \counter_buffer_9[0]_i_90_n_0\,
      DI(1) => \counter_buffer_9[0]_i_91_n_0\,
      DI(0) => \counter_buffer_9[0]_i_92_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_9_reg[0]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_9[0]_i_93_n_0\,
      S(2) => \counter_buffer_9[0]_i_94_n_0\,
      S(1) => \counter_buffer_9[0]_i_95_n_0\,
      S(0) => \counter_buffer_9[0]_i_96_n_0\
    );
\counter_buffer_9_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_58_n_0\,
      CO(3) => \counter_buffer_9_reg[0]_i_57_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_57_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_57_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_9[0]_i_99_n_0\,
      DI(2) => \counter_buffer_9[0]_i_100_n_0\,
      DI(1) => \counter_buffer_9[0]_i_101_n_0\,
      DI(0) => \counter_buffer_9[0]_i_102_n_0\,
      O(3 downto 0) => counter_buffer_93(20 downto 17),
      S(3) => \counter_buffer_9[0]_i_103_n_0\,
      S(2) => \counter_buffer_9[0]_i_104_n_0\,
      S(1) => \counter_buffer_9[0]_i_105_n_0\,
      S(0) => \counter_buffer_9[0]_i_106_n_0\
    );
\counter_buffer_9_reg[0]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_97_n_0\,
      CO(3) => \counter_buffer_9_reg[0]_i_58_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_58_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_58_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_58_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_9[0]_i_107_n_0\,
      DI(2) => \counter_buffer_9[0]_i_108_n_0\,
      DI(1) => \counter_buffer_9[0]_i_109_n_0\,
      DI(0) => \counter_buffer_9[0]_i_110_n_0\,
      O(3 downto 0) => counter_buffer_93(16 downto 13),
      S(3) => \counter_buffer_9[0]_i_111_n_0\,
      S(2) => \counter_buffer_9[0]_i_112_n_0\,
      S(1) => \counter_buffer_9[0]_i_113_n_0\,
      S(0) => \counter_buffer_9[0]_i_114_n_0\
    );
\counter_buffer_9_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_9_n_0\,
      CO(3) => counter_buffer_923_in,
      CO(2) => \counter_buffer_9_reg[0]_i_7_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_7_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_9[0]_i_10_n_0\,
      DI(2) => \counter_buffer_9[0]_i_11_n_0\,
      DI(1) => \counter_buffer_9[0]_i_12_n_0\,
      DI(0) => \counter_buffer_9[0]_i_13_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_9_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_9[0]_i_14_n_0\,
      S(2) => \counter_buffer_9[0]_i_15_n_0\,
      S(1) => \counter_buffer_9[0]_i_16_n_0\,
      S(0) => \counter_buffer_9[0]_i_17_n_0\
    );
\counter_buffer_9_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_18_n_0\,
      CO(3) => counter_buffer_92,
      CO(2) => \counter_buffer_9_reg[0]_i_8_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_8_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_9[0]_i_19_n_0\,
      DI(2) => \counter_buffer_9[0]_i_20_n_0\,
      DI(1) => \counter_buffer_9[0]_i_21_n_0\,
      DI(0) => \counter_buffer_9[0]_i_22_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_9_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_9[0]_i_23_n_0\,
      S(2) => \counter_buffer_9[0]_i_24_n_0\,
      S(1) => \counter_buffer_9[0]_i_25_n_0\,
      S(0) => \counter_buffer_9[0]_i_26_n_0\
    );
\counter_buffer_9_reg[0]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_buffer_9_reg[0]_i_80_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_80_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_80_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_80_n_3\,
      CYINIT => '1',
      DI(3) => \counter_buffer_9[0]_i_115_n_0\,
      DI(2) => \counter_buffer_9[0]_i_116_n_0\,
      DI(1) => \counter_buffer_9[0]_i_117_n_0\,
      DI(0) => \counter_buffer_9[0]_i_118_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_9_reg[0]_i_80_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_9[0]_i_119_n_0\,
      S(2) => \counter_buffer_9[0]_i_120_n_0\,
      S(1) => \counter_buffer_9[0]_i_121_n_0\,
      S(0) => \counter_buffer_9[0]_i_122_n_0\
    );
\counter_buffer_9_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_27_n_0\,
      CO(3) => \counter_buffer_9_reg[0]_i_9_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_9_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_9_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_9[0]_i_28_n_0\,
      DI(2) => \counter_buffer_9[0]_i_29_n_0\,
      DI(1) => \counter_buffer_9[0]_i_30_n_0\,
      DI(0) => \counter_buffer_9[0]_i_31_n_0\,
      O(3 downto 0) => \NLW_counter_buffer_9_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \counter_buffer_9[0]_i_32_n_0\,
      S(2) => \counter_buffer_9[0]_i_33_n_0\,
      S(1) => \counter_buffer_9[0]_i_34_n_0\,
      S(0) => \counter_buffer_9[0]_i_35_n_0\
    );
\counter_buffer_9_reg[0]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_98_n_0\,
      CO(3) => \counter_buffer_9_reg[0]_i_97_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_97_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_97_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_97_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_9[0]_i_124_n_0\,
      DI(2) => \counter_buffer_9[0]_i_125_n_0\,
      DI(1) => \counter_buffer_9[0]_i_126_n_0\,
      DI(0) => \counter_buffer_9[0]_i_127_n_0\,
      O(3 downto 0) => counter_buffer_93(12 downto 9),
      S(3) => \counter_buffer_9[0]_i_128_n_0\,
      S(2) => \counter_buffer_9[0]_i_129_n_0\,
      S(1) => \counter_buffer_9[0]_i_130_n_0\,
      S(0) => \counter_buffer_9[0]_i_131_n_0\
    );
\counter_buffer_9_reg[0]_i_98\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_123_n_0\,
      CO(3) => \counter_buffer_9_reg[0]_i_98_n_0\,
      CO(2) => \counter_buffer_9_reg[0]_i_98_n_1\,
      CO(1) => \counter_buffer_9_reg[0]_i_98_n_2\,
      CO(0) => \counter_buffer_9_reg[0]_i_98_n_3\,
      CYINIT => '0',
      DI(3) => \counter_buffer_9[0]_i_132_n_0\,
      DI(2) => \counter_buffer_9[0]_i_133_n_0\,
      DI(1) => \counter_buffer_9[0]_i_134_n_0\,
      DI(0) => \counter_buffer_9[0]_i_135_n_0\,
      O(3 downto 0) => counter_buffer_93(8 downto 5),
      S(3) => \counter_buffer_9[0]_i_136_n_0\,
      S(2) => \counter_buffer_9[0]_i_137_n_0\,
      S(1) => \counter_buffer_9[0]_i_138_n_0\,
      S(0) => \counter_buffer_9[0]_i_139_n_0\
    );
\counter_buffer_9_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[8]_i_1_n_5\,
      Q => counter_buffer_9_reg(10)
    );
\counter_buffer_9_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[8]_i_1_n_4\,
      Q => counter_buffer_9_reg(11)
    );
\counter_buffer_9_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[12]_i_1_n_7\,
      Q => counter_buffer_9_reg(12)
    );
\counter_buffer_9_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[8]_i_1_n_0\,
      CO(3) => \counter_buffer_9_reg[12]_i_1_n_0\,
      CO(2) => \counter_buffer_9_reg[12]_i_1_n_1\,
      CO(1) => \counter_buffer_9_reg[12]_i_1_n_2\,
      CO(0) => \counter_buffer_9_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_9_reg[12]_i_1_n_4\,
      O(2) => \counter_buffer_9_reg[12]_i_1_n_5\,
      O(1) => \counter_buffer_9_reg[12]_i_1_n_6\,
      O(0) => \counter_buffer_9_reg[12]_i_1_n_7\,
      S(3) => \counter_buffer_9[12]_i_2_n_0\,
      S(2) => \counter_buffer_9[12]_i_3_n_0\,
      S(1) => \counter_buffer_9[12]_i_4_n_0\,
      S(0) => \counter_buffer_9[12]_i_5_n_0\
    );
\counter_buffer_9_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[12]_i_1_n_6\,
      Q => counter_buffer_9_reg(13)
    );
\counter_buffer_9_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[12]_i_1_n_5\,
      Q => counter_buffer_9_reg(14)
    );
\counter_buffer_9_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[12]_i_1_n_4\,
      Q => counter_buffer_9_reg(15)
    );
\counter_buffer_9_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[16]_i_1_n_7\,
      Q => counter_buffer_9_reg(16)
    );
\counter_buffer_9_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[12]_i_1_n_0\,
      CO(3) => \counter_buffer_9_reg[16]_i_1_n_0\,
      CO(2) => \counter_buffer_9_reg[16]_i_1_n_1\,
      CO(1) => \counter_buffer_9_reg[16]_i_1_n_2\,
      CO(0) => \counter_buffer_9_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_9_reg[16]_i_1_n_4\,
      O(2) => \counter_buffer_9_reg[16]_i_1_n_5\,
      O(1) => \counter_buffer_9_reg[16]_i_1_n_6\,
      O(0) => \counter_buffer_9_reg[16]_i_1_n_7\,
      S(3) => \counter_buffer_9[16]_i_2_n_0\,
      S(2) => \counter_buffer_9[16]_i_3_n_0\,
      S(1) => \counter_buffer_9[16]_i_4_n_0\,
      S(0) => \counter_buffer_9[16]_i_5_n_0\
    );
\counter_buffer_9_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[16]_i_1_n_6\,
      Q => counter_buffer_9_reg(17)
    );
\counter_buffer_9_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[16]_i_1_n_5\,
      Q => counter_buffer_9_reg(18)
    );
\counter_buffer_9_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[16]_i_1_n_4\,
      Q => counter_buffer_9_reg(19)
    );
\counter_buffer_9_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[0]_i_1_n_6\,
      Q => counter_buffer_9_reg(1)
    );
\counter_buffer_9_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[20]_i_1_n_7\,
      Q => counter_buffer_9_reg(20)
    );
\counter_buffer_9_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[16]_i_1_n_0\,
      CO(3) => \counter_buffer_9_reg[20]_i_1_n_0\,
      CO(2) => \counter_buffer_9_reg[20]_i_1_n_1\,
      CO(1) => \counter_buffer_9_reg[20]_i_1_n_2\,
      CO(0) => \counter_buffer_9_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_9_reg[20]_i_1_n_4\,
      O(2) => \counter_buffer_9_reg[20]_i_1_n_5\,
      O(1) => \counter_buffer_9_reg[20]_i_1_n_6\,
      O(0) => \counter_buffer_9_reg[20]_i_1_n_7\,
      S(3) => \counter_buffer_9[20]_i_2_n_0\,
      S(2) => \counter_buffer_9[20]_i_3_n_0\,
      S(1) => \counter_buffer_9[20]_i_4_n_0\,
      S(0) => \counter_buffer_9[20]_i_5_n_0\
    );
\counter_buffer_9_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[20]_i_1_n_6\,
      Q => counter_buffer_9_reg(21)
    );
\counter_buffer_9_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[20]_i_1_n_5\,
      Q => counter_buffer_9_reg(22)
    );
\counter_buffer_9_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[20]_i_1_n_4\,
      Q => counter_buffer_9_reg(23)
    );
\counter_buffer_9_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[24]_i_1_n_7\,
      Q => counter_buffer_9_reg(24)
    );
\counter_buffer_9_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[20]_i_1_n_0\,
      CO(3) => \counter_buffer_9_reg[24]_i_1_n_0\,
      CO(2) => \counter_buffer_9_reg[24]_i_1_n_1\,
      CO(1) => \counter_buffer_9_reg[24]_i_1_n_2\,
      CO(0) => \counter_buffer_9_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_9_reg[24]_i_1_n_4\,
      O(2) => \counter_buffer_9_reg[24]_i_1_n_5\,
      O(1) => \counter_buffer_9_reg[24]_i_1_n_6\,
      O(0) => \counter_buffer_9_reg[24]_i_1_n_7\,
      S(3) => \counter_buffer_9[24]_i_2_n_0\,
      S(2) => \counter_buffer_9[24]_i_3_n_0\,
      S(1) => \counter_buffer_9[24]_i_4_n_0\,
      S(0) => \counter_buffer_9[24]_i_5_n_0\
    );
\counter_buffer_9_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[24]_i_1_n_6\,
      Q => counter_buffer_9_reg(25)
    );
\counter_buffer_9_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[24]_i_1_n_5\,
      Q => counter_buffer_9_reg(26)
    );
\counter_buffer_9_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[24]_i_1_n_4\,
      Q => counter_buffer_9_reg(27)
    );
\counter_buffer_9_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[28]_i_1_n_7\,
      Q => counter_buffer_9_reg(28)
    );
\counter_buffer_9_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_buffer_9_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_buffer_9_reg[28]_i_1_n_1\,
      CO(1) => \counter_buffer_9_reg[28]_i_1_n_2\,
      CO(0) => \counter_buffer_9_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_9_reg[28]_i_1_n_4\,
      O(2) => \counter_buffer_9_reg[28]_i_1_n_5\,
      O(1) => \counter_buffer_9_reg[28]_i_1_n_6\,
      O(0) => \counter_buffer_9_reg[28]_i_1_n_7\,
      S(3) => \counter_buffer_9[28]_i_2_n_0\,
      S(2) => \counter_buffer_9[28]_i_3_n_0\,
      S(1) => \counter_buffer_9[28]_i_4_n_0\,
      S(0) => \counter_buffer_9[28]_i_5_n_0\
    );
\counter_buffer_9_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[28]_i_1_n_6\,
      Q => counter_buffer_9_reg(29)
    );
\counter_buffer_9_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[0]_i_1_n_5\,
      Q => counter_buffer_9_reg(2)
    );
\counter_buffer_9_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[28]_i_1_n_5\,
      Q => counter_buffer_9_reg(30)
    );
\counter_buffer_9_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[28]_i_1_n_4\,
      Q => counter_buffer_9_reg(31)
    );
\counter_buffer_9_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[0]_i_1_n_4\,
      Q => counter_buffer_9_reg(3)
    );
\counter_buffer_9_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[4]_i_1_n_7\,
      Q => counter_buffer_9_reg(4)
    );
\counter_buffer_9_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[0]_i_1_n_0\,
      CO(3) => \counter_buffer_9_reg[4]_i_1_n_0\,
      CO(2) => \counter_buffer_9_reg[4]_i_1_n_1\,
      CO(1) => \counter_buffer_9_reg[4]_i_1_n_2\,
      CO(0) => \counter_buffer_9_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_9_reg[4]_i_1_n_4\,
      O(2) => \counter_buffer_9_reg[4]_i_1_n_5\,
      O(1) => \counter_buffer_9_reg[4]_i_1_n_6\,
      O(0) => \counter_buffer_9_reg[4]_i_1_n_7\,
      S(3) => \counter_buffer_9[4]_i_2_n_0\,
      S(2) => \counter_buffer_9[4]_i_3_n_0\,
      S(1) => \counter_buffer_9[4]_i_4_n_0\,
      S(0) => \counter_buffer_9[4]_i_5_n_0\
    );
\counter_buffer_9_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[4]_i_1_n_6\,
      Q => counter_buffer_9_reg(5)
    );
\counter_buffer_9_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[4]_i_1_n_5\,
      Q => counter_buffer_9_reg(6)
    );
\counter_buffer_9_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[4]_i_1_n_4\,
      Q => counter_buffer_9_reg(7)
    );
\counter_buffer_9_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[8]_i_1_n_7\,
      Q => counter_buffer_9_reg(8)
    );
\counter_buffer_9_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_buffer_9_reg[4]_i_1_n_0\,
      CO(3) => \counter_buffer_9_reg[8]_i_1_n_0\,
      CO(2) => \counter_buffer_9_reg[8]_i_1_n_1\,
      CO(1) => \counter_buffer_9_reg[8]_i_1_n_2\,
      CO(0) => \counter_buffer_9_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_buffer_9_reg[8]_i_1_n_4\,
      O(2) => \counter_buffer_9_reg[8]_i_1_n_5\,
      O(1) => \counter_buffer_9_reg[8]_i_1_n_6\,
      O(0) => \counter_buffer_9_reg[8]_i_1_n_7\,
      S(3) => \counter_buffer_9[8]_i_2_n_0\,
      S(2) => \counter_buffer_9[8]_i_3_n_0\,
      S(1) => \counter_buffer_9[8]_i_4_n_0\,
      S(0) => \counter_buffer_9[8]_i_5_n_0\
    );
\counter_buffer_9_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => reset,
      D => \counter_buffer_9_reg[8]_i_1_n_6\,
      Q => counter_buffer_9_reg(9)
    );
dd0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => dd0_i_2_n_0,
      I1 => dd0_i_3_n_0,
      I2 => dd0_i_4_n_0,
      I3 => dd0_i_5_n_0,
      O => dd0_i_1_n_0
    );
dd0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_10_reg(0),
      I1 => counter_buffer_10_reg(1),
      I2 => counter_buffer_10_reg(2),
      I3 => counter_buffer_10_reg(3),
      I4 => dd0_i_6_n_0,
      O => dd0_i_2_n_0
    );
dd0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_10_reg(12),
      I1 => counter_buffer_10_reg(13),
      I2 => counter_buffer_10_reg(14),
      I3 => counter_buffer_10_reg(15),
      I4 => dd0_i_7_n_0,
      O => dd0_i_3_n_0
    );
dd0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_10_reg(16),
      I1 => counter_buffer_10_reg(17),
      I2 => counter_buffer_10_reg(18),
      I3 => counter_buffer_10_reg(19),
      I4 => dd0_i_8_n_0,
      O => dd0_i_4_n_0
    );
dd0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_10_reg(28),
      I1 => counter_buffer_10_reg(29),
      I2 => counter_buffer_10_reg(31),
      I3 => counter_buffer_10_reg(30),
      I4 => dd0_i_9_n_0,
      O => dd0_i_5_n_0
    );
dd0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_10_reg(7),
      I1 => counter_buffer_10_reg(6),
      I2 => counter_buffer_10_reg(5),
      I3 => counter_buffer_10_reg(4),
      O => dd0_i_6_n_0
    );
dd0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_10_reg(9),
      I1 => counter_buffer_10_reg(8),
      I2 => counter_buffer_10_reg(11),
      I3 => counter_buffer_10_reg(10),
      O => dd0_i_7_n_0
    );
dd0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_10_reg(23),
      I1 => counter_buffer_10_reg(22),
      I2 => counter_buffer_10_reg(21),
      I3 => counter_buffer_10_reg(20),
      O => dd0_i_8_n_0
    );
dd0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_10_reg(25),
      I1 => counter_buffer_10_reg(24),
      I2 => counter_buffer_10_reg(27),
      I3 => counter_buffer_10_reg(26),
      O => dd0_i_9_n_0
    );
dd0_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dd0_i_1_n_0,
      Q => dd0,
      R => '0'
    );
dd1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => dd1_i_2_n_0,
      I1 => dd1_i_3_n_0,
      I2 => dd1_i_4_n_0,
      I3 => dd1_i_5_n_0,
      O => dd1_i_1_n_0
    );
dd1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_9_reg(0),
      I1 => counter_buffer_9_reg(1),
      I2 => counter_buffer_9_reg(2),
      I3 => counter_buffer_9_reg(3),
      I4 => dd1_i_6_n_0,
      O => dd1_i_2_n_0
    );
dd1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_9_reg(12),
      I1 => counter_buffer_9_reg(13),
      I2 => counter_buffer_9_reg(14),
      I3 => counter_buffer_9_reg(15),
      I4 => dd1_i_7_n_0,
      O => dd1_i_3_n_0
    );
dd1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_9_reg(16),
      I1 => counter_buffer_9_reg(17),
      I2 => counter_buffer_9_reg(18),
      I3 => counter_buffer_9_reg(19),
      I4 => dd1_i_8_n_0,
      O => dd1_i_4_n_0
    );
dd1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_9_reg(28),
      I1 => counter_buffer_9_reg(29),
      I2 => counter_buffer_9_reg(31),
      I3 => counter_buffer_9_reg(30),
      I4 => dd1_i_9_n_0,
      O => dd1_i_5_n_0
    );
dd1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_9_reg(7),
      I1 => counter_buffer_9_reg(6),
      I2 => counter_buffer_9_reg(5),
      I3 => counter_buffer_9_reg(4),
      O => dd1_i_6_n_0
    );
dd1_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_9_reg(9),
      I1 => counter_buffer_9_reg(8),
      I2 => counter_buffer_9_reg(11),
      I3 => counter_buffer_9_reg(10),
      O => dd1_i_7_n_0
    );
dd1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_9_reg(23),
      I1 => counter_buffer_9_reg(22),
      I2 => counter_buffer_9_reg(21),
      I3 => counter_buffer_9_reg(20),
      O => dd1_i_8_n_0
    );
dd1_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_9_reg(25),
      I1 => counter_buffer_9_reg(24),
      I2 => counter_buffer_9_reg(27),
      I3 => counter_buffer_9_reg(26),
      O => dd1_i_9_n_0
    );
dd1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dd1_i_1_n_0,
      Q => dd1,
      R => '0'
    );
dd2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => dd2_i_2_n_0,
      I1 => dd2_i_3_n_0,
      I2 => dd2_i_4_n_0,
      I3 => dd2_i_5_n_0,
      O => dd2_i_1_n_0
    );
dd2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_7_reg(0),
      I1 => counter_buffer_7_reg(1),
      I2 => counter_buffer_7_reg(2),
      I3 => counter_buffer_7_reg(3),
      I4 => dd2_i_6_n_0,
      O => dd2_i_2_n_0
    );
dd2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_7_reg(12),
      I1 => counter_buffer_7_reg(13),
      I2 => counter_buffer_7_reg(14),
      I3 => counter_buffer_7_reg(15),
      I4 => dd2_i_7_n_0,
      O => dd2_i_3_n_0
    );
dd2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_7_reg(16),
      I1 => counter_buffer_7_reg(17),
      I2 => counter_buffer_7_reg(18),
      I3 => counter_buffer_7_reg(19),
      I4 => dd2_i_8_n_0,
      O => dd2_i_4_n_0
    );
dd2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_7_reg(28),
      I1 => counter_buffer_7_reg(29),
      I2 => counter_buffer_7_reg(31),
      I3 => counter_buffer_7_reg(30),
      I4 => dd2_i_9_n_0,
      O => dd2_i_5_n_0
    );
dd2_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_7_reg(7),
      I1 => counter_buffer_7_reg(6),
      I2 => counter_buffer_7_reg(5),
      I3 => counter_buffer_7_reg(4),
      O => dd2_i_6_n_0
    );
dd2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_7_reg(9),
      I1 => counter_buffer_7_reg(8),
      I2 => counter_buffer_7_reg(11),
      I3 => counter_buffer_7_reg(10),
      O => dd2_i_7_n_0
    );
dd2_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_7_reg(23),
      I1 => counter_buffer_7_reg(22),
      I2 => counter_buffer_7_reg(21),
      I3 => counter_buffer_7_reg(20),
      O => dd2_i_8_n_0
    );
dd2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_7_reg(25),
      I1 => counter_buffer_7_reg(24),
      I2 => counter_buffer_7_reg(27),
      I3 => counter_buffer_7_reg(26),
      O => dd2_i_9_n_0
    );
dd2_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dd2_i_1_n_0,
      Q => dd2,
      R => '0'
    );
dd3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => dd3_i_2_n_0,
      I1 => dd3_i_3_n_0,
      I2 => dd3_i_4_n_0,
      I3 => dd3_i_5_n_0,
      O => dd3_i_1_n_0
    );
dd3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_8_reg(0),
      I1 => counter_buffer_8_reg(1),
      I2 => counter_buffer_8_reg(2),
      I3 => counter_buffer_8_reg(3),
      I4 => dd3_i_6_n_0,
      O => dd3_i_2_n_0
    );
dd3_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_8_reg(12),
      I1 => counter_buffer_8_reg(13),
      I2 => counter_buffer_8_reg(14),
      I3 => counter_buffer_8_reg(15),
      I4 => dd3_i_7_n_0,
      O => dd3_i_3_n_0
    );
dd3_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => counter_buffer_8_reg(16),
      I1 => counter_buffer_8_reg(17),
      I2 => counter_buffer_8_reg(18),
      I3 => counter_buffer_8_reg(19),
      I4 => dd3_i_8_n_0,
      O => dd3_i_4_n_0
    );
dd3_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => counter_buffer_8_reg(28),
      I1 => counter_buffer_8_reg(29),
      I2 => counter_buffer_8_reg(31),
      I3 => counter_buffer_8_reg(30),
      I4 => dd3_i_9_n_0,
      O => dd3_i_5_n_0
    );
dd3_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_8_reg(7),
      I1 => counter_buffer_8_reg(6),
      I2 => counter_buffer_8_reg(5),
      I3 => counter_buffer_8_reg(4),
      O => dd3_i_6_n_0
    );
dd3_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_8_reg(9),
      I1 => counter_buffer_8_reg(8),
      I2 => counter_buffer_8_reg(11),
      I3 => counter_buffer_8_reg(10),
      O => dd3_i_7_n_0
    );
dd3_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => counter_buffer_8_reg(23),
      I1 => counter_buffer_8_reg(22),
      I2 => counter_buffer_8_reg(21),
      I3 => counter_buffer_8_reg(20),
      O => dd3_i_8_n_0
    );
dd3_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_buffer_8_reg(25),
      I1 => counter_buffer_8_reg(24),
      I2 => counter_buffer_8_reg(27),
      I3 => counter_buffer_8_reg(26),
      O => dd3_i_9_n_0
    );
dd3_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => dd3_i_1_n_0,
      Q => dd3,
      R => '0'
    );
\led_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(0),
      Q => \^s\(0)
    );
\led_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(1),
      Q => \^di\(0)
    );
\led_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(2),
      Q => \^di\(1)
    );
\led_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(3),
      Q => \^led[3]\
    );
\led_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(4),
      Q => \^led[4]\
    );
\led_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(5),
      Q => \^led[5]\
    );
\led_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(6),
      Q => \^led[6]\
    );
\led_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk_out_500MHz,
      CE => '1',
      CLR => reset,
      D => slv_reg0(7),
      Q => \^led[7]\
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s00_axi_awready\,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_wready\,
      I3 => s00_axi_awvalid,
      O => slv_reg_wren
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => SR(0)
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg0(10),
      R => SR(0)
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg0(11),
      R => SR(0)
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg0(12),
      R => SR(0)
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg0(13),
      R => SR(0)
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg0(14),
      R => SR(0)
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg0(15),
      R => SR(0)
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg0(16),
      R => SR(0)
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg0(17),
      R => SR(0)
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg0(18),
      R => SR(0)
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg0(19),
      R => SR(0)
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => SR(0)
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg0(20),
      R => SR(0)
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg0(21),
      R => SR(0)
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg0(22),
      R => SR(0)
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg0(23),
      R => SR(0)
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg0(24),
      R => SR(0)
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg0(25),
      R => SR(0)
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg0(26),
      R => SR(0)
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg0(27),
      R => SR(0)
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg0(28),
      R => SR(0)
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg0__0\(29),
      R => SR(0)
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => SR(0)
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg0__0\(30),
      R => SR(0)
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg0__0\(31),
      R => SR(0)
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => SR(0)
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => SR(0)
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => SR(0)
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => SR(0)
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => SR(0)
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg0(8),
      R => SR(0)
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg0(9),
      R => SR(0)
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => SR(0)
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => SR(0)
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => SR(0)
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => SR(0)
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => SR(0)
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => SR(0)
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => SR(0)
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => SR(0)
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => SR(0)
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => SR(0)
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => SR(0)
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => SR(0)
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => SR(0)
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => SR(0)
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => SR(0)
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => SR(0)
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => SR(0)
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => SR(0)
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => SR(0)
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => SR(0)
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => SR(0)
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => SR(0)
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => SR(0)
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => SR(0)
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => SR(0)
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => SR(0)
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => SR(0)
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => SR(0)
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => SR(0)
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => SR(0)
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => SR(0)
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => SR(0)
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => SR(0)
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => SR(0)
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => SR(0)
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => SR(0)
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => SR(0)
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => SR(0)
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => SR(0)
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => SR(0)
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => SR(0)
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => SR(0)
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => SR(0)
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => SR(0)
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => SR(0)
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => SR(0)
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => SR(0)
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => SR(0)
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => SR(0)
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => SR(0)
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => SR(0)
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => SR(0)
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => SR(0)
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => SR(0)
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => SR(0)
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => SR(0)
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => SR(0)
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => SR(0)
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => SR(0)
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => SR(0)
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => SR(0)
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => SR(0)
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => SR(0)
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => SR(0)
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(15)
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(23)
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(31)
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(7)
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => SR(0)
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => SR(0)
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => SR(0)
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => SR(0)
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => SR(0)
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => SR(0)
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => SR(0)
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => SR(0)
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => SR(0)
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => SR(0)
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => SR(0)
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => SR(0)
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => SR(0)
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => SR(0)
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => SR(0)
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => SR(0)
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => SR(0)
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => SR(0)
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => SR(0)
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => SR(0)
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => SR(0)
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => SR(0)
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => SR(0)
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => SR(0)
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => SR(0)
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => SR(0)
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => SR(0)
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => SR(0)
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => SR(0)
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => SR(0)
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => SR(0)
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_gen_v3 is
  port (
    clk_out_10MHz : out STD_LOGIC;
    clk_p : out STD_LOGIC;
    clk_short : out STD_LOGIC;
    clk_d : out STD_LOGIC;
    clk_dac : out STD_LOGIC;
    clk_dac_p : out STD_LOGIC;
    clk_dac_d : out STD_LOGIC;
    dd2 : out STD_LOGIC;
    dd3 : out STD_LOGIC;
    dd1 : out STD_LOGIC;
    dd0 : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    \led[3]\ : out STD_LOGIC;
    \led[4]\ : out STD_LOGIC;
    \led[5]\ : out STD_LOGIC;
    \led[6]\ : out STD_LOGIC;
    \led[7]\ : out STD_LOGIC;
    \led[0]\ : out STD_LOGIC;
    \led[1]\ : out STD_LOGIC;
    \led[2]\ : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_out_500MHz : in STD_LOGIC;
    reset : in STD_LOGIC;
    clk : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_gen_v3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_gen_v3 is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal clock_gen_v1_0_S00_AXI_inst_n_23 : STD_LOGIC;
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair2";
begin
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF8CCC8CCC8CCC"
    )
        port map (
      I0 => \^s00_axi_awready\,
      I1 => clock_gen_v1_0_S00_AXI_inst_n_23,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => \^s00_axi_awready\,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_wready\,
      I3 => s00_axi_awvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      O => slv_reg_rden
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
clock_gen_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_gen_v1_0_S00_AXI
     port map (
      DI(1) => \led[2]\,
      DI(0) => \led[1]\,
      E(0) => slv_reg_rden,
      S(0) => \led[0]\,
      SR(0) => axi_awready_i_1_n_0,
      axi_arready_reg_0 => axi_rvalid_i_1_n_0,
      \axi_awaddr_reg[3]_0\ => clock_gen_v1_0_S00_AXI_inst_n_23,
      axi_awready_reg_0 => axi_bvalid_i_1_n_0,
      axi_awready_reg_1 => aw_en_i_1_n_0,
      clk => clk,
      clk_d => clk_d,
      clk_dac => clk_dac,
      clk_dac_d => clk_dac_d,
      clk_dac_p => clk_dac_p,
      clk_out_10MHz => clk_out_10MHz,
      clk_out_500MHz => clk_out_500MHz,
      clk_p => clk_p,
      clk_short => clk_short,
      dd0 => dd0,
      dd1 => dd1,
      dd2 => dd2,
      dd3 => dd3,
      \led[3]\ => \led[3]\,
      \led[4]\ => \led[4]\,
      \led[5]\ => \led[5]\,
      \led[6]\ => \led[6]\,
      \led[7]\ => \led[7]\,
      reset => reset,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_arready => \^s00_axi_arready\,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(1 downto 0),
      s00_axi_awready => \^s00_axi_awready\,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bvalid => \^s00_axi_bvalid\,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rvalid => \^s00_axi_rvalid\,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => \^s00_axi_wready\,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    reset : in STD_LOGIC;
    clk_in_sys : in STD_LOGIC;
    clk_out_500MHz : in STD_LOGIC;
    voladj : in STD_LOGIC_VECTOR ( 2 downto 0 );
    led : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_out_10MHz : out STD_LOGIC;
    clk_p : out STD_LOGIC;
    clk_short : out STD_LOGIC;
    clk_d : out STD_LOGIC;
    clk_dac : out STD_LOGIC;
    clk_dac_p : out STD_LOGIC;
    clk_dac_d : out STD_LOGIC;
    dd2 : out STD_LOGIC;
    dd3 : out STD_LOGIC;
    dd1 : out STD_LOGIC;
    dd0 : out STD_LOGIC;
    in_sample : out STD_LOGIC;
    sample_tr : out STD_LOGIC;
    vadj : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_clk_gen_0_0,clk_gen_v3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "clk_gen_v3,Vivado 2017.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \clock_gen_v1_0_S00_AXI_inst/clk\ : STD_LOGIC;
  signal \^voladj\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_p : signal is "xilinx.com:signal:clock:1.0 clk_p CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_p : signal is "XIL_INTERFACENAME clk_p, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_clk_gen_0_0_clk_p";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  \^voladj\(2 downto 0) <= voladj(2 downto 0);
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
  vadj(2 downto 0) <= \^voladj\(2 downto 0);
  in_sample <= 'Z';
  sample_tr <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
clk_p_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_out_500MHz,
      O => \clock_gen_v1_0_S00_AXI_inst/clk\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_gen_v3
     port map (
      clk => \clock_gen_v1_0_S00_AXI_inst/clk\,
      clk_d => clk_d,
      clk_dac => clk_dac,
      clk_dac_d => clk_dac_d,
      clk_dac_p => clk_dac_p,
      clk_out_10MHz => clk_out_10MHz,
      clk_out_500MHz => clk_out_500MHz,
      clk_p => clk_p,
      clk_short => clk_short,
      dd0 => dd0,
      dd1 => dd1,
      dd2 => dd2,
      dd3 => dd3,
      \led[0]\ => led(0),
      \led[1]\ => led(1),
      \led[2]\ => led(2),
      \led[3]\ => led(3),
      \led[4]\ => led(4),
      \led[5]\ => led(5),
      \led[6]\ => led(6),
      \led[7]\ => led(7),
      reset => reset,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
