part=xc7z020clg400-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
clock=200MHz
syn.file=DelayAndSum.cpp
syn.file=DelayAndSum.hpp
syn.file=GenerateTestData.jl
csim.sanitize_undefined=0
csim.code_analyzer=0
csim.sanitize_address=0
tb.file=DelayAndSumTB.cpp
tb.file=GenerateData.jlum.hpp
tb.file=GenerateTestData.jl
tb.file=test_fstream.text