{
  "module_name": "lima_drm.h",
  "hash_id": "c7f07e548f686bf3b039df7b00b6f16bfd6e0665f72f845e11c7de971656d767",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/lima_drm.h",
  "human_readable_source": " \n \n\n#ifndef __LIMA_DRM_H__\n#define __LIMA_DRM_H__\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\nenum drm_lima_param_gpu_id {\n\tDRM_LIMA_PARAM_GPU_ID_UNKNOWN,\n\tDRM_LIMA_PARAM_GPU_ID_MALI400,\n\tDRM_LIMA_PARAM_GPU_ID_MALI450,\n};\n\nenum drm_lima_param {\n\tDRM_LIMA_PARAM_GPU_ID,\n\tDRM_LIMA_PARAM_NUM_PP,\n\tDRM_LIMA_PARAM_GP_VERSION,\n\tDRM_LIMA_PARAM_PP_VERSION,\n};\n\n \nstruct drm_lima_get_param {\n\t__u32 param;  \n\t__u32 pad;    \n\t__u64 value;  \n};\n\n \n#define LIMA_BO_FLAG_HEAP  (1 << 0)\n\n \nstruct drm_lima_gem_create {\n\t__u32 size;     \n\t__u32 flags;    \n\t__u32 handle;   \n\t__u32 pad;      \n};\n\n \nstruct drm_lima_gem_info {\n\t__u32 handle;   \n\t__u32 va;       \n\t__u64 offset;   \n};\n\n#define LIMA_SUBMIT_BO_READ   0x01\n#define LIMA_SUBMIT_BO_WRITE  0x02\n\n \nstruct drm_lima_gem_submit_bo {\n\t__u32 handle;   \n\t__u32 flags;    \n};\n\n#define LIMA_GP_FRAME_REG_NUM 6\n\n \nstruct drm_lima_gp_frame {\n\t__u32 frame[LIMA_GP_FRAME_REG_NUM];\n};\n\n#define LIMA_PP_FRAME_REG_NUM 23\n#define LIMA_PP_WB_REG_NUM 12\n\n \nstruct drm_lima_m400_pp_frame {\n\t__u32 frame[LIMA_PP_FRAME_REG_NUM];\n\t__u32 num_pp;\n\t__u32 wb[3 * LIMA_PP_WB_REG_NUM];\n\t__u32 plbu_array_address[4];\n\t__u32 fragment_stack_address[4];\n};\n\n \nstruct drm_lima_m450_pp_frame {\n\t__u32 frame[LIMA_PP_FRAME_REG_NUM];\n\t__u32 num_pp;\n\t__u32 wb[3 * LIMA_PP_WB_REG_NUM];\n\t__u32 use_dlbu;\n\t__u32 _pad;\n\tunion {\n\t\t__u32 plbu_array_address[8];\n\t\t__u32 dlbu_regs[4];\n\t};\n\t__u32 fragment_stack_address[8];\n};\n\n#define LIMA_PIPE_GP  0x00\n#define LIMA_PIPE_PP  0x01\n\n#define LIMA_SUBMIT_FLAG_EXPLICIT_FENCE (1 << 0)\n\n \nstruct drm_lima_gem_submit {\n\t__u32 ctx;          \n\t__u32 pipe;         \n\t__u32 nr_bos;       \n\t__u32 frame_size;   \n\t__u64 bos;          \n\t__u64 frame;        \n\t__u32 flags;        \n\t__u32 out_sync;     \n\t__u32 in_sync[2];   \n};\n\n#define LIMA_GEM_WAIT_READ   0x01\n#define LIMA_GEM_WAIT_WRITE  0x02\n\n \nstruct drm_lima_gem_wait {\n\t__u32 handle;       \n\t__u32 op;           \n\t__s64 timeout_ns;   \n};\n\n \nstruct drm_lima_ctx_create {\n\t__u32 id;           \n\t__u32 _pad;         \n};\n\n \nstruct drm_lima_ctx_free {\n\t__u32 id;           \n\t__u32 _pad;         \n};\n\n#define DRM_LIMA_GET_PARAM   0x00\n#define DRM_LIMA_GEM_CREATE  0x01\n#define DRM_LIMA_GEM_INFO    0x02\n#define DRM_LIMA_GEM_SUBMIT  0x03\n#define DRM_LIMA_GEM_WAIT    0x04\n#define DRM_LIMA_CTX_CREATE  0x05\n#define DRM_LIMA_CTX_FREE    0x06\n\n#define DRM_IOCTL_LIMA_GET_PARAM DRM_IOWR(DRM_COMMAND_BASE + DRM_LIMA_GET_PARAM, struct drm_lima_get_param)\n#define DRM_IOCTL_LIMA_GEM_CREATE DRM_IOWR(DRM_COMMAND_BASE + DRM_LIMA_GEM_CREATE, struct drm_lima_gem_create)\n#define DRM_IOCTL_LIMA_GEM_INFO DRM_IOWR(DRM_COMMAND_BASE + DRM_LIMA_GEM_INFO, struct drm_lima_gem_info)\n#define DRM_IOCTL_LIMA_GEM_SUBMIT DRM_IOW(DRM_COMMAND_BASE + DRM_LIMA_GEM_SUBMIT, struct drm_lima_gem_submit)\n#define DRM_IOCTL_LIMA_GEM_WAIT DRM_IOW(DRM_COMMAND_BASE + DRM_LIMA_GEM_WAIT, struct drm_lima_gem_wait)\n#define DRM_IOCTL_LIMA_CTX_CREATE DRM_IOR(DRM_COMMAND_BASE + DRM_LIMA_CTX_CREATE, struct drm_lima_ctx_create)\n#define DRM_IOCTL_LIMA_CTX_FREE DRM_IOW(DRM_COMMAND_BASE + DRM_LIMA_CTX_FREE, struct drm_lima_ctx_free)\n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}