{
  "processor": "MIPS R2000",
  "year": 1985,
  "specifications": {
    "data_width_bits": 32,
    "clock_mhz": 8.0,
    "transistors": 115000,
    "technology": "2\u00b5m CMOS",
    "package": "145-pin PGA"
  },
  "timing": {
    "cycles_per_instruction_range": [
      1,
      35
    ],
    "typical_cpi": 2.0
  },
  "validated_performance": {
    "ips_min": 3500000,
    "ips_max": 7000000,
    "mips_typical": 3.5
  },
  "notes": "MIPS architecture origin - classic 5-stage RISC pipeline",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "sources": [
    {
      "type": "datasheet",
      "name": "MIPS R2000 User's Manual",
      "url": "https://bitsavers.org/components/mips/",
      "verified": true
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia R2000",
      "url": "https://en.wikipedia.org/wiki/R2000_(microprocessor)",
      "verified": true
    }
  ],
  "timing_tests": [
    {
      "name": "ADD",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1.5,
      "notes": "Register-to-register ALU op, single cycle in pipeline",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "ADDI",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1.5,
      "notes": "Immediate add, single cycle",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "SUB",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1.5,
      "notes": "Subtraction, single cycle",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "AND",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1.5,
      "notes": "Logical AND, single cycle",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "OR",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1.5,
      "notes": "Logical OR, single cycle",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "SLL",
      "category": "shift",
      "expected_cycles": 1,
      "model_cycles": 1.5,
      "notes": "Shift left logical, single cycle in barrel shifter",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "SRL",
      "category": "shift",
      "expected_cycles": 1,
      "model_cycles": 1.5,
      "notes": "Shift right logical, single cycle",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "LW",
      "category": "load",
      "expected_cycles": 1,
      "model_cycles": 2.5,
      "notes": "Load word - 1 cycle + load delay slot (effective 2 cycles without scheduling)",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "LB",
      "category": "load",
      "expected_cycles": 1,
      "model_cycles": 2.5,
      "notes": "Load byte with sign extension",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "SW",
      "category": "store",
      "expected_cycles": 1,
      "model_cycles": 1.5,
      "notes": "Store word, single cycle (write buffer)",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "SB",
      "category": "store",
      "expected_cycles": 1,
      "model_cycles": 1.5,
      "notes": "Store byte, single cycle",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "BEQ",
      "category": "branch",
      "expected_cycles": 1,
      "model_cycles": 2.5,
      "notes": "Branch if equal - 1 cycle + branch delay slot",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "BNE",
      "category": "branch",
      "expected_cycles": 1,
      "model_cycles": 2.5,
      "notes": "Branch if not equal - 1 cycle + branch delay slot",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "J",
      "category": "jump",
      "expected_cycles": 1,
      "model_cycles": 2.5,
      "notes": "Unconditional jump - 1 cycle + branch delay slot",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "JAL",
      "category": "jump",
      "expected_cycles": 1,
      "model_cycles": 2.5,
      "notes": "Jump and link - 1 cycle + delay slot",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "JR",
      "category": "jump",
      "expected_cycles": 1,
      "model_cycles": 2.5,
      "notes": "Jump register - 1 cycle + delay slot",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "MULT",
      "category": "multiply",
      "expected_cycles": 12,
      "model_cycles": 4.0,
      "notes": "Multiply 32-bit, result in HI/LO registers, 12 cycles",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "MULTU",
      "category": "multiply",
      "expected_cycles": 12,
      "model_cycles": 4.0,
      "notes": "Unsigned multiply, 12 cycles",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "DIV",
      "category": "divide",
      "expected_cycles": 35,
      "model_cycles": 5.0,
      "notes": "Signed divide, 35 cycles (non-pipelined)",
      "source": "MIPS R2000 User's Manual"
    },
    {
      "name": "DIVU",
      "category": "divide",
      "expected_cycles": 35,
      "model_cycles": 5.0,
      "notes": "Unsigned divide, 35 cycles",
      "source": "MIPS R2000 User's Manual"
    }
  ],
  "cross_validation": {
    "related_processors": [
      "sparc",
      "sun_spark"
    ],
    "architecture_family": "Early RISC (1985-1987)",
    "common_characteristics": {
      "pipeline_stages": "4-5 stages",
      "delayed_branches": true,
      "load_delay_slots": true,
      "single_cycle_alu": true,
      "multi_cycle_multiply": true
    },
    "comparison": {
      "r2000_vs_sparc": {
        "similarities": [
          "Both use delayed branches (1 slot)",
          "Single-cycle ALU operations",
          "Load/use interlock or delay slot",
          "Multi-cycle multiply/divide"
        ],
        "differences": [
          "R2000: 5-stage pipeline vs SPARC: 4-stage",
          "R2000: Fixed 32 registers vs SPARC: Register windows (136 total, 32 visible)",
          "R2000: HI/LO registers for multiply vs SPARC: Y register"
        ]
      }
    },
    "validation_notes": "R2000 and SPARC represent the two major early RISC philosophies - Stanford MIPS vs Berkeley RISC"
  },
  "accuracy": {
    "expected_cpi": 2.0,
    "expected_ipc": 0.5,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 2.065,
    "cpi_error_percent": 3.25,
    "ipc_error_percent": 3.25,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model uses weighted instruction mix. Individual instruction timings are averaged in model categories.",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.04,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "external_validation": {
    "has_external_data": true,
    "benchmark_sources": [
      "specint89"
    ],
    "primary_source": "specint89",
    "date_updated": "2026-01-31",
    "cpi_error_percent": 0.0
  }
}