Analysis & Synthesis report for TrafficLD
Thu Jun 13 22:13:58 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DUT|TrafficLD:add_instance|Y_Present
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Jun 13 22:13:58 2024       ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; TrafficLD                                   ;
; Top-level Entity Name       ; DUT                                         ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 168                                         ;
; Total pins                  ; 10                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                            ; DUT                ; TrafficLD          ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                            ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                     ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------+---------+
; DUT.vhdl                         ; yes             ; User VHDL File  ; C:/intelFPGA_lite/18.1/ProjectSD/DUT.vhdl        ;         ;
; TrafficLD.vhd                    ; yes             ; User VHDL File  ; C:/intelFPGA_lite/18.1/ProjectSD/TrafficLD.vhd   ;         ;
; GreenTimer.vhd                   ; yes             ; User VHDL File  ; C:/intelFPGA_lite/18.1/ProjectSD/GreenTimer.vhd  ;         ;
; YellowTimer.vhd                  ; yes             ; User VHDL File  ; C:/intelFPGA_lite/18.1/ProjectSD/YellowTimer.vhd ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Total logic elements                        ; 168             ;
;     -- Combinational with no register       ; 96              ;
;     -- Register only                        ; 39              ;
;     -- Combinational with a register        ; 33              ;
;                                             ;                 ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 35              ;
;     -- 3 input functions                    ; 2               ;
;     -- 2 input functions                    ; 91              ;
;     -- 1 input functions                    ; 1               ;
;     -- 0 input functions                    ; 0               ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 107             ;
;     -- arithmetic mode                      ; 61              ;
;     -- qfbk mode                            ; 0               ;
;     -- register cascade mode                ; 0               ;
;     -- synchronous clear/load mode          ; 7               ;
;     -- asynchronous clear/load mode         ; 64              ;
;                                             ;                 ;
; Total registers                             ; 72              ;
; Total logic cells in carry chains           ; 63              ;
; I/O pins                                    ; 10              ;
; Maximum fan-out node                        ; input_vector[1] ;
; Maximum fan-out                             ; 72              ;
; Total fan-out                               ; 519             ;
; Average fan-out                             ; 2.92            ;
+---------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                           ;
+-----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node  ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                           ; Entity Name ; Library Name ;
+-----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------+-------------+--------------+
; |DUT                        ; 168 (0)     ; 72           ; 0          ; 10   ; 0            ; 96 (0)       ; 39 (0)            ; 33 (0)           ; 63 (0)          ; 0 (0)      ; |DUT                                          ; DUT         ; work         ;
;    |TrafficLD:add_instance| ; 168 (20)    ; 72           ; 0          ; 0    ; 0            ; 96 (12)      ; 39 (0)            ; 33 (8)           ; 63 (0)          ; 0 (0)      ; |DUT|TrafficLD:add_instance                   ; TrafficLD   ; work         ;
;       |GreenTimer:TIME2|    ; 76 (76)     ; 33           ; 0          ; 0    ; 0            ; 43 (43)      ; 20 (20)           ; 13 (13)          ; 32 (32)         ; 0 (0)      ; |DUT|TrafficLD:add_instance|GreenTimer:TIME2  ; GreenTimer  ; work         ;
;       |YellowTimer:TIME1|   ; 72 (72)     ; 31           ; 0          ; 0    ; 0            ; 41 (41)      ; 19 (19)           ; 12 (12)          ; 31 (31)         ; 0 (0)      ; |DUT|TrafficLD:add_instance|YellowTimer:TIME1 ; YellowTimer ; work         ;
+-----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DUT|TrafficLD:add_instance|Y_Present                                                                                ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; Y_Present.S7 ; Y_Present.S6 ; Y_Present.S5 ; Y_Present.S4 ; Y_Present.S3 ; Y_Present.S2 ; Y_Present.S1 ; Y_Present.S0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Y_Present.S0 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Y_Present.S1 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; Y_Present.S2 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; Y_Present.S3 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; Y_Present.S4 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; Y_Present.S5 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; Y_Present.S6 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; Y_Present.S7 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                               ;
+---------------------------------------------------+--------------------------------------------------------------+
; Register name                                     ; Reason for Removal                                           ;
+---------------------------------------------------+--------------------------------------------------------------+
; TrafficLD:add_instance|YellowTimer:TIME1|count[0] ; Merged with TrafficLD:add_instance|GreenTimer:TIME2|count[0] ;
; TrafficLD:add_instance|YellowTimer:TIME1|count[1] ; Merged with TrafficLD:add_instance|GreenTimer:TIME2|count[1] ;
; Total Number of Removed Registers = 2             ;                                                              ;
+---------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 72    ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 64    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DUT|TrafficLD:add_instance|state_output[4] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DUT|TrafficLD:add_instance|state_output[2] ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DUT|TrafficLD:add_instance|state_output[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 13 22:13:49 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLD -c TrafficLD
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-test File: C:/intelFPGA_lite/18.1/ProjectSD/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: C:/intelFPGA_lite/18.1/ProjectSD/Testbench.vhdl Line: 6
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 3
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 45
    Info (12022): Found design unit 3: AND_2-Equations File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 57
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 68
    Info (12022): Found design unit 5: OR_2-Equations File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 79
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 90
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 102
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 113
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 124
    Info (12023): Found entity 1: INVERTER File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 41
    Info (12023): Found entity 2: AND_2 File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 53
    Info (12023): Found entity 3: NAND_2 File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 64
    Info (12023): Found entity 4: OR_2 File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 75
    Info (12023): Found entity 5: NOR_2 File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 86
    Info (12023): Found entity 6: XOR_2 File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 98
    Info (12023): Found entity 7: XNOR_2 File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 109
    Info (12023): Found entity 8: HALF_ADDER File: C:/intelFPGA_lite/18.1/ProjectSD/Gates.vhdl Line: 120
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: C:/intelFPGA_lite/18.1/ProjectSD/DUT.vhdl Line: 13
    Info (12023): Found entity 1: DUT File: C:/intelFPGA_lite/18.1/ProjectSD/DUT.vhdl Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file trafficld.vhd
    Info (12022): Found design unit 1: TrafficLD-behavioural File: C:/intelFPGA_lite/18.1/ProjectSD/TrafficLD.vhd Line: 14
    Info (12023): Found entity 1: TrafficLD File: C:/intelFPGA_lite/18.1/ProjectSD/TrafficLD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file greentimer.vhd
    Info (12022): Found design unit 1: GreenTimer-Behavioral File: C:/intelFPGA_lite/18.1/ProjectSD/GreenTimer.vhd Line: 13
    Info (12023): Found entity 1: GreenTimer File: C:/intelFPGA_lite/18.1/ProjectSD/GreenTimer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file yellowtimer.vhd
    Info (12022): Found design unit 1: YellowTimer-Behavioral File: C:/intelFPGA_lite/18.1/ProjectSD/YellowTimer.vhd Line: 13
    Info (12023): Found entity 1: YellowTimer File: C:/intelFPGA_lite/18.1/ProjectSD/YellowTimer.vhd Line: 5
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "TrafficLD" for hierarchy "TrafficLD:add_instance" File: C:/intelFPGA_lite/18.1/ProjectSD/DUT.vhdl Line: 27
Info (12128): Elaborating entity "YellowTimer" for hierarchy "TrafficLD:add_instance|YellowTimer:TIME1" File: C:/intelFPGA_lite/18.1/ProjectSD/TrafficLD.vhd Line: 50
Info (12128): Elaborating entity "GreenTimer" for hierarchy "TrafficLD:add_instance|GreenTimer:TIME2" File: C:/intelFPGA_lite/18.1/ProjectSD/TrafficLD.vhd Line: 51
Info (21057): Implemented 178 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 168 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Thu Jun 13 22:13:58 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:04


