{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1729187879810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1729187879811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 14:57:59 2024 " "Processing started: Thu Oct 17 14:57:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1729187879811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1729187879811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1729187879811 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1729187880256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-hardware " "Found design unit 1: ula-hardware" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729187880715 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1729187880715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1729187880715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1729187880753 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry ula.vhd(50) " "VHDL Process Statement warning at ula.vhd(50): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729187880754 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry ula.vhd(51) " "VHDL Process Statement warning at ula.vhd(51): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729187880754 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry ula.vhd(54) " "VHDL Process Statement warning at ula.vhd(54): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729187880754 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_menor ula.vhd(62) " "VHDL Process Statement warning at ula.vhd(62): signal \"entrada_menor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729187880755 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_maior ula.vhd(65) " "VHDL Process Statement warning at ula.vhd(65): signal \"entrada_maior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729187880755 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "subtracao ula.vhd(65) " "VHDL Process Statement warning at ula.vhd(65): signal \"subtracao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729187880755 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry ula.vhd(65) " "VHDL Process Statement warning at ula.vhd(65): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729187880755 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada_maior ula.vhd(66) " "VHDL Process Statement warning at ula.vhd(66): signal \"entrada_maior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729187880755 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "subtracao ula.vhd(66) " "VHDL Process Statement warning at ula.vhd(66): signal \"subtracao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729187880755 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry ula.vhd(66) " "VHDL Process Statement warning at ula.vhd(66): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729187880755 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual ula.vhd(76) " "VHDL Process Statement warning at ula.vhd(76): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729187880755 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparacao ula.vhd(83) " "VHDL Process Statement warning at ula.vhd(83): signal \"comparacao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729187880755 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comparacao ula.vhd(90) " "VHDL Process Statement warning at ula.vhd(90): signal \"comparacao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1729187880755 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ula.vhd(24) " "VHDL Process Statement warning at ula.vhd(24): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729187880756 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "subtracao ula.vhd(24) " "VHDL Process Statement warning at ula.vhd(24): inferring latch(es) for signal or variable \"subtracao\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729187880756 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "igual ula.vhd(24) " "VHDL Process Statement warning at ula.vhd(24): inferring latch(es) for signal or variable \"igual\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1729187880756 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "igual ula.vhd(24) " "Inferred latch for \"igual\" at ula.vhd(24)" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729187880756 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subtracao\[0\] ula.vhd(24) " "Inferred latch for \"subtracao\[0\]\" at ula.vhd(24)" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729187880757 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subtracao\[1\] ula.vhd(24) " "Inferred latch for \"subtracao\[1\]\" at ula.vhd(24)" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729187880757 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subtracao\[2\] ula.vhd(24) " "Inferred latch for \"subtracao\[2\]\" at ula.vhd(24)" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729187880757 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "subtracao\[3\] ula.vhd(24) " "Inferred latch for \"subtracao\[3\]\" at ula.vhd(24)" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729187880757 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[0\] ula.vhd(24) " "Inferred latch for \"carry\[0\]\" at ula.vhd(24)" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729187880757 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[1\] ula.vhd(24) " "Inferred latch for \"carry\[1\]\" at ula.vhd(24)" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729187880757 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[2\] ula.vhd(24) " "Inferred latch for \"carry\[2\]\" at ula.vhd(24)" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729187880757 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[3\] ula.vhd(24) " "Inferred latch for \"carry\[3\]\" at ula.vhd(24)" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729187880757 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[4\] ula.vhd(24) " "Inferred latch for \"carry\[4\]\" at ula.vhd(24)" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1729187880757 "|ula"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "carry\[0\] " "Latch carry\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seletor\[0\] " "Ports D and ENA on the latch are fed by the same signal seletor\[0\]" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729187881044 ""}  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729187881044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "carry\[4\] " "Latch carry\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seletor\[1\] " "Ports D and ENA on the latch are fed by the same signal seletor\[1\]" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729187881044 ""}  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729187881044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "carry\[1\] " "Latch carry\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seletor\[1\] " "Ports D and ENA on the latch are fed by the same signal seletor\[1\]" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729187881044 ""}  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729187881044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "carry\[2\] " "Latch carry\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seletor\[1\] " "Ports D and ENA on the latch are fed by the same signal seletor\[1\]" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729187881044 ""}  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729187881044 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "carry\[3\] " "Latch carry\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seletor\[1\] " "Ports D and ENA on the latch are fed by the same signal seletor\[1\]" {  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1729187881044 ""}  } { { "ula.vhd" "" { Text "C:/Users/Th3Br/Documents/GitHub/ULA_em_VHDL/vhdl/ula.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1729187881044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1729187881407 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1729187881407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1729187881436 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1729187881436 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1729187881436 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1729187881436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1729187881453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 14:58:01 2024 " "Processing ended: Thu Oct 17 14:58:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1729187881453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1729187881453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1729187881453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1729187881453 ""}
