Analysis & Synthesis report for ut_SpikeDriver_SPI
Fri May 10 19:30:33 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 11. State Machine - |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|stt
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component|altsyncram_5lj2:auto_generated
 18. Source assignments for SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component|altsyncram_tej2:auto_generated
 19. Source assignments for SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component|altsyncram_lhj2:auto_generated
 20. Source assignments for SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04|altsyncram:altsyncram_component|altsyncram_5lj2:auto_generated
 21. Source assignments for snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i
 22. Source assignments for snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 23. Source assignments for snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 24. Source assignments for snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 25. Source assignments for snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 26. Source assignments for snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 27. Parameter Settings for User Entity Instance: Top-level Entity: |ut_SpikeDriver_SPI
 28. Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1
 29. Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1
 30. Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2
 32. Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3
 34. Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "snand_pll:pll_U1"
 39. Port Connectivity Checks: "SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04"
 40. Port Connectivity Checks: "SpikeDriver_SPI:SpkDrv_U1"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 10 19:30:33 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ut_SpikeDriver_SPI                          ;
; Top-level Entity Name           ; ut_SpikeDriver_SPI                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 551                                         ;
; Total pins                      ; 81                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 8,960                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ut_SpikeDriver_SPI ; ut_SpikeDriver_SPI ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+-----------+
; ut_SpikeDriver_SPI.v             ; yes             ; User Verilog HDL File        ; C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v            ;           ;
; SpikeDriver_SPI.v                ; yes             ; User Verilog HDL File        ; C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v               ;           ;
; mem/SPI_slv_dpRAM_256x16.v       ; yes             ; User Verilog HDL File        ; C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v      ;           ;
; mem/SPI_slv_dpRAM_256x1_16x16.v  ; yes             ; User Verilog HDL File        ; C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v ;           ;
; mem/SPI_slv_dpRAM_64x8.v         ; yes             ; User Verilog HDL File        ; C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v        ;           ;
; mem/dpRAM_256x16.v               ; yes             ; User Wizard-Generated File   ; C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x16.v              ;           ;
; mem/dpRAM_256x1_16x16.v          ; yes             ; User Wizard-Generated File   ; C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x1_16x16.v         ;           ;
; mem/dpRAM_64x8.v                 ; yes             ; User Wizard-Generated File   ; C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_64x8.v                ;           ;
; pll/snand_pll.v                  ; yes             ; User Wizard-Generated File   ; C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll.v                 ; snand_pll ;
; pll/snand_pll/snand_pll_0002.v   ; yes             ; User Verilog HDL File        ; C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v  ; snand_pll ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                  ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                     ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                  ;           ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                  ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;           ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                      ;           ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                      ;           ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                    ;           ;
; db/altsyncram_5lj2.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/db/altsyncram_5lj2.tdf          ;           ;
; db/altsyncram_tej2.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/db/altsyncram_tej2.tdf          ;           ;
; db/altsyncram_lhj2.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/db/altsyncram_lhj2.tdf          ;           ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                    ;           ;
; altera_pll_dps_lcell_comb.v      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v     ;           ;
; altera_cyclonev_pll.v            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v           ;           ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 498                                                                                                                     ;
;                                             ;                                                                                                                         ;
; Combinational ALUT usage for logic          ; 714                                                                                                                     ;
;     -- 7 input functions                    ; 4                                                                                                                       ;
;     -- 6 input functions                    ; 237                                                                                                                     ;
;     -- 5 input functions                    ; 150                                                                                                                     ;
;     -- 4 input functions                    ; 168                                                                                                                     ;
;     -- <=3 input functions                  ; 155                                                                                                                     ;
;                                             ;                                                                                                                         ;
; Dedicated logic registers                   ; 551                                                                                                                     ;
;                                             ;                                                                                                                         ;
; I/O pins                                    ; 81                                                                                                                      ;
; Total MLAB memory bits                      ; 0                                                                                                                       ;
; Total block memory bits                     ; 8960                                                                                                                    ;
;                                             ;                                                                                                                         ;
; Total DSP Blocks                            ; 0                                                                                                                       ;
;                                             ;                                                                                                                         ;
; Total PLLs                                  ; 1                                                                                                                       ;
;     -- Fractional PLLs                      ; 1                                                                                                                       ;
;                                             ;                                                                                                                         ;
; Maximum fan-out node                        ; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|cascade_wire[2] ;
; Maximum fan-out                             ; 448                                                                                                                     ;
; Total fan-out                               ; 5721                                                                                                                    ;
; Average fan-out                             ; 3.88                                                                                                                    ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                    ; Entity Name               ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |ut_SpikeDriver_SPI                              ; 714 (1)             ; 551 (0)                   ; 8960              ; 0          ; 81   ; 0            ; |ut_SpikeDriver_SPI                                                                                                                                                    ; ut_SpikeDriver_SPI        ; work         ;
;    |SpikeDriver_SPI:SpkDrv_U1|                   ; 713 (624)           ; 551 (407)                 ; 8960              ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1                                                                                                                          ; SpikeDriver_SPI           ; work         ;
;       |SPI_slv_dpRAM_256x16:slv_U1|              ; 39 (39)             ; 93 (93)                   ; 4096              ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1                                                                                              ; SPI_slv_dpRAM_256x16      ; work         ;
;          |dpRAM_256x16:DP_U01|                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01                                                                          ; dpRAM_256x16              ; work         ;
;             |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component                                          ; altsyncram                ; work         ;
;                |altsyncram_5lj2:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component|altsyncram_5lj2:auto_generated           ; altsyncram_5lj2           ; work         ;
;       |SPI_slv_dpRAM_256x1_16x16:slv_U3|         ; 13 (13)             ; 21 (21)                   ; 256               ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3                                                                                         ; SPI_slv_dpRAM_256x1_16x16 ; work         ;
;          |dpRAM_256x1_16x16:DP_U01|              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01                                                                ; dpRAM_256x1_16x16         ; work         ;
;             |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component                                ; altsyncram                ; work         ;
;                |altsyncram_lhj2:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component|altsyncram_lhj2:auto_generated ; altsyncram_lhj2           ; work         ;
;       |SPI_slv_dpRAM_64x8:slv_U2|                ; 37 (37)             ; 30 (30)                   ; 512               ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2                                                                                                ; SPI_slv_dpRAM_64x8        ; work         ;
;          |dpRAM_64x8:DP_U01|                     ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01                                                                              ; dpRAM_64x8                ; work         ;
;             |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component                                              ; altsyncram                ; work         ;
;                |altsyncram_tej2:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component|altsyncram_tej2:auto_generated               ; altsyncram_tej2           ; work         ;
;       |dpRAM_256x16:DP_U04|                      ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04                                                                                                      ; dpRAM_256x16              ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04|altsyncram:altsyncram_component                                                                      ; altsyncram                ; work         ;
;             |altsyncram_5lj2:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04|altsyncram:altsyncram_component|altsyncram_5lj2:auto_generated                                       ; altsyncram_5lj2           ; work         ;
;    |snand_pll:pll_U1|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|snand_pll:pll_U1                                                                                                                                   ; snand_pll                 ; snand_pll    ;
;       |snand_pll_0002:snand_pll_inst|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst                                                                                                     ; snand_pll_0002            ; snand_pll    ;
;          |altera_pll:altera_pll_i|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i                                                                             ; altera_pll                ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                            ; altera_cyclonev_pll       ; work         ;
;                |altera_cyclonev_pll_base:fpll_0| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0            ; altera_cyclonev_pll_base  ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                          ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component|altsyncram_5lj2:auto_generated|ALTSYNCRAM           ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component|altsyncram_lhj2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 1            ; 16           ; 16           ; 256  ; None ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component|altsyncram_tej2:auto_generated|ALTSYNCRAM               ; AUTO ; True Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04|altsyncram:altsyncram_component|altsyncram_5lj2:auto_generated|ALTSYNCRAM                                       ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                         ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04                                       ; mem/dpRAM_256x16.v      ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01           ; mem/dpRAM_256x16.v      ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01               ; mem/dpRAM_64x8.v        ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01 ; mem/dpRAM_256x1_16x16.v ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |ut_SpikeDriver_SPI|snand_pll:pll_U1                                                                    ; pll/snand_pll.v         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ut_SpikeDriver_SPI|snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                      ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|stt                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+---------+---------+---------+---------+---------+---------+---------------+--------------+---------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+------------------+----------------+--------------+-------------+-------------+-------------+-------------+-------------+----------+---------+
; Name             ; stt.S6X ; stt.S5X ; stt.S4X ; stt.S3X ; stt.S2X ; stt.S1X ; stt.WAIT_HIGH ; stt.WAIT_LOW ; stt.CPFIR_SAI ; stt.CPFIR_04 ; stt.CPFIR_03 ; stt.CPFIR_02 ; stt.CPFIR_01 ; stt.FOUT_SAI ; stt.FOUT_04 ; stt.FOUT_03 ; stt.FOUT_02 ; stt.FOUT_01 ; stt.LOOP_FIM ; stt.LOOP_PP2 ; stt.LOOP_PP1 ; stt.LOOP_PH2 ; stt.LOOP_PH1 ; stt.AFT_FIRE_TST ; stt.TEST_FIRED ; stt.LOOP_INI ; stt.CPMM_05 ; stt.CPMM_04 ; stt.CPMM_03 ; stt.CPMM_02 ; stt.CPMM_01 ; stt.SRES ; stt.S4Y ;
+------------------+---------+---------+---------+---------+---------+---------+---------------+--------------+---------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+------------------+----------------+--------------+-------------+-------------+-------------+-------------+-------------+----------+---------+
; stt.SRES         ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 0        ; 0       ;
; stt.CPMM_01      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 1           ; 1        ; 0       ;
; stt.CPMM_02      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 1           ; 0           ; 1        ; 0       ;
; stt.CPMM_03      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 1           ; 0           ; 0           ; 1        ; 0       ;
; stt.CPMM_04      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 1           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.CPMM_05      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 1           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.LOOP_INI     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 1            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.TEST_FIRED   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 1              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.AFT_FIRE_TST ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.LOOP_PH1     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.LOOP_PH2     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.LOOP_PP1     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.LOOP_PP2     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.LOOP_FIM     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.FOUT_01      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.FOUT_02      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.FOUT_03      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.FOUT_04      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.FOUT_SAI     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.CPFIR_01     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.CPFIR_02     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.CPFIR_03     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.CPFIR_04     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.CPFIR_SAI    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 1             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.WAIT_LOW     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 1            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.WAIT_HIGH    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.S1X          ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.S2X          ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.S3X          ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.S4X          ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.S5X          ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.S6X          ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 0       ;
; stt.S4Y          ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0             ; 0            ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0              ; 0            ; 0           ; 0           ; 0           ; 0           ; 0           ; 1        ; 1       ;
+------------------+---------+---------+---------+---------+---------+---------+---------------+--------------+---------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+------------------+----------------+--------------+-------------+-------------+-------------+-------------+-------------+----------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; SpikeDriver_SPI:SpkDrv_U1|estado[2,3,6,7]                                                                                               ; Stuck at GND due to stuck port data_in                                        ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[21]                                                                  ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[21] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[21]                                                                         ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[21] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[17]                                                                  ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[17] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[17]                                                                         ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[17] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[16]                                                                  ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[16] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[16]                                                                         ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[16] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[15]                                                                  ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[15] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[15]                                                                         ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[15] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[14]                                                                  ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[14] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[14]                                                                         ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[14] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[13]                                                                  ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[13] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[13]                                                                         ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[13] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[12]                                                                  ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[12] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[12]                                                                         ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[12] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[11]                                                                  ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[11] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[11]                                                                         ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[11] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[10]                                                                  ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[10] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[10]                                                                         ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[10] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[9]                                                                   ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[9]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[9]                                                                          ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[9]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[8]                                                                   ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[8]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[8]                                                                          ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[8]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[7]                                                                   ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[7]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[7]                                                                          ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[7]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[6]                                                                   ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[6]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[6]                                                                          ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[6]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[5]                                                                   ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[5]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[5]                                                                          ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[5]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[4]                                                                   ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[4]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[4]                                                                          ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[4]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[3]                                                                   ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[3]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[3]                                                                          ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[3]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[2]                                                                   ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[2]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[2]                                                                          ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[2]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[1]                                                                   ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[1]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[1]                                                                          ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[1]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[0]                                                                   ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[0]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[0]                                                                          ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[0]  ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|nxtWD                                                                        ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|nxtWD       ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|CntCMD[4]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntCMD[4]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|CntCMD[4]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntCMD[4]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|CntCMD[3]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntCMD[3]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|CntCMD[3]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntCMD[3]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|CntCMD[2]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntCMD[2]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|CntCMD[2]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntCMD[2]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|CntCMD[1]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntCMD[1]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|CntCMD[1]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntCMD[1]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|CntCMD[0]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntCMD[0]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|CntCMD[0]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntCMD[0]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[21]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[21]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[21]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[21]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[18]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[18]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[18]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[18]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[17]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[17]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[17]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[17]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[16]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[16]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[16]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[16]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[15]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[15]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[15]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[15]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[14]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[14]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[14]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[14]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[13]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[13]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[13]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[13]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[12]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[12]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[12]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[12]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[11]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[11]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[11]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[11]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[10]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[10]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[10]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[10]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[9]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[9]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[9]                                                                            ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[9]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[8]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[8]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[8]                                                                            ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[8]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[7]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[7]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[7]                                                                            ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[7]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[6]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[6]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[6]                                                                            ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[6]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[5]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[5]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[5]                                                                            ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[5]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[4]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[4]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[4]                                                                            ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[4]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[3]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[3]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[3]                                                                            ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[3]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[2]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[2]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[2]                                                                            ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[2]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[1]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[1]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[1]                                                                            ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[1]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[0]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[0]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[0]                                                                            ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[0]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[14]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[14]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|CntBIT[5]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntBIT[5]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|CntBIT[4]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntBIT[4]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|CntBIT[3]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntBIT[3]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|CntBIT[2]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntBIT[2]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|CntBIT[1]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntBIT[1]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|CntBIT[0]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntBIT[0]   ;
; SpikeDriver_SPI:SpkDrv_U1|selmxAdd_3a                                                                                                   ; Merged with SpikeDriver_SPI:SpkDrv_U1|selmxAdd_2a                             ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[0]                                                                      ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[0]     ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[1]                                                                      ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[1]     ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[2]                                                                      ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[2]     ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[3]                                                                      ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[3]     ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[4]                                                                      ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[4]     ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[5]                                                                      ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[5]     ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|fWRDok                                                                       ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|fWRDok      ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[18]                                                                  ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[18] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[18]                                                                         ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[18] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[19]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[19]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[19]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[19]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[6]                                                                      ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[6]     ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[19]                                                                  ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[19] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[19]                                                                         ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[19] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRcmd[20]                                                                    ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[20]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRcmd[20]                                                                           ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRcmd[20]   ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[7]                                                                      ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[7]     ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|RaddSPI[20]                                                                  ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[20] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|RaddSPI[20]                                                                         ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[20] ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[8]                                                                      ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[8]     ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[9]                                                                      ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[9]     ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[10]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[10]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[11]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[11]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[12]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[12]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRin[13]                                                                     ; Merged with SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRin[13]    ;
; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|RaddSPI[0..3]                                                                     ; Lost fanout                                                                   ;
; SpikeDriver_SPI:SpkDrv_U1|Rasc[15]                                                                                                      ; Stuck at VCC due to stuck port data_in                                        ;
; SpikeDriver_SPI:SpkDrv_U1|Rasc[14]                                                                                                      ; Stuck at GND due to stuck port data_in                                        ;
; SpikeDriver_SPI:SpkDrv_U1|Rasc[0..13]                                                                                                   ; Lost fanout                                                                   ;
; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                ; Lost fanout                                                                   ;
; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                ; Lost fanout                                                                   ;
; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                ; Lost fanout                                                                   ;
; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                ; Lost fanout                                                                   ;
; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_HIGH  ; Stuck at GND due to stuck port clock                                          ;
; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1 ; Stuck at GND due to stuck port clock                                          ;
; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0 ; Lost fanout                                                                   ;
; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2 ; Stuck at GND due to stuck port clock                                          ;
; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3 ; Stuck at GND due to stuck port clock                                          ;
; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4 ; Stuck at GND due to stuck port clock                                          ;
; SpikeDriver_SPI:SpkDrv_U1|stt~5                                                                                                         ; Lost fanout                                                                   ;
; SpikeDriver_SPI:SpkDrv_U1|stt~6                                                                                                         ; Lost fanout                                                                   ;
; SpikeDriver_SPI:SpkDrv_U1|stt~7                                                                                                         ; Lost fanout                                                                   ;
; SpikeDriver_SPI:SpkDrv_U1|stt~8                                                                                                         ; Lost fanout                                                                   ;
; SpikeDriver_SPI:SpkDrv_U1|stt~9                                                                                                         ; Lost fanout                                                                   ;
; SpikeDriver_SPI:SpkDrv_U1|stt~11                                                                                                        ; Lost fanout                                                                   ;
; Total Number of Removed Registers = 162                                                                                                 ;                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1 ; Stuck at GND              ; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0, ;
;                                                                                                                                         ; due to stuck port clock   ; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2, ;
;                                                                                                                                         ;                           ; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3, ;
;                                                                                                                                         ;                           ; snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4  ;
; SpikeDriver_SPI:SpkDrv_U1|Rasc[15]                                                                                                      ; Stuck at VCC              ; SpikeDriver_SPI:SpkDrv_U1|Rasc[13], SpikeDriver_SPI:SpkDrv_U1|Rasc[12],                                                                  ;
;                                                                                                                                         ; due to stuck port data_in ; SpikeDriver_SPI:SpkDrv_U1|Rasc[11]                                                                                                       ;
; SpikeDriver_SPI:SpkDrv_U1|Rasc[14]                                                                                                      ; Stuck at GND              ; SpikeDriver_SPI:SpkDrv_U1|Rasc[10]                                                                                                       ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 551   ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 42    ;
; Number of registers using Asynchronous Clear ; 221   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 205   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; SpikeDriver_SPI:SpkDrv_U1|RD_1a[0]     ; 1       ;
; SpikeDriver_SPI:SpkDrv_U1|RD_1a[1]     ; 1       ;
; SpikeDriver_SPI:SpkDrv_U1|RD_1a[2]     ; 1       ;
; SpikeDriver_SPI:SpkDrv_U1|val_16[3]    ; 3       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|SRout[0]       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|SRout[1]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|SRout[1]         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|Radd_b[1] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|Radd_b[1]        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|CntBIT[1]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|CntBIT[3]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|Radd_2a[0]                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|AddN[6]                                    ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|RD_4a[3]                                   ;
; 14:1               ; 13 bits   ; 117 LEs       ; 52 LEs               ; 65 LEs                 ; Yes        ; |ut_SpikeDriver_SPI|SpikeDriver_SPI:SpkDrv_U1|RD_4a[5]                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component|altsyncram_5lj2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component|altsyncram_tej2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component|altsyncram_lhj2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04|altsyncram:altsyncram_component|altsyncram_5lj2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+-------------------------------------------------+
; Assignment                   ; Value ; From ; To                                              ;
+------------------------------+-------+------+-------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                             ;
+------------------------------+-------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                   ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                    ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                   ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                    ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                   ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                    ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                   ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                    ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                   ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                    ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ut_SpikeDriver_SPI ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; SZPFIRED       ; 32    ; Signed Integer                                            ;
; ANODECOMM      ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1 ;
+----------------+------------------------+------------------------------+
; Parameter Name ; Value                  ; Type                         ;
+----------------+------------------------+------------------------------+
; SZCMD          ; 24                     ; Signed Integer               ;
; ADD0           ; 1000000011100000000000 ; Unsigned Binary              ;
; ADD1           ; 1000000011100100000000 ; Unsigned Binary              ;
; ADD2           ; 1000000011100101000000 ; Unsigned Binary              ;
; SRES           ; 0                      ; Signed Integer               ;
; CPMM_01        ; 1                      ; Signed Integer               ;
; CPMM_02        ; 2                      ; Signed Integer               ;
; CPMM_03        ; 3                      ; Signed Integer               ;
; CPMM_04        ; 4                      ; Signed Integer               ;
; CPMM_05        ; 5                      ; Signed Integer               ;
; LOOP_INI       ; 6                      ; Signed Integer               ;
; TEST_FIRED     ; 7                      ; Signed Integer               ;
; AFT_FIRE_TST   ; 8                      ; Signed Integer               ;
; LOOP_PH1       ; 9                      ; Signed Integer               ;
; LOOP_PH2       ; 10                     ; Signed Integer               ;
; LOOP_PP1       ; 11                     ; Signed Integer               ;
; LOOP_PP2       ; 12                     ; Signed Integer               ;
; LOOP_FIM       ; 13                     ; Signed Integer               ;
; FOUT_01        ; 14                     ; Signed Integer               ;
; FOUT_02        ; 15                     ; Signed Integer               ;
; FOUT_03        ; 16                     ; Signed Integer               ;
; FOUT_04        ; 17                     ; Signed Integer               ;
; FOUT_SAI       ; 18                     ; Signed Integer               ;
; CPFIR_01       ; 19                     ; Signed Integer               ;
; CPFIR_02       ; 20                     ; Signed Integer               ;
; CPFIR_03       ; 21                     ; Signed Integer               ;
; CPFIR_04       ; 22                     ; Signed Integer               ;
; CPFIR_SAI      ; 23                     ; Signed Integer               ;
; WAIT_LOW       ; 24                     ; Signed Integer               ;
; WAIT_HIGH      ; 25                     ; Signed Integer               ;
; S1X            ; 26                     ; Signed Integer               ;
; S2X            ; 27                     ; Signed Integer               ;
; S3X            ; 28                     ; Signed Integer               ;
; S4X            ; 29                     ; Signed Integer               ;
; S5X            ; 30                     ; Signed Integer               ;
; S6X            ; 31                     ; Signed Integer               ;
; S4Y            ; 32                     ; Signed Integer               ;
+----------------+------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1 ;
+----------------+------------------------+----------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                     ;
+----------------+------------------------+----------------------------------------------------------+
; SZWDA          ; 16                     ; Signed Integer                                           ;
; SZADDA         ; 8                      ; Signed Integer                                           ;
; SZWDB          ; 16                     ; Signed Integer                                           ;
; SZADDB         ; 8                      ; Signed Integer                                           ;
; SZCMD          ; 24                     ; Signed Integer                                           ;
; ADD0           ; 1000000011100000000000 ; Unsigned Binary                                          ;
+----------------+------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_5lj2      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2 ;
+----------------+------------------------+--------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                   ;
+----------------+------------------------+--------------------------------------------------------+
; SZWDA          ; 8                      ; Signed Integer                                         ;
; SZADDA         ; 6                      ; Signed Integer                                         ;
; SZWDB          ; 8                      ; Signed Integer                                         ;
; SZADDB         ; 6                      ; Signed Integer                                         ;
; SZCMD          ; 24                     ; Signed Integer                                         ;
; ADD0           ; 1000000011100100000000 ; Unsigned Binary                                        ;
+----------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                         ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                         ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_tej2      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3 ;
+----------------+------------------------+---------------------------------------------------------------+
; Parameter Name ; Value                  ; Type                                                          ;
+----------------+------------------------+---------------------------------------------------------------+
; SZWDA          ; 1                      ; Signed Integer                                                ;
; SZADDA         ; 8                      ; Signed Integer                                                ;
; SZWDB          ; 16                     ; Signed Integer                                                ;
; SZADDB         ; 4                      ; Signed Integer                                                ;
; SZCMD          ; 24                     ; Signed Integer                                                ;
; ADD0           ; 1000000011100101000000 ; Unsigned Binary                                               ;
+----------------+------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_lhj2      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_5lj2      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                              ;
; fractional_vco_multiplier            ; false                  ; String                                              ;
; pll_type                             ; Cyclone V              ; String                                              ;
; pll_subtype                          ; General                ; String                                              ;
; number_of_clocks                     ; 8                      ; Signed Integer                                      ;
; operation_mode                       ; direct                 ; String                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                      ;
; data_rate                            ; 0                      ; Signed Integer                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                      ;
; output_clock_frequency0              ; 150.000000 MHz         ; String                                              ;
; phase_shift0                         ; 0 ps                   ; String                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                              ;
; phase_shift1                         ; 0 ps                   ; String                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency2              ; 10.000000 MHz          ; String                                              ;
; phase_shift2                         ; 0 ps                   ; String                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency3              ; 6.000000 MHz           ; String                                              ;
; phase_shift3                         ; 0 ps                   ; String                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency4              ; 40.000000 MHz          ; String                                              ;
; phase_shift4                         ; 0 ps                   ; String                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency5              ; 3.000000 MHz           ; String                                              ;
; phase_shift5                         ; 0 ps                   ; String                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency6              ; 2.400000 MHz           ; String                                              ;
; phase_shift6                         ; 0 ps                   ; String                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency7              ; 100.000000 MHz         ; String                                              ;
; phase_shift7                         ; 0 ps                   ; String                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                              ;
; phase_shift8                         ; 0 ps                   ; String                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                              ;
; phase_shift9                         ; 0 ps                   ; String                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                              ;
; phase_shift10                        ; 0 ps                   ; String                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                              ;
; phase_shift11                        ; 0 ps                   ; String                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                              ;
; phase_shift12                        ; 0 ps                   ; String                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                              ;
; phase_shift13                        ; 0 ps                   ; String                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                              ;
; phase_shift14                        ; 0 ps                   ; String                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                              ;
; phase_shift15                        ; 0 ps                   ; String                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                              ;
; phase_shift16                        ; 0 ps                   ; String                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                              ;
; phase_shift17                        ; 0 ps                   ; String                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                      ;
; clock_name_0                         ;                        ; String                                              ;
; clock_name_1                         ;                        ; String                                              ;
; clock_name_2                         ;                        ; String                                              ;
; clock_name_3                         ;                        ; String                                              ;
; clock_name_4                         ;                        ; String                                              ;
; clock_name_5                         ;                        ; String                                              ;
; clock_name_6                         ;                        ; String                                              ;
; clock_name_7                         ;                        ; String                                              ;
; clock_name_8                         ;                        ; String                                              ;
; clock_name_global_0                  ; false                  ; String                                              ;
; clock_name_global_1                  ; false                  ; String                                              ;
; clock_name_global_2                  ; false                  ; String                                              ;
; clock_name_global_3                  ; false                  ; String                                              ;
; clock_name_global_4                  ; false                  ; String                                              ;
; clock_name_global_5                  ; false                  ; String                                              ;
; clock_name_global_6                  ; false                  ; String                                              ;
; clock_name_global_7                  ; false                  ; String                                              ;
; clock_name_global_8                  ; false                  ; String                                              ;
; m_cnt_hi_div                         ; 6                      ; Signed Integer                                      ;
; m_cnt_lo_div                         ; 6                      ; Signed Integer                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; n_cnt_hi_div                         ; 256                    ; Signed Integer                                      ;
; n_cnt_lo_div                         ; 256                    ; Signed Integer                                      ;
; n_cnt_bypass_en                      ; true                   ; String                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; c_cnt_hi_div0                        ; 2                      ; Signed Integer                                      ;
; c_cnt_lo_div0                        ; 2                      ; Signed Integer                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div1                        ; 3                      ; Signed Integer                                      ;
; c_cnt_lo_div1                        ; 3                      ; Signed Integer                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div2                        ; 30                     ; Signed Integer                                      ;
; c_cnt_lo_div2                        ; 30                     ; Signed Integer                                      ;
; c_cnt_bypass_en2                     ; false                  ; String                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div3                        ; 50                     ; Signed Integer                                      ;
; c_cnt_lo_div3                        ; 50                     ; Signed Integer                                      ;
; c_cnt_bypass_en3                     ; false                  ; String                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div4                        ; 8                      ; Signed Integer                                      ;
; c_cnt_lo_div4                        ; 7                      ; Signed Integer                                      ;
; c_cnt_bypass_en4                     ; false                  ; String                                              ;
; c_cnt_in_src4                        ; cscd_clk               ; String                                              ;
; c_cnt_odd_div_duty_en4               ; true                   ; String                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div5                        ; 100                    ; Signed Integer                                      ;
; c_cnt_lo_div5                        ; 100                    ; Signed Integer                                      ;
; c_cnt_bypass_en5                     ; false                  ; String                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div6                        ; 125                    ; Signed Integer                                      ;
; c_cnt_lo_div6                        ; 125                    ; Signed Integer                                      ;
; c_cnt_bypass_en6                     ; false                  ; String                                              ;
; c_cnt_in_src6                        ; cscd_clk               ; String                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div7                        ; 3                      ; Signed Integer                                      ;
; c_cnt_lo_div7                        ; 3                      ; Signed Integer                                      ;
; c_cnt_bypass_en7                     ; false                  ; String                                              ;
; c_cnt_in_src7                        ; cscd_clk               ; String                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en8                     ; true                   ; String                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en9                     ; true                   ; String                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en10                    ; true                   ; String                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en11                    ; true                   ; String                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en12                    ; true                   ; String                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en13                    ; true                   ; String                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en14                    ; true                   ; String                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en15                    ; true                   ; String                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en16                    ; true                   ; String                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en17                    ; true                   ; String                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                                      ;
; pll_slf_rst                          ; false                  ; String                                              ;
; pll_bw_sel                           ; low                    ; String                                              ;
; pll_output_clk_frequency             ; 600.0 MHz              ; String                                              ;
; pll_cp_current                       ; 30                     ; Signed Integer                                      ;
; pll_bwctrl                           ; 2000                   ; Signed Integer                                      ;
; pll_fractional_division              ; 1                      ; String                                              ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                              ;
; mimic_fbclk_type                     ; none                   ; String                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                              ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                   ;
; Entity Instance                           ; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                   ;
;     -- NUMWORDS_A                         ; 64                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                   ;
;     -- NUMWORDS_B                         ; 64                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 1                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
; Entity Instance                           ; SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04|altsyncram:altsyncram_component                                       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "snand_pll:pll_U1"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SpikeDriver_SPI:SpkDrv_U1|dpRAM_256x16:DP_U04"                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SpikeDriver_SPI:SpkDrv_U1"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; trg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------------+-----------------------+
; Type                        ; Count                 ;
+-----------------------------+-----------------------+
; arriav_ff                   ; 551                   ;
;     CLR                     ; 58                    ;
;     ENA                     ; 42                    ;
;     ENA CLR                 ; 113                   ;
;     ENA CLR SCLR            ; 8                     ;
;     ENA CLR SLD             ; 42                    ;
;     plain                   ; 288                   ;
; arriav_lcell_comb           ; 714                   ;
;     arith                   ; 56                    ;
;         1 data inputs       ; 56                    ;
;     extend                  ; 4                     ;
;         7 data inputs       ; 4                     ;
;     normal                  ; 654                   ;
;         0 data inputs       ; 1                     ;
;         1 data inputs       ; 9                     ;
;         2 data inputs       ; 31                    ;
;         3 data inputs       ; 58                    ;
;         4 data inputs       ; 168                   ;
;         5 data inputs       ; 150                   ;
;         6 data inputs       ; 237                   ;
; boundary_port               ; 81                    ;
; cyclonev_fractional_pll     ; 1                     ;
; cyclonev_pll_output_counter ; 4                     ;
; cyclonev_pll_reconfig       ; 1                     ;
; cyclonev_pll_refclk_select  ; 1                     ;
; stratixv_ram_block          ; 41                    ;
;                             ;                       ;
; Max LUT depth               ; 6.00                  ;
; Average LUT depth           ; 3.10                  ;
+-----------------------------+-----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 10 19:30:09 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ut_SpikeDriver_SPI -c ut_SpikeDriver_SPI
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ut_spikedriver_spi.v
    Info (12023): Found entity 1: ut_SpikeDriver_SPI File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file spikedriver_spi.v
    Info (12023): Found entity 1: SpikeDriver_SPI File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file mem/spi_slv_dpram_256x16.v
    Info (12023): Found entity 1: SPI_slv_dpRAM_256x16 File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file mem/spi_slv_dpram_256x1_16x16.v
    Info (12023): Found entity 1: SPI_slv_dpRAM_256x1_16x16 File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file mem/spi_slv_dpram_64x8.v
    Info (12023): Found entity 1: SPI_slv_dpRAM_64x8 File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file mem/dpram_256x16.v
    Info (12023): Found entity 1: dpRAM_256x16 File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x16.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mem/dpram_256x1_16x16.v
    Info (12023): Found entity 1: dpRAM_256x1_16x16 File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x1_16x16.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mem/dpram_64x8.v
    Info (12023): Found entity 1: dpRAM_64x8 File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_64x8.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll/snand_pll.v
    Info (12023): Found entity 1: snand_pll File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/snand_pll/snand_pll_0002.v
    Info (12023): Found entity 1: snand_pll_0002 File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v Line: 2
Info (12127): Elaborating entity "ut_SpikeDriver_SPI" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ut_SpikeDriver_SPI.v(22): object "dec_point" assigned a value but never read File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 22
Warning (10034): Output port "drck" at ut_SpikeDriver_SPI.v(14) has no driver File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 14
Warning (10034): Output port "dsck" at ut_SpikeDriver_SPI.v(14) has no driver File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 14
Warning (10034): Output port "dsdo" at ut_SpikeDriver_SPI.v(14) has no driver File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 14
Info (12128): Elaborating entity "SpikeDriver_SPI" for hierarchy "SpikeDriver_SPI:SpkDrv_U1" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 51
Warning (10230): Verilog HDL assignment warning at SpikeDriver_SPI.v(455): truncated value with size 32 to match size of target (16) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 455
Warning (10230): Verilog HDL assignment warning at SpikeDriver_SPI.v(456): truncated value with size 32 to match size of target (8) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 456
Warning (10230): Verilog HDL assignment warning at SpikeDriver_SPI.v(465): truncated value with size 32 to match size of target (8) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 465
Warning (10230): Verilog HDL assignment warning at SpikeDriver_SPI.v(475): truncated value with size 32 to match size of target (6) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 475
Warning (10230): Verilog HDL assignment warning at SpikeDriver_SPI.v(482): truncated value with size 32 to match size of target (8) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 482
Warning (10230): Verilog HDL assignment warning at SpikeDriver_SPI.v(501): truncated value with size 32 to match size of target (8) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 501
Warning (10230): Verilog HDL assignment warning at SpikeDriver_SPI.v(515): truncated value with size 32 to match size of target (8) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 515
Warning (10230): Verilog HDL assignment warning at SpikeDriver_SPI.v(542): truncated value with size 32 to match size of target (16) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 542
Warning (10230): Verilog HDL assignment warning at SpikeDriver_SPI.v(610): truncated value with size 32 to match size of target (8) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 610
Warning (10230): Verilog HDL assignment warning at SpikeDriver_SPI.v(628): truncated value with size 32 to match size of target (16) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 628
Warning (10230): Verilog HDL assignment warning at SpikeDriver_SPI.v(649): truncated value with size 32 to match size of target (16) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 649
Warning (10230): Verilog HDL assignment warning at SpikeDriver_SPI.v(674): truncated value with size 32 to match size of target (6) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 674
Warning (10230): Verilog HDL assignment warning at SpikeDriver_SPI.v(698): truncated value with size 32 to match size of target (8) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 698
Info (10264): Verilog HDL Case Statement information at SpikeDriver_SPI.v(443): all case item expressions in this case statement are onehot File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 443
Warning (10034): Output port "LED[7..1]" at SpikeDriver_SPI.v(100) has no driver File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 100
Info (12128): Elaborating entity "SPI_slv_dpRAM_256x16" for hierarchy "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 744
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(74): truncated value with size 22 to match size of target (8) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v Line: 74
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(88): truncated value with size 32 to match size of target (1) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v Line: 88
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(107): truncated value with size 32 to match size of target (5) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v Line: 107
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(118): truncated value with size 32 to match size of target (6) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v Line: 118
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(122): truncated value with size 32 to match size of target (5) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v Line: 122
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(145): truncated value with size 32 to match size of target (6) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v Line: 145
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x16.v(219): truncated value with size 32 to match size of target (8) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v Line: 219
Info (12128): Elaborating entity "dpRAM_256x16" for hierarchy "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x16.v Line: 240
Info (12128): Elaborating entity "altsyncram" for hierarchy "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x16.v Line: 99
Info (12130): Elaborated megafunction instantiation "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x16.v Line: 99
Info (12133): Instantiated megafunction "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x16.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5lj2.tdf
    Info (12023): Found entity 1: altsyncram_5lj2 File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/db/altsyncram_5lj2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5lj2" for hierarchy "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x16:slv_U1|dpRAM_256x16:DP_U01|altsyncram:altsyncram_component|altsyncram_5lj2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "SPI_slv_dpRAM_64x8" for hierarchy "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 775
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(74): truncated value with size 22 to match size of target (6) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v Line: 74
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(88): truncated value with size 32 to match size of target (1) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v Line: 88
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(107): truncated value with size 32 to match size of target (5) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v Line: 107
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(118): truncated value with size 32 to match size of target (6) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v Line: 118
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(122): truncated value with size 32 to match size of target (5) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v Line: 122
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(145): truncated value with size 32 to match size of target (6) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v Line: 145
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_64x8.v(219): truncated value with size 32 to match size of target (6) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v Line: 219
Info (12128): Elaborating entity "dpRAM_64x8" for hierarchy "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_64x8.v Line: 240
Info (12128): Elaborating entity "altsyncram" for hierarchy "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_64x8.v Line: 99
Info (12130): Elaborated megafunction instantiation "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_64x8.v Line: 99
Info (12133): Instantiated megafunction "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_64x8.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tej2.tdf
    Info (12023): Found entity 1: altsyncram_tej2 File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/db/altsyncram_tej2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tej2" for hierarchy "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_64x8:slv_U2|dpRAM_64x8:DP_U01|altsyncram:altsyncram_component|altsyncram_tej2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "SPI_slv_dpRAM_256x1_16x16" for hierarchy "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/SpikeDriver_SPI.v Line: 802
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(74): truncated value with size 22 to match size of target (4) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v Line: 74
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(88): truncated value with size 32 to match size of target (1) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v Line: 88
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(107): truncated value with size 32 to match size of target (5) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v Line: 107
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(118): truncated value with size 32 to match size of target (6) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v Line: 118
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(122): truncated value with size 32 to match size of target (5) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v Line: 122
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(145): truncated value with size 32 to match size of target (6) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v Line: 145
Warning (10230): Verilog HDL assignment warning at SPI_slv_dpRAM_256x1_16x16.v(219): truncated value with size 32 to match size of target (4) File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v Line: 219
Info (12128): Elaborating entity "dpRAM_256x1_16x16" for hierarchy "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/SPI_slv_dpRAM_256x1_16x16.v Line: 240
Info (12128): Elaborating entity "altsyncram" for hierarchy "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x1_16x16.v Line: 99
Info (12130): Elaborated megafunction instantiation "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x1_16x16.v Line: 99
Info (12133): Instantiated megafunction "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/mem/dpRAM_256x1_16x16.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lhj2.tdf
    Info (12023): Found entity 1: altsyncram_lhj2 File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/db/altsyncram_lhj2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lhj2" for hierarchy "SpikeDriver_SPI:SpkDrv_U1|SPI_slv_dpRAM_256x1_16x16:slv_U3|dpRAM_256x1_16x16:DP_U01|altsyncram:altsyncram_component|altsyncram_lhj2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "snand_pll" for hierarchy "snand_pll:pll_U1" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 63
Info (12128): Elaborating entity "snand_pll_0002" for hierarchy "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll.v Line: 30
Warning (10034): Output port "outclk_3" at snand_pll_0002.v(20) has no driver File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v Line: 20
Warning (10034): Output port "outclk_5" at snand_pll_0002.v(26) has no driver File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v Line: 26
Warning (10034): Output port "outclk_6" at snand_pll_0002.v(29) has no driver File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v Line: 29
Info (12128): Elaborating entity "altera_pll" for hierarchy "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v Line: 253
Warning (10034): Output port "lvds_clk" at altera_pll.v(319) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 319
Warning (10034): Output port "loaden" at altera_pll.v(320) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "extclk_out" at altera_pll.v(321) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i" File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v Line: 253
Info (12133): Instantiated megafunction "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/pll/snand_pll/snand_pll_0002.v Line: 253
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "8"
    Info (12134): Parameter "output_clock_frequency0" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "6.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "3.000000 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "2.400000 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "General"
    Info (12134): Parameter "m_cnt_hi_div" = "6"
    Info (12134): Parameter "m_cnt_lo_div" = "6"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "2"
    Info (12134): Parameter "c_cnt_lo_div0" = "2"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"
    Info (12134): Parameter "c_cnt_hi_div1" = "3"
    Info (12134): Parameter "c_cnt_lo_div1" = "3"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "30"
    Info (12134): Parameter "c_cnt_lo_div2" = "30"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "50"
    Info (12134): Parameter "c_cnt_lo_div3" = "50"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "8"
    Info (12134): Parameter "c_cnt_lo_div4" = "7"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "cscd_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "true"
    Info (12134): Parameter "c_cnt_hi_div5" = "100"
    Info (12134): Parameter "c_cnt_lo_div5" = "100"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "125"
    Info (12134): Parameter "c_cnt_lo_div6" = "125"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "cscd_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "3"
    Info (12134): Parameter "c_cnt_lo_div7" = "3"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "cscd_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "1"
    Info (12134): Parameter "pll_cp_current" = "30"
    Info (12134): Parameter "pll_bwctrl" = "2000"
    Info (12134): Parameter "pll_output_clk_frequency" = "600.0 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12131): Elaborated megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12128): Elaborating entity "dprio_init" for hierarchy "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12131): Elaborated megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12131): Elaborated megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12131): Elaborated megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12131): Elaborated megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12131): Elaborated megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12131): Elaborated megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(631) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 631
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(636) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 636
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(640) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 640
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Info (12131): Elaborated megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12131): Elaborated megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "snand_pll:pll_U1|snand_pll_0002:snand_pll_inst|altera_pll:altera_pll_i|gnd" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 426
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "drck" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 14
    Warning (13410): Pin "dsck" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 14
    Warning (13410): Pin "dsdo" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 14
    Warning (13410): Pin "TestPoint[2]" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 15
    Warning (13410): Pin "TestPoint[3]" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 15
    Warning (13410): Pin "TestPoint[6]" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 15
    Warning (13410): Pin "TestPoint[7]" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 15
    Warning (13410): Pin "TestPoint[14]" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 15
    Warning (13410): Pin "TestPoint[15]" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 15
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 17
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 17
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 17
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 17
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 17
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 17
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Users/Caio Piccirillo/Desktop/ut_SpikeDriver_SPI_03/ut_SpikeDriver_SPI.v Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 29 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 11 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 958 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 76 output pins
    Info (21061): Implemented 829 logic cells
    Info (21064): Implemented 41 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Fri May 10 19:30:33 2019
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:48


