
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34+14 (git sha1 11b9deba9, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \sar_tb_working
Used module:     $paramod\frequency_divider\DIVISION=s32'00000000000000000000000000000010
Used module:     $paramod\sar_adc__N_BITS_10\N_BITS=s32'00000000000000000000000000000001
Used module:         $paramod\sar_adc\N_BITS=s32'00000000000000000000000000000001
Used module:             \sample_and_hold
Used module:             \comparator_latch
Used module:             $paramod\successive_approximation_register\N_BITS=s32'00000000000000000000000000000001
Used module:             \digital_to_analog_converter

2.2. Analyzing design hierarchy..
Top module:  \sar_tb_working
Used module:     $paramod\frequency_divider\DIVISION=s32'00000000000000000000000000000010
Used module:     $paramod\sar_adc__N_BITS_10\N_BITS=s32'00000000000000000000000000000001
Used module:         $paramod\sar_adc\N_BITS=s32'00000000000000000000000000000001
Used module:             \sample_and_hold
Used module:             \comparator_latch
Used module:             $paramod\successive_approximation_register\N_BITS=s32'00000000000000000000000000000001
Used module:             \digital_to_analog_converter
Removed 0 unused modules.
Module sar_tb_working directly or indirectly contains formal properties -> setting "keep" attribute.
Module $paramod\frequency_divider\DIVISION=s32'00000000000000000000000000000010 directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== sar_tb_working ===

   Number of wires:                114
   Number of wire bits:            800
   Number of public wires:          19
   Number of public wire bits:     190
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                121
     $add                            4
     $and                            5
     $anyinit                       11
     $assert                         6
     $assume                        13
     $div                            1
     $eq                             2
     $eqx                            3
     $ff                            18
     $ge                             1
     $gt                             5
     $initstate                      1
     $le                             1
     $logic_not                     12
     $logic_or                       1
     $lt                             3
     $mux                           17
     $not                            2
     $or                            11
     $paramod\frequency_divider\DIVISION=s32'00000000000000000000000000000010      1
     $paramod\sar_adc__N_BITS_10\N_BITS=s32'00000000000000000000000000000001      1
     $reduce_bool                    1
     $sub                            1

=== sample_and_hold ===

   Number of wires:                 22
   Number of wire bits:            302
   Number of public wires:           8
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $anyinit                        2
     $eq                             1
     $eqx                            1
     $ff                             3
     $logic_not                      1
     $mux                            7
     $pmux                           1

=== digital_to_analog_converter ===

   Number of wires:                 36
   Number of wire bits:            696
   Number of public wires:          36
   Number of public wire bits:     696
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul                            1

=== comparator_latch ===

   Number of wires:                 28
   Number of wire bits:            328
   Number of public wires:          12
   Number of public wire bits:     126
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $and                            2
     $anyinit                        1
     $eq                             1
     $eqx                            1
     $ff                             2
     $gt                             2
     $le                             2
     $logic_not                      1
     $mux                            5
     $pmux                           1

=== $paramod\successive_approximation_register\N_BITS=s32'00000000000000000000000000000001 ===

   Number of wires:                 22
   Number of wire bits:             22
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $add                            1
     $anyinit                        2
     $eqx                            1
     $ff                             3
     $logic_and                      1
     $logic_not                      2
     $logic_or                       1
     $mux                            6

=== $paramod\sar_adc__N_BITS_10\N_BITS=s32'00000000000000000000000000000001 ===

   Number of wires:                  7
   Number of wire bits:             25
   Number of public wires:           7
   Number of public wire bits:      25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod\sar_adc\N_BITS=s32'00000000000000000000000000000001      1

=== $paramod\sar_adc\N_BITS=s32'00000000000000000000000000000001 ===

   Number of wires:                 13
   Number of wire bits:             67
   Number of public wires:          13
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $paramod\successive_approximation_register\N_BITS=s32'00000000000000000000000000000001      1
     comparator_latch                1
     digital_to_analog_converter      1
     sample_and_hold                 1

=== $paramod\frequency_divider\DIVISION=s32'00000000000000000000000000000010 ===

   Number of wires:                 19
   Number of wire bits:            174
   Number of public wires:           5
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $add                            1
     $anyinit                        2
     $assume                         1
     $eq                             1
     $eqx                            1
     $ff                             3
     $initstate                      1
     $logic_not                      2
     $mux                            4
     $ne                             1

=== design hierarchy ===

   sar_tb_working                    1
     $paramod\frequency_divider\DIVISION=s32'00000000000000000000000000000010      1
     $paramod\sar_adc__N_BITS_10\N_BITS=s32'00000000000000000000000000000001      1
       $paramod\sar_adc\N_BITS=s32'00000000000000000000000000000001      1
         $paramod\successive_approximation_register\N_BITS=s32'00000000000000000000000000000001      1
         comparator_latch            1
         digital_to_analog_converter      1
         sample_and_hold             1

   Number of wires:                261
   Number of wire bits:           2414
   Number of public wires:         108
   Number of public wire bits:    1214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                188
     $add                            6
     $and                            7
     $anyinit                       18
     $assert                         6
     $assume                        14
     $div                            1
     $eq                             5
     $eqx                            7
     $ff                            29
     $ge                             1
     $gt                             7
     $initstate                      2
     $le                             3
     $logic_and                      1
     $logic_not                     18
     $logic_or                       2
     $lt                             3
     $mul                            1
     $mux                           39
     $ne                             1
     $not                            2
     $or                            11
     $pmux                           2
     $reduce_bool                    1
     $sub                            1

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module $paramod\frequency_divider\DIVISION=s32'00000000000000000000000000000010.
Creating SMT-LIBv2 representation of module $paramod\successive_approximation_register\N_BITS=s32'00000000000000000000000000000001.
Creating SMT-LIBv2 representation of module comparator_latch.
Creating SMT-LIBv2 representation of module digital_to_analog_converter.
Creating SMT-LIBv2 representation of module sample_and_hold.
Creating SMT-LIBv2 representation of module $paramod\sar_adc\N_BITS=s32'00000000000000000000000000000001.
Creating SMT-LIBv2 representation of module $paramod\sar_adc__N_BITS_10\N_BITS=s32'00000000000000000000000000000001.
Creating SMT-LIBv2 representation of module sar_tb_working.

End of script. Logfile hash: cc510919a6, CPU: user 0.04s system 0.00s, MEM: 11.39 MB peak
Yosys 0.34+14 (git sha1 11b9deba9, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 76% 2x write_smt2 (0 sec), 14% 2x read_ilang (0 sec), ...
