{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558194758223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558194758237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 10:52:37 2019 " "Processing started: Sat May 18 10:52:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558194758237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558194758237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica3MxV -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica3MxV -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558194758238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1558194758931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simple_dual_port_ram_dual_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/simple_dual_port_ram_dual_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_dual_clock " "Found entity 1: simple_dual_port_ram_dual_clock" {  } { { "src/simple_dual_port_ram_dual_clock.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/simple_dual_port_ram_dual_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/one_shot.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/one_shot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 One_Shot " "Found entity 1: One_Shot" {  } { { "src/One_Shot.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/One_Shot.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785763 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piso_msb.sv(37) " "Verilog HDL information at piso_msb.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "src/piso_msb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/piso_msb.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1558194785769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/piso_msb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/piso_msb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piso_msb " "Found entity 1: piso_msb" {  } { { "src/piso_msb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/piso_msb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_timer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_timer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_timer_tb " "Found entity 1: uart_timer_tb" {  } { { "src/uart_timer_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_timer_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_reciever.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_reciever.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_reciever " "Found entity 1: uart_reciever" {  } { { "src/uart_reciever.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_reciever.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/topuart.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/topuart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopUart " "Found entity 1: TopUart" {  } { { "src/TopUart.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/TopUart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "src/uart_transmitter.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datatypes.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/datatypes.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataTypes (SystemVerilog) " "Found design unit 1: DataTypes (SystemVerilog)" {  } { { "src/DataTypes.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/DataTypes.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "src/uart_tx_fsm.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_tx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_timer " "Found entity 1: uart_timer" {  } { { "src/uart_timer.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_bit_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_bit_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_bit_counter " "Found entity 1: uart_bit_counter" {  } { { "src/uart_bit_counter.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_bit_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_parity_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_parity_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_parity_mod " "Found entity 1: uart_parity_mod" {  } { { "src/uart_parity_mod.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_parity_mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_transmitter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_transmitter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter_tb " "Found entity 1: uart_transmitter_tb" {  } { { "src/uart_transmitter_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uart_transmitter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/graytobin.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/graytobin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 grayToBin " "Found entity 1: grayToBin" {  } { { "src/grayToBin.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/grayToBin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bintogray.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/bintogray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binToGray " "Found entity 1: binToGray" {  } { { "src/binToGray.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/binToGray.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "src/flipflop.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dualff.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/dualff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dualFF " "Found entity 1: dualFF" {  } { { "src/dualFF.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/dualFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/circularfifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/circularfifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circularfifo " "Found entity 1: circularfifo" {  } { { "src/circularfifo.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pointers.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pointers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pointers " "Found entity 1: pointers" {  } { { "src/pointers.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/pointers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/readpointers.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/readpointers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 readpointers " "Found entity 1: readpointers" {  } { { "src/readpointers.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/readpointers.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uarttoprocessorcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uarttoprocessorcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uartToProcessorComp " "Found entity 1: uartToProcessorComp" {  } { { "src/uartToProcessorComp.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uartToProcessorComp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "src/Comparator.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/Comparator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processortouartcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processortouartcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processorToUartComp " "Found entity 1: processorToUartComp" {  } { { "src/processorToUartComp.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/processorToUartComp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785925 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 circularfifo_tb.sv(35) " "Verilog HDL Expression warning at circularfifo_tb.sv(35): truncated literal to match 8 bits" {  } { { "src/circularfifo_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo_tb.sv" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1558194785933 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 circularfifo_tb.sv(39) " "Verilog HDL Expression warning at circularfifo_tb.sv(39): truncated literal to match 8 bits" {  } { { "src/circularfifo_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo_tb.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1558194785933 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 circularfifo_tb.sv(43) " "Verilog HDL Expression warning at circularfifo_tb.sv(43): truncated literal to match 8 bits" {  } { { "src/circularfifo_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo_tb.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1558194785933 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 circularfifo_tb.sv(47) " "Verilog HDL Expression warning at circularfifo_tb.sv(47): truncated literal to match 8 bits" {  } { { "src/circularfifo_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo_tb.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1558194785933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/circularfifo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/circularfifo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circularfifo_tb " "Found entity 1: circularfifo_tb" {  } { { "src/circularfifo_tb.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/circularfifo_if.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/circularfifo_if.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785936 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqdiv src/freqdiv.sv " "Entity \"freqdiv\" obtained from \"src/freqdiv.sv\" instead of from Quartus II megafunction library" {  } { { "src/freqdiv.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/freqdiv.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1558194785946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/freqdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/freqdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freqdiv " "Found entity 1: freqdiv" {  } { { "src/freqdiv.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/freqdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194785947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194785947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circularfifo " "Elaborating entity \"circularfifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558194786045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_dual_clock simple_dual_port_ram_dual_clock:RAM1 " "Elaborating entity \"simple_dual_port_ram_dual_clock\" for hierarchy \"simple_dual_port_ram_dual_clock:RAM1\"" {  } { { "src/circularfifo.sv" "RAM1" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558194786067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pointers pointers:wpointers " "Elaborating entity \"pointers\" for hierarchy \"pointers:wpointers\"" {  } { { "src/circularfifo.sv" "wpointers" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558194786102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pointers.sv(32) " "Verilog HDL assignment warning at pointers.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "src/pointers.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/pointers.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1558194786103 "|circularfifo|pointers:wpointers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readpointers readpointers:rpointers " "Elaborating entity \"readpointers\" for hierarchy \"readpointers:rpointers\"" {  } { { "src/circularfifo.sv" "rpointers" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558194786127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartToProcessorComp uartToProcessorComp:utpc1 " "Elaborating entity \"uartToProcessorComp\" for hierarchy \"uartToProcessorComp:utpc1\"" {  } { { "src/circularfifo.sv" "utpc1" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558194786152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToGray uartToProcessorComp:utpc1\|binToGray:bin2gray " "Elaborating entity \"binToGray\" for hierarchy \"uartToProcessorComp:utpc1\|binToGray:bin2gray\"" {  } { { "src/uartToProcessorComp.sv" "bin2gray" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uartToProcessorComp.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558194786226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualFF uartToProcessorComp:utpc1\|dualFF:FF1 " "Elaborating entity \"dualFF\" for hierarchy \"uartToProcessorComp:utpc1\|dualFF:FF1\"" {  } { { "src/uartToProcessorComp.sv" "FF1" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uartToProcessorComp.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558194786321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop uartToProcessorComp:utpc1\|dualFF:FF1\|flipflop:ff1 " "Elaborating entity \"flipflop\" for hierarchy \"uartToProcessorComp:utpc1\|dualFF:FF1\|flipflop:ff1\"" {  } { { "src/dualFF.sv" "ff1" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/dualFF.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558194786354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grayToBin uartToProcessorComp:utpc1\|grayToBin:gray2bin " "Elaborating entity \"grayToBin\" for hierarchy \"uartToProcessorComp:utpc1\|grayToBin:gray2bin\"" {  } { { "src/uartToProcessorComp.sv" "gray2bin" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uartToProcessorComp.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558194786402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator uartToProcessorComp:utpc1\|Comparator:comp1 " "Elaborating entity \"Comparator\" for hierarchy \"uartToProcessorComp:utpc1\|Comparator:comp1\"" {  } { { "src/uartToProcessorComp.sv" "comp1" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/uartToProcessorComp.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558194786449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processorToUartComp processorToUartComp:ptuc1 " "Elaborating entity \"processorToUartComp\" for hierarchy \"processorToUartComp:ptuc1\"" {  } { { "src/circularfifo.sv" "ptuc1" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/circularfifo.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558194786468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eu14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eu14 " "Found entity 1: altsyncram_eu14" {  } { { "db/altsyncram_eu14.tdf" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/altsyncram_eu14.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194788906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194788906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bua " "Found entity 1: decode_bua" {  } { { "db/decode_bua.tdf" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/decode_bua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194789131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194789131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pob " "Found entity 1: mux_pob" {  } { { "db/mux_pob.tdf" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/mux_pob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194789223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194789223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/mux_usc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194789485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194789485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194789674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194789674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tei " "Found entity 1: cntr_tei" {  } { { "db/cntr_tei.tdf" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cntr_tei.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194789882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194789882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cmpr_pgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194789960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194789960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mcj " "Found entity 1: cntr_mcj" {  } { { "db/cntr_mcj.tdf" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cntr_mcj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194790077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194790077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cntr_igi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194790249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194790249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194790332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194790332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194790440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194790440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194790521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194790521 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558194790750 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1558194790765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1558194801847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1558194802078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1558194803536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1558194803575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1558194803632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1558194803649 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1558194803654 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1558194804402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb8288347/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb8288347/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb8288347/alt_sld_fab.v" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/ip/sldb8288347/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194804565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194804565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb8288347/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb8288347/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sldb8288347/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/ip/sldb8288347/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194804567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194804567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb8288347/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb8288347/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sldb8288347/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/ip/sldb8288347/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194804578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194804578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb8288347/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb8288347/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb8288347/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/ip/sldb8288347/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194804612 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sldb8288347/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/ip/sldb8288347/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194804612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194804612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb8288347/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb8288347/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sldb8288347/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/db/ip/sldb8288347/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558194804625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558194804625 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simple_dual_port_ram_dual_clock:RAM1\|ram " "RAM logic \"simple_dual_port_ram_dual_clock:RAM1\|ram\" is uninferred due to inappropriate RAM size" {  } { { "src/simple_dual_port_ram_dual_clock.sv" "ram" { Text "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/src/simple_dual_port_ram_dual_clock.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1558194805903 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1558194805903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558194807061 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1558194807726 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1558194807726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558194807936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/output_files/Top.map.smsg " "Generated suppressed messages file C:/Users/eric_/Documents/Escuela/DVVVSD/Tareas/PO3/output_files/Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1558194808823 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 32 46 0 0 14 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 32 of its 46 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 14 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1558194809385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558194809444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558194809444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1189 " "Implemented 1189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558194809894 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558194809894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1065 " "Implemented 1065 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558194809894 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1558194809894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558194809894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558194810025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 10:53:30 2019 " "Processing ended: Sat May 18 10:53:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558194810025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558194810025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558194810025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558194810025 ""}
