Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan 10 22:39:18 2019
| Host         : DESKTOP-RLRGNKR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: uut2/uut1/counter_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.872        0.000                      0                  791        0.161        0.000                      0                  791        3.000        0.000                       0                   427  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
uut4/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 2.872        0.000                      0                  757        0.161        0.000                      0                  757        4.500        0.000                       0                   398  
uut4/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.866        0.000                      0                   34        0.164        0.000                      0                   34        4.130        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 uut1/NoteA/Wave_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/ping_length_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 2.960ns (42.102%)  route 4.071ns (57.898%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.546     5.067    uut1/NoteA/CLK
    SLICE_X34Y23         FDRE                                         r  uut1/NoteA/Wave_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 r  uut1/NoteA/Wave_reg[1]/Q
                         net (fo=2, routed)           1.016     6.601    uut1/NoteG/Wave_reg[9]_0[1]
    SLICE_X38Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.725 r  uut1/NoteG/Wave_Sum__28_carry_i_2/O
                         net (fo=2, routed)           0.728     7.453    uut1/NoteG/ping_length_reg[7][1]
    SLICE_X39Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  uut1/NoteG/Wave_Sum__28_carry_i_5/O
                         net (fo=1, routed)           0.000     7.577    uut1/NoteG_n_7
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.975 r  uut1/Wave_Sum__28_carry/CO[3]
                         net (fo=1, routed)           0.000     7.975    uut1/Wave_Sum__28_carry_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.309 r  uut1/Wave_Sum__28_carry__0/O[1]
                         net (fo=3, routed)           0.959     9.268    uut1/Wave_Sum__28_carry__0_n_6
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.303     9.571 r  uut1/Wave_Sum__114_carry__0_i_10/O
                         net (fo=2, routed)           0.516    10.087    uut1/Wave_Sum__114_carry__0_i_10_n_0
    SLICE_X41Y10         LUT5 (Prop_lut5_I1_O)        0.124    10.211 r  uut1/Wave_Sum__114_carry__0_i_2/O
                         net (fo=2, routed)           0.540    10.751    uut1/Wave_Sum__114_carry__0_i_2_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.149 r  uut1/Wave_Sum__114_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.149    uut1/Wave_Sum__114_carry__0_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.483 f  uut1/Wave_Sum__114_carry__1/O[1]
                         net (fo=1, routed)           0.312    11.795    uut1/p_0_in__0[9]
    SLICE_X40Y11         LUT1 (Prop_lut1_I0_O)        0.303    12.098 r  uut1/ping_length[9]_i_1/O
                         net (fo=1, routed)           0.000    12.098    uut1/Positive_Wave_Sum[9]
    SLICE_X40Y11         FDRE                                         r  uut1/ping_length_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.444    14.785    uut1/CLK
    SLICE_X40Y11         FDRE                                         r  uut1/ping_length_reg[9]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X40Y11         FDRE (Setup_fdre_C_D)        0.032    14.970    uut1/ping_length_reg[9]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 uut1/NoteA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteA/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 2.763ns (46.077%)  route 3.233ns (53.923%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.553     5.074    uut1/NoteA/CLK
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uut1/NoteA/counter_reg[1]/Q
                         net (fo=2, routed)           0.876     6.406    uut1/NoteA/counter_reg[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.062 r  uut1/NoteA/counter0_carry_i_7__8/CO[3]
                         net (fo=1, routed)           0.000     7.062    uut1/NoteA/counter0_carry_i_7__8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  uut1/NoteA/counter0_carry_i_6__8/CO[3]
                         net (fo=1, routed)           0.000     7.176    uut1/NoteA/counter0_carry_i_6__8_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  uut1/NoteA/counter0_carry_i_5__8/CO[3]
                         net (fo=1, routed)           0.000     7.290    uut1/NoteA/counter0_carry_i_5__8_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.624 r  uut1/NoteA/counter0_carry__0_i_3__8/O[1]
                         net (fo=1, routed)           0.956     8.580    uut1/NoteA/plusOp[14]
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.303     8.883 r  uut1/NoteA/counter0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     8.883    uut1/NoteA/counter0_carry__0_i_2__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.340 r  uut1/NoteA/counter0_carry__0/CO[1]
                         net (fo=15, routed)          0.620     9.960    uut1/NoteA/counter0_carry__0_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.329    10.289 r  uut1/NoteA/counter[0]_i_1__8/O
                         net (fo=16, routed)          0.782    11.071    uut1/NoteA/counter[0]_i_1__8_n_0
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.436    14.777    uut1/NoteA/CLK
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[0]/C
                         clock pessimism              0.297    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X29Y20         FDRE (Setup_fdre_C_R)       -0.429    14.610    uut1/NoteA/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 uut1/NoteA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteA/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 2.763ns (46.077%)  route 3.233ns (53.923%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.553     5.074    uut1/NoteA/CLK
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uut1/NoteA/counter_reg[1]/Q
                         net (fo=2, routed)           0.876     6.406    uut1/NoteA/counter_reg[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.062 r  uut1/NoteA/counter0_carry_i_7__8/CO[3]
                         net (fo=1, routed)           0.000     7.062    uut1/NoteA/counter0_carry_i_7__8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  uut1/NoteA/counter0_carry_i_6__8/CO[3]
                         net (fo=1, routed)           0.000     7.176    uut1/NoteA/counter0_carry_i_6__8_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  uut1/NoteA/counter0_carry_i_5__8/CO[3]
                         net (fo=1, routed)           0.000     7.290    uut1/NoteA/counter0_carry_i_5__8_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.624 r  uut1/NoteA/counter0_carry__0_i_3__8/O[1]
                         net (fo=1, routed)           0.956     8.580    uut1/NoteA/plusOp[14]
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.303     8.883 r  uut1/NoteA/counter0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     8.883    uut1/NoteA/counter0_carry__0_i_2__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.340 r  uut1/NoteA/counter0_carry__0/CO[1]
                         net (fo=15, routed)          0.620     9.960    uut1/NoteA/counter0_carry__0_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.329    10.289 r  uut1/NoteA/counter[0]_i_1__8/O
                         net (fo=16, routed)          0.782    11.071    uut1/NoteA/counter[0]_i_1__8_n_0
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.436    14.777    uut1/NoteA/CLK
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[1]/C
                         clock pessimism              0.297    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X29Y20         FDRE (Setup_fdre_C_R)       -0.429    14.610    uut1/NoteA/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 uut1/NoteA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteA/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 2.763ns (46.077%)  route 3.233ns (53.923%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.553     5.074    uut1/NoteA/CLK
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uut1/NoteA/counter_reg[1]/Q
                         net (fo=2, routed)           0.876     6.406    uut1/NoteA/counter_reg[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.062 r  uut1/NoteA/counter0_carry_i_7__8/CO[3]
                         net (fo=1, routed)           0.000     7.062    uut1/NoteA/counter0_carry_i_7__8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  uut1/NoteA/counter0_carry_i_6__8/CO[3]
                         net (fo=1, routed)           0.000     7.176    uut1/NoteA/counter0_carry_i_6__8_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  uut1/NoteA/counter0_carry_i_5__8/CO[3]
                         net (fo=1, routed)           0.000     7.290    uut1/NoteA/counter0_carry_i_5__8_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.624 r  uut1/NoteA/counter0_carry__0_i_3__8/O[1]
                         net (fo=1, routed)           0.956     8.580    uut1/NoteA/plusOp[14]
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.303     8.883 r  uut1/NoteA/counter0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     8.883    uut1/NoteA/counter0_carry__0_i_2__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.340 r  uut1/NoteA/counter0_carry__0/CO[1]
                         net (fo=15, routed)          0.620     9.960    uut1/NoteA/counter0_carry__0_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.329    10.289 r  uut1/NoteA/counter[0]_i_1__8/O
                         net (fo=16, routed)          0.782    11.071    uut1/NoteA/counter[0]_i_1__8_n_0
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.436    14.777    uut1/NoteA/CLK
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[2]/C
                         clock pessimism              0.297    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X29Y20         FDRE (Setup_fdre_C_R)       -0.429    14.610    uut1/NoteA/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 uut1/NoteA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteA/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 2.763ns (46.077%)  route 3.233ns (53.923%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.553     5.074    uut1/NoteA/CLK
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uut1/NoteA/counter_reg[1]/Q
                         net (fo=2, routed)           0.876     6.406    uut1/NoteA/counter_reg[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.062 r  uut1/NoteA/counter0_carry_i_7__8/CO[3]
                         net (fo=1, routed)           0.000     7.062    uut1/NoteA/counter0_carry_i_7__8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  uut1/NoteA/counter0_carry_i_6__8/CO[3]
                         net (fo=1, routed)           0.000     7.176    uut1/NoteA/counter0_carry_i_6__8_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  uut1/NoteA/counter0_carry_i_5__8/CO[3]
                         net (fo=1, routed)           0.000     7.290    uut1/NoteA/counter0_carry_i_5__8_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.624 r  uut1/NoteA/counter0_carry__0_i_3__8/O[1]
                         net (fo=1, routed)           0.956     8.580    uut1/NoteA/plusOp[14]
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.303     8.883 r  uut1/NoteA/counter0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     8.883    uut1/NoteA/counter0_carry__0_i_2__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.340 r  uut1/NoteA/counter0_carry__0/CO[1]
                         net (fo=15, routed)          0.620     9.960    uut1/NoteA/counter0_carry__0_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.329    10.289 r  uut1/NoteA/counter[0]_i_1__8/O
                         net (fo=16, routed)          0.782    11.071    uut1/NoteA/counter[0]_i_1__8_n_0
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.436    14.777    uut1/NoteA/CLK
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[3]/C
                         clock pessimism              0.297    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X29Y20         FDRE (Setup_fdre_C_R)       -0.429    14.610    uut1/NoteA/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 uut1/NoteA/Wave_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/ping_length_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 2.546ns (40.385%)  route 3.758ns (59.615%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.546     5.067    uut1/NoteA/CLK
    SLICE_X34Y23         FDRE                                         r  uut1/NoteA/Wave_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 r  uut1/NoteA/Wave_reg[1]/Q
                         net (fo=2, routed)           1.016     6.601    uut1/NoteG/Wave_reg[9]_0[1]
    SLICE_X38Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.725 r  uut1/NoteG/Wave_Sum__28_carry_i_2/O
                         net (fo=2, routed)           0.728     7.453    uut1/NoteG/ping_length_reg[7][1]
    SLICE_X39Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.577 r  uut1/NoteG/Wave_Sum__28_carry_i_5/O
                         net (fo=1, routed)           0.000     7.577    uut1/NoteG_n_7
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.975 r  uut1/Wave_Sum__28_carry/CO[3]
                         net (fo=1, routed)           0.000     7.975    uut1/Wave_Sum__28_carry_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.309 r  uut1/Wave_Sum__28_carry__0/O[1]
                         net (fo=3, routed)           0.959     9.268    uut1/Wave_Sum__28_carry__0_n_6
    SLICE_X40Y10         LUT3 (Prop_lut3_I0_O)        0.303     9.571 r  uut1/Wave_Sum__114_carry__0_i_10/O
                         net (fo=2, routed)           0.516    10.087    uut1/Wave_Sum__114_carry__0_i_10_n_0
    SLICE_X41Y10         LUT5 (Prop_lut5_I1_O)        0.124    10.211 r  uut1/Wave_Sum__114_carry__0_i_2/O
                         net (fo=2, routed)           0.540    10.751    uut1/Wave_Sum__114_carry__0_i_2_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.149 r  uut1/Wave_Sum__114_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.149    uut1/Wave_Sum__114_carry__0_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.372 r  uut1/Wave_Sum__114_carry__1/O[0]
                         net (fo=1, routed)           0.000    11.372    uut1/p_0_in[8]
    SLICE_X39Y11         FDRE                                         r  uut1/ping_length_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.442    14.783    uut1/CLK
    SLICE_X39Y11         FDRE                                         r  uut1/ping_length_reg[8]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X39Y11         FDRE (Setup_fdre_C_D)        0.062    14.998    uut1/ping_length_reg[8]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 uut1/NoteA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteA/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 2.763ns (47.103%)  route 3.103ns (52.897%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.553     5.074    uut1/NoteA/CLK
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uut1/NoteA/counter_reg[1]/Q
                         net (fo=2, routed)           0.876     6.406    uut1/NoteA/counter_reg[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.062 r  uut1/NoteA/counter0_carry_i_7__8/CO[3]
                         net (fo=1, routed)           0.000     7.062    uut1/NoteA/counter0_carry_i_7__8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  uut1/NoteA/counter0_carry_i_6__8/CO[3]
                         net (fo=1, routed)           0.000     7.176    uut1/NoteA/counter0_carry_i_6__8_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  uut1/NoteA/counter0_carry_i_5__8/CO[3]
                         net (fo=1, routed)           0.000     7.290    uut1/NoteA/counter0_carry_i_5__8_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.624 r  uut1/NoteA/counter0_carry__0_i_3__8/O[1]
                         net (fo=1, routed)           0.956     8.580    uut1/NoteA/plusOp[14]
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.303     8.883 r  uut1/NoteA/counter0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     8.883    uut1/NoteA/counter0_carry__0_i_2__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.340 r  uut1/NoteA/counter0_carry__0/CO[1]
                         net (fo=15, routed)          0.620     9.960    uut1/NoteA/counter0_carry__0_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.329    10.289 r  uut1/NoteA/counter[0]_i_1__8/O
                         net (fo=16, routed)          0.651    10.940    uut1/NoteA/counter[0]_i_1__8_n_0
    SLICE_X29Y23         FDRE                                         r  uut1/NoteA/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.432    14.773    uut1/NoteA/CLK
    SLICE_X29Y23         FDRE                                         r  uut1/NoteA/counter_reg[12]/C
                         clock pessimism              0.274    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y23         FDRE (Setup_fdre_C_R)       -0.429    14.583    uut1/NoteA/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 uut1/NoteA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteA/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 2.763ns (47.103%)  route 3.103ns (52.897%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.553     5.074    uut1/NoteA/CLK
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uut1/NoteA/counter_reg[1]/Q
                         net (fo=2, routed)           0.876     6.406    uut1/NoteA/counter_reg[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.062 r  uut1/NoteA/counter0_carry_i_7__8/CO[3]
                         net (fo=1, routed)           0.000     7.062    uut1/NoteA/counter0_carry_i_7__8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  uut1/NoteA/counter0_carry_i_6__8/CO[3]
                         net (fo=1, routed)           0.000     7.176    uut1/NoteA/counter0_carry_i_6__8_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  uut1/NoteA/counter0_carry_i_5__8/CO[3]
                         net (fo=1, routed)           0.000     7.290    uut1/NoteA/counter0_carry_i_5__8_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.624 r  uut1/NoteA/counter0_carry__0_i_3__8/O[1]
                         net (fo=1, routed)           0.956     8.580    uut1/NoteA/plusOp[14]
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.303     8.883 r  uut1/NoteA/counter0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     8.883    uut1/NoteA/counter0_carry__0_i_2__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.340 r  uut1/NoteA/counter0_carry__0/CO[1]
                         net (fo=15, routed)          0.620     9.960    uut1/NoteA/counter0_carry__0_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.329    10.289 r  uut1/NoteA/counter[0]_i_1__8/O
                         net (fo=16, routed)          0.651    10.940    uut1/NoteA/counter[0]_i_1__8_n_0
    SLICE_X29Y23         FDRE                                         r  uut1/NoteA/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.432    14.773    uut1/NoteA/CLK
    SLICE_X29Y23         FDRE                                         r  uut1/NoteA/counter_reg[13]/C
                         clock pessimism              0.274    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y23         FDRE (Setup_fdre_C_R)       -0.429    14.583    uut1/NoteA/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 uut1/NoteA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteA/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 2.763ns (47.103%)  route 3.103ns (52.897%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.553     5.074    uut1/NoteA/CLK
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uut1/NoteA/counter_reg[1]/Q
                         net (fo=2, routed)           0.876     6.406    uut1/NoteA/counter_reg[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.062 r  uut1/NoteA/counter0_carry_i_7__8/CO[3]
                         net (fo=1, routed)           0.000     7.062    uut1/NoteA/counter0_carry_i_7__8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  uut1/NoteA/counter0_carry_i_6__8/CO[3]
                         net (fo=1, routed)           0.000     7.176    uut1/NoteA/counter0_carry_i_6__8_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  uut1/NoteA/counter0_carry_i_5__8/CO[3]
                         net (fo=1, routed)           0.000     7.290    uut1/NoteA/counter0_carry_i_5__8_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.624 r  uut1/NoteA/counter0_carry__0_i_3__8/O[1]
                         net (fo=1, routed)           0.956     8.580    uut1/NoteA/plusOp[14]
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.303     8.883 r  uut1/NoteA/counter0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     8.883    uut1/NoteA/counter0_carry__0_i_2__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.340 r  uut1/NoteA/counter0_carry__0/CO[1]
                         net (fo=15, routed)          0.620     9.960    uut1/NoteA/counter0_carry__0_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.329    10.289 r  uut1/NoteA/counter[0]_i_1__8/O
                         net (fo=16, routed)          0.651    10.940    uut1/NoteA/counter[0]_i_1__8_n_0
    SLICE_X29Y23         FDRE                                         r  uut1/NoteA/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.432    14.773    uut1/NoteA/CLK
    SLICE_X29Y23         FDRE                                         r  uut1/NoteA/counter_reg[14]/C
                         clock pessimism              0.274    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y23         FDRE (Setup_fdre_C_R)       -0.429    14.583    uut1/NoteA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 uut1/NoteA/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteA/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 2.763ns (47.103%)  route 3.103ns (52.897%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.553     5.074    uut1/NoteA/CLK
    SLICE_X29Y20         FDRE                                         r  uut1/NoteA/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  uut1/NoteA/counter_reg[1]/Q
                         net (fo=2, routed)           0.876     6.406    uut1/NoteA/counter_reg[1]
    SLICE_X28Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.062 r  uut1/NoteA/counter0_carry_i_7__8/CO[3]
                         net (fo=1, routed)           0.000     7.062    uut1/NoteA/counter0_carry_i_7__8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  uut1/NoteA/counter0_carry_i_6__8/CO[3]
                         net (fo=1, routed)           0.000     7.176    uut1/NoteA/counter0_carry_i_6__8_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  uut1/NoteA/counter0_carry_i_5__8/CO[3]
                         net (fo=1, routed)           0.000     7.290    uut1/NoteA/counter0_carry_i_5__8_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.624 r  uut1/NoteA/counter0_carry__0_i_3__8/O[1]
                         net (fo=1, routed)           0.956     8.580    uut1/NoteA/plusOp[14]
    SLICE_X29Y19         LUT6 (Prop_lut6_I0_O)        0.303     8.883 r  uut1/NoteA/counter0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     8.883    uut1/NoteA/counter0_carry__0_i_2__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.340 r  uut1/NoteA/counter0_carry__0/CO[1]
                         net (fo=15, routed)          0.620     9.960    uut1/NoteA/counter0_carry__0_n_2
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.329    10.289 r  uut1/NoteA/counter[0]_i_1__8/O
                         net (fo=16, routed)          0.651    10.940    uut1/NoteA/counter[0]_i_1__8_n_0
    SLICE_X29Y23         FDRE                                         r  uut1/NoteA/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.432    14.773    uut1/NoteA/CLK
    SLICE_X29Y23         FDRE                                         r  uut1/NoteA/counter_reg[15]/C
                         clock pessimism              0.274    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y23         FDRE (Setup_fdre_C_R)       -0.429    14.583    uut1/NoteA/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  3.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 uut1/NoteF/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteF/Wave_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.231ns (42.301%)  route 0.315ns (57.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.563     1.446    uut1/NoteF/CLK
    SLICE_X36Y3          FDRE                                         r  uut1/NoteF/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uut1/NoteF/index_reg[5]/Q
                         net (fo=36, routed)          0.261     1.848    uut1/NoteF/index_reg_n_0_[5]
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.893 r  uut1/NoteF/g0_b2__21/O
                         net (fo=1, routed)           0.054     1.947    uut1/NoteF/g0_b2__21_n_0
    SLICE_X34Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.992 r  uut1/NoteF/Wave[2]_i_1__5/O
                         net (fo=1, routed)           0.000     1.992    uut1/NoteF/Wave[2]_i_1__5_n_0
    SLICE_X34Y2          FDRE                                         r  uut1/NoteF/Wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.832     1.959    uut1/NoteF/CLK
    SLICE_X34Y2          FDRE                                         r  uut1/NoteF/Wave_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X34Y2          FDRE (Hold_fdre_C_D)         0.121     1.831    uut1/NoteF/Wave_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uut1/PWM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/PWM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.144%)  route 0.120ns (38.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.562     1.445    uut1/CLK
    SLICE_X41Y9          FDRE                                         r  uut1/PWM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uut1/PWM_reg[0]/Q
                         net (fo=9, routed)           0.120     1.706    uut1/PWM_reg__0[0]
    SLICE_X40Y9          LUT3 (Prop_lut3_I2_O)        0.048     1.754 r  uut1/PWM[2]_i_1/O
                         net (fo=1, routed)           0.000     1.754    uut1/plusOp[2]
    SLICE_X40Y9          FDRE                                         r  uut1/PWM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.832     1.959    uut1/CLK
    SLICE_X40Y9          FDRE                                         r  uut1/PWM_reg[2]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.107     1.565    uut1/PWM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uut1/PWM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/PWM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.562     1.445    uut1/CLK
    SLICE_X41Y9          FDRE                                         r  uut1/PWM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uut1/PWM_reg[0]/Q
                         net (fo=9, routed)           0.120     1.706    uut1/PWM_reg__0[0]
    SLICE_X40Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.751 r  uut1/PWM[1]_i_1/O
                         net (fo=1, routed)           0.000     1.751    uut1/plusOp[1]
    SLICE_X40Y9          FDRE                                         r  uut1/PWM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.832     1.959    uut1/CLK
    SLICE_X40Y9          FDRE                                         r  uut1/PWM_reg[1]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.091     1.549    uut1/PWM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uut1/NoteCs/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteCs/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.821%)  route 0.169ns (47.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.560     1.443    uut1/NoteCs/CLK
    SLICE_X51Y17         FDRE                                         r  uut1/NoteCs/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uut1/NoteCs/index_reg[1]/Q
                         net (fo=44, routed)          0.169     1.753    uut1/NoteCs/index_reg_n_0_[1]
    SLICE_X50Y17         LUT4 (Prop_lut4_I2_O)        0.048     1.801 r  uut1/NoteCs/index[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    uut1/NoteCs/index[3]
    SLICE_X50Y17         FDRE                                         r  uut1/NoteCs/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.829     1.956    uut1/NoteCs/CLK
    SLICE_X50Y17         FDRE                                         r  uut1/NoteCs/index_reg[3]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.133     1.589    uut1/NoteCs/index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uut1/ping_length_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.276ns (76.011%)  route 0.087ns (23.989%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.561     1.444    uut1/CLK
    SLICE_X39Y11         FDRE                                         r  uut1/ping_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uut1/ping_length_reg[8]/Q
                         net (fo=2, routed)           0.087     1.672    uut1/ping_length[8]
    SLICE_X38Y11         LUT4 (Prop_lut4_I2_O)        0.048     1.720 r  uut1/output0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.720    uut1/output0_carry__0_i_1_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     1.807 r  uut1/output0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     1.807    uut1/output0_carry__0_n_3
    SLICE_X38Y11         FDRE                                         r  uut1/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.830     1.957    uut1/CLK
    SLICE_X38Y11         FDRE                                         r  uut1/output_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.129     1.586    uut1/output_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uut1/NoteG/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteG/index_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.246ns (42.526%)  route 0.332ns (57.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.557     1.440    uut1/NoteG/CLK
    SLICE_X34Y16         FDRE                                         r  uut1/NoteG/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.148     1.588 r  uut1/NoteG/index_reg[4]/Q
                         net (fo=39, routed)          0.332     1.921    uut1/NoteG/index_reg_n_0_[4]
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.098     2.019 r  uut1/NoteG/index[5]_i_2__6/O
                         net (fo=1, routed)           0.000     2.019    uut1/NoteG/index[5]
    SLICE_X37Y16         FDRE                                         r  uut1/NoteG/index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.825     1.952    uut1/NoteG/CLK
    SLICE_X37Y16         FDRE                                         r  uut1/NoteG/index_reg[5]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.092     1.795    uut1/NoteG/index_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uut1/NoteB/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteB/index_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.343%)  route 0.144ns (43.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.562     1.445    uut1/NoteB/CLK
    SLICE_X36Y8          FDRE                                         r  uut1/NoteB/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uut1/NoteB/index_reg[4]/Q
                         net (fo=39, routed)          0.144     1.730    uut1/NoteB/index_reg_n_0_[4]
    SLICE_X37Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.775 r  uut1/NoteB/index[5]_i_2__10/O
                         net (fo=1, routed)           0.000     1.775    uut1/NoteB/index[5]
    SLICE_X37Y8          FDRE                                         r  uut1/NoteB/index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.831     1.958    uut1/NoteB/CLK
    SLICE_X37Y8          FDRE                                         r  uut1/NoteB/index_reg[5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.092     1.550    uut1/NoteB/index_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 uut1/NoteG/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteG/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.682%)  route 0.157ns (45.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.557     1.440    uut1/NoteG/CLK
    SLICE_X33Y17         FDRE                                         r  uut1/NoteG/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  uut1/NoteG/index_reg[0]/Q
                         net (fo=46, routed)          0.157     1.738    uut1/NoteG/index_reg_n_0_[0]
    SLICE_X32Y17         LUT4 (Prop_lut4_I1_O)        0.048     1.786 r  uut1/NoteG/index[3]_i_1__6/O
                         net (fo=1, routed)           0.000     1.786    uut1/NoteG/index[3]
    SLICE_X32Y17         FDRE                                         r  uut1/NoteG/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.824     1.951    uut1/NoteG/CLK
    SLICE_X32Y17         FDRE                                         r  uut1/NoteG/index_reg[3]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.105     1.558    uut1/NoteG/index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 uut1/NoteF/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteF/Wave_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.356ns (59.559%)  route 0.242ns (40.441%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.563     1.446    uut1/NoteF/CLK
    SLICE_X36Y3          FDRE                                         r  uut1/NoteF/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uut1/NoteF/index_reg[5]/Q
                         net (fo=36, routed)          0.123     1.710    uut1/NoteF/index_reg_n_0_[5]
    SLICE_X37Y3          LUT6 (Prop_lut6_I2_O)        0.045     1.755 r  uut1/NoteF/Wave[5]_i_3__4/O
                         net (fo=1, routed)           0.000     1.755    uut1/NoteF/Wave[5]_i_3__4_n_0
    SLICE_X37Y3          MUXF7 (Prop_muxf7_I0_O)      0.062     1.817 r  uut1/NoteF/Wave_reg[5]_i_2__4/O
                         net (fo=1, routed)           0.119     1.936    uut1/NoteF/Wave_reg[5]_i_2__4_n_0
    SLICE_X35Y3          LUT5 (Prop_lut5_I4_O)        0.108     2.044 r  uut1/NoteF/Wave[5]_i_1__4/O
                         net (fo=1, routed)           0.000     2.044    uut1/NoteF/Wave[5]_i_1__4_n_0
    SLICE_X35Y3          FDRE                                         r  uut1/NoteF/Wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.831     1.958    uut1/NoteF/CLK
    SLICE_X35Y3          FDRE                                         r  uut1/NoteF/Wave_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.091     1.800    uut1/NoteF/Wave_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uut1/NoteFs/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/NoteFs/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.561     1.444    uut1/NoteFs/CLK
    SLICE_X30Y11         FDRE                                         r  uut1/NoteFs/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  uut1/NoteFs/index_reg[3]/Q
                         net (fo=39, routed)          0.175     1.783    uut1/NoteFs/index_reg_n_0_[3]
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.043     1.826 r  uut1/NoteFs/index[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.826    uut1/NoteFs/index[3]
    SLICE_X30Y11         FDRE                                         r  uut1/NoteFs/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.830     1.957    uut1/NoteFs/CLK
    SLICE_X30Y11         FDRE                                         r  uut1/NoteFs/index_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.133     1.577    uut1/NoteFs/index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y3    uut1/NoteAs/index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y3    uut1/NoteAs/index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y3    uut1/NoteAs/index_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y3    uut1/NoteAs/index_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y5    uut1/NoteAs/index_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y8    uut1/NoteB/index_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y17   uut1/NoteCs/index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y17   uut1/NoteCs/index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   uut1/NoteCs/index_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y3    uut1/NoteAs/index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y3    uut1/NoteAs/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y3    uut1/NoteAs/index_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y3    uut1/NoteAs/index_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y5    uut1/NoteAs/index_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   uut1/NoteD/index_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y2    uut1/NoteE/index_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y2    uut1/NoteE/index_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y5    uut1/NoteE/index_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y6    uut1/NoteB/Wave_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   uut1/NoteCs/index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y17   uut1/NoteCs/index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   uut1/NoteCs/index_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   uut1/NoteDs/Wave_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y22   uut1/NoteDs/Wave_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y23   uut1/NoteDs/Wave_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   uut1/NoteG/Wave_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   uut1/NoteCs/Wave_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y16   uut1/NoteCs/Wave_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y16   uut1/NoteCs/Wave_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  uut4/inst/clk_in1
  To Clock:  uut4/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uut4/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uut4/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  uut4/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  uut4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  uut4/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  uut4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  uut4/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  uut4/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 uut3/uut1/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.084ns (26.723%)  route 2.972ns (73.277%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 10.695 - 9.259 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.575     1.575    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.554     1.554    uut3/uut1/clk_out1
    SLICE_X36Y31         FDRE                                         r  uut3/uut1/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  uut3/uut1/vcs_reg[1]/Q
                         net (fo=11, routed)          1.154     3.164    uut3/uut1/vc[1]
    SLICE_X37Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.288 f  uut3/uut1/vcs[8]_i_2/O
                         net (fo=5, routed)           0.811     4.099    uut3/uut1/vcs[8]_i_2_n_0
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.150     4.249 r  uut3/uut1/vcs[10]_i_2/O
                         net (fo=2, routed)           0.672     4.921    uut3/uut1/vcs[10]_i_2_n_0
    SLICE_X38Y31         LUT4 (Prop_lut4_I2_O)        0.354     5.275 r  uut3/uut1/vcs[9]_i_1/O
                         net (fo=1, routed)           0.336     5.611    uut3/uut1/p_0_in[9]
    SLICE_X38Y31         FDRE                                         r  uut3/uut1/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.457    10.717    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.435    10.695    uut3/uut1/clk_out1
    SLICE_X38Y31         FDRE                                         r  uut3/uut1/vcs_reg[9]/C
                         clock pessimism              0.095    10.790    
                         clock uncertainty           -0.073    10.717    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)       -0.240    10.477    uut3/uut1/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         10.477    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 uut3/uut1/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/hcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.828ns (22.173%)  route 2.906ns (77.827%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 10.702 - 9.259 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.575     1.575    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561     1.561    uut3/uut1/clk_out1
    SLICE_X36Y37         FDRE                                         r  uut3/uut1/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  uut3/uut1/hcs_reg[6]/Q
                         net (fo=24, routed)          1.511     3.528    uut3/uut1/hc[6]
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.652 r  uut3/uut1/vsenable_i_2/O
                         net (fo=1, routed)           0.669     4.321    uut3/uut1/vsenable_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124     4.445 f  uut3/uut1/vsenable_i_1/O
                         net (fo=6, routed)           0.341     4.787    uut3/uut1/load
    SLICE_X36Y38         LUT6 (Prop_lut6_I5_O)        0.124     4.911 r  uut3/uut1/hcs[4]_i_1/O
                         net (fo=1, routed)           0.385     5.296    uut3/uut1/p_0_in__0[4]
    SLICE_X36Y38         FDRE                                         r  uut3/uut1/hcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.457    10.717    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.442    10.702    uut3/uut1/clk_out1
    SLICE_X36Y38         FDRE                                         r  uut3/uut1/hcs_reg[4]/C
                         clock pessimism              0.095    10.797    
                         clock uncertainty           -0.073    10.724    
    SLICE_X36Y38         FDRE (Setup_fdre_C_D)       -0.067    10.657    uut3/uut1/hcs_reg[4]
  -------------------------------------------------------------------
                         required time                         10.657    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 uut3/uut1/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/hcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.828ns (21.627%)  route 3.001ns (78.373%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 10.701 - 9.259 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.575     1.575    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561     1.561    uut3/uut1/clk_out1
    SLICE_X36Y37         FDRE                                         r  uut3/uut1/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  uut3/uut1/hcs_reg[6]/Q
                         net (fo=24, routed)          1.511     3.528    uut3/uut1/hc[6]
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.652 r  uut3/uut1/vsenable_i_2/O
                         net (fo=1, routed)           0.669     4.321    uut3/uut1/vsenable_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124     4.445 f  uut3/uut1/vsenable_i_1/O
                         net (fo=6, routed)           0.821     5.266    uut3/uut1/load
    SLICE_X39Y37         LUT5 (Prop_lut5_I4_O)        0.124     5.390 r  uut3/uut1/hcs[3]_i_1/O
                         net (fo=1, routed)           0.000     5.390    uut3/uut1/p_0_in__0[3]
    SLICE_X39Y37         FDRE                                         r  uut3/uut1/hcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.457    10.717    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.441    10.701    uut3/uut1/clk_out1
    SLICE_X39Y37         FDRE                                         r  uut3/uut1/hcs_reg[3]/C
                         clock pessimism              0.095    10.796    
                         clock uncertainty           -0.073    10.723    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.029    10.752    uut3/uut1/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -5.390    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 uut3/uut1/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.704ns (19.295%)  route 2.945ns (80.705%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 10.697 - 9.259 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.575     1.575    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561     1.561    uut3/uut1/clk_out1
    SLICE_X36Y37         FDRE                                         r  uut3/uut1/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     2.017 f  uut3/uut1/hcs_reg[6]/Q
                         net (fo=24, routed)          1.511     3.528    uut3/uut1/hc[6]
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.652 f  uut3/uut1/vsenable_i_2/O
                         net (fo=1, routed)           0.669     4.321    uut3/uut1/vsenable_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124     4.445 r  uut3/uut1/vsenable_i_1/O
                         net (fo=6, routed)           0.765     5.210    uut3/uut1/load
    SLICE_X39Y32         FDRE                                         r  uut3/uut1/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.457    10.717    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.437    10.697    uut3/uut1/clk_out1
    SLICE_X39Y32         FDRE                                         r  uut3/uut1/vsenable_reg/C
                         clock pessimism              0.095    10.792    
                         clock uncertainty           -0.073    10.719    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)       -0.067    10.652    uut3/uut1/vsenable_reg
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 uut3/uut1/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/hcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.608ns (17.699%)  route 2.827ns (82.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 10.703 - 9.259 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.575     1.575    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.563     1.563    uut3/uut1/clk_out1
    SLICE_X37Y40         FDRE                                         r  uut3/uut1/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  uut3/uut1/hcs_reg[0]/Q
                         net (fo=111, routed)         2.445     4.464    uut3/uut1/hc[0]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.152     4.616 r  uut3/uut1/hcs[1]_i_1/O
                         net (fo=1, routed)           0.382     4.999    uut3/uut1/p_0_in__0[1]
    SLICE_X37Y40         FDRE                                         r  uut3/uut1/hcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.457    10.717    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.443    10.703    uut3/uut1/clk_out1
    SLICE_X37Y40         FDRE                                         r  uut3/uut1/hcs_reg[1]/C
                         clock pessimism              0.120    10.823    
                         clock uncertainty           -0.073    10.750    
    SLICE_X37Y40         FDRE (Setup_fdre_C_D)       -0.283    10.467    uut3/uut1/hcs_reg[1]
  -------------------------------------------------------------------
                         required time                         10.467    
                         arrival time                          -4.999    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 uut3/uut1/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/hcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.828ns (22.416%)  route 2.866ns (77.584%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 10.701 - 9.259 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.575     1.575    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561     1.561    uut3/uut1/clk_out1
    SLICE_X36Y37         FDRE                                         r  uut3/uut1/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  uut3/uut1/hcs_reg[6]/Q
                         net (fo=24, routed)          1.511     3.528    uut3/uut1/hc[6]
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.652 r  uut3/uut1/vsenable_i_2/O
                         net (fo=1, routed)           0.669     4.321    uut3/uut1/vsenable_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124     4.445 f  uut3/uut1/vsenable_i_1/O
                         net (fo=6, routed)           0.686     5.131    uut3/uut1/load
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.124     5.255 r  uut3/uut1/hcs[10]_i_1/O
                         net (fo=1, routed)           0.000     5.255    uut3/uut1/p_0_in__0[10]
    SLICE_X36Y37         FDRE                                         r  uut3/uut1/hcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.457    10.717    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.441    10.701    uut3/uut1/clk_out1
    SLICE_X36Y37         FDRE                                         r  uut3/uut1/hcs_reg[10]/C
                         clock pessimism              0.120    10.821    
                         clock uncertainty           -0.073    10.748    
    SLICE_X36Y37         FDRE (Setup_fdre_C_D)        0.029    10.777    uut3/uut1/hcs_reg[10]
  -------------------------------------------------------------------
                         required time                         10.777    
                         arrival time                          -5.255    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 uut3/uut1/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.854ns (22.958%)  route 2.866ns (77.042%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 10.701 - 9.259 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.575     1.575    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561     1.561    uut3/uut1/clk_out1
    SLICE_X36Y37         FDRE                                         r  uut3/uut1/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  uut3/uut1/hcs_reg[6]/Q
                         net (fo=24, routed)          1.511     3.528    uut3/uut1/hc[6]
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.652 r  uut3/uut1/vsenable_i_2/O
                         net (fo=1, routed)           0.669     4.321    uut3/uut1/vsenable_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124     4.445 f  uut3/uut1/vsenable_i_1/O
                         net (fo=6, routed)           0.686     5.131    uut3/uut1/load
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.150     5.281 r  uut3/uut1/hcs[9]_i_1/O
                         net (fo=1, routed)           0.000     5.281    uut3/uut1/hcs[9]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  uut3/uut1/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.457    10.717    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.441    10.701    uut3/uut1/clk_out1
    SLICE_X36Y37         FDRE                                         r  uut3/uut1/hcs_reg[9]/C
                         clock pessimism              0.120    10.821    
                         clock uncertainty           -0.073    10.748    
    SLICE_X36Y37         FDRE (Setup_fdre_C_D)        0.075    10.823    uut3/uut1/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 uut3/uut1/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/vcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.058ns (29.321%)  route 2.550ns (70.679%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 10.695 - 9.259 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.575     1.575    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.554     1.554    uut3/uut1/clk_out1
    SLICE_X36Y31         FDRE                                         r  uut3/uut1/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  uut3/uut1/vcs_reg[1]/Q
                         net (fo=11, routed)          1.154     3.164    uut3/uut1/vc[1]
    SLICE_X37Y31         LUT4 (Prop_lut4_I1_O)        0.124     3.288 f  uut3/uut1/vcs[8]_i_2/O
                         net (fo=5, routed)           0.811     4.099    uut3/uut1/vcs[8]_i_2_n_0
    SLICE_X38Y30         LUT4 (Prop_lut4_I3_O)        0.150     4.249 r  uut3/uut1/vcs[10]_i_2/O
                         net (fo=2, routed)           0.586     4.835    uut3/uut1/vcs[10]_i_2_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.328     5.163 r  uut3/uut1/vcs[10]_i_1/O
                         net (fo=1, routed)           0.000     5.163    uut3/uut1/p_0_in[10]
    SLICE_X39Y31         FDRE                                         r  uut3/uut1/vcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.457    10.717    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.435    10.695    uut3/uut1/clk_out1
    SLICE_X39Y31         FDRE                                         r  uut3/uut1/vcs_reg[10]/C
                         clock pessimism              0.095    10.790    
                         clock uncertainty           -0.073    10.717    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.029    10.746    uut3/uut1/vcs_reg[10]
  -------------------------------------------------------------------
                         required time                         10.746    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 uut3/uut1/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/hcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.828ns (24.664%)  route 2.529ns (75.336%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 10.701 - 9.259 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.575     1.575    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.561     1.561    uut3/uut1/clk_out1
    SLICE_X36Y37         FDRE                                         r  uut3/uut1/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  uut3/uut1/hcs_reg[6]/Q
                         net (fo=24, routed)          1.511     3.528    uut3/uut1/hc[6]
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.652 r  uut3/uut1/vsenable_i_2/O
                         net (fo=1, routed)           0.669     4.321    uut3/uut1/vsenable_i_2_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.124     4.445 f  uut3/uut1/vsenable_i_1/O
                         net (fo=6, routed)           0.349     4.795    uut3/uut1/load
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  uut3/uut1/hcs[7]_i_1/O
                         net (fo=1, routed)           0.000     4.919    uut3/uut1/hcs[7]_i_1_n_0
    SLICE_X39Y37         FDRE                                         r  uut3/uut1/hcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.457    10.717    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.441    10.701    uut3/uut1/clk_out1
    SLICE_X39Y37         FDRE                                         r  uut3/uut1/hcs_reg[7]/C
                         clock pessimism              0.095    10.796    
                         clock uncertainty           -0.073    10.723    
    SLICE_X39Y37         FDRE (Setup_fdre_C_D)        0.031    10.754    uut3/uut1/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         10.754    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 uut3/uut1/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/hcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.580ns (19.175%)  route 2.445ns (80.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 10.703 - 9.259 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.575     1.575    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.563     1.563    uut3/uut1/clk_out1
    SLICE_X37Y40         FDRE                                         r  uut3/uut1/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     2.019 f  uut3/uut1/hcs_reg[0]/Q
                         net (fo=111, routed)         2.445     4.464    uut3/uut1/hc[0]
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.588 r  uut3/uut1/hcs[0]_i_1/O
                         net (fo=1, routed)           0.000     4.588    uut3/uut1/p_0_in__0[0]
    SLICE_X37Y40         FDRE                                         r  uut3/uut1/hcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         1.457    10.717    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          1.443    10.703    uut3/uut1/clk_out1
    SLICE_X37Y40         FDRE                                         r  uut3/uut1/hcs_reg[0]/C
                         clock pessimism              0.120    10.823    
                         clock uncertainty           -0.073    10.750    
    SLICE_X37Y40         FDRE (Setup_fdre_C_D)        0.029    10.779    uut3/uut1/hcs_reg[0]
  -------------------------------------------------------------------
                         required time                         10.779    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  6.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uut3/uut1/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/vcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.549     0.549    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.555     0.555    uut3/uut1/clk_out1
    SLICE_X39Y30         FDRE                                         r  uut3/uut1/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  uut3/uut1/vcs_reg[5]/Q
                         net (fo=13, routed)          0.111     0.807    uut3/uut1/vc[5]
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.045     0.852 r  uut3/uut1/vcs[7]_i_1/O
                         net (fo=1, routed)           0.000     0.852    uut3/uut1/p_0_in[7]
    SLICE_X38Y30         FDRE                                         r  uut3/uut1/vcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.817     0.817    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.822     0.822    uut3/uut1/clk_out1
    SLICE_X38Y30         FDRE                                         r  uut3/uut1/vcs_reg[7]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.120     0.688    uut3/uut1/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uut3/uut1/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/vcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.549     0.549    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.556     0.556    uut3/uut1/clk_out1
    SLICE_X36Y31         FDRE                                         r  uut3/uut1/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  uut3/uut1/vcs_reg[1]/Q
                         net (fo=11, routed)          0.110     0.807    uut3/uut1/vc[1]
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.852 r  uut3/uut1/vcs[4]_i_1/O
                         net (fo=1, routed)           0.000     0.852    uut3/uut1/p_0_in[4]
    SLICE_X37Y31         FDRE                                         r  uut3/uut1/vcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.817     0.817    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.823     0.823    uut3/uut1/clk_out1
    SLICE_X37Y31         FDRE                                         r  uut3/uut1/vcs_reg[4]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.092     0.661    uut3/uut1/vcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uut3/uut1/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.549     0.549    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.555     0.555    uut3/uut1/clk_out1
    SLICE_X38Y30         FDRE                                         r  uut3/uut1/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  uut3/uut1/vcs_reg[7]/Q
                         net (fo=12, routed)          0.117     0.836    uut3/uut1/vc[7]
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.881 r  uut3/uut1/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.881    uut3/uut1/p_0_in[8]
    SLICE_X39Y30         FDRE                                         r  uut3/uut1/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.817     0.817    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.822     0.822    uut3/uut1/clk_out1
    SLICE_X39Y30         FDRE                                         r  uut3/uut1/vcs_reg[8]/C
                         clock pessimism             -0.254     0.568    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.092     0.660    uut3/uut1/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 uut3/uut1/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/hcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.225%)  route 0.192ns (50.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.549     0.549    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.562     0.562    uut3/uut1/clk_out1
    SLICE_X37Y40         FDRE                                         r  uut3/uut1/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  uut3/uut1/hcs_reg[0]/Q
                         net (fo=111, routed)         0.192     0.894    uut3/uut1/hc[0]
    SLICE_X36Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.939 r  uut3/uut1/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.939    uut3/uut1/p_0_in__0[5]
    SLICE_X36Y39         FDRE                                         r  uut3/uut1/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.817     0.817    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.830     0.830    uut3/uut1/clk_out1
    SLICE_X36Y39         FDRE                                         r  uut3/uut1/hcs_reg[5]/C
                         clock pessimism             -0.253     0.577    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.091     0.668    uut3/uut1/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 uut3/uut1/hcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/hcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.549     0.549    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.560     0.560    uut3/uut1/clk_out1
    SLICE_X37Y37         FDRE                                         r  uut3/uut1/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  uut3/uut1/hcs_reg[2]/Q
                         net (fo=121, routed)         0.180     0.881    uut3/uut1/hc[2]
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.045     0.926 r  uut3/uut1/hcs[2]_i_1/O
                         net (fo=1, routed)           0.000     0.926    uut3/uut1/p_0_in__0[2]
    SLICE_X37Y37         FDRE                                         r  uut3/uut1/hcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.817     0.817    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.828     0.828    uut3/uut1/clk_out1
    SLICE_X37Y37         FDRE                                         r  uut3/uut1/hcs_reg[2]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.091     0.651    uut3/uut1/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 uut3/uut1/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/vcs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.668%)  route 0.143ns (50.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.549     0.549    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.557     0.557    uut3/uut1/clk_out1
    SLICE_X39Y32         FDRE                                         r  uut3/uut1/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  uut3/uut1/vsenable_reg/Q
                         net (fo=11, routed)          0.143     0.840    uut3/uut1/vsenable
    SLICE_X38Y31         FDRE                                         r  uut3/uut1/vcs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.817     0.817    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.823     0.823    uut3/uut1/clk_out1
    SLICE_X38Y31         FDRE                                         r  uut3/uut1/vcs_reg[3]/C
                         clock pessimism             -0.253     0.570    
    SLICE_X38Y31         FDRE (Hold_fdre_C_CE)       -0.016     0.554    uut3/uut1/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 uut3/uut1/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/vcs_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.668%)  route 0.143ns (50.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.549     0.549    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.557     0.557    uut3/uut1/clk_out1
    SLICE_X39Y32         FDRE                                         r  uut3/uut1/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  uut3/uut1/vsenable_reg/Q
                         net (fo=11, routed)          0.143     0.840    uut3/uut1/vsenable
    SLICE_X38Y31         FDRE                                         r  uut3/uut1/vcs_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.817     0.817    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.823     0.823    uut3/uut1/clk_out1
    SLICE_X38Y31         FDRE                                         r  uut3/uut1/vcs_reg[9]/C
                         clock pessimism             -0.253     0.570    
    SLICE_X38Y31         FDRE (Hold_fdre_C_CE)       -0.016     0.554    uut3/uut1/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 uut3/uut1/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/vcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.329%)  route 0.190ns (47.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.549     0.549    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.555     0.555    uut3/uut1/clk_out1
    SLICE_X38Y30         FDRE                                         r  uut3/uut1/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  uut3/uut1/vcs_reg[7]/Q
                         net (fo=12, routed)          0.190     0.909    uut3/uut1/vc[7]
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.954 r  uut3/uut1/vcs[10]_i_1/O
                         net (fo=1, routed)           0.000     0.954    uut3/uut1/p_0_in[10]
    SLICE_X39Y31         FDRE                                         r  uut3/uut1/vcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.817     0.817    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.823     0.823    uut3/uut1/clk_out1
    SLICE_X39Y31         FDRE                                         r  uut3/uut1/vcs_reg[10]/C
                         clock pessimism             -0.253     0.570    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.091     0.661    uut3/uut1/vcs_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 uut3/uut1/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/vcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.931%)  route 0.210ns (50.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.549     0.549    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.556     0.556    uut3/uut1/clk_out1
    SLICE_X38Y31         FDRE                                         r  uut3/uut1/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  uut3/uut1/vcs_reg[3]/Q
                         net (fo=10, routed)          0.210     0.929    uut3/uut1/vc[3]
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.974 r  uut3/uut1/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.974    uut3/uut1/p_0_in[3]
    SLICE_X38Y31         FDRE                                         r  uut3/uut1/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.817     0.817    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.823     0.823    uut3/uut1/clk_out1
    SLICE_X38Y31         FDRE                                         r  uut3/uut1/vcs_reg[3]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.120     0.676    uut3/uut1/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 uut3/uut1/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            uut3/uut1/vcs_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.668%)  route 0.143ns (50.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.549     0.549    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.557     0.557    uut3/uut1/clk_out1
    SLICE_X39Y32         FDRE                                         r  uut3/uut1/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  uut3/uut1/vsenable_reg/Q
                         net (fo=11, routed)          0.143     0.840    uut3/uut1/vsenable
    SLICE_X39Y31         FDRE                                         r  uut3/uut1/vcs_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=398, routed)         0.817     0.817    uut4/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uut4/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uut4/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uut4/inst/clkout1_buf/O
                         net (fo=23, routed)          0.823     0.823    uut3/uut1/clk_out1
    SLICE_X39Y31         FDRE                                         r  uut3/uut1/vcs_reg[10]/C
                         clock pessimism             -0.253     0.570    
    SLICE_X39Y31         FDRE (Hold_fdre_C_CE)       -0.039     0.531    uut3/uut1/vcs_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { uut4/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    uut4/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  uut4/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y40     uut3/uut1/hcs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X36Y37     uut3/uut1/hcs_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y40     uut3/uut1/hcs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y37     uut3/uut1/hcs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y37     uut3/uut1/hcs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X36Y38     uut3/uut1/hcs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X36Y39     uut3/uut1/hcs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X36Y37     uut3/uut1/hcs_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  uut4/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y40     uut3/uut1/hcs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y40     uut3/uut1/hcs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y38     uut3/uut1/hcs_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y39     uut3/uut1/hcs_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y30     uut3/uut1/vcs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y30     uut3/uut1/vcs_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y30     uut3/uut1/vcs_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y30     uut3/uut1/vcs_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y30     uut3/uut1/vcs_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y37     uut3/uut1/hcs_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y40     uut3/uut1/hcs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y40     uut3/uut1/hcs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y37     uut3/uut1/hcs_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y37     uut3/uut1/hcs_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y40     uut3/uut1/hcs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y40     uut3/uut1/hcs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y37     uut3/uut1/hcs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y37     uut3/uut1/hcs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     uut3/uut1/hcs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y37     uut3/uut1/hcs_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uut4/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    uut4/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  uut4/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  uut4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  uut4/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  uut4/inst/mmcm_adv_inst/CLKFBOUT



