# ignore timegen and excel file
*.tim
*.xlsx

# ignore xilinx file
task_1/task1.xi/*
!task_1/task1.xi/fpga_task1.xpr
task_2/xi_median_filter/*
!task_2/xi_median_filter/xi_median_filter.xpr

task_3/design_src/*
!task_3/design_src/*.cpp
!task_3/design_src/*.h
!task_3/design_src/*.m
!task_3/design_src/*.mat
!task_3/design_src/*.txt
*.json

.vs
.vscode
