$date
	Thu May 19 11:21:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tv_lfsr $end
$scope module dut $end
$var wire 1 ! i_Clk $end
$var wire 1 " i_Enable $end
$var wire 1 # i_Seed_DV $end
$var wire 3 $ i_Seed_Data [2:0] $end
$var wire 3 % o_LFSR_Data [2:0] $end
$var wire 1 & o_LFSR_Done $end
$var reg 3 ' r_LFSR [3:1] $end
$var reg 1 ( r_XOR $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b0 '
0&
b0 %
b110 $
0#
0"
0!
$end
#100
1!
#150
1#
1"
#200
0!
#300
1(
1&
b110 %
b110 '
1!
#350
0#
#400
0!
#500
0(
0&
b101 %
b101 '
1!
#600
0!
#700
b10 %
b10 '
1!
#800
0!
#900
1(
b100 %
b100 '
1!
#1000
0!
#1100
b1 %
b1 '
1!
#1200
0!
#1300
b11 %
b11 '
1!
#1400
0!
#1500
0(
b111 %
b111 '
1!
#1600
0!
#1700
1(
1&
b110 %
b110 '
1!
#1800
0!
#1900
0(
0&
b101 %
b101 '
1!
#2000
0!
#2100
b10 %
b10 '
1!
#2200
0!
#2300
1(
b100 %
b100 '
1!
#2400
0!
#2500
b1 %
b1 '
1!
#2600
0!
#2700
b11 %
b11 '
1!
#2800
0!
#2900
0(
b111 %
b111 '
1!
#3000
0!
#3100
1(
1&
b110 %
b110 '
1!
#3200
0!
#3300
0(
0&
b101 %
b101 '
1!
#3400
0!
#3500
b10 %
b10 '
1!
#3600
0!
#3700
1(
b100 %
b100 '
1!
#3800
0!
#3900
b1 %
b1 '
1!
#4000
0!
