/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi4stream_vip_v1_1_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi4stream_vip_v1_1_3 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi4stream_vip_v1_1_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 -L axi4stream_vip_v1_1_3 -L xilinx_vip +incdir+/home/feilong/.cxl.ip/incl -sv -work axi4stream_vip_v1_1_3 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi4stream_vip_v1_1_3/.cxl.systemverilog.axi4stream_vip_v1_1_3.axi4stream_vip_v1_1_3.lin64.cmf
