{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 19:05:46 2018 " "Info: Processing started: Tue Feb 20 19:05:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off complex_device -c complex_device --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off complex_device -c complex_device --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "complex_device.vhd" "" { Text "D:/711M/complex_device/complex_device.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divider:comp_divider\|dvd_out " "Info: Detected ripple clock \"divider:comp_divider\|dvd_out\" as buffer" {  } { { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divider:comp_divider\|dvd_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register divider:comp_divider\|cnt\[0\] register divider:comp_divider\|cnt\[5\] 369.41 MHz 2.707 ns Internal " "Info: Clock \"clock\" has Internal fmax of 369.41 MHz between source register \"divider:comp_divider\|cnt\[0\]\" and destination register \"divider:comp_divider\|cnt\[5\]\" (period= 2.707 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.468 ns + Longest register register " "Info: + Longest register to register delay is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divider:comp_divider\|cnt\[0\] 1 REG LCFF_X24_Y5_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 3; REG Node = 'divider:comp_divider\|cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:comp_divider|cnt[0] } "NODE_NAME" } } { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.596 ns) 0.964 ns divider:comp_divider\|Add0~1 2 COMB LCCOMB_X24_Y5_N14 2 " "Info: 2: + IC(0.368 ns) + CELL(0.596 ns) = 0.964 ns; Loc. = LCCOMB_X24_Y5_N14; Fanout = 2; COMB Node = 'divider:comp_divider\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { divider:comp_divider|cnt[0] divider:comp_divider|Add0~1 } "NODE_NAME" } } { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.044 ns divider:comp_divider\|Add0~3 3 COMB LCCOMB_X24_Y5_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.044 ns; Loc. = LCCOMB_X24_Y5_N16; Fanout = 2; COMB Node = 'divider:comp_divider\|Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:comp_divider|Add0~1 divider:comp_divider|Add0~3 } "NODE_NAME" } } { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.124 ns divider:comp_divider\|Add0~5 4 COMB LCCOMB_X24_Y5_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.124 ns; Loc. = LCCOMB_X24_Y5_N18; Fanout = 2; COMB Node = 'divider:comp_divider\|Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:comp_divider|Add0~3 divider:comp_divider|Add0~5 } "NODE_NAME" } } { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.204 ns divider:comp_divider\|Add0~7 5 COMB LCCOMB_X24_Y5_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.204 ns; Loc. = LCCOMB_X24_Y5_N20; Fanout = 2; COMB Node = 'divider:comp_divider\|Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:comp_divider|Add0~5 divider:comp_divider|Add0~7 } "NODE_NAME" } } { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.284 ns divider:comp_divider\|Add0~9 6 COMB LCCOMB_X24_Y5_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.284 ns; Loc. = LCCOMB_X24_Y5_N22; Fanout = 2; COMB Node = 'divider:comp_divider\|Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { divider:comp_divider|Add0~7 divider:comp_divider|Add0~9 } "NODE_NAME" } } { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.742 ns divider:comp_divider\|Add0~10 7 COMB LCCOMB_X24_Y5_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 1.742 ns; Loc. = LCCOMB_X24_Y5_N24; Fanout = 1; COMB Node = 'divider:comp_divider\|Add0~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { divider:comp_divider|Add0~9 divider:comp_divider|Add0~10 } "NODE_NAME" } } { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.322 ns) 2.372 ns divider:comp_divider\|cnt~8 8 COMB LCCOMB_X24_Y5_N4 1 " "Info: 8: + IC(0.308 ns) + CELL(0.322 ns) = 2.372 ns; Loc. = LCCOMB_X24_Y5_N4; Fanout = 1; COMB Node = 'divider:comp_divider\|cnt~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { divider:comp_divider|Add0~10 divider:comp_divider|cnt~8 } "NODE_NAME" } } { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.468 ns divider:comp_divider\|cnt\[5\] 9 REG LCFF_X24_Y5_N5 3 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 2.468 ns; Loc. = LCFF_X24_Y5_N5; Fanout = 3; REG Node = 'divider:comp_divider\|cnt\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { divider:comp_divider|cnt~8 divider:comp_divider|cnt[5] } "NODE_NAME" } } { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.792 ns ( 72.61 % ) " "Info: Total cell delay = 1.792 ns ( 72.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.676 ns ( 27.39 % ) " "Info: Total interconnect delay = 0.676 ns ( 27.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { divider:comp_divider|cnt[0] divider:comp_divider|Add0~1 divider:comp_divider|Add0~3 divider:comp_divider|Add0~5 divider:comp_divider|Add0~7 divider:comp_divider|Add0~9 divider:comp_divider|Add0~10 divider:comp_divider|cnt~8 divider:comp_divider|cnt[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { divider:comp_divider|cnt[0] {} divider:comp_divider|Add0~1 {} divider:comp_divider|Add0~3 {} divider:comp_divider|Add0~5 {} divider:comp_divider|Add0~7 {} divider:comp_divider|Add0~9 {} divider:comp_divider|Add0~10 {} divider:comp_divider|cnt~8 {} divider:comp_divider|cnt[5] {} } { 0.000ns 0.368ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.308ns 0.000ns } { 0.000ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.852 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "complex_device.vhd" "" { Text "D:/711M/complex_device/complex_device.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "complex_device.vhd" "" { Text "D:/711M/complex_device/complex_device.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.852 ns divider:comp_divider\|cnt\[5\] 3 REG LCFF_X24_Y5_N5 3 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X24_Y5_N5; Fanout = 3; REG Node = 'divider:comp_divider\|cnt\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clock~clkctrl divider:comp_divider|cnt[5] } "NODE_NAME" } } { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.08 % ) " "Info: Total cell delay = 1.628 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.224 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clock clock~clkctrl divider:comp_divider|cnt[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clock {} clock~combout {} clock~clkctrl {} divider:comp_divider|cnt[5] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.852 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "complex_device.vhd" "" { Text "D:/711M/complex_device/complex_device.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "complex_device.vhd" "" { Text "D:/711M/complex_device/complex_device.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.852 ns divider:comp_divider\|cnt\[0\] 3 REG LCFF_X24_Y5_N15 3 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.852 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 3; REG Node = 'divider:comp_divider\|cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clock~clkctrl divider:comp_divider|cnt[0] } "NODE_NAME" } } { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.08 % ) " "Info: Total cell delay = 1.628 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.224 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clock clock~clkctrl divider:comp_divider|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clock {} clock~combout {} clock~clkctrl {} divider:comp_divider|cnt[0] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clock clock~clkctrl divider:comp_divider|cnt[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clock {} clock~combout {} clock~clkctrl {} divider:comp_divider|cnt[5] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clock clock~clkctrl divider:comp_divider|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clock {} clock~combout {} clock~clkctrl {} divider:comp_divider|cnt[0] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { divider:comp_divider|cnt[0] divider:comp_divider|Add0~1 divider:comp_divider|Add0~3 divider:comp_divider|Add0~5 divider:comp_divider|Add0~7 divider:comp_divider|Add0~9 divider:comp_divider|Add0~10 divider:comp_divider|cnt~8 divider:comp_divider|cnt[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { divider:comp_divider|cnt[0] {} divider:comp_divider|Add0~1 {} divider:comp_divider|Add0~3 {} divider:comp_divider|Add0~5 {} divider:comp_divider|Add0~7 {} divider:comp_divider|Add0~9 {} divider:comp_divider|Add0~10 {} divider:comp_divider|cnt~8 {} divider:comp_divider|cnt[5] {} } { 0.000ns 0.368ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.308ns 0.000ns } { 0.000ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clock clock~clkctrl divider:comp_divider|cnt[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clock {} clock~combout {} clock~clkctrl {} divider:comp_divider|cnt[5] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clock clock~clkctrl divider:comp_divider|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clock {} clock~combout {} clock~clkctrl {} divider:comp_divider|cnt[0] {} } { 0.000ns 0.000ns 0.238ns 0.986ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Q\[0\] counter:comp_counter\|counter_out\[0\] 13.615 ns register " "Info: tco from clock \"clock\" to destination pin \"Q\[0\]\" through register \"counter:comp_counter\|counter_out\[0\]\" is 13.615 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.727 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "complex_device.vhd" "" { Text "D:/711M/complex_device/complex_device.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(0.879 ns) 3.598 ns divider:comp_divider\|dvd_out 2 REG LCFF_X24_Y5_N13 1 " "Info: 2: + IC(1.693 ns) + CELL(0.879 ns) = 3.598 ns; Loc. = LCFF_X24_Y5_N13; Fanout = 1; REG Node = 'divider:comp_divider\|dvd_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { clock divider:comp_divider|dvd_out } "NODE_NAME" } } { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.000 ns) 5.153 ns divider:comp_divider\|dvd_out~clkctrl 3 COMB CLKCTRL_G13 8 " "Info: 3: + IC(1.555 ns) + CELL(0.000 ns) = 5.153 ns; Loc. = CLKCTRL_G13; Fanout = 8; COMB Node = 'divider:comp_divider\|dvd_out~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { divider:comp_divider|dvd_out divider:comp_divider|dvd_out~clkctrl } "NODE_NAME" } } { "../divider/divider.vhd" "" { Text "D:/711M/divider/divider.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.602 ns) 6.727 ns counter:comp_counter\|counter_out\[0\] 4 REG LCFF_X40_Y10_N25 1 " "Info: 4: + IC(0.972 ns) + CELL(0.602 ns) = 6.727 ns; Loc. = LCFF_X40_Y10_N25; Fanout = 1; REG Node = 'counter:comp_counter\|counter_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { divider:comp_divider|dvd_out~clkctrl counter:comp_counter|counter_out[0] } "NODE_NAME" } } { "../counter/counter.vhd" "" { Text "D:/711M/counter/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.27 % ) " "Info: Total cell delay = 2.507 ns ( 37.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.220 ns ( 62.73 % ) " "Info: Total interconnect delay = 4.220 ns ( 62.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.727 ns" { clock divider:comp_divider|dvd_out divider:comp_divider|dvd_out~clkctrl counter:comp_counter|counter_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.727 ns" { clock {} clock~combout {} divider:comp_divider|dvd_out {} divider:comp_divider|dvd_out~clkctrl {} counter:comp_counter|counter_out[0] {} } { 0.000ns 0.000ns 1.693ns 1.555ns 0.972ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../counter/counter.vhd" "" { Text "D:/711M/counter/counter.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.611 ns + Longest register pin " "Info: + Longest register to pin delay is 6.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:comp_counter\|counter_out\[0\] 1 REG LCFF_X40_Y10_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y10_N25; Fanout = 1; REG Node = 'counter:comp_counter\|counter_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:comp_counter|counter_out[0] } "NODE_NAME" } } { "../counter/counter.vhd" "" { Text "D:/711M/counter/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.791 ns) + CELL(2.820 ns) 6.611 ns Q\[0\] 2 PIN PIN_P6 0 " "Info: 2: + IC(3.791 ns) + CELL(2.820 ns) = 6.611 ns; Loc. = PIN_P6; Fanout = 0; PIN Node = 'Q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.611 ns" { counter:comp_counter|counter_out[0] Q[0] } "NODE_NAME" } } { "complex_device.vhd" "" { Text "D:/711M/complex_device/complex_device.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 42.66 % ) " "Info: Total cell delay = 2.820 ns ( 42.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.791 ns ( 57.34 % ) " "Info: Total interconnect delay = 3.791 ns ( 57.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.611 ns" { counter:comp_counter|counter_out[0] Q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.611 ns" { counter:comp_counter|counter_out[0] {} Q[0] {} } { 0.000ns 3.791ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.727 ns" { clock divider:comp_divider|dvd_out divider:comp_divider|dvd_out~clkctrl counter:comp_counter|counter_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.727 ns" { clock {} clock~combout {} divider:comp_divider|dvd_out {} divider:comp_divider|dvd_out~clkctrl {} counter:comp_counter|counter_out[0] {} } { 0.000ns 0.000ns 1.693ns 1.555ns 0.972ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.611 ns" { counter:comp_counter|counter_out[0] Q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.611 ns" { counter:comp_counter|counter_out[0] {} Q[0] {} } { 0.000ns 3.791ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 19:05:46 2018 " "Info: Processing ended: Tue Feb 20 19:05:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
