 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LCD_CTRL
Version: S-2021.06-SP2
Date   : Fri Feb 11 17:22:09 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: y_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: image_reg[32][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LCD_CTRL           tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  y_reg[0]/CK (DFFRHQX2)                   0.00       0.50 r
  y_reg[0]/Q (DFFRHQX2)                    0.25       0.75 r
  U7093/Y (BUFX8)                          0.12       0.87 r
  U3741/Y (INVX3)                          0.09       0.96 f
  U3754/Y (BUFX4)                          0.25       1.21 f
  U3757/Y (INVX6)                          0.31       1.52 r
  U5818/Y (CLKXOR2X8)                      0.46       1.98 r
  U4963/Y (NOR2X2)                         0.23       2.21 f
  U5465/Y (AND2X2)                         0.26       2.47 f
  U4535/Y (CLKBUFX3)                       0.83       3.30 f
  U11566/Y (AOI221XL)                      0.79       4.09 r
  U7995/Y (NAND4X1)                        0.30       4.39 f
  U4943/Y (AOI22X2)                        0.25       4.64 r
  U5422/Y (OAI221X2)                       0.23       4.87 f
  U5548/Y (NAND2BX2)                       0.30       5.17 f
  U4928/Y (OAI22X1)                        0.34       5.51 r
  U17732/Y (OAI221X2)                      0.21       5.72 f
  U17738/Y (AO22X4)                        0.28       6.00 f
  U7566/Y (OA21X4)                         0.20       6.20 f
  U4942/Y (CLKINVX12)                      0.10       6.29 r
  U4960/Y (INVX4)                          0.05       6.35 f
  U2457/Y (AO22X4)                         0.29       6.63 f
  U17726/Y (NAND2BX4)                      0.18       6.81 f
  U17725/Y (OAI222X2)                      0.41       7.22 r
  U5052/Y (OAI222X2)                       0.29       7.51 f
  U17736/Y (AO22X4)                        0.27       7.78 f
  U7567/Y (OA21X4)                         0.20       7.98 f
  U5059/Y (CLKINVX12)                      0.09       8.07 r
  U4493/Y (INVX12)                         0.08       8.15 f
  U2495/Y (AO22X4)                         0.20       8.36 f
  U2494/Y (AOI222X2)                       0.34       8.69 r
  U4498/Y (INVX3)                          0.16       8.85 f
  U4950/Y (BUFX8)                          0.23       9.08 f
  U5113/Y (BUFX20)                         0.17       9.25 f
  U9367/Y (OAI31XL)                        0.52       9.77 r
  U3856/Y (OAI221XL)                       0.36      10.13 f
  image_reg[32][2]/D (DFFRX1)              0.00      10.13 f
  data arrival time                                  10.13

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  image_reg[32][2]/CK (DFFRX1)             0.00      10.40 r
  library setup time                      -0.27      10.13
  data required time                                 10.13
  -----------------------------------------------------------
  data required time                                 10.13
  data arrival time                                 -10.13
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
