[debug] Created transactional ClassFileManager with tempDir = D:\ComputerScience\Projects\CPUdemo\hardware\target\scala-2.12\classes.bak
[debug] About to delete class files:
[debug] We backup class files:
[debug] Created transactional ClassFileManager with tempDir = D:\ComputerScience\Projects\CPUdemo\hardware\target\scala-2.12\classes.bak
[debug] About to delete class files:
[debug] We backup class files:
[debug] Registering generated classes:
[debug] 	DFF$$anon$2.class
[debug] 	MMIOSeg7Bundle.class
[debug] 	Top$delayedInit$body.class
[debug] 	ExternalSignalBundle.class
[debug] 	BoardSwitchBundle.class
[debug] 	NextPCGen$$anon$1.class
[debug] 	MemWriteSelector.class
[debug] 	RMemoryPort.class
[debug] 	ControlUnit.class
[debug] 	Switches.class
[debug] 	UARTrx$$anon$1.class
[debug] 	RAM.class
[debug] 	WriteDataSelector$.class
[debug] 	DataWidth$.class
[debug] 	NextPCGen$.class
[debug] 	ExtendEnum$RichEnumValue.class
[debug] 	Utils.class
[debug] 	ALU$$anon$1.class
[debug] 	OutRegisters$$anon$1.class
[debug] 	Button$$anon$1.class
[debug] 	ControlUnit$.class
[debug] 	PC$delayedInit$body.class
[debug] 	WriteDataSelector$delayedInit$body.class
[debug] 	UARTMemBundle.class
[debug] 	Operand2Type.class
[debug] 	OperandSelector$.class
[debug] 	MMIOConfig.class
[debug] 	InstructionDecoder$$anon$1.class
[debug] 	ImmGen$delayedInit$body.class
[debug] 	BoardConfig.class
[debug] 	CPUState$$anon$1.class
[debug] 	CMP$delayedInit$body.class
[debug] 	GenConfig$.class
[debug] 	ImmWidthType$.class
[debug] 	DeviceTop$$anon$1.class
[debug] 	MemoryDispatch.class
[debug] 	ALU.class
[debug] 	CoreConfig.class
[debug] 	CoreTop$delayedInit$body.class
[debug] 	UARTrx.class
[debug] 	UART_IP$$anon$2.class
[debug] 	CoreDebugIO.class
[debug] 	OperandSelector$delayedInit$body.class
[debug] 	CMP$.class
[debug] 	Debounce$$anon$1.class
[debug] 	ALU$delayedInit$body.class
[debug] 	CMPType$.class
[debug] 	BoardButtonBundle.class
[debug] 	BoardSeg7Bundle.class
[debug] 	DebugDetailConfig$.class
[debug] 	PC$.class
[debug] 	HexToSeg7.class
[debug] 	DualPortRAM.class
[debug] 	ControlUnit$$anon$1.class
[debug] 	Led.class
[debug] 	Switches$$anon$1.class
[debug] 	UARTLoader.class
[debug] 	AUSelector$$anon$1.class
[debug] 	Debounce.class
[debug] 	ImmWidthType.class
[debug] 	DebugDetailConfig.class
[debug] 	NextPCType$.class
[debug] 	AUSelector.class
[debug] 	OutRegisters$.class
[debug] 	CoreTop$$anon$1.class
[debug] 	UARTLoader$$anon$1.class
[debug] 	DFF.class
[debug] 	Button.class
[debug] 	BoardBundle.class
[debug] 	CoreTop.class
[debug] 	CMPType.class
[debug] 	UART.class
[debug] 	NextPCType.class
[debug] 	ALU$.class
[debug] 	MemoryDispatch$.class
[debug] 	Registers$delayedInit$body.class
[debug] 	MMIOButtonBundle.class
[debug] 	DataWidth.class
[debug] 	MemoryDispatch$delayedInit$body.class
[debug] 	NextPCGen.class
[debug] 	UARTtx$$anon$2.class
[debug] 	AUSelector$.class
[debug] 	DualPortRAM$.class
[debug] 	ImmGen$$anon$1.class
[debug] 	ImmGen.class
[debug] 	InsRAM.class
[debug] 	BoardConfig$.class
[debug] 	ControlUnit$delayedInit$body.class
[debug] 	WriteBackType$.class
[debug] 	MMIOOutBundle.class
[debug] 	OutRegisters.class
[debug] 	OperandSelector$$anon$1.class
[debug] 	Registers$$anon$1.class
[debug] 	ALUType$.class
[debug] 	CPUState.class
[debug] 	UARTtx.class
[debug] 	OperandSelector.class
[debug] 	OutRegisters$delayedInit$body.class
[debug] 	WriteDataSelector$$anon$1.class
[debug] 	CPUStateType$.class
[debug] 	MMIOConfig$.class
[debug] 	Operand2Type$.class
[debug] 	Top$.class
[debug] 	RWMemoryPort.class
[debug] 	AUType$.class
[debug] 	PC$$anon$1.class
[debug] 	DeviceTop.class
[debug] 	WriteBackType.class
[debug] 	Registers$.class
[debug] 	BoardLedBundle.class
[debug] 	ALUType.class
[debug] 	UART$$anon$1.class
[debug] 	CMP.class
[debug] 	RAM$.class
[debug] 	AUSelector$delayedInit$body.class
[debug] 	Utils$.class
[debug] 	GenConfig.class
[debug] 	CoreTop$.class
[debug] 	RegDebugIO.class
[debug] 	ExtendEnum.class
[debug] 	MMIOSwitchBundle.class
[debug] 	DataRAM.class
[debug] 	Seg7.class
[debug] 	ImmGen$.class
[debug] 	ClockSeparator.class
[debug] 	Seg7$$anon$1.class
[debug] 	AUType.class
[debug] 	ClockSeparator$$anon$1.class
[debug] 	InstructionDecoder.class
[debug] 	InstructionDecoder$delayedInit$body.class
[debug] 	PC.class
[debug] 	InstructionDecoder$.class
[debug] 	MemoryDispatch$$anon$1.class
[debug] 	Top.class
[debug] 	MemWriteSelector$$anon$1.class
[debug] 	CMP$$anon$1.class
[debug] 	WriteDataSelector.class
[debug] 	UART_IP.class
[debug] 	Registers.class
[debug] 	MMIOLedBundle.class
[debug] 	CPUStateType.class
[debug] 	NextPCGen$delayedInit$body.class
[debug] 	MMIOUARTBundle.class
[debug] 	BoardUARTBundle.class
[debug] 	HexToSeg7$$anon$2.class
[debug] 	Led$$anon$1.class
[debug] Removing the temporary directory used for backing up class files: D:\ComputerScience\Projects\CPUdemo\hardware\target\scala-2.12\classes.bak
