<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="mips.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1609319139" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1609319139">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609343089" xil_pn:in_ck="-4382462085092343931" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1609343089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ATcontroller.v"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="DA.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="MDU.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Timer.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="regD.v"/>
      <outfile xil_pn:name="regE.v"/>
      <outfile xil_pn:name="regM.v"/>
      <outfile xil_pn:name="regW.v"/>
      <outfile xil_pn:name="stageD.v"/>
      <outfile xil_pn:name="stageE.v"/>
      <outfile xil_pn:name="stageF.v"/>
      <outfile xil_pn:name="stageM.v"/>
      <outfile xil_pn:name="stageW.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1609343089" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7128511773193751507" xil_pn:start_ts="1609343089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609343089" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8500988390259651033" xil_pn:start_ts="1609343089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609319139" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7030738802500402749" xil_pn:start_ts="1609319139">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609343089" xil_pn:in_ck="-4382462085092343931" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1609343089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ATcontroller.v"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="DA.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="MDU.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Timer.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="regD.v"/>
      <outfile xil_pn:name="regE.v"/>
      <outfile xil_pn:name="regM.v"/>
      <outfile xil_pn:name="regW.v"/>
      <outfile xil_pn:name="stageD.v"/>
      <outfile xil_pn:name="stageE.v"/>
      <outfile xil_pn:name="stageF.v"/>
      <outfile xil_pn:name="stageM.v"/>
      <outfile xil_pn:name="stageW.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1609343092" xil_pn:in_ck="-4382462085092343931" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3382187881896454442" xil_pn:start_ts="1609343089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_beh.prj"/>
      <outfile xil_pn:name="tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1609343093" xil_pn:in_ck="5107405069666313645" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7051431581732268627" xil_pn:start_ts="1609343092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
