;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	SLT @127, -109
	SLT @127, -109
	MOV -17, <-20
	SLT @127, -109
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 300, 90
	SPL -107, @-21
	SUB @121, 103
	SUB @121, 103
	SPL -107, @-21
	SPL 229, -66
	JMP 701, -630
	SUB <0, @2
	ADD 223, 60
	ADD 223, 60
	SUB @0, 2
	ADD 223, 60
	SLT @127, -109
	SLT @127, -109
	ADD 210, 30
	CMP @127, -109
	SLT @127, -109
	SPL 400, 20
	JMP @672, #200
	JMP @672, #200
	JMP @672, #200
	SUB @20, @10
	MOV -17, <-20
	SPL 0, <-52
	SPL 400, 20
	ADD 230, 60
	SPL <127, #106
	SUB @127, @106
	CMP @127, -109
	CMP @127, -109
	SPL -107, @-21
	MOV -107, <-21
	ADD 230, 60
	MOV #7, -904
	SPL 0, <-52
	MOV -17, <-20
	SUB #0, -5
	SUB -409, <-20
	MOV -409, <-20
	SPL 0, <-52
	SLT @127, -109
	ADD 12, @-10
	SLT @127, -109
	MOV -17, <-20
