+ export MF=/SSD1T/debug/fsic_0913debug_fsic_onefile
+ MF=/SSD1T/debug/fsic_0913debug_fsic_onefile
+ export PRECHECK_ROOT=/SSD1T/debug/fsic_0913debug_fsic_onefile/mpw_precheck
+ PRECHECK_ROOT=/SSD1T/debug/fsic_0913debug_fsic_onefile/mpw_precheck
+ export LF=/SSD1T/debug/fsic_0913debug_fsic_onefile/log-0914
+ LF=/SSD1T/debug/fsic_0913debug_fsic_onefile/log-0914
+ export CLF=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab
+ CLF=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab
+ export CUPF=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project
+ CUPF=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project
+ cd /SSD1T/debug/fsic_0913debug_fsic_onefile
+ '[' '!' -d /SSD1T/debug/fsic_0913debug_fsic_onefile ']'
+ '[' '!' -d /SSD1T/debug/fsic_0913debug_fsic_onefile/log-0914 ']'
+ '[' -d /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab ']'
+ echo '/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab exist, remove it'
/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab exist, remove it
+ rm -rf /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab
+ '[' '!' -d /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab ']'
+ echo '/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab not exist, git clone it'
/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab not exist, git clone it
+ git clone -b 0916debug_tb https://github.com/TonyHo722/caravel-lab
Cloning into 'caravel-lab'...
+ '[' '!' -d /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project ']'
+ cd /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab
+ git log -1
+ tee /SSD1T/debug/fsic_0913debug_fsic_onefile/log-0914/mpw-8c-CLF-git-log.log
commit cc470e6cb1cde451e6f84f685cf3cc502a0a1763
Author: tonyho <TonyHo@via.com.tw>
Date:   Sat Sep 16 11:21:26 2023 +0800

    use include to check testbench issue
    update run_fsic to use 0916debug_tb branch
+ cd /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project
+ git log -1
+ tee /SSD1T/debug/fsic_0913debug_fsic_onefile/log-0914/mpw-8c-CUPF-git-log.log
commit a4ecba90bd78c797ab3f4cee61586635d4a33ced
Author: tonyho <TonyHo@via.com.tw>
Date:   Sat Sep 9 11:52:23 2023 +0800

    roll back user_project_wrapper.v for auto_bash script - run for la_test1
+ mkdir dependencies
mkdir: cannot create directory ‘dependencies’: File exists
++ pwd
+ export OPENLANE_ROOT=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/dependencies/openlane_src
+ OPENLANE_ROOT=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/dependencies/openlane_src
++ pwd
+ export PDK_ROOT=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/dependencies/pdks
+ PDK_ROOT=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/dependencies/pdks
+ export PDK=sky130A
+ PDK=sky130A
+ '[' '!' -d /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/caravel ']'
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/user_project_wrapper.v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/rtl/user_project_wrapper.v
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/user_proj_example.v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/rtl/user_proj_example.v
+ cat /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/fsic.vo
+ cat /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/axil_axis.sv.patch
+ cat /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/sw_caravel.v.patch
+ cat /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/config_ctrl.v
+ cat /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/fsic_clkrst.v
+ cat /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/io_serdes.v
+ cat /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/fsic_coreclk_phase_cnt.v
+ cat /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/fsic_io_serdes_rx.v
+ cat /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/mprj_io.sv
+ cat /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/user_subsys.all.v
+ cat /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/logic_anlz.dummy_io.vd
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/uprj_netlists.v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/rtl/uprj_netlists.v
+ mkdir /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111
mkdir: cannot create directory ‘/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111’: File exists
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/system_test111/Makefile /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111/Makefile
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/system_test111/system_test111.c /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111/system_test111.c
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/system_test111/system_test111_tb.v.patch /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111/system_test111_tb.v
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/system_test111/bench_ini.svh /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111/bench_ini.svh
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/system_test111/bench_vec.svh /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111/bench_vec.svh
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/system_test111/cpu_trace.v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111/cpu_trace.v
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/system_test111/dasm.v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111/dasm.v
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/system_test111/fpga.v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111/fpga.v
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/system_test111/fsic_clock.v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111/fsic_clock.v
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/system_test111/fsic_coreclk_phase_cnt.v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111/fsic_coreclk_phase_cnt.v
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/system_test111/fsic_io_serdes_rx.v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111/fsic_io_serdes_rx.v
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/system_test111/io_serdes.v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111/io_serdes.v
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/verify-fsic-rtl/system_test111/project_define.svh /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111/project_define.svh
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/caravel_user_project/includes.rtl.caravel_user_project.fsic /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/includes/includes.rtl.caravel_user_project
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/caravel_user_project/includes.gl.caravel_user_project.fsic /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/includes/includes.gl.caravel_user_project
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/caravel_user_project/includes.gl+sdf.caravel_user_project.fsic /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/includes/includes.gl+sdf.caravel_user_project
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/caravel_user_project/sim.makefile.fsic /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/openlane/user_proj_example/config.json /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/config.json
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/openlane/user_proj_example/pin_order.cfg /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/pin_order.cfg
+ cp /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel-lab/custom_design/fsic/openlane/user_project_wrapper/config.json /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_project_wrapper/config.json
+ make -d verify-system_test111-gl
+ tee /SSD1T/debug/fsic_0913debug_fsic_onefile/log-0914/mpw-8c-verify-system_test111-gl.log
GNU Make 4.2.1
Built for x86_64-pc-linux-gnu
Copyright (C) 1988-2016 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile 'Makefile'...
Updating makefiles....
 Considering target file 'Makefile'.
  Looking for an implicit rule for 'Makefile'.
  Trying pattern rule with stem 'Makefile'.
  Found an implicit rule for 'Makefile'.
  Finished prerequisites of target file 'Makefile'.
 No need to remake target 'Makefile'.
Updating goal targets....
Considering target file 'verify-system_test111-gl'.
 File 'verify-system_test111-gl' does not exist.
  Considering target file 'simenv'.
   File 'simenv' does not exist.
   Finished prerequisites of target file 'simenv'.
  Must remake target 'simenv'.
docker pull efabless/dv:latest
Putting child 0x55c6a835c130 (simenv) PID 666108 on the chain.
Live child 0x55c6a835c130 (simenv) PID 666108 
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
Reaping winning child 0x55c6a835c130 PID 666108 
Removing child 0x55c6a835c130 PID 666108 from chain.
  Successfully remade target file 'simenv'.
 Finished prerequisites of target file 'verify-system_test111-gl'.
Must remake target 'verify-system_test111-gl'.
docker run -v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project:/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project -v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/dependencies/pdks:/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/dependencies/pdks -v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/caravel:/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/caravel -e TARGET_PATH=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project -e PDK_ROOT=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/dependencies/pdks -e CARAVEL_ROOT=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/caravel -e TOOLS=/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937 -e DESIGNS=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project -e USER_PROJECT_VERILOG=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog -e PDK=sky130A -e CORE_VERILOG_PATH=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog -e CARAVEL_VERILOG_PATH=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/caravel/verilog -e MCW_ROOT=/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper -u $(id -u $USER):$(id -g $USER) efabless/dv:latest sh -c "source ~/.bashrc && cd /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/dv/system_test111 && export SIM=GL && make -d"
Putting child 0x55c6a8360650 (verify-system_test111-gl) PID 666159 on the chain.
Live child 0x55c6a8360650 (verify-system_test111-gl) PID 666159 
GNU Make 3.82
Built for x86_64-redhat-linux-gnu
Copyright (C) 2010  Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile `Makefile'...
Reading makefile `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile' (search path) (no ~ expansion)...
Reading makefile `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile' (search path) (no ~ expansion)...
Reading makefile `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile' (search path) (no ~ expansion)...
Reading makefile `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile' (search path) (no ~ expansion)...
Updating makefiles....
 Considering target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
  Looking for an implicit rule for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile,v'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/sim.makefile,v'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/sim.makefile'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.sim.makefile'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.sim.makefile'.
  No implicit rule found for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
  Finished prerequisites of target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
 No need to remake target `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
 Considering target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
  Looking for an implicit rule for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile,v'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/cpu.makefile,v'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/cpu.makefile'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.cpu.makefile'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.cpu.makefile'.
  No implicit rule found for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
  Finished prerequisites of target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
 No need to remake target `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
 Considering target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
  Looking for an implicit rule for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile,v'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/var.makefile,v'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/var.makefile'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.var.makefile'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.var.makefile'.
  No implicit rule found for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
  Finished prerequisites of target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
 No need to remake target `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
 Considering target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
  Looking for an implicit rule for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile,v'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/env.makefile,v'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/env.makefile'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.env.makefile'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.env.makefile'.
  No implicit rule found for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
  Finished prerequisites of target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
 No need to remake target `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
 Considering target file `Makefile'.
  Looking for an implicit rule for `Makefile'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `Makefile,v'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `RCS/Makefile,v'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `RCS/Makefile'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `s.Makefile'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `SCCS/s.Makefile'.
  No implicit rule found for `Makefile'.
  Finished prerequisites of target file `Makefile'.
 No need to remake target `Makefile'.
Updating goal targets....
Considering target file `all'.
 File `all' does not exist.
  Considering target file `system_test111.vcd'.
   File `system_test111.vcd' does not exist.
   Looking for an implicit rule for `system_test111.vcd'.
   Trying pattern rule with stem `system_test111'.
   Trying implicit prerequisite `system_test111.vvp'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `system_test111.vcd,v'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `RCS/system_test111.vcd,v'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `RCS/system_test111.vcd'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `s.system_test111.vcd'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `SCCS/s.system_test111.vcd'.
   Trying pattern rule with stem `system_test111'.
   Trying implicit prerequisite `system_test111.vvp'.
   Looking for a rule with intermediate file `system_test111.vvp'.
    Avoiding implicit rule recursion.
    Trying pattern rule with stem `system_test111'.
    Trying implicit prerequisite `system_test111_tb.v'.
    Trying implicit prerequisite `system_test111.hex'.
   Found an implicit rule for `system_test111.vcd'.
     Considering target file `system_test111_tb.v'.
      Looking for an implicit rule for `system_test111_tb.v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `system_test111_tb.v,v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `RCS/system_test111_tb.v,v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `RCS/system_test111_tb.v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `s.system_test111_tb.v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `SCCS/s.system_test111_tb.v'.
      No implicit rule found for `system_test111_tb.v'.
      Finished prerequisites of target file `system_test111_tb.v'.
     No need to remake target `system_test111_tb.v'.
     Considering target file `system_test111.hex'.
      Looking for an implicit rule for `system_test111.hex'.
      Trying pattern rule with stem `system_test111'.
      Trying implicit prerequisite `system_test111.elf'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `system_test111.hex,v'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `RCS/system_test111.hex,v'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `RCS/system_test111.hex'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `s.system_test111.hex'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `SCCS/s.system_test111.hex'.
      Trying pattern rule with stem `system_test111'.
      Trying implicit prerequisite `system_test111.elf'.
      Looking for a rule with intermediate file `system_test111.elf'.
       Avoiding implicit rule recursion.
       Trying pattern rule with stem `system_test111'.
       Trying implicit prerequisite `system_test111.c'.
       Trying rule prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
       Trying rule prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
       Trying rule prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
      Found an implicit rule for `system_test111.hex'.
        Considering target file `system_test111.c'.
         Looking for an implicit rule for `system_test111.c'.
         Trying pattern rule with stem `system_test111'.
         Trying implicit prerequisite `system_test111.w'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `system_test111.c,v'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `RCS/system_test111.c,v'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `RCS/system_test111.c'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `s.system_test111.c'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `SCCS/s.system_test111.c'.
         Trying pattern rule with stem `system_test111'.
         Trying implicit prerequisite `system_test111.w'.
         Looking for a rule with intermediate file `system_test111.w'.
          Avoiding implicit rule recursion.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `system_test111.w,v'.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `RCS/system_test111.w,v'.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `RCS/system_test111.w'.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `s.system_test111.w'.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `SCCS/s.system_test111.w'.
         No implicit rule found for `system_test111.c'.
         Finished prerequisites of target file `system_test111.c'.
        No need to remake target `system_test111.c'.
        Considering target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
         Looking for an implicit rule for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds,v'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/sections.lds,v'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/sections.lds'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.sections.lds'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.sections.lds'.
         No implicit rule found for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
         Finished prerequisites of target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
        No need to remake target `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
        Considering target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
         Looking for an implicit rule for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S,v'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/crt0_vex.S,v'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/crt0_vex.S'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.crt0_vex.S'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.crt0_vex.S'.
         No implicit rule found for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
         Finished prerequisites of target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
        No need to remake target `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
        Considering target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
         Looking for an implicit rule for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
         Trying pattern rule with stem `isr'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c,v'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.c,v'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.c'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.isr.c'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.isr.c'.
         Trying pattern rule with stem `isr'.
         Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w'.
         Looking for a rule with intermediate file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w'.
          Avoiding implicit rule recursion.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w,v'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.w,v'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.w'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.isr.w'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.isr.w'.
         No implicit rule found for `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
         Finished prerequisites of target file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
        No need to remake target `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
      Considering target file `system_test111.elf'.
       File `system_test111.elf' does not exist.
        Pruning file `system_test111.c'.
        Pruning file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
        Pruning file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
        Pruning file `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
       Finished prerequisites of target file `system_test111.elf'.
      Must remake target `system_test111.elf'.
Invoking recipe from /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:37 to update target `system_test111.elf'.
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-gcc -g \
-I/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware \
-I/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/generated \
-I/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/ \
-I/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/common \
  -march=rv32i      -mabi=ilp32 -D__vexriscv__ \
-Wl,-Bstatic,-T,/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds,--strip-debug \
-ffreestanding -nostdlib -o system_test111.elf /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c system_test111.c
Putting child 0x22c03c0 (system_test111.elf) PID 22 on the chain.
Live child 0x22c03c0 (system_test111.elf) PID 22 
Reaping winning child 0x22c03c0 PID 22 
Removing child 0x22c03c0 PID 22 from chain.
      Successfully remade target file `system_test111.elf'.
      Finished prerequisites of target file `system_test111.hex'.
      Prerequisite `system_test111.elf' is newer than target `system_test111.hex'.
     Must remake target `system_test111.hex'.
Invoking recipe from /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:50 to update target `system_test111.hex'.
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-objcopy -O verilog system_test111.elf system_test111.hex 
Putting child 0x22c17c0 (system_test111.hex) PID 31 on the chain.
Live child 0x22c17c0 (system_test111.hex) PID 31 
Reaping winning child 0x22c17c0 PID 31 
# to fix flash base address
Live child 0x22c17c0 (system_test111.hex) PID 32 
Reaping winning child 0x22c17c0 PID 32 
sed -ie 's/@10/@00/g' system_test111.hex
Live child 0x22c17c0 (system_test111.hex) PID 33 
Reaping winning child 0x22c17c0 PID 33 
Removing child 0x22c17c0 PID 33 from chain.
     Successfully remade target file `system_test111.hex'.
   Considering target file `system_test111.vvp'.
    File `system_test111.vvp' does not exist.
     Pruning file `system_test111_tb.v'.
     Pruning file `system_test111.hex'.
    Finished prerequisites of target file `system_test111.vvp'.
   Must remake target `system_test111.vvp'.
Invoking recipe from /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:82 to update target `system_test111.vvp'.
iverilog -Ttyp -DFUNCTIONAL -DGL -DSIM -DUSE_POWER_PINS -DUNIT_DELAY=#1 \
        -g2012 \
        -f/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/includes/includes.gl.caravel \
        -f/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/verilog/includes/includes.gl.caravel_user_project -o system_test111.vvp system_test111_tb.v
Putting child 0x22c2a10 (system_test111.vvp) PID 34 on the chain.
Live child 0x22c2a10 (system_test111.vvp) PID 34 
/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/caravel/verilog/gl/caravel.v:4988: warning: input port clock is coerced to inout.
Reaping winning child 0x22c2a10 PID 34 
Removing child 0x22c2a10 PID 34 from chain.
   Successfully remade target file `system_test111.vvp'.
   Finished prerequisites of target file `system_test111.vcd'.
  Must remake target `system_test111.vcd'.
Invoking recipe from /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:117 to update target `system_test111.vcd'.
vvp  system_test111.vvp
Putting child 0x22c1730 (system_test111.vcd) PID 38 on the chain.
Live child 0x22c1730 (system_test111.vcd) PID 38 
