i j k1,1,1
i j k1,1,3
i j k1,1,5
i j k1,1,15
i j k1,2,3
i j k1,2,5
i j k1,2,15
i j k1,3,5
i j k1,3,15
i j k1,4,15
i j k1,6,15
i j k1,8,15
i j k1,12,15
i j k2,2,3
i j k2,2,5
i j k2,2,15
i j k2,3,5
i j k2,3,15
i j k2,4,15
i j k2,6,15
i j k2,8,15
i j k2,12,15
i j k4,3,15
i j k4,4,15
i j k4,6,15
i j k4,8,15
i j k8,4,15
i j k8,6,15
i j k16,8,5
P1, P2, P3: 16,8,5
Model Technology ModelSim DE vlog 2019.3 Compiler 2019.07 Jul 24 2019
Start time: 15:29:31 on Dec 03,2021
vlog net_64_33_9_10_16_30.sv tb_net_64_33_9_10_16_30.sv 
-- Compiling module layer1_64_33_16_16
-- Compiling module layer1_64_33_16_16_f_rom
-- Compiling module layer2_32_9_16_8
-- Compiling module layer2_32_9_16_8_f_rom
-- Compiling module layer3_24_10_16_5
-- Compiling module layer3_24_10_16_5_f_rom
-- Compiling module memory
-- Compiling module control
-- Compiling module mac
-- Compiling module net_64_33_9_10_16_30
-- Compiling module tb_net_64_33_9_10_16_30
** Warning: tb_net_64_33_9_10_16_30.sv(26): (vlog-2254) SystemVerilog testbench feature
(randomization or coverage) detected in the design.
These features are only supported in Questasim.

Top level modules:
	tb_net_64_33_9_10_16_30
End time: 15:29:31 on Dec 03,2021, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
Reading pref.tcl

# 2019.3

# vsim -c tb_net_64_33_9_10_16_30 -do "run -all; quit" 
# Start time: 15:29:32 on Dec 03,2021
# //  ModelSim DE 2019.3 Jul 24 2019 Linux 3.10.0-1160.36.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_net_64_33_9_10_16_30
# Loading work.net_64_33_9_10_16_30
# Loading work.layer1_64_33_16_16
# Loading work.control
# Loading work.layer1_64_33_16_16_f_rom
# Loading work.layer2_32_9_16_8
# Loading work.layer2_32_9_16_8_f_rom
# Loading work.layer3_24_10_16_5
# Loading work.layer3_24_10_16_5_f_rom
# Loading work.memory
# Loading work.mac
# run -all
#                32585 Simulated         225 outputs. Found           0 errors.
# ** Note: $finish    : tb_net_64_33_9_10_16_30.sv(90)
#    Time: 32585 ns  Iteration: 2  Instance: /tb_net_64_33_9_10_16_30
# End time: 15:29:32 on Dec 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
net_64_33_9_10_16_30

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.9
0.9
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_30
net_64_33_9_10_16_30
set SRC_FILE net_64_33_9_10_16_30.sv
net_64_33_9_10_16_30.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_30.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_30.sv
Compiling source file ./net_64_33_9_10_16_30.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_30'.
Information: Building the design 'layer1_64_33_16_16'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_16 line 120 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| layer1_64_33_16_16/118 |   16   |   16    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_8 line 319 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_8/317 |   8    |   16    |      3       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64,33,2". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_16_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:167: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:169: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:185: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:188: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:194: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_16_f_rom line 161 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE2 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32,9,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_8_f_rom line 360 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:540: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:543: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:546: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 80 of 97 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_30'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_30'. (DDB-72)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_30'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:28  286429.3      2.63   15956.8   18003.9                           6584221.0000
    0:03:28  286429.3      2.63   15956.8   18003.9                           6584221.0000
    0:03:28  286429.3      2.63   15956.8   18003.9                           6584221.0000
    0:03:29  286429.3      2.63   15956.8   18003.9                           6584221.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_30_DP_OP_5591J1_132_4477_1'
    0:05:35  242806.4      0.67   10201.2    1642.0                           5049728.0000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:35  242806.4      0.67   10201.2    1642.0                           5049728.0000
    0:05:36  242806.4      0.67   10201.2    1642.0                           5049728.0000
    0:05:43  242530.6      0.67   10204.0    1628.7                           5026045.5000
    0:05:44  242530.6      0.67   10204.0    1628.7                           5026045.5000
    0:06:03  243213.1      0.63   10184.1    1653.3                           5048510.0000
    0:06:03  243213.1      0.63   10184.1    1653.3                           5048510.0000
    0:06:03  243218.4      0.63   10184.0    1653.3                           5048700.0000
    0:06:03  243218.4      0.63   10184.0    1653.3                           5048700.0000
    0:06:05  243279.1      0.63   10183.5    1653.3                           5050781.0000
    0:06:05  243279.1      0.63   10183.5    1653.3                           5050781.0000
    0:06:23  244252.9      0.56    8919.1    1487.5                           5084859.0000
    0:06:23  244252.9      0.56    8919.1    1487.5                           5084859.0000
    0:06:24  244283.2      0.56    8919.0    1487.5                           5085809.0000

  Beginning Delay Optimization
  ----------------------------
    0:06:24  244283.2      0.56    8919.0    1487.5                           5085809.0000
    0:06:33  244480.6      0.55    8896.1    1478.0                           5092653.0000
    0:06:33  244480.6      0.55    8896.1    1478.0                           5092653.0000
    0:06:37  244515.4      0.55    8895.4    1478.0                           5093755.5000
    0:06:38  244521.3      0.55    8895.4    1478.0                           5094151.5000
    0:06:41  244583.0      0.54    8892.7    1478.0                           5096475.0000
    0:06:41  244583.0      0.54    8892.7    1478.0                           5096475.0000
    0:06:45  244642.9      0.54    8892.5    1476.9                           5098558.5000
    0:06:45  244643.4      0.54    8892.5    1476.9                           5098573.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:45  244643.4      0.54    8892.5    1476.9                           5098573.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:06:52  244662.5      0.53    7874.1     797.8 genLayer2/genblk1[7].mac/mult_in_reg[12]/D 5100114.0000
    0:06:52  244663.9      0.53    7873.9     797.8                           5100097.5000
    0:06:59  244765.2      0.53    7873.2     797.8                           5103431.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:00  244765.2      0.53    7873.2     797.8                           5103431.5000
    0:07:02  244521.8      0.53    7863.6     797.8                           5097532.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:33  244083.2      0.53    7859.2     797.8                           5087897.5000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:08:37  241613.9      0.50    6435.2       0.0 genLayer2/genblk1[5].mac/mult_in_reg[14]/D 5003925.0000
    0:08:38  241661.3      0.49    6416.7       0.0 genLayer1/genblk1[9].mac/mult_in_reg[14]/D 5005371.5000
    0:08:38  241680.9      0.49    6405.5       0.0                           5006029.0000
    0:08:45  241806.2      0.48    6344.4       0.0                           5010400.0000
    0:08:45  241806.2      0.48    6344.4       0.0                           5010400.0000
    0:08:53  241820.1      0.48    6163.5       0.0                           5010909.5000
    0:08:53  241820.1      0.48    6163.5       0.0                           5010909.5000
    0:08:54  241820.1      0.48    6163.5       0.0                           5010909.5000
    0:08:54  241820.1      0.48    6163.5       0.0                           5010909.5000
    0:08:54  241820.6      0.48    6163.5       0.0                           5010945.5000
    0:08:54  241820.6      0.48    6163.5       0.0                           5010945.5000
    0:08:56  241829.4      0.48    6163.3       0.0                           5011249.0000
    0:08:56  241829.4      0.48    6163.3       0.0                           5011249.0000
    0:09:04  242264.8      0.46    6065.7      10.6                           5026413.5000
    0:09:04  242264.8      0.46    6065.7      10.6                           5026413.5000
    0:09:05  242264.8      0.46    6065.7      10.6                           5026413.5000
    0:09:05  242264.8      0.46    6065.7      10.6                           5026413.5000
    0:09:05  242264.8      0.46    6065.7      10.6                           5026413.5000
    0:09:05  242264.8      0.46    6065.7      10.6                           5026413.5000
    0:09:05  242264.8      0.46    6065.7      10.6                           5026413.5000
    0:09:05  242264.8      0.46    6065.7      10.6                           5026413.5000
    0:09:05  242264.8      0.46    6065.7      10.6                           5026413.5000
    0:09:05  242264.8      0.46    6065.7      10.6                           5026413.5000
    0:09:06  242264.8      0.46    6065.7      10.6                           5026413.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:13  242264.8      0.46    6065.7      10.6                           5026413.5000
    0:09:23  240401.5      0.47    7739.2      10.6                           4958856.5000
    0:09:27  240839.9      0.44    7668.5       0.0 genLayer1/genblk1[8].mac/mult_in_reg[4]/D 4975475.0000
    0:09:30  241097.3      0.43    7619.5       0.0                           4985174.5000
    0:09:30  241097.3      0.43    7619.5       0.0                           4985174.5000
    0:09:37  241150.8      0.43    7517.0       0.0                           4988717.5000
    0:09:39  241029.0      0.43    7509.1       0.0                           4985104.5000
    0:09:43  240911.1      0.43    7509.0       0.0                           4981575.0000
    0:09:50  240865.7      0.43    7509.0       0.0                           4980295.5000
    0:10:03  240859.3      0.43    7509.0       0.0                           4980121.5000
    0:10:09  240772.3      0.43    7503.2       0.0                           4976306.5000
    0:10:16  241100.0      0.41    7380.8       2.1                           4988406.5000
    0:10:16  241100.0      0.41    7380.8       2.1                           4988406.5000
    0:10:16  241100.0      0.41    7380.8       2.1                           4988406.5000
    0:10:16  241100.0      0.41    7380.8       2.1                           4988406.5000
    0:10:16  241100.0      0.41    7380.8       2.1                           4988406.5000
    0:10:16  241100.0      0.41    7380.8       2.1                           4988406.5000
    0:10:16  241100.0      0.41    7380.8       2.1                           4988406.5000
    0:10:19  241100.3      0.41    7088.1       2.1                           4988286.5000
    0:10:26  241099.2      0.41    6591.5       2.1                           4987696.5000
    0:10:35  240819.4      0.41    6575.4       0.0                           4973826.5000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[14].mem_x/clk': 25964 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[15]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[14]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[13]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[12]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[11]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[10]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[9]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[8]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[7]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[6]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[5]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[4]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[3]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[2]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[1]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[0]': 1024 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:40:22 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         74901
Number of cells:                        64063
Number of combinational cells:          54723
Number of sequential cells:              9324
Number of macros/black boxes:               0
Number of buf/inv:                       6674
Number of references:                      75

Combinational area:             123297.385632
Buf/Inv area:                    14293.776101
Noncombinational area:          117521.987755
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                240819.373387
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:40:26 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_30   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 175.0225 mW   (99%)
  Net Switching Power  =   2.2700 mW    (1%)
                         ---------
Total Dynamic Power    = 177.2924 mW  (100%)

Cell Leakage Power     =   4.8155 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.7403e+05          197.0857        2.0241e+06        1.7625e+05  (  96.77%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.0123e+03        2.0728e+03        2.7914e+06        5.8766e+03  (   3.23%)
--------------------------------------------------------------------------------------------------
Total          1.7504e+05 uW     2.2698e+03 uW     4.8155e+06 nW     1.8212e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:40:27 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[1].mac/b_in_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[1].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_30
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[1].mac/b_in_reg[7]/CK (DFF_X1)        0.00 #     0.00 r
  genLayer2/genblk1[1].mac/b_in_reg[7]/Q (DFF_X1)         0.09       0.09 r
  U30403/ZN (XNOR2_X1)                                    0.07       0.16 r
  U31050/ZN (INV_X2)                                      0.07       0.22 f
  U27832/ZN (NAND2_X2)                                    0.11       0.33 r
  U27831/ZN (OAI22_X1)                                    0.06       0.39 f
  U33861/CO (FA_X1)                                       0.11       0.50 f
  U30539/ZN (OAI21_X1)                                    0.05       0.55 r
  U30537/ZN (NAND2_X1)                                    0.04       0.59 f
  U33813/ZN (XNOR2_X1)                                    0.06       0.65 f
  U33823/ZN (XNOR2_X1)                                    0.06       0.71 f
  U28257/ZN (NAND2_X1)                                    0.03       0.74 r
  U33860/ZN (NAND2_X1)                                    0.04       0.78 f
  U31007/ZN (INV_X1)                                      0.03       0.81 r
  U31005/ZN (NAND2_X1)                                    0.03       0.84 f
  U34588/ZN (XNOR2_X1)                                    0.06       0.90 f
  U34589/ZN (NOR2_X1)                                     0.05       0.95 r
  U34595/ZN (OAI21_X1)                                    0.03       0.98 f
  U34596/ZN (AOI21_X1)                                    0.05       1.04 r
  U34612/ZN (OAI211_X1)                                   0.04       1.08 f
  U44497/ZN (NAND2_X1)                                    0.03       1.11 r
  U44498/ZN (NAND2_X1)                                    0.03       1.14 f
  U44500/ZN (NAND2_X2)                                    0.08       1.22 r
  U44501/ZN (NAND2_X1)                                    0.04       1.26 f
  genLayer2/genblk1[1].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  genLayer2/genblk1[1].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       0.90 r
  library setup time                                     -0.04       0.86
  data required time                                                 0.86
  --------------------------------------------------------------------------
  data required time                                                 0.86
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.95
0.95
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_30
net_64_33_9_10_16_30
set SRC_FILE net_64_33_9_10_16_30.sv
net_64_33_9_10_16_30.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_30.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_30.sv
Compiling source file ./net_64_33_9_10_16_30.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_30'.
Information: Building the design 'layer1_64_33_16_16'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_16 line 120 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| layer1_64_33_16_16/118 |   16   |   16    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_8 line 319 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_8/317 |   8    |   16    |      3       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64,33,2". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_16_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:167: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:169: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:185: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:188: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:194: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_16_f_rom line 161 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE2 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32,9,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_8_f_rom line 360 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:540: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:543: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:546: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 80 of 97 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_30'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_30'. (DDB-72)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_30'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:26  280909.3      2.58   14716.5   12698.0                           6402376.5000
    0:03:26  280909.3      2.58   14716.5   12698.0                           6402376.5000
    0:03:26  280909.3      2.58   14716.5   12698.0                           6402376.5000
    0:03:27  280909.3      2.58   14716.5   12698.0                           6402376.5000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_64_33_9_10_16_30_DP_OP_5605J1_146_4477_1'
    0:06:00  242970.0      0.62    8922.7    1698.6                           5052728.5000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:00  242970.0      0.62    8922.7    1698.6                           5052728.5000
    0:06:01  242970.0      0.62    8922.7    1698.6                           5052728.5000
    0:06:09  242664.1      0.62    8957.6    1685.3                           5026850.0000
    0:06:09  242664.1      0.62    8957.6    1685.3                           5026850.0000
    0:06:16  243067.6      0.59    8942.5    1685.3                           5039495.5000
    0:06:16  243067.6      0.59    8942.5    1685.3                           5039495.5000
    0:06:16  243067.6      0.59    8942.5    1685.3                           5039495.5000
    0:06:16  243067.6      0.59    8942.5    1685.3                           5039495.5000
    0:06:17  243067.6      0.59    8942.5    1685.3                           5039495.5000
    0:06:17  243067.6      0.59    8942.5    1685.3                           5039495.5000
    0:06:47  244464.4      0.48    7089.1    1430.1                           5088857.5000
    0:06:47  244464.4      0.48    7089.1    1430.1                           5088857.5000
    0:06:52  244512.8      0.47    7088.2    1430.1                           5090377.5000

  Beginning Delay Optimization
  ----------------------------
    0:06:52  244510.4      0.48    7088.2    1430.1                           5090284.0000
    0:06:55  244558.5      0.47    7086.7    1430.1                           5091876.5000
    0:06:55  244558.5      0.47    7086.7    1430.1                           5091876.5000
    0:07:02  244630.9      0.47    7085.5    1425.7                           5094163.0000
    0:07:03  244653.8      0.47    7085.7    1425.7                           5095704.0000
    0:07:04  244672.4      0.47    7085.0    1425.7                           5096263.5000
    0:07:04  244672.4      0.47    7085.0    1425.7                           5096263.5000
    0:07:05  244672.4      0.47    7085.0    1425.7                           5096263.5000
    0:07:06  244698.2      0.47    7091.7    1449.1                           5097795.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:06  244698.2      0.47    7091.7    1449.1                           5097795.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:07:13  244745.8      0.46    6913.4     797.8 genLayer1/genblk1[14].mac/mult_in_reg[2]/D 5100108.5000
    0:07:14  244734.4      0.46    6912.2     797.8                           5099584.0000
    0:07:16  244746.1      0.46    6911.8     797.8                           5100067.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:17  244746.1      0.46    6911.8     797.8                           5100067.0000
    0:07:19  244586.5      0.46    6903.1     797.8                           5101563.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:49  244214.6      0.46    6899.5     797.8                           5093490.5000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:08:53  241811.3      0.42    5296.2       0.0 genLayer2/genblk1[0].mac/mult_in_reg[12]/D 5011582.0000
    0:08:54  241877.8      0.41    5290.1       0.0 genLayer2/genblk1[6].mac/mult_in_reg[12]/D 5013830.5000
    0:08:54  241929.4      0.40    5286.2       0.0                           5015595.5000
    0:08:56  241947.7      0.40    5269.5       0.0                           5016219.5000
    0:08:57  241947.7      0.40    5269.5       0.0                           5016219.5000
    0:09:04  241961.0      0.40    5219.4       0.0                           5017052.0000
    0:09:04  241961.0      0.40    5219.4       0.0                           5017052.0000
    0:09:04  241961.0      0.40    5219.4       0.0                           5017052.0000
    0:09:04  241961.0      0.40    5219.4       0.0                           5017052.0000
    0:09:04  241961.0      0.40    5219.4       0.0                           5017052.0000
    0:09:05  241961.0      0.40    5219.4       0.0                           5017052.0000
    0:09:05  241961.0      0.40    5219.4       0.0                           5017052.0000
    0:09:05  241961.0      0.40    5219.4       0.0                           5017052.0000
    0:09:11  242381.6      0.39    5152.0       3.9                           5031462.0000
    0:09:11  242381.6      0.39    5152.0       3.9                           5031462.0000
    0:09:13  242426.8      0.38    5151.4       3.9                           5032921.5000
    0:09:13  242426.8      0.38    5151.4       3.9                           5032921.5000
    0:09:18  242673.1      0.38    5147.9       3.9                           5041407.5000
    0:09:18  242673.1      0.38    5147.9       3.9                           5041407.5000
    0:09:20  242695.5      0.38    5147.8       3.9                           5042256.0000
    0:09:20  242695.5      0.38    5147.8       3.9                           5042256.0000
    0:09:20  242695.5      0.38    5147.8       3.9                           5042256.0000
    0:09:20  242695.5      0.38    5147.8       3.9                           5042256.0000
    0:09:21  242695.5      0.38    5147.8       3.9                           5042256.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:28  242695.5      0.38    5147.8       3.9                           5042256.0000
    0:09:38  240631.8      0.39    6754.8       0.0                           4962780.5000
    0:09:40  240969.7      0.37    6728.2       0.0                           4975478.5000
    0:09:40  240969.7      0.37    6728.2       0.0                           4975478.5000
    0:09:46  241014.1      0.37    6647.5       0.0                           4978046.5000
    0:09:50  240938.3      0.37    6641.9       0.0                           4975817.5000
    0:09:56  240867.0      0.37    6641.9       0.0                           4973653.5000
    0:10:02  240862.2      0.37    6641.9       0.0                           4973524.5000
    0:10:08  240851.0      0.37    6641.9       0.0                           4973223.0000
    0:10:14  240849.4      0.37    6641.9       0.0                           4973180.0000
    0:10:19  240825.5      0.37    6595.8       0.0                           4972153.5000
    0:10:26  241079.3      0.36    6071.8       0.0                           4981578.0000
    0:10:26  241079.3      0.36    6071.8       0.0                           4981578.0000
    0:10:26  241079.3      0.36    6071.8       0.0                           4981578.0000
    0:10:26  241079.3      0.36    6071.8       0.0                           4981578.0000
    0:10:26  241079.3      0.36    6071.8       0.0                           4981578.0000
    0:10:26  241079.3      0.36    6071.8       0.0                           4981578.0000
    0:10:26  241079.3      0.36    6071.8       0.0                           4981578.0000
    0:10:28  241080.3      0.36    6004.9       0.0                           4981774.0000
    0:10:38  241105.6      0.36    5856.0       0.0                           4982740.5000
    0:10:47  241105.1      0.36    5856.0       0.0                           4982714.5000
    0:10:52  240924.7      0.36    5849.0       0.0                           4973765.0000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[14].mem_x/clk': 25964 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[15]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[14]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[13]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[12]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[11]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[10]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[9]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[8]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[7]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[6]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[5]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[4]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[3]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[2]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[1]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[0]': 1022 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:51:34 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         75506
Number of cells:                        64679
Number of combinational cells:          55339
Number of sequential cells:              9324
Number of macros/black boxes:               0
Number of buf/inv:                       6817
Number of references:                      77

Combinational area:             123309.621602
Buf/Inv area:                    14080.710099
Noncombinational area:          117615.087766
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                240924.709368
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:51:38 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_30   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 165.6725 mW   (99%)
  Net Switching Power  =   2.1403 mW    (1%)
                         ---------
Total Dynamic Power    = 167.8128 mW  (100%)

Cell Leakage Power     =   4.8241 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.6474e+05          188.3220        2.0294e+06        1.6695e+05  (  96.70%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    952.4932        1.9520e+03        2.7947e+06        5.6993e+03  (   3.30%)
--------------------------------------------------------------------------------------------------
Total          1.6569e+05 uW     2.1403e+03 uW     4.8241e+06 nW     1.7265e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 15:51:38 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer1/genblk1[15].mac/b_in_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer1/genblk1[15].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_30
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer1/genblk1[15].mac/b_in_reg[13]/CK (DFF_X1)      0.00 #     0.00 r
  genLayer1/genblk1[15].mac/b_in_reg[13]/Q (DFF_X1)       0.10       0.10 r
  U64455/ZN (XNOR2_X1)                                    0.07       0.17 r
  U64515/ZN (NAND2_X2)                                    0.08       0.25 f
  U64583/ZN (OAI22_X1)                                    0.07       0.32 r
  U64627/S (FA_X1)                                        0.13       0.45 f
  U64639/CO (FA_X1)                                       0.10       0.55 f
  U64642/S (FA_X1)                                        0.13       0.69 r
  U64645/S (FA_X1)                                        0.12       0.81 f
  U64649/ZN (XNOR2_X1)                                    0.07       0.88 f
  U64651/ZN (NOR2_X1)                                     0.04       0.92 r
  U64652/ZN (NOR2_X1)                                     0.02       0.94 f
  U64677/ZN (NAND2_X1)                                    0.03       0.97 r
  U64826/ZN (OR2_X1)                                      0.03       1.00 r
  U64827/ZN (NAND4_X1)                                    0.04       1.04 f
  U64856/ZN (NAND2_X1)                                    0.04       1.08 r
  U32483/ZN (AND2_X1)                                     0.05       1.13 r
  U64926/ZN (AND2_X4)                                     0.07       1.20 r
  U65047/ZN (NAND2_X1)                                    0.04       1.24 f
  U65048/ZN (NAND2_X1)                                    0.03       1.26 r
  genLayer1/genblk1[15].mac/mult_in_reg[0]/D (DFF_X1)     0.01       1.27 r
  data arrival time                                                  1.27

  clock clk (rise edge)                                   0.95       0.95
  clock network delay (ideal)                             0.00       0.95
  genLayer1/genblk1[15].mac/mult_in_reg[0]/CK (DFF_X1)
                                                          0.00       0.95 r
  library setup time                                     -0.03       0.92
  data required time                                                 0.92
  --------------------------------------------------------------------------
  data required time                                                 0.92
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1
1
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_30
net_64_33_9_10_16_30
set SRC_FILE net_64_33_9_10_16_30.sv
net_64_33_9_10_16_30.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_30.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_30.sv
Compiling source file ./net_64_33_9_10_16_30.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_30'.
Information: Building the design 'layer1_64_33_16_16'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_16 line 120 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| layer1_64_33_16_16/118 |   16   |   16    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_8 line 319 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_8/317 |   8    |   16    |      3       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64,33,2". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_16_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:167: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:169: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:185: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:188: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:194: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_16_f_rom line 161 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE2 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32,9,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_8_f_rom line 360 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:540: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:543: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:546: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 80 of 97 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_30'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_30'. (DDB-72)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_30'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:32  277624.7      2.53   13512.4   12368.0                           6289269.0000
    0:03:32  277624.7      2.53   13512.4   12368.0                           6289269.0000
    0:03:32  277624.7      2.53   13512.4   12368.0                           6289269.0000
    0:03:32  277624.7      2.53   13512.4   12368.0                           6289269.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'net_64_33_9_10_16_30_DP_OP_5586J1_127_4477_1'
    0:05:29  242401.3      0.62    7951.4    1842.4                           5036295.5000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:29  242401.3      0.62    7951.4    1842.4                           5036295.5000
    0:05:29  242401.3      0.62    7951.4    1842.4                           5036295.5000
    0:05:37  242126.0      0.62    7972.8    1825.9                           5010677.5000
    0:05:37  242126.0      0.62    7972.8    1825.9                           5010677.5000
    0:06:03  243346.6      0.55    7869.5    1792.6                           5050484.0000
    0:06:03  243346.6      0.55    7869.5    1792.6                           5050484.0000
    0:06:03  243346.6      0.55    7869.5    1792.6                           5050484.0000
    0:06:03  243346.6      0.55    7869.5    1792.6                           5050484.0000
    0:06:04  243346.6      0.55    7869.5    1792.6                           5050484.0000
    0:06:04  243346.6      0.55    7869.5    1792.6                           5050484.0000
    0:06:19  244142.2      0.46    6096.6    1630.0                           5077783.0000
    0:06:19  244142.2      0.46    6096.6    1630.0                           5077783.0000
    0:06:25  244245.7      0.46    6095.2    1625.6                           5081062.5000

  Beginning Delay Optimization
  ----------------------------
    0:06:27  244260.9      0.46    6086.0    1625.6                           5082654.5000
    0:06:36  244577.4      0.43    5992.4    1558.7                           5093980.5000
    0:06:36  244577.4      0.43    5992.4    1558.7                           5093980.5000
    0:06:39  244646.0      0.43    5992.1    1554.3                           5096080.0000
    0:06:40  244653.0      0.43    5992.3    1554.3                           5096526.0000
    0:06:40  244670.0      0.43    5992.1    1554.3                           5097178.0000
    0:06:40  244670.0      0.43    5992.1    1554.3                           5097178.0000
    0:06:41  244670.0      0.43    5992.1    1554.3                           5097178.0000
    0:06:41  244681.2      0.43    5992.1    1554.3                           5098049.5000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:41  244681.2      0.43    5992.1    1554.3                           5098049.5000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:06:48  244491.0      0.42    5815.6     797.8 genLayer2/genblk1[3].mac/mult_in_reg[12]/D 5093523.0000
    0:06:48  244501.9      0.42    5815.4     797.8                           5093921.5000
    0:06:52  244570.5      0.42    5814.8     797.8                           5096186.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:53  244570.5      0.42    5814.8     797.8                           5096186.0000
    0:06:54  244537.8      0.42    5813.4     797.8                           5095243.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:28  244155.3      0.42    5809.8     797.8                           5086769.0000
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
  Global Optimization (Phase 73)
  Global Optimization (Phase 74)
  Global Optimization (Phase 75)
  Global Optimization (Phase 76)
  Global Optimization (Phase 77)
  Global Optimization (Phase 78)
  Global Optimization (Phase 79)
  Global Optimization (Phase 80)
  Global Optimization (Phase 81)
  Global Optimization (Phase 82)
  Global Optimization (Phase 83)
  Global Optimization (Phase 84)
  Global Optimization (Phase 85)
  Global Optimization (Phase 86)
    0:08:55  242886.2      0.28    4202.3       0.0 genLayer1/genblk1[12].mac/mult_in_reg[14]/D 5041490.0000
    0:08:56  242917.6      0.28    4201.3       0.0 genLayer1/genblk1[15].mac/mult_in_reg[8]/D 5042449.5000
    0:08:56  242924.5      0.28    4199.8       0.0                           5042645.5000
    0:09:00  243000.8      0.28    4199.3       0.0                           5045115.0000
    0:09:00  243000.8      0.28    4199.3       0.0                           5045115.0000
    0:09:06  243004.6      0.28    4191.5       0.0                           5045415.0000
    0:09:06  243004.6      0.28    4191.5       0.0                           5045415.0000
    0:09:07  243004.6      0.28    4191.5       0.0                           5045415.0000
    0:09:07  243004.6      0.28    4191.5       0.0                           5045415.0000
    0:09:07  243004.6      0.28    4191.5       0.0                           5045415.0000
    0:09:07  243004.6      0.28    4191.5       0.0                           5045415.0000
    0:09:08  243004.6      0.28    4191.5       0.0                           5045415.0000
    0:09:08  243004.6      0.28    4191.5       0.0                           5045415.0000
    0:09:17  243419.3      0.27    4120.9       0.0                           5060862.5000
    0:09:17  243419.3      0.27    4120.9       0.0                           5060862.5000
    0:09:21  243456.0      0.27    4120.4       0.0                           5062137.0000
    0:09:21  243456.0      0.27    4120.4       0.0                           5062137.0000
    0:09:24  243598.3      0.26    4119.1       0.0                           5067310.0000
    0:09:24  243598.3      0.26    4119.1       0.0                           5067310.0000
    0:09:28  243619.8      0.26    4118.9       0.0                           5068067.5000
    0:09:28  243619.8      0.26    4118.9       0.0                           5068067.5000
    0:09:29  243654.7      0.26    4118.7       0.0                           5069261.5000
    0:09:29  243654.7      0.26    4118.7       0.0                           5069261.5000
    0:09:29  243654.7      0.26    4118.7       0.0                           5069261.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:37  243654.7      0.26    4118.7       0.0                           5069261.5000
    0:09:46  241757.3      0.27    4700.4       0.0                           4992470.0000
    0:09:47  241781.0      0.27    4697.6       0.0                           4993673.0000
    0:09:47  241781.0      0.27    4697.6       0.0                           4993673.0000
    0:09:53  241820.1      0.27    4609.1       0.0                           4996093.0000
    0:09:57  241782.0      0.27    4608.8       0.0                           4995123.0000
    0:10:00  241703.3      0.27    4600.3       0.0                           4992979.0000
    0:10:09  241654.3      0.27    4596.4       0.0                           4991745.0000
    0:10:15  241644.2      0.27    4596.4       0.0                           4991480.5000
    0:10:25  241625.1      0.27    4593.9       0.0                           4990846.5000
    0:10:25  241612.9      0.27    4593.9       0.0                           4990361.0000
    0:10:29  241657.8      0.26    4468.9       0.0                           4992140.0000
    0:10:29  241657.8      0.26    4468.9       0.0                           4992140.0000
    0:10:31  241657.8      0.26    4468.9       0.0                           4992140.0000
    0:10:31  241657.8      0.26    4468.9       0.0                           4992140.0000
    0:10:34  241657.8      0.26    4468.9       0.0                           4992140.0000
    0:10:34  241657.8      0.26    4468.9       0.0                           4992140.0000
    0:10:36  241657.8      0.26    4468.9       0.0                           4992140.0000
    0:10:38  241658.9      0.26    4467.9       0.0                           4992197.5000
    0:10:52  241688.9      0.26    4348.5       0.0                           4993995.5000
    0:11:01  241727.0      0.26    4316.3       2.0                           4996129.5000
    0:11:07  241617.6      0.26    4313.5       0.7                           4990303.5000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[14].mem_x/clk': 25964 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[15]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[14]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[13]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[12]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[11]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[10]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[9]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[8]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[7]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[6]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[5]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[4]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[3]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[2]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[1]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[0]': 1024 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:03:01 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         75844
Number of cells:                        65076
Number of combinational cells:          55736
Number of sequential cells:              9324
Number of macros/black boxes:               0
Number of buf/inv:                       6966
Number of references:                      79

Combinational area:             124035.535597
Buf/Inv area:                    14308.406090
Noncombinational area:          117582.103762
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                241617.639359
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:03:05 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_30   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 157.1749 mW   (99%)
  Net Switching Power  =   2.0528 mW    (1%)
                         ---------
Total Dynamic Power    = 159.2276 mW  (100%)

Cell Leakage Power     =   4.8272 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.5626e+05          178.4282        2.0270e+06        1.5846e+05  (  96.59%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    916.6501        1.8743e+03        2.8002e+06        5.5910e+03  (   3.41%)
--------------------------------------------------------------------------------------------------
Total          1.5718e+05 uW     2.0527e+03 uW     4.8272e+06 nW     1.6406e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:03:06 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer1/genblk1[9].mac/b_in_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer1/genblk1[9].mac/mult_in_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_30
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer1/genblk1[9].mac/b_in_reg[2]/CK (DFF_X1)        0.00 #     0.00 r
  genLayer1/genblk1[9].mac/b_in_reg[2]/QN (DFF_X1)        0.08       0.08 r
  U32844/Z (XOR2_X1)                                      0.08       0.16 r
  U31733/ZN (INV_X2)                                      0.06       0.22 f
  U35125/ZN (OAI22_X1)                                    0.08       0.30 r
  U29890/ZN (INV_X1)                                      0.03       0.33 f
  U29889/ZN (XNOR2_X1)                                    0.07       0.40 r
  U35128/ZN (XNOR2_X1)                                    0.07       0.47 r
  U35131/ZN (XNOR2_X1)                                    0.07       0.53 r
  U35138/ZN (XNOR2_X1)                                    0.06       0.60 r
  U35140/ZN (XNOR2_X1)                                    0.06       0.66 r
  U35141/ZN (NAND2_X1)                                    0.03       0.69 f
  U35143/ZN (NAND2_X1)                                    0.05       0.74 r
  U31273/ZN (NOR2_X1)                                     0.03       0.77 f
  U31272/Z (XOR2_X1)                                      0.07       0.84 f
  U35596/ZN (NOR2_X1)                                     0.05       0.89 r
  U35604/ZN (OAI21_X1)                                    0.03       0.92 f
  U35605/ZN (AOI21_X1)                                    0.05       0.97 r
  U30365/ZN (OAI21_X1)                                    0.03       1.00 f
  U35654/ZN (NAND2_X1)                                    0.03       1.04 r
  U35676/ZN (OAI21_X1)                                    0.03       1.07 f
  U38314/ZN (INV_X1)                                      0.04       1.11 r
  U33701/ZN (AND2_X2)                                     0.06       1.16 r
  U47104/ZN (NAND2_X1)                                    0.03       1.20 f
  U47105/ZN (NAND2_X1)                                    0.03       1.22 r
  genLayer1/genblk1[9].mac/mult_in_reg[6]/D (DFF_X1)      0.01       1.23 r
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genLayer1/genblk1[9].mac/mult_in_reg[6]/CK (DFF_X1)     0.00       1.00 r
  library setup time                                     -0.03       0.97
  data required time                                                 0.97
  --------------------------------------------------------------------------
  data required time                                                 0.97
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.05
1.05
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_30
net_64_33_9_10_16_30
set SRC_FILE net_64_33_9_10_16_30.sv
net_64_33_9_10_16_30.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_30.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_30.sv
Compiling source file ./net_64_33_9_10_16_30.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_30'.
Information: Building the design 'layer1_64_33_16_16'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_16 line 120 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| layer1_64_33_16_16/118 |   16   |   16    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_8 line 319 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_8/317 |   8    |   16    |      3       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64,33,2". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_16_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:167: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:169: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:185: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:188: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:194: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_16_f_rom line 161 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE2 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32,9,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_8_f_rom line 360 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:540: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:543: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:546: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 80 of 97 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_30'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_30'. (DDB-72)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_30'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:42  272011.6      2.48   10900.3   10957.0                           6086886.0000
    0:03:42  272011.6      2.48   10900.3   10957.0                           6086886.0000
    0:03:42  272011.6      2.48   10900.3   10957.0                           6086886.0000
    0:03:42  272011.6      2.48   10900.3   10957.0                           6086886.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'net_64_33_9_10_16_30_DP_OP_5607J1_148_4477_1'
    0:05:36  242369.9      0.52    6053.4    1346.9                           5038490.5000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:36  242369.9      0.52    6053.4    1346.9                           5038490.5000
    0:05:37  242369.9      0.52    6053.4    1346.9                           5038490.5000
    0:05:44  242022.0      0.52    6061.5    1326.2                           5009085.0000
    0:05:44  242022.0      0.52    6061.5    1326.2                           5009085.0000
    0:05:58  242581.4      0.49    6044.2    1388.8                           5027167.5000
    0:05:58  242581.4      0.49    6044.2    1388.8                           5027167.5000
    0:05:58  242581.4      0.49    6044.2    1388.8                           5027167.5000
    0:05:58  242581.4      0.49    6044.2    1388.8                           5027167.5000
    0:05:59  242581.4      0.49    6044.2    1388.8                           5027167.5000
    0:05:59  242581.4      0.49    6044.2    1388.8                           5027167.5000
    0:06:17  243440.5      0.40    4053.8    1263.4                           5057220.5000
    0:06:17  243440.5      0.40    4053.8    1263.4                           5057220.5000
    0:06:30  243656.5      0.39    4050.7    1294.8                           5064355.0000

  Beginning Delay Optimization
  ----------------------------
    0:06:30  243662.6      0.40    4050.8    1294.8                           5064794.0000
    0:06:37  243927.8      0.38    4043.9    1280.4                           5074274.5000
    0:06:37  243927.8      0.38    4043.9    1280.4                           5074274.5000
    0:06:38  243927.8      0.38    4043.9    1280.4                           5074274.5000
    0:06:38  243942.7      0.38    4044.3    1280.4                           5075282.5000
    0:06:40  243947.0      0.38    4004.1    1155.4                           5075546.5000
    0:06:40  243947.0      0.38    4004.1    1155.4                           5075546.5000
    0:06:43  243998.1      0.38    4003.9    1155.4                           5077212.5000
    0:06:43  244004.7      0.38    4004.0    1155.4                           5077666.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:43  244004.7      0.38    4004.0    1155.4                           5077666.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:06:50  243685.0      0.37    3876.9     797.8 genLayer1/genblk1[0].mac/mult_in_reg[13]/D 5070198.5000
    0:06:51  243693.0      0.37    3875.9     797.8                           5070286.5000
    0:06:58  243743.2      0.37    3875.2     797.8                           5071949.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:59  243743.2      0.37    3875.2     797.8                           5071949.0000
    0:07:01  243741.9      0.37    3875.3     797.8                           5071934.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:31  243246.6      0.37    3871.1     797.8                           5060841.0000
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
    0:08:49  241629.3      0.26    3378.0       0.0                           5008985.5000
    0:09:03  241882.6      0.26    3350.6       0.0                           5017454.5000
    0:09:03  241882.6      0.26    3350.6       0.0                           5017454.5000
    0:09:11  241886.8      0.26    3325.9       0.0                           5017955.0000
    0:09:11  241886.8      0.26    3325.9       0.0                           5017955.0000
    0:09:12  241886.8      0.26    3325.9       0.0                           5017955.0000
    0:09:12  241886.8      0.26    3325.9       0.0                           5017955.0000
    0:09:12  241886.8      0.26    3325.9       0.0                           5017955.0000
    0:09:12  241886.8      0.26    3325.9       0.0                           5017955.0000
    0:09:13  241886.8      0.26    3325.9       0.0                           5017955.0000
    0:09:13  241886.8      0.26    3325.9       0.0                           5017955.0000
    0:09:17  242195.7      0.25    3319.3       0.0                           5029456.5000
    0:09:18  242195.7      0.25    3319.3       0.0                           5029456.5000
    0:09:22  242227.6      0.25    3319.0       0.0                           5030482.5000
    0:09:22  242227.6      0.25    3319.0       0.0                           5030482.5000
    0:09:24  242302.1      0.24    3317.3       0.0                           5033332.0000
    0:09:24  242302.1      0.24    3317.3       0.0                           5033332.0000
    0:09:24  242303.1      0.24    3317.3       0.0                           5033372.0000
    0:09:24  242303.1      0.24    3317.3       0.0                           5033372.0000
    0:09:24  242303.1      0.24    3317.3       0.0                           5033372.0000
    0:09:24  242303.1      0.24    3317.3       0.0                           5033372.0000
    0:09:25  242303.1      0.24    3317.3       0.0                           5033372.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:32  242303.1      0.24    3317.3       0.0                           5033372.0000
    0:09:42  240477.6      0.25    4376.7       0.0                           4960457.0000
    0:09:44  240824.4      0.24    4110.6       0.0 genLayer1/genblk1[2].mac/mult_in_reg[14]/D 4973706.5000
    0:09:46  240975.5      0.24    4049.8       0.0                           4979493.0000
    0:09:46  240975.5      0.24    4049.8       0.0                           4979493.0000
    0:09:52  241059.3      0.24    3952.3       0.0                           4984383.0000
    0:09:57  241004.0      0.24    3949.1       0.0                           4982874.0000
    0:10:00  240836.9      0.24    3945.4       0.0                           4977730.5000
    0:10:06  240789.8      0.24    3945.4       0.0                           4976466.0000
    0:10:11  240787.2      0.24    3945.4       0.0                           4976414.5000
    0:10:20  240777.9      0.24    3945.4       0.0                           4976205.0000
    0:10:26  240739.0      0.23    3941.6       0.0                           4974445.0000
    0:10:40  241277.7      0.22    3409.4       0.0                           4996246.0000
    0:10:42  241279.6      0.22    3337.0       1.1                           4996387.0000
    0:10:50  241345.3      0.22    3071.2       1.1                           4999800.0000
    0:10:54  241345.5      0.22    3037.0       1.1                           4999889.0000
    0:10:59  241020.2      0.22    3023.6       1.1                           4983923.0000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[14].mem_x/clk': 25964 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[15]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[14]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[13]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[12]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[11]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[10]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[9]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[8]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[7]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[6]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[5]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[4]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[3]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[2]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[1]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[0]': 1024 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:14:24 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         75016
Number of cells:                        64217
Number of combinational cells:          54877
Number of sequential cells:              9324
Number of macros/black boxes:               0
Number of buf/inv:                       6877
Number of references:                      76

Combinational area:             123444.217621
Buf/Inv area:                    14432.894081
Noncombinational area:          117575.985761
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                241020.203382
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:14:28 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_30   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 150.1499 mW   (99%)
  Net Switching Power  =   1.9476 mW    (1%)
                         ---------
Total Dynamic Power    = 152.0976 mW  (100%)

Cell Leakage Power     =   4.8001 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.4926e+05          168.8597        2.0263e+06        1.5145e+05  (  96.54%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    882.6411        1.7788e+03        2.7738e+06        5.4352e+03  (   3.46%)
--------------------------------------------------------------------------------------------------
Total          1.5015e+05 uW     1.9476e+03 uW     4.8001e+06 nW     1.5689e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:14:29 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer1/genblk1[5].mac/b_in_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer1/genblk1[5].mac/mult_in_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_30
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer1/genblk1[5].mac/b_in_reg[1]/CK (DFF_X2)        0.00 #     0.00 r
  genLayer1/genblk1[5].mac/b_in_reg[1]/Q (DFF_X2)         0.14       0.14 r
  U43116/ZN (XNOR2_X1)                                    0.08       0.22 r
  U43118/ZN (NAND2_X2)                                    0.08       0.30 f
  U43354/ZN (OAI22_X1)                                    0.07       0.37 r
  U43386/S (FA_X1)                                        0.12       0.49 f
  U43410/CO (FA_X1)                                       0.09       0.59 f
  U43388/ZN (XNOR2_X1)                                    0.06       0.65 f
  U43390/ZN (XNOR2_X1)                                    0.06       0.71 f
  U43407/ZN (NAND2_X1)                                    0.03       0.74 r
  U43409/ZN (NAND2_X1)                                    0.04       0.78 f
  U28300/ZN (OR2_X2)                                      0.06       0.84 f
  U43447/ZN (XNOR2_X1)                                    0.06       0.90 f
  U27915/ZN (NOR2_X1)                                     0.05       0.95 r
  U43610/ZN (OAI21_X1)                                    0.03       0.98 f
  U43614/ZN (OAI21_X1)                                    0.06       1.04 r
  U68162/ZN (NAND4_X1)                                    0.04       1.08 f
  U68163/ZN (NAND2_X1)                                    0.05       1.13 r
  U32279/ZN (NAND2_X1)                                    0.05       1.18 f
  U71610/ZN (OAI21_X1)                                    0.05       1.23 r
  genLayer1/genblk1[5].mac/mult_in_reg[3]/D (DFF_X2)      0.01       1.24 r
  data arrival time                                                  1.24

  clock clk (rise edge)                                   1.05       1.05
  clock network delay (ideal)                             0.00       1.05
  genLayer1/genblk1[5].mac/mult_in_reg[3]/CK (DFF_X2)     0.00       1.05 r
  library setup time                                     -0.03       1.02
  data required time                                                 1.02
  --------------------------------------------------------------------------
  data required time                                                 1.02
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.1
1.1
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_30
net_64_33_9_10_16_30
set SRC_FILE net_64_33_9_10_16_30.sv
net_64_33_9_10_16_30.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_30.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_30.sv
Compiling source file ./net_64_33_9_10_16_30.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_30'.
Information: Building the design 'layer1_64_33_16_16'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_16 line 120 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| layer1_64_33_16_16/118 |   16   |   16    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_8 line 319 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_8/317 |   8    |   16    |      3       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64,33,2". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_16_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:167: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:169: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:185: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:188: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:194: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_16_f_rom line 161 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE2 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32,9,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_8_f_rom line 360 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:540: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:543: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:546: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 80 of 97 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_30'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_30'. (DDB-72)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_30'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[3].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:31  276966.4      2.43    8941.6    9103.0                           6240228.0000
    0:03:31  276966.4      2.43    8941.6    9103.0                           6240228.0000
    0:03:31  276966.4      2.43    8941.6    9103.0                           6240228.0000
    0:03:31  276966.4      2.43    8941.6    9103.0                           6240228.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'net_64_33_9_10_16_30_DP_OP_5597J1_138_4477_1'
    0:05:18  244541.8      0.47    7938.3    1237.1                           5069007.5000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:18  244541.8      0.47    7938.3    1237.1                           5069007.5000
    0:05:19  244541.8      0.47    7938.3    1237.1                           5069007.5000
    0:05:26  244156.3      0.47    7938.6    1222.4                           5037539.5000
    0:05:27  244156.3      0.47    7938.6    1222.4                           5037539.5000
    0:05:47  245035.5      0.42    6313.9    1158.4                           5064746.0000
    0:05:47  245035.5      0.42    6313.9    1158.4                           5064746.0000
    0:05:47  245035.5      0.42    6313.9    1158.4                           5064746.0000
    0:05:47  245035.5      0.42    6313.9    1158.4                           5064746.0000
    0:05:48  245035.5      0.42    6313.9    1158.4                           5064746.0000
    0:05:48  245035.5      0.42    6313.9    1158.4                           5064746.0000
    0:06:00  245717.8      0.38    6010.4     989.8                           5089086.5000
    0:06:00  245717.8      0.38    6010.4     989.8                           5089086.5000
    0:06:06  245877.6      0.38    6009.4     989.8                           5094042.0000

  Beginning Delay Optimization
  ----------------------------
    0:06:06  245877.6      0.38    6009.4     989.8                           5094042.0000
    0:06:13  246250.6      0.37    5812.7     989.8                           5106227.5000
    0:06:13  246250.6      0.37    5812.7     989.8                           5106227.5000
    0:06:21  246366.5      0.36    5811.8     989.8                           5109853.0000
    0:06:21  246366.5      0.36    5811.8     989.8                           5109853.0000
    0:06:25  246509.4      0.36    5810.1     989.8                           5114456.5000
    0:06:25  246509.4      0.36    5810.1     989.8                           5114456.5000
    0:06:25  246509.4      0.36    5810.1     989.8                           5114456.5000
    0:06:26  246515.8      0.36    5810.2     989.8                           5114888.5000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:26  246515.8      0.36    5810.2     989.8                           5114888.5000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:06:33  246472.1      0.36    5399.0     797.8 genLayer2/genblk1[6].mac/mult_in_reg[14]/D 5113631.5000
    0:06:33  246474.8      0.35    5397.9     797.8                           5113662.0000
    0:06:36  246557.8      0.35    5396.5     801.3                           5116330.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:37  246557.8      0.35    5396.5     801.3                           5116330.0000
    0:06:39  246528.5      0.35    5396.4     801.3                           5115480.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:14  246103.2      0.35    5393.0     801.3                           5106093.0000
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
  Global Optimization (Phase 73)
  Global Optimization (Phase 74)
  Global Optimization (Phase 75)
  Global Optimization (Phase 76)
  Global Optimization (Phase 77)
  Global Optimization (Phase 78)
  Global Optimization (Phase 79)
  Global Optimization (Phase 80)
  Global Optimization (Phase 81)
  Global Optimization (Phase 82)
  Global Optimization (Phase 83)
  Global Optimization (Phase 84)
  Global Optimization (Phase 85)
  Global Optimization (Phase 86)
  Global Optimization (Phase 87)
  Global Optimization (Phase 88)
  Global Optimization (Phase 89)
  Global Optimization (Phase 90)
  Global Optimization (Phase 91)
  Global Optimization (Phase 92)
  Global Optimization (Phase 93)
  Global Optimization (Phase 94)
    0:08:51  244913.6      0.19    1822.0       0.0 genLayer1/genblk1[11].mac/mult_in_reg[13]/D 5057880.0000
    0:08:52  244937.9      0.19    1822.4       0.0 genLayer1/genblk1[5].mac/mult_in_reg[14]/D 5058557.0000
    0:08:52  244943.7      0.19    1821.9       0.0                           5058739.5000
    0:09:00  245082.8      0.19    1795.9       0.0                           5063662.5000
    0:09:00  245082.8      0.19    1795.9       0.0                           5063662.5000
    0:09:08  245044.0      0.19    1711.9       0.0                           5061908.5000
    0:09:08  245044.0      0.19    1711.9       0.0                           5061908.5000
    0:09:11  245080.7      0.19    1710.3       0.0                           5063248.5000
    0:09:11  245080.7      0.19    1710.3       0.0                           5063248.5000
    0:09:11  245080.7      0.19    1710.3       0.0                           5063248.5000
    0:09:11  245080.7      0.19    1710.3       0.0                           5063248.5000
    0:09:11  245080.7      0.19    1710.3       0.0                           5063248.5000
    0:09:11  245080.7      0.19    1710.3       0.0                           5063248.5000
    0:09:17  245306.5      0.18    1684.8       0.0                           5071269.5000
    0:09:17  245306.5      0.18    1684.8       0.0                           5071269.5000
    0:09:17  245307.9      0.18    1684.8       0.0                           5071311.0000
    0:09:17  245307.9      0.18    1684.8       0.0                           5071311.0000
    0:09:17  245307.9      0.18    1684.8       0.0                           5071311.0000
    0:09:17  245307.9      0.18    1684.8       0.0                           5071311.0000
    0:09:18  245307.9      0.18    1684.8       0.0                           5071311.0000
    0:09:18  245307.9      0.18    1684.8       0.0                           5071311.0000
    0:09:18  245307.9      0.18    1684.8       0.0                           5071311.0000
    0:09:18  245307.9      0.18    1684.8       0.0                           5071311.0000
    0:09:18  245307.9      0.18    1684.8       0.0                           5071311.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:26  245307.9      0.18    1684.8       0.0                           5071311.0000
    0:09:35  243485.8      0.19    2961.8       0.0                           4999722.0000
    0:09:36  243570.3      0.18    2811.5       0.0                           5002896.0000
    0:09:36  243570.3      0.18    2811.5       0.0                           5002896.0000
    0:09:44  243665.6      0.18    2711.3       0.0                           5007648.5000
    0:09:46  243584.7      0.18    2702.5       0.0                           5005264.0000
    0:09:52  243521.9      0.18    2707.1       0.0                           5003357.0000
    0:10:00  243503.0      0.18    2708.1       0.0                           5002907.0000
    0:10:09  243497.2      0.18    2708.1       0.0                           5002792.0000
    0:10:17  243473.5      0.18    2617.5       0.0                           5001782.0000
    0:10:17  243463.7      0.18    2617.5       0.0                           5001325.0000
    0:10:28  243776.5      0.17    2469.2      44.0                           5013125.5000
    0:10:28  243776.5      0.17    2469.2      44.0                           5013125.5000
    0:10:35  243776.5      0.17    2469.2      44.0                           5013125.5000
    0:10:35  243776.5      0.17    2469.2      44.0                           5013125.5000
    0:10:41  243776.5      0.17    2469.2      44.0                           5013125.5000
    0:10:41  243776.5      0.17    2469.2      44.0                           5013125.5000
    0:10:47  243776.5      0.17    2469.2      44.0                           5013125.5000
    0:10:49  243776.8      0.17    2462.1      44.0                           5013366.5000
    0:10:52  243785.0      0.17    2420.0      44.0                           5013797.0000
    0:10:58  243589.2      0.17    2418.0       0.0                           5005182.0000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[14].mem_x/clk': 25964 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[15]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[14]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[13]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[12]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[11]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[10]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[9]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[8]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[7]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[6]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[5]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[4]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[3]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[2]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[1]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[0]': 1024 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:25:42 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         77491
Number of cells:                        65127
Number of combinational cells:          55787
Number of sequential cells:              9324
Number of macros/black boxes:               0
Number of buf/inv:                       6450
Number of references:                      77

Combinational area:             126085.331587
Buf/Inv area:                    14026.978087
Noncombinational area:          117503.899753
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                243589.231340
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:25:46 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_30   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 142.8380 mW   (99%)
  Net Switching Power  =   1.8489 mW    (1%)
                         ---------
Total Dynamic Power    = 144.6869 mW  (100%)

Cell Leakage Power     =   4.7838 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.4203e+05          161.5573        2.0213e+06        1.4421e+05  (  96.48%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    815.6976        1.6873e+03        2.7625e+06        5.2656e+03  (   3.52%)
--------------------------------------------------------------------------------------------------
Total          1.4284e+05 uW     1.8489e+03 uW     4.7838e+06 nW     1.4948e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:25:46 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[0].mac/b_in_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[0].mac/mult_in_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_30
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[0].mac/b_in_reg[2]/CK (DFF_X2)        0.00 #     0.00 r
  genLayer2/genblk1[0].mac/b_in_reg[2]/QN (DFF_X2)        0.13       0.13 f
  U27699/ZN (XNOR2_X1)                                    0.09       0.21 r
  U27698/ZN (NAND2_X1)                                    0.04       0.25 f
  U31349/Z (BUF_X1)                                       0.04       0.29 f
  U37848/ZN (OAI22_X1)                                    0.05       0.34 r
  U37893/S (FA_X1)                                        0.12       0.46 f
  U37879/CO (FA_X1)                                       0.09       0.55 f
  U37885/ZN (XNOR2_X1)                                    0.06       0.61 f
  U37894/ZN (XNOR2_X1)                                    0.06       0.67 f
  U32224/ZN (NAND2_X1)                                    0.04       0.71 r
  U31346/ZN (NAND3_X1)                                    0.04       0.75 f
  U37897/ZN (XNOR2_X1)                                    0.06       0.81 f
  U37898/ZN (INV_X1)                                      0.03       0.84 r
  U37927/ZN (NAND2_X1)                                    0.03       0.87 f
  U37956/ZN (AND2_X1)                                     0.04       0.90 f
  U27978/ZN (OAI21_X1)                                    0.04       0.94 r
  U37958/ZN (OAI211_X1)                                   0.04       0.98 f
  U38052/ZN (NAND2_X1)                                    0.04       1.02 r
  U38165/ZN (NAND2_X1)                                    0.03       1.05 f
  U38193/ZN (NAND2_X1)                                    0.03       1.08 r
  U32363/ZN (AND2_X2)                                     0.06       1.14 r
  U34233/ZN (NAND2_X1)                                    0.05       1.19 f
  U73015/ZN (OAI21_X1)                                    0.04       1.23 r
  genLayer2/genblk1[0].mac/mult_in_reg[5]/D (DFF_X1)      0.01       1.24 r
  data arrival time                                                  1.24

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  genLayer2/genblk1[0].mac/mult_in_reg[5]/CK (DFF_X1)     0.00       1.10 r
  library setup time                                     -0.03       1.07
  data required time                                                 1.07
  --------------------------------------------------------------------------
  data required time                                                 1.07
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.15
1.15
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_30
net_64_33_9_10_16_30
set SRC_FILE net_64_33_9_10_16_30.sv
net_64_33_9_10_16_30.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_30.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_30.sv
Compiling source file ./net_64_33_9_10_16_30.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_30'.
Information: Building the design 'layer1_64_33_16_16'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_16 line 120 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| layer1_64_33_16_16/118 |   16   |   16    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_8 line 319 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_8/317 |   8    |   16    |      3       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64,33,2". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_16_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:167: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:169: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:185: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:188: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:194: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_16_f_rom line 161 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE2 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32,9,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_8_f_rom line 360 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:540: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:543: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:546: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 80 of 97 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_30'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_30'. (DDB-72)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_30'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[9].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:31  275768.6      2.38    7874.7    9034.7                           6200381.5000
    0:03:31  275768.6      2.38    7874.7    9034.7                           6200381.5000
    0:03:31  275768.6      2.38    7874.7    9034.7                           6200381.5000
    0:03:32  275768.6      2.38    7874.7    9034.7                           6200381.5000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'net_64_33_9_10_16_30_DP_OP_5596J1_137_4477_1'
    0:05:20  244203.4      0.42    6909.8    1233.3                           5059045.0000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:20  244203.4      0.42    6909.8    1233.3                           5059045.0000
    0:05:21  244203.4      0.42    6909.8    1233.3                           5059045.0000
    0:05:28  243805.8      0.42    6904.9    1209.6                           5026635.0000
    0:05:28  243805.8      0.42    6904.9    1209.6                           5026635.0000
    0:05:52  245003.0      0.38    5261.9    1219.9                           5064333.5000
    0:05:52  245003.0      0.38    5261.9    1219.9                           5064333.5000
    0:05:52  245002.0      0.38    5261.9    1219.9                           5064296.5000
    0:05:52  245002.0      0.38    5261.9    1219.9                           5064296.5000
    0:06:08  245481.8      0.36    5123.4    1096.4                           5079531.5000
    0:06:08  245481.8      0.36    5123.4    1096.4                           5079531.5000
    0:06:14  245803.7      0.35    5091.0    1052.7                           5090536.0000
    0:06:14  245803.7      0.35    5091.0    1052.7                           5090536.0000
    0:06:21  245991.7      0.34    5090.2    1055.6                           5096538.0000

  Beginning Delay Optimization
  ----------------------------
    0:06:21  246029.5      0.34    5090.4    1055.6                           5099136.5000
    0:06:27  246284.9      0.33    5085.9    1055.3                           5107801.5000
    0:06:27  246284.9      0.33    5085.9    1055.3                           5107801.5000
    0:06:29  246316.0      0.33    5085.6    1058.4                           5108807.5000
    0:06:29  246323.4      0.33    5085.7    1058.4                           5109311.0000
    0:06:31  246425.1      0.33    5025.0    1058.8                           5112731.5000
    0:06:31  246425.1      0.33    5025.0    1058.8                           5112731.5000
    0:06:32  246425.1      0.33    5025.0    1058.8                           5112731.5000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:32  246425.1      0.33    5025.0    1058.8                           5112731.5000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:06:39  246362.5      0.32    4759.4     797.8 genLayer2/genblk1[3].mac/mult_in_reg[14]/D 5110392.5000
    0:06:39  246382.8      0.32    4756.6     797.8                           5110931.5000
    0:06:44  246551.1      0.31    4755.5     798.4                           5116456.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:45  246551.1      0.31    4755.5     798.4                           5116456.0000
    0:06:47  246516.3      0.31    4754.4     798.4                           5115502.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:18  246131.1      0.31    4751.0     798.4                           5106900.0000
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
    0:08:24  243396.9      0.24    2409.5       0.0 genLayer1/genblk1[7].mac/mult_in_reg[13]/D 5013398.5000
    0:08:25  243482.0      0.23    2397.3       0.0 genLayer3/genblk1[0].mac/mult_in_reg[14]/D 5016131.0000
    0:08:25  243515.8      0.23    2391.8       0.0                           5017251.0000
    0:08:27  243564.0      0.22    2389.4       0.0                           5018810.0000
    0:08:27  243564.0      0.22    2389.4       0.0                           5018810.0000
    0:08:35  243571.9      0.22    2488.0       0.0                           5018753.0000
    0:08:35  243571.9      0.22    2488.0       0.0                           5018753.0000
    0:08:35  243571.9      0.22    2488.0       0.0                           5018753.0000
    0:08:36  243571.9      0.22    2488.0       0.0                           5018753.0000
    0:08:36  243572.7      0.22    2488.0       0.0                           5018781.0000
    0:08:36  243572.7      0.22    2488.0       0.0                           5018781.0000
    0:08:36  243577.5      0.22    2487.9       0.0                           5018944.0000
    0:08:36  243577.5      0.22    2487.9       0.0                           5018944.0000
    0:08:41  243949.4      0.21    2414.4       0.0                           5032401.5000
    0:08:41  243949.4      0.21    2414.4       0.0                           5032401.5000
    0:08:45  244068.0      0.21    2405.9       0.9                           5036424.5000
    0:08:45  244068.0      0.21    2405.9       0.9                           5036424.5000
    0:08:51  244353.7      0.20    2370.3       0.9                           5046232.5000
    0:08:51  244353.7      0.20    2370.3       0.9                           5046232.5000
    0:08:54  244445.5      0.20    2366.0       0.9                           5049332.5000
    0:08:54  244445.5      0.20    2366.0       0.9                           5049332.5000
    0:08:59  244458.8      0.20    2365.7       0.9                           5049792.0000
    0:08:59  244458.8      0.20    2365.7       0.9                           5049792.0000
    0:09:21  244458.3      0.20    2365.7       0.9                           5049771.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:28  244458.3      0.20    2365.7       0.9                           5049771.0000
    0:09:37  242664.6      0.21    3302.9       0.0                           4982588.0000
    0:09:39  242852.9      0.19    3149.7       0.0                           4989515.5000
    0:09:39  242852.9      0.19    3149.7       0.0                           4989515.5000
    0:09:46  242932.5      0.19    3069.3       0.0                           4993440.0000
    0:09:49  242886.5      0.19    3067.4       0.0                           4992189.5000
    0:09:54  242819.4      0.19    3070.2       0.0                           4990147.0000
    0:10:02  242813.3      0.19    3070.2       0.0                           4989917.5000
    0:10:11  242809.6      0.19    3070.2       0.0                           4989820.0000
    0:10:16  242763.3      0.19    3069.3       0.0                           4987795.0000
    0:10:20  242893.4      0.19    3039.6       0.0                           4992326.5000
    0:10:20  242893.4      0.19    3039.6       0.0                           4992326.5000
    0:10:23  242892.8      0.19    3039.6       0.0                           4992305.5000
    0:10:23  242892.8      0.19    3039.6       0.0                           4992305.5000
    0:10:26  242892.8      0.19    3039.6       0.0                           4992305.5000
    0:10:26  242892.8      0.19    3039.6       0.0                           4992305.5000
    0:10:29  242892.8      0.19    3039.6       0.0                           4992305.5000
    0:10:32  242906.9      0.19    2722.1       0.0                           4992961.5000
    0:10:35  242920.2      0.19    2712.7       0.0                           4993531.0000
    0:10:39  242807.7      0.19    2674.5       0.0                           4987915.0000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[14].mem_x/clk': 25964 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[15]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[14]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[13]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[12]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[11]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[10]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[9]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[8]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[7]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[6]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[5]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[4]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[3]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[2]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[1]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[0]': 1024 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:36:41 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         76359
Number of cells:                        63866
Number of combinational cells:          54526
Number of sequential cells:              9324
Number of macros/black boxes:               0
Number of buf/inv:                       6233
Number of references:                      73

Combinational area:             125270.041622
Buf/Inv area:                    13919.248096
Noncombinational area:          117537.681756
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                242807.723379
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:36:45 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_30   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 136.8529 mW   (99%)
  Net Switching Power  =   1.7733 mW    (1%)
                         ---------
Total Dynamic Power    = 138.6262 mW  (100%)

Cell Leakage Power     =   4.7370 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.3605e+05          162.6486        2.0241e+06        1.3824e+05  (  96.44%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    782.9246        1.6106e+03        2.7130e+06        5.1065e+03  (   3.56%)
--------------------------------------------------------------------------------------------------
Total          1.3684e+05 uW     1.7733e+03 uW     4.7370e+06 nW     1.4335e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:36:46 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer1/genblk1[4].mac/b_in_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer1/genblk1[4].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_30
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer1/genblk1[4].mac/b_in_reg[9]/CK (DFF_X2)        0.00 #     0.00 r
  genLayer1/genblk1[4].mac/b_in_reg[9]/Q (DFF_X2)         0.17       0.17 r
  U29813/ZN (XNOR2_X1)                                    0.10       0.27 r
  U30529/Z (BUF_X4)                                       0.07       0.34 r
  U70047/ZN (OAI22_X1)                                    0.06       0.40 f
  U70068/CO (FA_X1)                                       0.11       0.51 f
  U30523/ZN (INV_X1)                                      0.03       0.54 r
  U29985/ZN (NAND2_X1)                                    0.02       0.57 f
  U29984/ZN (NAND2_X1)                                    0.03       0.59 r
  U70118/ZN (NAND2_X1)                                    0.03       0.62 f
  U70149/S (FA_X1)                                        0.13       0.75 f
  U70145/ZN (NAND2_X1)                                    0.03       0.78 r
  U70147/ZN (NAND2_X1)                                    0.04       0.82 f
  U27659/ZN (OR2_X2)                                      0.06       0.88 f
  U27553/ZN (XNOR2_X1)                                    0.06       0.94 f
  U27552/ZN (NOR2_X1)                                     0.05       0.99 r
  U29590/ZN (OAI21_X1)                                    0.03       1.03 f
  U29592/ZN (AOI21_X1)                                    0.05       1.08 r
  U70953/ZN (OAI21_X1)                                    0.03       1.11 f
  U70993/ZN (NAND2_X1)                                    0.03       1.14 r
  U71976/ZN (NAND2_X1)                                    0.03       1.17 f
  U71977/ZN (NAND2_X2)                                    0.07       1.24 r
  U71978/ZN (OAI21_X1)                                    0.05       1.29 f
  genLayer1/genblk1[4].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.15       1.15
  clock network delay (ideal)                             0.00       1.15
  genLayer1/genblk1[4].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       1.15 r
  library setup time                                     -0.04       1.11
  data required time                                                 1.11
  --------------------------------------------------------------------------
  data required time                                                 1.11
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.19


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.2
1.2
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_30
net_64_33_9_10_16_30
set SRC_FILE net_64_33_9_10_16_30.sv
net_64_33_9_10_16_30.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_30.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_30.sv
Compiling source file ./net_64_33_9_10_16_30.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_30'.
Information: Building the design 'layer1_64_33_16_16'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_16 line 120 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| layer1_64_33_16_16/118 |   16   |   16    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_8 line 319 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_8/317 |   8    |   16    |      3       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64,33,2". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_16_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:167: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:169: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:185: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:188: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:194: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_16_f_rom line 161 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE2 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32,9,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_8_f_rom line 360 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:540: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:543: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:546: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 80 of 97 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_30'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_30'. (DDB-72)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_30'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[13].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[6].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[6].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[6].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[6].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[6].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[6].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[6].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[2].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[1].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:35  272510.9      2.33    6973.9    9245.2                           6082608.0000
    0:03:35  272510.9      2.33    6973.9    9245.2                           6082608.0000
    0:03:35  272510.9      2.33    6973.9    9245.2                           6082608.0000
    0:03:35  272510.9      2.33    6973.9    9245.2                           6082608.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Selecting critical implementations
  Mapping 'net_64_33_9_10_16_30_DW01_add_29'
  Mapping 'net_64_33_9_10_16_30_DW01_add_30'
    0:05:08  244003.9      0.39    4215.7    1395.6                           5054258.0000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:08  244003.9      0.39    4215.7    1395.6                           5054258.0000
    0:05:09  244003.9      0.39    4215.7    1395.6                           5054258.0000
    0:05:17  243625.9      0.39    4221.3    1371.8                           5022695.5000
    0:05:17  243625.9      0.39    4221.3    1371.8                           5022695.5000
    0:05:52  245025.1      0.32    4115.9    1363.3                           5067220.5000
    0:05:52  245025.1      0.32    4115.9    1363.3                           5067220.5000
    0:05:52  245025.1      0.32    4115.9    1363.3                           5067220.5000
    0:05:52  245025.1      0.32    4115.9    1363.3                           5067220.5000
    0:05:53  245025.1      0.32    4115.9    1363.3                           5067220.5000
    0:05:53  245025.1      0.32    4115.9    1363.3                           5067220.5000
    0:06:14  246267.1      0.28    3932.7    1183.7                           5109706.0000
    0:06:14  246267.1      0.28    3932.7    1183.7                           5109706.0000
    0:06:20  246486.0      0.28    3928.6    1183.7                           5116851.0000

  Beginning Delay Optimization
  ----------------------------
    0:06:21  246490.2      0.28    3928.9    1183.7                           5117276.0000
    0:06:22  246522.1      0.28    3928.4    1183.7                           5118300.5000
    0:06:22  246522.1      0.28    3928.4    1183.7                           5118300.5000
    0:06:28  246613.1      0.28    3927.6    1184.3                           5121202.0000
    0:06:29  246613.1      0.28    3927.6    1184.3                           5121202.0000
    0:06:36  246903.3      0.27    3919.4    1188.5                           5130699.0000
    0:06:36  246903.3      0.27    3919.4    1188.5                           5130699.0000
    0:07:02  247716.2      0.26    3908.0    1199.4                           5157963.5000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:02  247716.2      0.26    3908.0    1199.4                           5157963.5000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[5].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[5].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
    0:07:10  247678.7      0.25    3329.4     538.5 genLayer2/genblk1[6].mac/mult_in_reg[7]/D 5156451.5000
    0:07:10  247675.0      0.25    3327.9     538.5                           5156186.5000
    0:07:15  247825.8      0.25    3321.7     541.1                           5160993.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:16  247825.8      0.25    3321.7     541.1                           5160993.5000
    0:07:18  247830.9      0.25    3321.7     541.1                           5161041.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:48  247332.9      0.25    3317.9     541.1                           5149664.5000
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
    0:08:58  243900.7      0.17    1637.5       0.0                           5025349.5000
    0:09:03  244041.4      0.17    1616.9       0.0                           5029896.5000
    0:09:03  244041.4      0.17    1616.9       0.0                           5029896.5000
    0:09:11  243994.6      0.17    1535.5       0.0                           5027115.5000
    0:09:11  243994.6      0.17    1535.5       0.0                           5027115.5000
    0:09:11  243994.6      0.17    1535.5       0.0                           5027115.5000
    0:09:11  243994.6      0.17    1535.5       0.0                           5027115.5000
    0:09:11  243994.6      0.17    1535.5       0.0                           5027115.5000
    0:09:11  243994.6      0.17    1535.5       0.0                           5027115.5000
    0:09:11  243994.6      0.17    1535.5       0.0                           5027115.5000
    0:09:11  243994.6      0.17    1535.5       0.0                           5027115.5000
    0:09:13  244074.7      0.17    1517.8       0.0                           5029860.5000
    0:09:13  244074.7      0.17    1517.8       0.0                           5029860.5000
    0:09:14  244074.7      0.17    1517.8       0.0                           5029860.5000
    0:09:14  244074.7      0.17    1517.8       0.0                           5029860.5000
    0:09:14  244074.7      0.17    1517.8       0.0                           5029860.5000
    0:09:14  244074.7      0.17    1517.8       0.0                           5029860.5000
    0:09:14  244074.7      0.17    1517.8       0.0                           5029860.5000
    0:09:14  244074.7      0.17    1517.8       0.0                           5029860.5000
    0:09:14  244074.7      0.17    1517.8       0.0                           5029860.5000
    0:09:14  244074.7      0.17    1517.8       0.0                           5029860.5000
    0:09:15  244074.7      0.17    1517.8       0.0                           5029860.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:22  244074.7      0.17    1517.8       0.0                           5029860.5000
    0:09:32  242860.7      0.18    2906.7       0.0                           4986674.5000
    0:09:33  242910.7      0.17    2904.4       0.0                           4988602.5000
    0:09:33  242910.7      0.17    2904.4       0.0                           4988602.5000
    0:09:40  243020.5      0.17    2808.2       0.0                           4994203.5000
    0:09:44  242977.4      0.17    2799.7       0.0                           4992586.5000
    0:09:48  242920.5      0.17    2799.8       0.0                           4991015.5000
    0:09:56  242916.0      0.17    2799.8       0.0                           4990893.5000
    0:10:06  242913.9      0.17    2799.8       0.0                           4990836.5000
    0:10:11  242881.7      0.17    2787.0       0.0                           4989387.0000
    0:10:18  243063.3      0.17    1745.2       0.0                           4995979.0000
    0:10:18  243063.3      0.17    1745.2       0.0                           4995979.0000
    0:10:18  243063.3      0.17    1745.2       0.0                           4995979.0000
    0:10:18  243063.3      0.17    1745.2       0.0                           4995979.0000
    0:10:18  243063.3      0.17    1745.2       0.0                           4995979.0000
    0:10:18  243063.3      0.17    1745.2       0.0                           4995979.0000
    0:10:19  243063.3      0.17    1745.2       0.0                           4995979.0000
    0:10:20  243088.4      0.17    1728.8       0.0                           4997061.5000
    0:10:24  243002.2      0.17    1712.0       0.0                           4993102.5000
    0:10:25  242983.3      0.17    1710.4       0.0                           4992154.0000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[14].mem_x/clk': 25967 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[15]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[14]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[13]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[12]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[11]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[10]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[9]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[8]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[7]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[6]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[5]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[4]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[3]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[2]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[1]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[0]': 1024 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:47:26 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         76350
Number of cells:                        63848
Number of combinational cells:          54505
Number of sequential cells:              9327
Number of macros/black boxes:               0
Number of buf/inv:                       5917
Number of references:                      75

Combinational area:             125437.355602
Buf/Inv area:                    13744.752090
Noncombinational area:          117545.927755
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                242983.283358
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:47:30 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_30   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 130.9350 mW   (99%)
  Net Switching Power  =   1.7349 mW    (1%)
                         ---------
Total Dynamic Power    = 132.6699 mW  (100%)

Cell Leakage Power     =   4.7656 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.3015e+05          163.3572        2.0229e+06        1.3234e+05  (  96.30%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    771.6174        1.5715e+03        2.7427e+06        5.0858e+03  (   3.70%)
--------------------------------------------------------------------------------------------------
Total          1.3093e+05 uW     1.7349e+03 uW     4.7656e+06 nW     1.3743e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:47:31 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[6].mac/mult_in_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[6].mac/f_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_30
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[6].mac/mult_in_reg[0]/CK (DFF_X1)     0.00 #     0.00 r
  genLayer2/genblk1[6].mac/mult_in_reg[0]/Q (DFF_X1)      0.08       0.08 f
  U78758/CO (HA_X1)                                       0.06       0.14 f
  U29527/ZN (NAND2_X1)                                    0.03       0.17 r
  U29529/ZN (NAND3_X1)                                    0.04       0.21 f
  U78767/CO (FA_X1)                                       0.09       0.30 f
  U78771/CO (FA_X1)                                       0.10       0.40 f
  U78716/ZN (INV_X1)                                      0.03       0.43 r
  U78728/ZN (OAI21_X1)                                    0.04       0.47 f
  U78730/ZN (NAND2_X1)                                    0.03       0.50 r
  U27720/ZN (AND3_X2)                                     0.05       0.56 r
  U78743/ZN (OAI21_X1)                                    0.04       0.60 f
  U78745/ZN (NAND2_X1)                                    0.03       0.63 r
  U78747/ZN (NAND3_X1)                                    0.04       0.67 f
  U78804/CO (FA_X1)                                       0.09       0.76 f
  U78807/CO (FA_X1)                                       0.10       0.85 f
  U29532/ZN (NAND2_X1)                                    0.03       0.89 r
  U27571/ZN (NAND3_X1)                                    0.04       0.93 f
  U27569/ZN (NAND2_X1)                                    0.03       0.96 r
  U27568/ZN (NAND2_X1)                                    0.03       0.99 f
  U78816/CO (FA_X1)                                       0.09       1.08 f
  U78750/ZN (XNOR2_X1)                                    0.05       1.13 r
  U78759/ZN (INV_X1)                                      0.03       1.16 f
  U78768/ZN (AOI21_X1)                                    0.08       1.25 r
  U78769/ZN (AOI22_X1)                                    0.05       1.29 f
  U78770/ZN (NAND2_X1)                                    0.03       1.33 r
  genLayer2/genblk1[6].mac/f_reg[2]/D (DFF_X1)            0.01       1.34 r
  data arrival time                                                  1.34

  clock clk (rise edge)                                   1.20       1.20
  clock network delay (ideal)                             0.00       1.20
  genLayer2/genblk1[6].mac/f_reg[2]/CK (DFF_X1)           0.00       1.20 r
  library setup time                                     -0.03       1.17
  data required time                                                 1.17
  --------------------------------------------------------------------------
  data required time                                                 1.17
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.25
1.25
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_30
net_64_33_9_10_16_30
set SRC_FILE net_64_33_9_10_16_30.sv
net_64_33_9_10_16_30.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_30.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_30.sv
Compiling source file ./net_64_33_9_10_16_30.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_30'.
Information: Building the design 'layer1_64_33_16_16'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_16 line 120 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| layer1_64_33_16_16/118 |   16   |   16    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_8 line 319 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_8/317 |   8    |   16    |      3       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64,33,2". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_16_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:167: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:169: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:185: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:188: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:194: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_16_f_rom line 161 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE2 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32,9,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_8_f_rom line 360 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:540: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:543: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:546: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 80 of 97 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_30'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_30'. (DDB-72)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_30'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[14].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:25  270491.1      2.28    8321.9   11554.4                           6012010.5000
    0:03:26  270491.1      2.28    8321.9   11554.4                           6012010.5000
    0:03:26  270491.1      2.28    8321.9   11554.4                           6012010.5000
    0:03:26  270491.1      2.28    8321.9   11554.4                           6012010.5000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Selecting critical implementations
  Mapping 'net_64_33_9_10_16_30_DW01_add_29'
  Mapping 'net_64_33_9_10_16_30_DW01_add_30'



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:59  244032.9      0.40    5522.4    1496.2                           5054877.5000
    0:05:00  244032.9      0.40    5522.4    1496.2                           5054877.5000
    0:05:07  243548.8      0.40    5513.8    1478.7                           5018462.5000
    0:05:08  243548.8      0.40    5513.8    1478.7                           5018462.5000
    0:05:30  245644.9      0.33    5285.7    1467.1                           5087948.5000
    0:05:30  245644.9      0.33    5285.7    1467.1                           5087948.5000
    0:05:30  245644.9      0.33    5285.7    1467.1                           5087948.5000
    0:05:30  245644.9      0.33    5285.7    1467.1                           5087948.5000
    0:05:31  245644.9      0.33    5285.7    1467.1                           5087948.5000
    0:05:31  245644.9      0.33    5285.7    1467.1                           5087948.5000
    0:05:47  246819.5      0.27    2975.4    1445.4                           5128176.5000
    0:05:47  246819.5      0.27    2975.4    1445.4                           5128176.5000
    0:06:09  247903.0      0.25    2926.3    1383.7                           5163706.0000

  Beginning Delay Optimization
  ----------------------------
    0:06:09  247909.1      0.25    2926.3    1383.7                           5164166.5000
    0:06:17  248214.2      0.24    2921.5    1383.1                           5174185.0000
    0:06:17  248214.2      0.24    2921.5    1383.1                           5174185.0000
    0:06:21  248362.6      0.24    2921.2    1378.1                           5179118.0000
    0:06:21  248362.6      0.24    2921.2    1378.1                           5179118.0000
    0:06:24  248429.9      0.24    2919.6    1378.1                           5181466.0000
    0:06:24  248429.9      0.24    2919.6    1378.1                           5181466.0000
    0:06:26  248535.5      0.24    2919.3    1378.1                           5185046.5000
    0:06:26  248534.2      0.24    2919.3    1378.1                           5185003.5000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:26  248534.2      0.24    2919.3    1378.1                           5185003.5000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[6].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[6].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[2].mac/valid_out_reg'. (OPT-1215)
    0:06:33  248427.0      0.23    2654.5     576.9 genLayer2/genblk1[0].mac/mult_in_reg[14]/D 5181397.0000
    0:06:33  248412.1      0.23    2653.5     576.9                           5180818.0000
    0:06:36  248471.1      0.23    2653.0     577.5                           5182695.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:36  248471.1      0.23    2653.0     577.5                           5182695.5000
    0:06:41  248470.9      0.23    2595.3     577.5                           5217317.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:15  247901.6      0.25    2582.4     577.5                           5203231.5000
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
    0:08:16  243798.0      0.19     345.1       0.0 genLayer1/genblk1[0].mac/mult_in_reg[1]/D 5056409.5000
    0:08:17  243861.1      0.17     337.8       0.0 genLayer1/genblk1[9].mac/mult_in_reg[10]/D 5058516.0000
    0:08:17  243872.0      0.17     336.1       0.0                           5058875.0000
    0:08:22  244026.5      0.16     330.7       0.0                           5063995.5000
    0:08:23  244026.5      0.16     330.7       0.0                           5063995.5000
    0:08:30  243985.0      0.16     286.7       0.0                           5050637.0000
    0:08:30  243985.0      0.16     286.7       0.0                           5050637.0000
    0:08:37  244231.1      0.16     267.4       0.0                           5058516.5000
    0:08:37  244231.1      0.16     267.4       0.0                           5058516.5000
    0:08:37  244231.1      0.16     267.4       0.0                           5058516.5000
    0:08:37  244231.1      0.16     267.4       0.0                           5058516.5000
    0:08:38  244231.1      0.16     267.4       0.0                           5058516.5000
    0:08:38  244231.1      0.16     267.4       0.0                           5058516.5000
    0:08:41  244509.9      0.15     262.3       0.0                           5068178.0000
    0:08:41  244509.9      0.15     262.3       0.0                           5068178.0000
    0:08:43  244549.8      0.15     260.0       0.0                           5069430.0000
    0:08:43  244549.8      0.15     260.0       0.0                           5069430.0000
    0:08:51  244738.4      0.14     211.9       0.0                           5076008.0000
    0:08:51  244738.4      0.14     211.9       0.0                           5076008.0000
    0:08:52  244745.0      0.14     211.9       0.0                           5076212.5000
    0:08:52  244745.0      0.14     211.9       0.0                           5076212.5000
    0:08:52  244745.0      0.14     211.9       0.0                           5076212.5000
    0:08:52  244745.0      0.14     211.9       0.0                           5076212.5000
    0:08:53  244745.0      0.14     211.9       0.0                           5076212.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:00  244745.0      0.14     211.9       0.0                           5076212.5000
    0:09:09  242836.5      0.16    1419.5       0.0                           5020427.0000
    0:09:10  242895.0      0.14    1417.2       0.0                           5022504.5000
    0:09:10  242895.0      0.14    1417.2       0.0                           5022504.5000
    0:09:18  243199.0      0.14    1106.4       0.0                           5035079.0000
    0:09:23  243147.9      0.14    1106.6       0.0                           5033459.0000
    0:09:29  243100.6      0.14    1106.8       0.0                           5032305.5000
    0:09:37  243097.7      0.14    1106.8       0.0                           5032237.5000
    0:09:44  243092.1      0.14    1106.8       0.0                           5032116.0000
    0:09:48  243062.8      0.14    1110.1       0.0                           5030795.5000
    0:09:51  243219.2      0.13    1099.9       0.0                           5036604.0000
    0:09:51  243219.2      0.13    1099.9       0.0                           5036604.0000
    0:09:53  243324.3      0.13    1078.8       0.0                           5040250.5000
    0:09:53  243324.3      0.13    1078.8       0.0                           5040250.5000
    0:09:53  243324.3      0.13    1078.8       0.0                           5040250.5000
    0:09:53  243324.3      0.13    1078.8       0.0                           5040250.5000
    0:09:53  243324.3      0.13    1078.8       0.0                           5040250.5000
    0:09:56  243340.3      0.13    1066.0       0.0                           5041108.0000
    0:10:00  243211.0      0.13    1057.5       0.0                           5035193.0000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[14].mem_x/clk': 25967 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[15]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[14]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[13]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[12]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[11]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[10]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[9]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[8]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[7]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[6]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[5]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[4]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[3]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[2]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[1]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[0]': 1024 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:57:46 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         76798
Number of cells:                        64285
Number of combinational cells:          54942
Number of sequential cells:              9327
Number of macros/black boxes:               0
Number of buf/inv:                       5926
Number of references:                      77

Combinational area:             124806.669564
Buf/Inv area:                    12765.074075
Noncombinational area:          118404.309860
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                243210.979424
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:57:50 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_30   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 125.8509 mW   (99%)
  Net Switching Power  =   1.6590 mW    (1%)
                         ---------
Total Dynamic Power    = 127.5099 mW  (100%)

Cell Leakage Power     =   4.8155 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.2513e+05          159.4695        2.0878e+06        1.2737e+05  (  96.25%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    736.8483        1.4995e+03        2.7277e+06        4.9642e+03  (   3.75%)
--------------------------------------------------------------------------------------------------
Total          1.2587e+05 uW     1.6590e+03 uW     4.8155e+06 nW     1.3234e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 16:57:51 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer3/genblk1[3].mac/b_in_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer3/genblk1[3].mac/mult_in_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_30
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer3/genblk1[3].mac/b_in_reg[5]/CK (DFF_X2)        0.00 #     0.00 r
  genLayer3/genblk1[3].mac/b_in_reg[5]/Q (DFF_X2)         0.17       0.17 r
  U55934/ZN (XNOR2_X2)                                    0.16       0.33 r
  U28378/ZN (NAND2_X1)                                    0.10       0.42 f
  U56209/ZN (OAI22_X1)                                    0.07       0.49 r
  U56226/S (FA_X1)                                        0.12       0.61 f
  U29926/ZN (OAI21_X1)                                    0.04       0.65 r
  U29925/ZN (NAND2_X1)                                    0.03       0.69 f
  U29924/ZN (NAND2_X1)                                    0.03       0.72 r
  U56262/ZN (NAND2_X1)                                    0.03       0.75 f
  U56285/S (FA_X1)                                        0.15       0.90 r
  U56426/ZN (XNOR2_X1)                                    0.07       0.97 r
  U56428/ZN (NOR2_X1)                                     0.03       1.00 f
  U27770/ZN (NOR2_X2)                                     0.04       1.04 r
  U29921/ZN (NAND3_X1)                                    0.03       1.08 f
  U56434/ZN (AOI21_X1)                                    0.05       1.13 r
  U56482/ZN (OAI21_X1)                                    0.03       1.16 f
  U56501/ZN (NAND2_X1)                                    0.03       1.20 r
  U30824/ZN (NAND2_X2)                                    0.04       1.24 f
  U28212/ZN (NAND2_X1)                                    0.06       1.30 r
  U69229/ZN (OAI21_X1)                                    0.03       1.33 f
  genLayer3/genblk1[3].mac/mult_in_reg[0]/D (DFF_X1)      0.01       1.34 f
  data arrival time                                                  1.34

  clock clk (rise edge)                                   1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  genLayer3/genblk1[3].mac/mult_in_reg[0]/CK (DFF_X1)     0.00       1.25 r
  library setup time                                     -0.04       1.21
  data required time                                                 1.21
  --------------------------------------------------------------------------
  data required time                                                 1.21
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.3
1.3
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_30
net_64_33_9_10_16_30
set SRC_FILE net_64_33_9_10_16_30.sv
net_64_33_9_10_16_30.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_30.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_30.sv
Compiling source file ./net_64_33_9_10_16_30.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_30'.
Information: Building the design 'layer1_64_33_16_16'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_16 line 120 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| layer1_64_33_16_16/118 |   16   |   16    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_8 line 319 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_8/317 |   8    |   16    |      3       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64,33,2". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_16_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:167: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:169: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:185: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:188: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:194: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_16_f_rom line 161 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE2 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32,9,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_8_f_rom line 360 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:540: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:543: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:546: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 80 of 97 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_30'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_30'. (DDB-72)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_30'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:26  262161.9      2.23    7354.7   11178.0                           5677460.0000
    0:03:26  262161.9      2.23    7354.7   11178.0                           5677460.0000
    0:03:26  262161.9      2.23    7354.7   11178.0                           5677460.0000
    0:03:26  262161.9      2.23    7354.7   11178.0                           5677460.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Selecting critical implementations
  Mapping 'net_64_33_9_10_16_30_DW_mult_uns_0'
  Mapping 'net_64_33_9_10_16_30_DW_mult_uns_1'
    0:05:21  243729.1      0.41    1790.9    1518.8                           5037260.0000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:21  243729.1      0.41    1790.9    1518.8                           5037260.0000
    0:05:22  243729.1      0.41    1790.9    1518.8                           5037260.0000
    0:05:30  243411.0      0.41    1793.4    1503.9                           5007568.0000
    0:05:30  243411.0      0.41    1793.4    1503.9                           5007568.0000
    0:05:41  243998.1      0.39    1757.9    1494.0                           5027948.5000
    0:05:41  243998.1      0.39    1757.9    1494.0                           5027948.5000
    0:05:41  243998.1      0.39    1757.9    1494.0                           5027948.5000
    0:05:41  243998.1      0.39    1757.9    1494.0                           5027948.5000
    0:05:42  243998.1      0.39    1757.9    1494.0                           5027948.5000
    0:05:42  243998.1      0.39    1757.9    1494.0                           5027948.5000
    0:05:45  244260.9      0.36    1740.2    1451.1                           5037508.5000
    0:05:45  244260.9      0.36    1740.2    1451.1                           5037508.5000
    0:05:52  244606.7      0.34    1731.3    1449.3                           5048585.5000

  Beginning Delay Optimization
  ----------------------------
    0:05:52  244606.7      0.34    1731.3    1449.3                           5048585.5000
    0:05:55  244959.7      0.32    1672.3    1417.4                           5060673.0000
    0:05:55  244959.7      0.32    1672.3    1417.4                           5060673.0000
    0:05:57  245029.1      0.32    1669.4    1417.4                           5062796.5000
    0:05:57  245028.3      0.32    1669.4    1417.4                           5062767.5000
    0:05:58  245041.6      0.32    1668.3    1417.2                           5063208.5000
    0:05:58  245041.6      0.32    1668.3    1417.2                           5063208.5000
    0:06:02  245202.8      0.31    1657.6    1417.2                           5068605.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:02  245202.8      0.31    1657.6    1417.2                           5068605.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[0].mac/valid_out_reg'. (OPT-1215)
    0:06:09  245265.6      0.29    1250.7     576.9 genLayer3/genblk1[4].mac/f_reg[1]/D 5070884.5000
    0:06:10  245287.4      0.29    1247.1     576.9                           5071410.0000
    0:06:11  245331.8      0.29    1245.6     576.9                           5072852.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:12  245331.8      0.29    1245.6     576.9                           5072852.5000
    0:06:16  243390.5      0.29    1209.2     576.9                           5020456.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:46  242814.4      0.30    1203.6     576.9                           5006761.5000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
    0:07:47  240782.4      0.20     348.0       0.0 genLayer1/genblk1[4].mac/mult_in_reg[14]/D 4936912.0000
    0:07:48  240846.5      0.19     342.7       0.0 genLayer3/genblk1[4].mac/mult_in_reg[11]/D 4938737.0000
    0:07:48  240851.6      0.19     342.3       0.0                           4938858.5000
    0:08:02  242025.9      0.18     247.9       5.0                           4976952.5000
    0:08:02  242025.9      0.18     247.9       5.0                           4976952.5000
    0:08:09  241654.1      0.18     243.8       3.2                           4947982.0000
    0:08:09  241654.1      0.18     243.8       3.2                           4947982.0000
    0:08:09  241654.1      0.18     243.8       3.2                           4947982.0000
    0:08:09  241654.1      0.18     243.8       3.2                           4947982.0000
    0:08:09  241654.1      0.18     243.8       3.2                           4947982.0000
    0:08:09  241654.1      0.18     243.8       3.2                           4947982.0000
    0:08:10  241654.1      0.18     243.8       3.2                           4947982.0000
    0:08:10  241654.1      0.18     243.8       3.2                           4947982.0000
    0:08:20  242598.4      0.14     169.5     143.9                           4980582.5000
    0:08:20  242598.4      0.14     169.5     143.9                           4980582.5000
    0:08:21  242607.2      0.14     169.1     148.0                           4980811.5000
    0:08:21  242607.2      0.14     169.1     148.0                           4980811.5000
    0:08:21  242607.2      0.14     169.1     148.0                           4980811.5000
    0:08:21  242607.2      0.14     169.1     148.0                           4980811.5000
    0:08:21  242607.2      0.14     169.1     148.0                           4980811.5000
    0:08:21  242607.2      0.14     169.1     148.0                           4980811.5000
    0:08:21  242607.2      0.14     169.1     148.0                           4980811.5000
    0:08:21  242607.2      0.14     169.1     148.0                           4980811.5000
    0:08:22  242607.2      0.14     169.1     148.0                           4980811.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:29  242607.2      0.14     169.1     148.0                           4980811.5000
    0:08:38  240256.5      0.16     409.0     143.2                           4916641.5000
    0:08:39  240295.1      0.14     407.0     143.2                           4918107.0000
    0:08:39  240295.1      0.14     407.0     143.2                           4918107.0000
    0:08:46  240495.4      0.14     278.1       0.0                           4922584.0000
    0:08:50  240407.6      0.14     275.4       0.0                           4920000.5000
    0:08:56  240362.7      0.14     274.7       0.0                           4918631.5000
    0:09:06  240355.5      0.14     274.7       0.0                           4918463.0000
    0:09:11  240326.2      0.14     202.2       0.0                           4917227.5000
    0:09:14  240622.5      0.13     180.6     103.9                           4928338.5000
    0:09:14  240622.5      0.13     180.6     103.9                           4928338.5000
    0:09:14  240622.5      0.13     180.6     103.9                           4928338.5000
    0:09:14  240622.5      0.13     180.6     103.9                           4928338.5000
    0:09:15  240622.5      0.13     180.6     103.9                           4928338.5000
    0:09:15  240622.5      0.13     180.6     103.9                           4928338.5000
    0:09:15  240622.5      0.13     180.6     103.9                           4928338.5000
    0:09:16  240628.7      0.13     178.0     104.9                           4928805.0000
    0:09:18  240629.4      0.13     177.9     104.9                           4928851.0000
    0:09:23  240447.2      0.13     177.4     104.9                           4920541.5000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[14].mem_x/clk': 25967 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[15]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[14]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[13]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[12]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[11]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[10]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[9]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[8]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[7]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[6]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[5]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[4]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[3]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[2]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[1]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[0]': 1024 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 17:07:28 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         75340
Number of cells:                        62365
Number of combinational cells:          53022
Number of sequential cells:              9327
Number of macros/black boxes:               0
Number of buf/inv:                       5400
Number of references:                      75

Combinational area:             122910.621630
Buf/Inv area:                    11187.428079
Noncombinational area:          117536.617754
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                240447.239384
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 17:07:32 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_30   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 121.0528 mW   (99%)
  Net Switching Power  =   1.6008 mW    (1%)
                         ---------
Total Dynamic Power    = 122.6536 mW  (100%)

Cell Leakage Power     =   4.6896 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.2034e+05          146.4144        2.0326e+06        1.2252e+05  (  96.22%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    708.2490        1.4543e+03        2.6570e+06        4.8196e+03  (   3.78%)
--------------------------------------------------------------------------------------------------
Total          1.2105e+05 uW     1.6008e+03 uW     4.6896e+06 nW     1.2734e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 17:07:33 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer1/genblk1[4].mac/b_in_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer1/genblk1[4].mac/mult_in_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_30
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer1/genblk1[4].mac/b_in_reg[2]/CK (DFF_X1)        0.00 #     0.00 r
  genLayer1/genblk1[4].mac/b_in_reg[2]/Q (DFF_X1)         0.09       0.09 f
  U30919/ZN (XNOR2_X2)                                    0.18       0.27 r
  U63594/ZN (NAND2_X2)                                    0.12       0.39 f
  U27937/ZN (OAI21_X1)                                    0.07       0.47 r
  U63661/S (FA_X1)                                        0.12       0.59 f
  U63662/CO (FA_X1)                                       0.09       0.68 f
  U63679/S (FA_X1)                                        0.13       0.81 f
  U63702/CO (FA_X1)                                       0.09       0.91 f
  U63678/ZN (XNOR2_X1)                                    0.06       0.96 f
  U63701/ZN (OR2_X1)                                      0.06       1.02 f
  U30503/ZN (NAND2_X1)                                    0.03       1.05 r
  U30502/ZN (AOI21_X1)                                    0.03       1.08 f
  U30139/ZN (NOR2_X1)                                     0.04       1.11 r
  U30138/ZN (NAND2_X1)                                    0.03       1.14 f
  U27934/ZN (NAND2_X1)                                    0.03       1.17 r
  U27933/ZN (NAND2_X1)                                    0.03       1.20 f
  U31271/ZN (NAND2_X1)                                    0.03       1.23 r
  U30499/ZN (NAND2_X1)                                    0.03       1.26 f
  U27634/ZN (AND2_X1)                                     0.05       1.31 f
  U66781/ZN (AOI21_X1)                                    0.05       1.36 r
  U66782/ZN (INV_X1)                                      0.02       1.38 f
  genLayer1/genblk1[4].mac/mult_in_reg[11]/D (DFF_X1)     0.01       1.39 f
  data arrival time                                                  1.39

  clock clk (rise edge)                                   1.30       1.30
  clock network delay (ideal)                             0.00       1.30
  genLayer1/genblk1[4].mac/mult_in_reg[11]/CK (DFF_X1)
                                                          0.00       1.30 r
  library setup time                                     -0.04       1.26
  data required time                                                 1.26
  --------------------------------------------------------------------------
  data required time                                                 1.26
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.35
1.35
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_30
net_64_33_9_10_16_30
set SRC_FILE net_64_33_9_10_16_30.sv
net_64_33_9_10_16_30.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_30.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_30.sv
Compiling source file ./net_64_33_9_10_16_30.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_30'.
Information: Building the design 'layer1_64_33_16_16'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_16 line 120 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| layer1_64_33_16_16/118 |   16   |   16    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_8 line 319 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_8/317 |   8    |   16    |      3       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64,33,2". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_16_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:167: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:169: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:185: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:188: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:194: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_16_f_rom line 161 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE2 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32,9,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_8_f_rom line 360 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:540: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:543: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:546: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 80 of 97 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_30'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_30'. (DDB-72)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_30'.
  Processing 'memory_WIDTH16_SIZE64_0'
 Implement Synthetic for 'memory_WIDTH16_SIZE64_0'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'genLayer2/y_next_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[8].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[9].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[10].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[11].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[12].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[13].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[14].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/genblk1[15].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_y/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[15].mac/correct_mult_reg' is removed because it is merged to 'genLayer1/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[7].mac/correct_mult_reg' is removed because it is merged to 'genLayer2/genblk1[0].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/correct_mult_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/correct_mult_reg'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[3].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/enable_f_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/enable_f_reg'. (OPT-1215)
Information: The register 'genLayer1/y_point_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/y_next_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer1/ctrl/addr_f_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[24][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[25][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[26][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[27][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[30][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[31][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[28][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[29][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/ctrl/addr_f_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[12][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[14][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[13][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[15][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[16][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[18][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[20][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[22][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[17][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[19][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[21][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/mem_reg[23][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer3/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[7].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[6].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[5].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[4].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[3].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[2].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[1].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mem_x/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'genLayer2/genblk1[0].mac/a_in_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[14].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[13].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[12].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[11].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[10].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[9].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[8].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[7].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[3].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer1/genblk1[15].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[6].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[5].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[7].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[1].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer3/genblk1[4].mac/valid_out_reg'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:24  260925.8      1.06    3476.4    9582.8                           5646039.0000
    0:03:25  260925.8      1.06    3476.4    9582.8                           5646039.0000
    0:03:25  260925.8      1.06    3476.4    9582.8                           5646039.0000
    0:03:26  260917.5      1.05    3475.0    9535.3                           5645594.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Selecting critical implementations
  Mapping 'net_64_33_9_10_16_30_DW_mult_uns_0'
  Mapping 'net_64_33_9_10_16_30_DW_mult_uns_1'
    0:05:17  242423.9      0.35    1043.5     407.8                           5007949.0000



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:17  242423.9      0.35    1043.5     407.8                           5007949.0000
    0:05:17  242423.9      0.35    1043.5     407.8                           5007949.0000
    0:05:24  242072.5      0.35    1042.2     366.4                           4977272.0000
    0:05:25  242072.5      0.35    1042.2     366.4                           4977272.0000
    0:05:51  244801.7      0.26     863.1     334.0                           5067954.0000
    0:05:51  244801.7      0.26     863.1     334.0                           5067954.0000
    0:05:51  244807.0      0.26     861.2     317.5                           5068299.0000
    0:05:51  244807.0      0.26     861.2     317.5                           5068299.0000
    0:06:00  245465.3      0.24     850.8     337.4                           5089810.0000
    0:06:00  245465.3      0.24     850.8     337.4                           5089810.0000
    0:06:07  245958.0      0.21     829.4     286.9                           5107425.5000
    0:06:07  245958.0      0.21     829.4     286.9                           5107425.5000
    0:06:10  246113.6      0.21     825.9     286.9                           5112588.0000

  Beginning Delay Optimization
  ----------------------------
    0:06:10  246113.0      0.21     825.9     286.9                           5112574.0000
    0:06:11  246170.8      0.21     825.1     286.2                           5114634.5000
    0:06:11  246170.8      0.21     825.1     286.2                           5114634.5000
    0:06:30  246959.7      0.19     573.2     289.0                           5141488.0000
    0:06:30  246959.2      0.19     573.2     289.0                           5141473.5000
    0:06:38  247486.1      0.17     557.5     279.0                           5159718.0000
    0:06:38  247486.1      0.17     557.5     279.0                           5159718.0000
    0:06:52  247924.5      0.16     549.9     286.6                           5173732.5000
    0:06:52  247924.0      0.16     549.9     286.6                           5173696.5000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:06:52  247924.0      0.16     549.9     286.6                           5173696.5000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[2].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[0].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/genblk1[4].mac/valid_out_reg' is removed because it is merged to 'genLayer2/genblk1[3].mac/valid_out_reg'. (OPT-1215)
    0:06:59  247838.0      0.15     184.4     668.4 genLayer1/genblk1[15].mac/mult_in_reg[14]/D 5170646.5000
    0:07:00  247839.9      0.15     183.2     668.4                           5170612.5000
    0:07:01  247853.2      0.15     182.9     668.4                           5171045.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:02  247853.2      0.15     182.9     668.4                           5171045.0000
    0:07:04  247832.7      0.15     182.9     677.7                           5170361.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:37  247086.3      0.20     175.7     691.8                           5151735.0000
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
  Global Optimization (Phase 73)
  Global Optimization (Phase 74)
  Global Optimization (Phase 75)
  Global Optimization (Phase 76)
  Global Optimization (Phase 77)
  Global Optimization (Phase 78)
  Global Optimization (Phase 79)
  Global Optimization (Phase 80)
  Global Optimization (Phase 81)
  Global Optimization (Phase 82)
  Global Optimization (Phase 83)
  Global Optimization (Phase 84)
  Global Optimization (Phase 85)
  Global Optimization (Phase 86)
    0:09:00  243786.3      0.00       0.0       0.0                           5023957.0000
    0:09:00  243786.3      0.00       0.0       0.0                           5023957.0000
    0:09:00  243786.3      0.00       0.0       0.0                           5023957.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:06  243599.6      0.00       0.0       0.0                           5005289.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:13  243599.6      0.00       0.0       0.0                           5005289.0000
    0:09:22  242682.7      0.02       5.5       0.0                           4967887.0000
    0:09:23  242736.4      0.01       2.9       0.0                           4970135.0000
    0:09:23  242736.4      0.01       2.9       0.0                           4970135.0000
    0:09:30  242727.7      0.01       3.3       0.0                           4968581.0000
    0:09:34  242650.8      0.01       3.3       0.0                           4966574.5000
    0:09:40  242557.7      0.01       3.1       0.0                           4963885.0000
    0:09:48  242534.5      0.01       3.1       0.0                           4963157.0000
    0:09:55  242525.5      0.01       3.1       0.0                           4962936.0000
    0:10:00  242492.8      0.01       2.9       0.0                           4961443.0000
    0:10:05  242809.1      0.00       0.0       2.4                           4973204.0000
    0:10:11  242516.5      0.00       0.0       1.4                           4959012.5000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'genLayer1/genblk1[14].mem_x/clk': 25966 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[15]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[14]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[13]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[12]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[11]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[10]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[9]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[8]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[7]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[6]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[5]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[4]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[3]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[2]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[1]': 1024 load(s), 1 driver(s)
     Net 'genLayer1/genblk1[14].mem_x/data_in[0]': 1024 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 17:17:59 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_64_33_9_10_16_30' contains 17 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         77102
Number of cells:                        63336
Number of combinational cells:          53994
Number of sequential cells:              9326
Number of macros/black boxes:               0
Number of buf/inv:                       4835
Number of references:                      74

Combinational area:             125019.735565
Buf/Inv area:                    12612.124107
Noncombinational area:          117496.717751
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                242516.453315
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 17:18:03 2021
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_64_33_9_10_16_30   5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 115.4280 mW   (99%)
  Net Switching Power  =   1.5335 mW    (1%)
                         ---------
Total Dynamic Power    = 116.9616 mW  (100%)

Cell Leakage Power     =   4.7670 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.1476e+05          139.7172        2.0237e+06        1.1693e+05  (  96.05%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    667.0773        1.3938e+03        2.7433e+06        4.8041e+03  (   3.95%)
--------------------------------------------------------------------------------------------------
Total          1.1543e+05 uW     1.5335e+03 uW     4.7670e+06 nW     1.2173e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_64_33_9_10_16_30
Version: J-2014.09-SP5-2
Date   : Fri Dec  3 17:18:04 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: genLayer2/genblk1[4].mac/b_in_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genLayer2/genblk1[4].mac/mult_in_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_64_33_9_10_16_30
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genLayer2/genblk1[4].mac/b_in_reg[13]/CK (DFF_X2)       0.00 #     0.00 r
  genLayer2/genblk1[4].mac/b_in_reg[13]/QN (DFF_X2)       0.11       0.11 f
  U34960/ZN (XNOR2_X1)                                    0.08       0.19 f
  U34961/ZN (INV_X4)                                      0.08       0.27 r
  U50496/ZN (NAND2_X2)                                    0.10       0.37 f
  U50578/ZN (OAI21_X1)                                    0.07       0.44 r
  U50600/S (FA_X1)                                        0.12       0.56 f
  U50606/CO (FA_X1)                                       0.11       0.66 f
  U50617/ZN (OAI21_X1)                                    0.04       0.71 r
  U50618/ZN (INV_X1)                                      0.03       0.74 f
  U50636/CO (FA_X1)                                       0.11       0.85 f
  U29335/Z (XOR2_X1)                                      0.08       0.92 f
  U50653/ZN (NAND2_X1)                                    0.04       0.96 r
  U50654/ZN (OAI21_X1)                                    0.04       1.00 f
  U50655/ZN (NOR3_X1)                                     0.07       1.06 r
  U50656/ZN (OAI21_X1)                                    0.04       1.11 f
  U50785/ZN (NAND2_X1)                                    0.03       1.14 r
  U50817/ZN (NAND4_X1)                                    0.04       1.18 f
  U50818/ZN (INV_X2)                                      0.06       1.24 r
  U68420/ZN (INV_X1)                                      0.04       1.28 f
  U58851/ZN (NAND2_X1)                                    0.03       1.31 r
  genLayer2/genblk1[4].mac/mult_in_reg[12]/D (DFF_X1)     0.01       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   1.35       1.35
  clock network delay (ideal)                             0.00       1.35
  genLayer2/genblk1[4].mac/mult_in_reg[12]/CK (DFF_X1)
                                                          0.00       1.35 r
  library setup time                                     -0.03       1.32
  data required time                                                 1.32
  --------------------------------------------------------------------------
  data required time                                                 1.32
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aalgewaththa/ese507work/proj3/part3/hdl/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.4
1.4
set RST_NAME "reset";
reset
set TOP_MOD_NAME net_64_33_9_10_16_30
net_64_33_9_10_16_30
set SRC_FILE net_64_33_9_10_16_30.sv
net_64_33_9_10_16_30.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE net_64_33_9_10_16_30.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./net_64_33_9_10_16_30.sv
Compiling source file ./net_64_33_9_10_16_30.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'net_64_33_9_10_16_30'.
Information: Building the design 'layer1_64_33_16_16'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:138: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:146: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer1_64_33_16_16 line 120 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|    block name/line     | Inputs | Outputs | # sel inputs | MB |
=================================================================
| layer1_64_33_16_16/118 |   16   |   16    |      4       | N  |
=================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:337: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:345: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer2_32_9_16_8 line 319 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|   block name/line    | Inputs | Outputs | # sel inputs | MB |
===============================================================
| layer2_32_9_16_8/317 |   8    |   16    |      3       | N  |
===============================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:512: signed to unsigned conversion occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:520: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine layer3_24_10_16_5 line 494 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     y_next_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    conv_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_point_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_mem_i_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64,33,2". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN64_F_LEN_IN33_OFFSET2 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_64_33_16_16_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:163: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:164: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:166: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:167: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:169: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:176: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:177: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:180: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:181: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:183: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:185: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:187: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:188: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:189: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:193: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:194: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 161 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_64_33_16_16_f_rom line 161 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,64". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE64 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE64/563 |   64   |   16    |      6       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,2". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE2 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'layer1_64_33_16_16' with
	the parameters "16,16". (HDL-193)

Inferred memory devices in process
	in routine mac_WIDTH16_OUT_WIDTH16 line 751 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mult_in_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_in_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  correct_mult_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32,9,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN32_F_LEN_IN9_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_32_9_16_8_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:365: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:369: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 360 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           361            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer2_32_9_16_8_f_rom line 360 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,32". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE32 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|     block name/line       | Inputs | Outputs | # sel inputs | MB |
====================================================================
| memory_WIDTH16_SIZE32/563 |   32   |   16    |      5       | N  |
====================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_32_9_16_8' with
	the parameters "16,3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE3 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'control' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24,10,3". (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:653: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 600 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      idle_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_acc_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     y_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| point_calc_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| next_clear_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    y_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 642 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     x_ready_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    x_counter_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    x_loaded_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     addr_x_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine control_ADDR_WIDTH16_X_LEN_IN24_F_LEN_IN10_OFFSET3 line 680 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     addr_f_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_24_10_16_5_f_rom'. (HDL-193)
Warning:  ./net_64_33_9_10_16_30.sv:540: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:543: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_64_33_9_10_16_30.sv:546: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 535 in file
	'./net_64_33_9_10_16_30.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           536            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_24_10_16_5_f_rom line 535 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_24_10_16_5' with
	the parameters "16,24". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE24 line 562 in file
		'./net_64_33_9_10_16_30.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{x_data[15] x_data[14] x_data[13] x_data[12] x_data[11] x_data[10] x_data[9] x_data[8] x_data[7] x_data[6] x_data[5] x_data[4] x_data[3] x_data[2] x_data[1] x_data[0] x_valid y_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy genLayer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[8].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[9].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[10].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[11].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[12].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[13].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[14].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer1/genblk1[15].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[5].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[6].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer2/genblk1[7].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/ctrl before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/mem_f before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[0].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[1].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[2].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[3].mac before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_x before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mem_y before Pass 1 (OPT-776)
Information: Ungrouping hierarchy genLayer3/genblk1[4].mac before Pass 1 (OPT-776)
Information: Ungrouping 80 of 97 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_64_33_9_10_16_30'
Information: Added key list 'DesignWare' to design 'net_64_33_9_10_16_30'. (DDB-72)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[14]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[13]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[12]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[11]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[10]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[9]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[8]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[7]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[6]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[5]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[4]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer2/mem_f/z_reg[3]' is removed because it is merged to 'genLayer2/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[14]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[13]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[12]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[11]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[10]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[9]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[8]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[7]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[6]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[5]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[4]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer3/mem_f/z_reg[3]' is removed because it is merged to 'genLayer3/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[14]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[13]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[12]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[11]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[10]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[9]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[8]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[7]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[6]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[5]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[4]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
Information: In design 'net_64_33_9_10_16_30', the register 'genLayer1/mem_f/z_reg[3]' is removed because it is merged to 'genLayer1/mem_f/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'net_64_33_9_10_16_30'.

Information: Ignoring interrupt signal since design is being mapped.
             One more interrupt will abort optimization without
             transferring the design... (INT-7)

Information: Aborting optimization without transferring the design... (INT-8)

Information: Process terminated by interrupt. (INT-4)
dcfarm: detected bad exit for parent -- terminating all child jobs now...
dcfarm: killing job J1 (5386) with SIGTERM
