Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 26 17:23:54 2019
| Host         : DESKTOP-DN5PDL0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |            1 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              18 |            5 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+--------------------+-------------------------------------+------------------+----------------+
|            Clock Signal            |    Enable Signal   |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------------+--------------------+-------------------------------------+------------------+----------------+
|  nolabel_line36/nolabel_line36/CLK |                    | nolabel_line36/nolabel_line36/SR[0] |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG               | CPU_RESETN_IBUF    |                                     |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG               | nolabel_line34/btn | nolabel_line36/nolabel_line36/SR[0] |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG               |                    | nolabel_line36/nolabel_line36/SR[0] |                6 |             21 |
+------------------------------------+--------------------+-------------------------------------+------------------+----------------+


