$input.__ubits = 8

// reg reserved verilog keyword
// input is another verilog reserved keyword

reg = reg.__create_flop
reg_q = reg

foo = reg == 0
reg.__ubits = 8
if (foo) {
  reg := $input
} else {
  reg := reg - 1
}

%out = reg_q
