{
  "module_name": "actbl2.h",
  "hash_id": "fe9ca6efcbeadca9ec108092412ae04dda25f4499b7f5ce9287d52004a1166ac",
  "original_prompt": "Ingested from linux-6.6.14/include/acpi/actbl2.h",
  "human_readable_source": " \n \n\n#ifndef __ACTBL2_H__\n#define __ACTBL2_H__\n\n \n\n \n#define ACPI_SIG_AGDI           \"AGDI\"\t \n#define ACPI_SIG_APMT           \"APMT\"\t \n#define ACPI_SIG_BDAT           \"BDAT\"\t \n#define ACPI_SIG_CCEL           \"CCEL\"\t \n#define ACPI_SIG_CDAT           \"CDAT\"\t \n#define ACPI_SIG_IORT           \"IORT\"\t \n#define ACPI_SIG_IVRS           \"IVRS\"\t \n#define ACPI_SIG_LPIT           \"LPIT\"\t \n#define ACPI_SIG_MADT           \"APIC\"\t \n#define ACPI_SIG_MCFG           \"MCFG\"\t \n#define ACPI_SIG_MCHI           \"MCHI\"\t \n#define ACPI_SIG_MPAM           \"MPAM\"\t \n#define ACPI_SIG_MPST           \"MPST\"\t \n#define ACPI_SIG_MSDM           \"MSDM\"\t \n#define ACPI_SIG_NFIT           \"NFIT\"\t \n#define ACPI_SIG_NHLT           \"NHLT\"\t \n#define ACPI_SIG_PCCT           \"PCCT\"\t \n#define ACPI_SIG_PDTT           \"PDTT\"\t \n#define ACPI_SIG_PHAT           \"PHAT\"\t \n#define ACPI_SIG_PMTT           \"PMTT\"\t \n#define ACPI_SIG_PPTT           \"PPTT\"\t \n#define ACPI_SIG_PRMT           \"PRMT\"\t \n#define ACPI_SIG_RASF           \"RASF\"\t \n#define ACPI_SIG_RGRT           \"RGRT\"\t \n#define ACPI_SIG_RHCT           \"RHCT\"\t \n#define ACPI_SIG_SBST           \"SBST\"\t \n#define ACPI_SIG_SDEI           \"SDEI\"\t \n#define ACPI_SIG_SDEV           \"SDEV\"\t \n#define ACPI_SIG_SVKL           \"SVKL\"\t \n#define ACPI_SIG_TDEL           \"TDEL\"\t \n\n \n#pragma pack(1)\n\n \n\n \n\nstruct acpi_table_aest {\n\tstruct acpi_table_header header;\n};\n\n \n\nstruct acpi_aest_hdr {\n\tu8 type;\n\tu16 length;\n\tu8 reserved;\n\tu32 node_specific_offset;\n\tu32 node_interface_offset;\n\tu32 node_interrupt_offset;\n\tu32 node_interrupt_count;\n\tu64 timestamp_rate;\n\tu64 reserved1;\n\tu64 error_injection_rate;\n};\n\n \n\n#define ACPI_AEST_PROCESSOR_ERROR_NODE      0\n#define ACPI_AEST_MEMORY_ERROR_NODE         1\n#define ACPI_AEST_SMMU_ERROR_NODE           2\n#define ACPI_AEST_VENDOR_ERROR_NODE         3\n#define ACPI_AEST_GIC_ERROR_NODE            4\n#define ACPI_AEST_NODE_TYPE_RESERVED        5\t \n\n \n\n \n\ntypedef struct acpi_aest_processor {\n\tu32 processor_id;\n\tu8 resource_type;\n\tu8 reserved;\n\tu8 flags;\n\tu8 revision;\n\tu64 processor_affinity;\n\n} acpi_aest_processor;\n\n \n\n#define ACPI_AEST_CACHE_RESOURCE            0\n#define ACPI_AEST_TLB_RESOURCE              1\n#define ACPI_AEST_GENERIC_RESOURCE          2\n#define ACPI_AEST_RESOURCE_RESERVED         3\t \n\n \n\ntypedef struct acpi_aest_processor_cache {\n\tu32 cache_reference;\n\tu32 reserved;\n\n} acpi_aest_processor_cache;\n\n \n\n#define ACPI_AEST_CACHE_DATA                0\n#define ACPI_AEST_CACHE_INSTRUCTION         1\n#define ACPI_AEST_CACHE_UNIFIED             2\n#define ACPI_AEST_CACHE_RESERVED            3\t \n\n \n\ntypedef struct acpi_aest_processor_tlb {\n\tu32 tlb_level;\n\tu32 reserved;\n\n} acpi_aest_processor_tlb;\n\n \n\ntypedef struct acpi_aest_processor_generic {\n\tu32 resource;\n\n} acpi_aest_processor_generic;\n\n \n\ntypedef struct acpi_aest_memory {\n\tu32 srat_proximity_domain;\n\n} acpi_aest_memory;\n\n \n\ntypedef struct acpi_aest_smmu {\n\tu32 iort_node_reference;\n\tu32 subcomponent_reference;\n\n} acpi_aest_smmu;\n\n \n\ntypedef struct acpi_aest_vendor {\n\tu32 acpi_hid;\n\tu32 acpi_uid;\n\tu8 vendor_specific_data[16];\n\n} acpi_aest_vendor;\n\n \n\ntypedef struct acpi_aest_gic {\n\tu32 interface_type;\n\tu32 instance_id;\n\n} acpi_aest_gic;\n\n \n\n#define ACPI_AEST_GIC_CPU                   0\n#define ACPI_AEST_GIC_DISTRIBUTOR           1\n#define ACPI_AEST_GIC_REDISTRIBUTOR         2\n#define ACPI_AEST_GIC_ITS                   3\n#define ACPI_AEST_GIC_RESERVED              4\t \n\n \n\ntypedef struct acpi_aest_node_interface {\n\tu8 type;\n\tu8 reserved[3];\n\tu32 flags;\n\tu64 address;\n\tu32 error_record_index;\n\tu32 error_record_count;\n\tu64 error_record_implemented;\n\tu64 error_status_reporting;\n\tu64 addressing_mode;\n\n} acpi_aest_node_interface;\n\n \n\n#define ACPI_AEST_NODE_SYSTEM_REGISTER      0\n#define ACPI_AEST_NODE_MEMORY_MAPPED        1\n#define ACPI_AEST_XFACE_RESERVED            2\t \n\n \n\ntypedef struct acpi_aest_node_interrupt {\n\tu8 type;\n\tu8 reserved[2];\n\tu8 flags;\n\tu32 gsiv;\n\tu8 iort_id;\n\tu8 reserved1[3];\n\n} acpi_aest_node_interrupt;\n\n \n\n#define ACPI_AEST_NODE_FAULT_HANDLING       0\n#define ACPI_AEST_NODE_ERROR_RECOVERY       1\n#define ACPI_AEST_XRUPT_RESERVED            2\t \n\n \nstruct acpi_table_agdi {\n\tstruct acpi_table_header header;\t \n\tu8 flags;\n\tu8 reserved[3];\n\tu32 sdei_event;\n\tu32 gsiv;\n};\n\n \n\n#define ACPI_AGDI_SIGNALING_MODE (1)\n\n \n\nstruct acpi_table_apmt {\n\tstruct acpi_table_header header;\t \n};\n\n#define ACPI_APMT_NODE_ID_LENGTH                4\n\n \nstruct acpi_apmt_node {\n\tu16 length;\n\tu8 flags;\n\tu8 type;\n\tu32 id;\n\tu64 inst_primary;\n\tu32 inst_secondary;\n\tu64 base_address0;\n\tu64 base_address1;\n\tu32 ovflw_irq;\n\tu32 reserved;\n\tu32 ovflw_irq_flags;\n\tu32 proc_affinity;\n\tu32 impl_id;\n};\n\n \n\n#define ACPI_APMT_FLAGS_DUAL_PAGE               (1<<0)\n#define ACPI_APMT_FLAGS_AFFINITY                (1<<1)\n#define ACPI_APMT_FLAGS_ATOMIC                  (1<<2)\n\n \n\n#define ACPI_APMT_FLAGS_DUAL_PAGE_NSUPP         (0<<0)\n#define ACPI_APMT_FLAGS_DUAL_PAGE_SUPP          (1<<0)\n\n \n#define ACPI_APMT_FLAGS_AFFINITY_PROC           (0<<1)\n#define ACPI_APMT_FLAGS_AFFINITY_PROC_CONTAINER (1<<1)\n\n \n#define ACPI_APMT_FLAGS_ATOMIC_NSUPP            (0<<2)\n#define ACPI_APMT_FLAGS_ATOMIC_SUPP             (1<<2)\n\n \n\nenum acpi_apmt_node_type {\n\tACPI_APMT_NODE_TYPE_MC = 0x00,\n\tACPI_APMT_NODE_TYPE_SMMU = 0x01,\n\tACPI_APMT_NODE_TYPE_PCIE_ROOT = 0x02,\n\tACPI_APMT_NODE_TYPE_ACPI = 0x03,\n\tACPI_APMT_NODE_TYPE_CACHE = 0x04,\n\tACPI_APMT_NODE_TYPE_COUNT\n};\n\n \n\n#define ACPI_APMT_OVFLW_IRQ_FLAGS_MODE          (1<<0)\n#define ACPI_APMT_OVFLW_IRQ_FLAGS_TYPE          (1<<1)\n\n \n\n#define ACPI_APMT_OVFLW_IRQ_FLAGS_MODE_LEVEL    (0<<0)\n#define ACPI_APMT_OVFLW_IRQ_FLAGS_MODE_EDGE     (1<<0)\n\n \n\n#define ACPI_APMT_OVFLW_IRQ_FLAGS_TYPE_WIRED    (0<<1)\n\n \n\nstruct acpi_table_bdat {\n\tstruct acpi_table_header header;\n\tstruct acpi_generic_address gas;\n};\n\n \n\nstruct acpi_table_ccel {\n\tstruct acpi_table_header header;\t \n\tu8 CCtype;\n\tu8 Ccsub_type;\n\tu16 reserved;\n\tu64 log_area_minimum_length;\n\tu64 log_area_start_address;\n};\n\n \n\nstruct acpi_table_iort {\n\tstruct acpi_table_header header;\n\tu32 node_count;\n\tu32 node_offset;\n\tu32 reserved;\n};\n\n \nstruct acpi_iort_node {\n\tu8 type;\n\tu16 length;\n\tu8 revision;\n\tu32 identifier;\n\tu32 mapping_count;\n\tu32 mapping_offset;\n\tchar node_data[];\n};\n\n \n\nenum acpi_iort_node_type {\n\tACPI_IORT_NODE_ITS_GROUP = 0x00,\n\tACPI_IORT_NODE_NAMED_COMPONENT = 0x01,\n\tACPI_IORT_NODE_PCI_ROOT_COMPLEX = 0x02,\n\tACPI_IORT_NODE_SMMU = 0x03,\n\tACPI_IORT_NODE_SMMU_V3 = 0x04,\n\tACPI_IORT_NODE_PMCG = 0x05,\n\tACPI_IORT_NODE_RMR = 0x06,\n};\n\nstruct acpi_iort_id_mapping {\n\tu32 input_base;\t\t \n\tu32 id_count;\t\t \n\tu32 output_base;\t \n\tu32 output_reference;\t \n\tu32 flags;\n};\n\n \n\n#define ACPI_IORT_ID_SINGLE_MAPPING (1)\n\nstruct acpi_iort_memory_access {\n\tu32 cache_coherency;\n\tu8 hints;\n\tu16 reserved;\n\tu8 memory_flags;\n};\n\n \n\n#define ACPI_IORT_NODE_COHERENT         0x00000001\t \n#define ACPI_IORT_NODE_NOT_COHERENT     0x00000000\t \n\n \n\n#define ACPI_IORT_HT_TRANSIENT          (1)\n#define ACPI_IORT_HT_WRITE              (1<<1)\n#define ACPI_IORT_HT_READ               (1<<2)\n#define ACPI_IORT_HT_OVERRIDE           (1<<3)\n\n \n\n#define ACPI_IORT_MF_COHERENCY          (1)\n#define ACPI_IORT_MF_ATTRIBUTES         (1<<1)\n\n \nstruct acpi_iort_its_group {\n\tu32 its_count;\n\tu32 identifiers[];\t \n};\n\nstruct acpi_iort_named_component {\n\tu32 node_flags;\n\tu64 memory_properties;\t \n\tu8 memory_address_limit;\t \n\tchar device_name[];\t \n};\n\n \n\n#define ACPI_IORT_NC_STALL_SUPPORTED    (1)\n#define ACPI_IORT_NC_PASID_BITS         (31<<1)\n\nstruct acpi_iort_root_complex {\n\tu64 memory_properties;\t \n\tu32 ats_attribute;\n\tu32 pci_segment_number;\n\tu8 memory_address_limit;\t \n\tu16 pasid_capabilities;\t \n\tu8 reserved[];\t\t \n};\n\n \n\n#define ACPI_IORT_ATS_SUPPORTED         (1)\t \n#define ACPI_IORT_PRI_SUPPORTED         (1<<1)\t \n#define ACPI_IORT_PASID_FWD_SUPPORTED   (1<<2)\t \n\n \n#define ACPI_IORT_PASID_MAX_WIDTH       (0x1F)\t \n\nstruct acpi_iort_smmu {\n\tu64 base_address;\t \n\tu64 span;\t\t \n\tu32 model;\n\tu32 flags;\n\tu32 global_interrupt_offset;\n\tu32 context_interrupt_count;\n\tu32 context_interrupt_offset;\n\tu32 pmu_interrupt_count;\n\tu32 pmu_interrupt_offset;\n\tu64 interrupts[];\t \n};\n\n \n\n#define ACPI_IORT_SMMU_V1               0x00000000\t \n#define ACPI_IORT_SMMU_V2               0x00000001\t \n#define ACPI_IORT_SMMU_CORELINK_MMU400  0x00000002\t \n#define ACPI_IORT_SMMU_CORELINK_MMU500  0x00000003\t \n#define ACPI_IORT_SMMU_CORELINK_MMU401  0x00000004\t \n#define ACPI_IORT_SMMU_CAVIUM_THUNDERX  0x00000005\t \n\n \n\n#define ACPI_IORT_SMMU_DVM_SUPPORTED    (1)\n#define ACPI_IORT_SMMU_COHERENT_WALK    (1<<1)\n\n \n\nstruct acpi_iort_smmu_gsi {\n\tu32 nsg_irpt;\n\tu32 nsg_irpt_flags;\n\tu32 nsg_cfg_irpt;\n\tu32 nsg_cfg_irpt_flags;\n};\n\nstruct acpi_iort_smmu_v3 {\n\tu64 base_address;\t \n\tu32 flags;\n\tu32 reserved;\n\tu64 vatos_address;\n\tu32 model;\n\tu32 event_gsiv;\n\tu32 pri_gsiv;\n\tu32 gerr_gsiv;\n\tu32 sync_gsiv;\n\tu32 pxm;\n\tu32 id_mapping_index;\n};\n\n \n\n#define ACPI_IORT_SMMU_V3_GENERIC           0x00000000\t \n#define ACPI_IORT_SMMU_V3_HISILICON_HI161X  0x00000001\t \n#define ACPI_IORT_SMMU_V3_CAVIUM_CN99XX     0x00000002\t \n\n \n\n#define ACPI_IORT_SMMU_V3_COHACC_OVERRIDE   (1)\n#define ACPI_IORT_SMMU_V3_HTTU_OVERRIDE     (3<<1)\n#define ACPI_IORT_SMMU_V3_PXM_VALID         (1<<3)\n#define ACPI_IORT_SMMU_V3_DEVICEID_VALID    (1<<4)\n\nstruct acpi_iort_pmcg {\n\tu64 page0_base_address;\n\tu32 overflow_gsiv;\n\tu32 node_reference;\n\tu64 page1_base_address;\n};\n\nstruct acpi_iort_rmr {\n\tu32 flags;\n\tu32 rmr_count;\n\tu32 rmr_offset;\n};\n\n \n#define ACPI_IORT_RMR_REMAP_PERMITTED      (1)\n#define ACPI_IORT_RMR_ACCESS_PRIVILEGE     (1<<1)\n\n \n#define ACPI_IORT_RMR_ACCESS_ATTRIBUTES(flags)          (((flags) >> 2) & 0xFF)\n\n \n\n#define ACPI_IORT_RMR_ATTR_DEVICE_NGNRNE   0x00\n#define ACPI_IORT_RMR_ATTR_DEVICE_NGNRE    0x01\n#define ACPI_IORT_RMR_ATTR_DEVICE_NGRE     0x02\n#define ACPI_IORT_RMR_ATTR_DEVICE_GRE      0x03\n#define ACPI_IORT_RMR_ATTR_NORMAL_NC       0x04\n#define ACPI_IORT_RMR_ATTR_NORMAL_IWB_OWB  0x05\n\nstruct acpi_iort_rmr_desc {\n\tu64 base_address;\n\tu64 length;\n\tu32 reserved;\n};\n\n \n\nstruct acpi_table_ivrs {\n\tstruct acpi_table_header header;\t \n\tu32 info;\t\t \n\tu64 reserved;\n};\n\n \n\n#define ACPI_IVRS_PHYSICAL_SIZE     0x00007F00\t \n#define ACPI_IVRS_VIRTUAL_SIZE      0x003F8000\t \n#define ACPI_IVRS_ATS_RESERVED      0x00400000\t \n\n \n\nstruct acpi_ivrs_header {\n\tu8 type;\t\t \n\tu8 flags;\n\tu16 length;\t\t \n\tu16 device_id;\t\t \n};\n\n \n\nenum acpi_ivrs_type {\n\tACPI_IVRS_TYPE_HARDWARE1 = 0x10,\n\tACPI_IVRS_TYPE_HARDWARE2 = 0x11,\n\tACPI_IVRS_TYPE_HARDWARE3 = 0x40,\n\tACPI_IVRS_TYPE_MEMORY1 = 0x20,\n\tACPI_IVRS_TYPE_MEMORY2 = 0x21,\n\tACPI_IVRS_TYPE_MEMORY3 = 0x22\n};\n\n \n\n#define ACPI_IVHD_TT_ENABLE         (1)\n#define ACPI_IVHD_PASS_PW           (1<<1)\n#define ACPI_IVHD_RES_PASS_PW       (1<<2)\n#define ACPI_IVHD_ISOC              (1<<3)\n#define ACPI_IVHD_IOTLB             (1<<4)\n\n \n\n#define ACPI_IVMD_UNITY             (1)\n#define ACPI_IVMD_READ              (1<<1)\n#define ACPI_IVMD_WRITE             (1<<2)\n#define ACPI_IVMD_EXCLUSION_RANGE   (1<<3)\n\n \n\n \n\nstruct acpi_ivrs_hardware_10 {\n\tstruct acpi_ivrs_header header;\n\tu16 capability_offset;\t \n\tu64 base_address;\t \n\tu16 pci_segment_group;\n\tu16 info;\t\t \n\tu32 feature_reporting;\n};\n\n \n\nstruct acpi_ivrs_hardware_11 {\n\tstruct acpi_ivrs_header header;\n\tu16 capability_offset;\t \n\tu64 base_address;\t \n\tu16 pci_segment_group;\n\tu16 info;\t\t \n\tu32 attributes;\n\tu64 efr_register_image;\n\tu64 reserved;\n};\n\n \n\n#define ACPI_IVHD_MSI_NUMBER_MASK   0x001F\t \n#define ACPI_IVHD_UNIT_ID_MASK      0x1F00\t \n\n \nstruct acpi_ivrs_de_header {\n\tu8 type;\n\tu16 id;\n\tu8 data_setting;\n};\n\n \n\n#define ACPI_IVHD_ENTRY_LENGTH      0xC0\n\n \n\nenum acpi_ivrs_device_entry_type {\n\t \n\n\tACPI_IVRS_TYPE_PAD4 = 0,\n\tACPI_IVRS_TYPE_ALL = 1,\n\tACPI_IVRS_TYPE_SELECT = 2,\n\tACPI_IVRS_TYPE_START = 3,\n\tACPI_IVRS_TYPE_END = 4,\n\n\t \n\n\tACPI_IVRS_TYPE_PAD8 = 64,\n\tACPI_IVRS_TYPE_NOT_USED = 65,\n\tACPI_IVRS_TYPE_ALIAS_SELECT = 66,\t \n\tACPI_IVRS_TYPE_ALIAS_START = 67,\t \n\tACPI_IVRS_TYPE_EXT_SELECT = 70,\t \n\tACPI_IVRS_TYPE_EXT_START = 71,\t \n\tACPI_IVRS_TYPE_SPECIAL = 72,\t \n\n\t \n\n\tACPI_IVRS_TYPE_HID = 240\t \n};\n\n \n\n#define ACPI_IVHD_INIT_PASS         (1)\n#define ACPI_IVHD_EINT_PASS         (1<<1)\n#define ACPI_IVHD_NMI_PASS          (1<<2)\n#define ACPI_IVHD_SYSTEM_MGMT       (3<<4)\n#define ACPI_IVHD_LINT0_PASS        (1<<6)\n#define ACPI_IVHD_LINT1_PASS        (1<<7)\n\n \n\nstruct acpi_ivrs_device4 {\n\tstruct acpi_ivrs_de_header header;\n};\n\n \n\nstruct acpi_ivrs_device8a {\n\tstruct acpi_ivrs_de_header header;\n\tu8 reserved1;\n\tu16 used_id;\n\tu8 reserved2;\n};\n\n \n\nstruct acpi_ivrs_device8b {\n\tstruct acpi_ivrs_de_header header;\n\tu32 extended_data;\n};\n\n \n\n#define ACPI_IVHD_ATS_DISABLED      (1<<31)\n\n \n\nstruct acpi_ivrs_device8c {\n\tstruct acpi_ivrs_de_header header;\n\tu8 handle;\n\tu16 used_id;\n\tu8 variety;\n};\n\n \n\n#define ACPI_IVHD_IOAPIC            1\n#define ACPI_IVHD_HPET              2\n\n \n\nstruct acpi_ivrs_device_hid {\n\tstruct acpi_ivrs_de_header header;\n\tu64 acpi_hid;\n\tu64 acpi_cid;\n\tu8 uid_type;\n\tu8 uid_length;\n};\n\n \n\n#define ACPI_IVRS_UID_NOT_PRESENT   0\n#define ACPI_IVRS_UID_IS_INTEGER    1\n#define ACPI_IVRS_UID_IS_STRING     2\n\n \n\nstruct acpi_ivrs_memory {\n\tstruct acpi_ivrs_header header;\n\tu16 aux_data;\n\tu64 reserved;\n\tu64 start_address;\n\tu64 memory_length;\n};\n\n \n\nstruct acpi_table_lpit {\n\tstruct acpi_table_header header;\t \n};\n\n \n\nstruct acpi_lpit_header {\n\tu32 type;\t\t \n\tu32 length;\t\t \n\tu16 unique_id;\n\tu16 reserved;\n\tu32 flags;\n};\n\n \n\nenum acpi_lpit_type {\n\tACPI_LPIT_TYPE_NATIVE_CSTATE = 0x00,\n\tACPI_LPIT_TYPE_RESERVED = 0x01\t \n};\n\n \n\n#define ACPI_LPIT_STATE_DISABLED    (1)\n#define ACPI_LPIT_NO_COUNTER        (1<<1)\n\n \n\n \n\nstruct acpi_lpit_native {\n\tstruct acpi_lpit_header header;\n\tstruct acpi_generic_address entry_trigger;\n\tu32 residency;\n\tu32 latency;\n\tstruct acpi_generic_address residency_counter;\n\tu64 counter_frequency;\n};\n\n \n\nstruct acpi_table_madt {\n\tstruct acpi_table_header header;\t \n\tu32 address;\t\t \n\tu32 flags;\n};\n\n \n\n#define ACPI_MADT_PCAT_COMPAT       (1)\t \n\n \n\n#define ACPI_MADT_DUAL_PIC          1\n#define ACPI_MADT_MULTIPLE_APIC     0\n\n \n\nenum acpi_madt_type {\n\tACPI_MADT_TYPE_LOCAL_APIC = 0,\n\tACPI_MADT_TYPE_IO_APIC = 1,\n\tACPI_MADT_TYPE_INTERRUPT_OVERRIDE = 2,\n\tACPI_MADT_TYPE_NMI_SOURCE = 3,\n\tACPI_MADT_TYPE_LOCAL_APIC_NMI = 4,\n\tACPI_MADT_TYPE_LOCAL_APIC_OVERRIDE = 5,\n\tACPI_MADT_TYPE_IO_SAPIC = 6,\n\tACPI_MADT_TYPE_LOCAL_SAPIC = 7,\n\tACPI_MADT_TYPE_INTERRUPT_SOURCE = 8,\n\tACPI_MADT_TYPE_LOCAL_X2APIC = 9,\n\tACPI_MADT_TYPE_LOCAL_X2APIC_NMI = 10,\n\tACPI_MADT_TYPE_GENERIC_INTERRUPT = 11,\n\tACPI_MADT_TYPE_GENERIC_DISTRIBUTOR = 12,\n\tACPI_MADT_TYPE_GENERIC_MSI_FRAME = 13,\n\tACPI_MADT_TYPE_GENERIC_REDISTRIBUTOR = 14,\n\tACPI_MADT_TYPE_GENERIC_TRANSLATOR = 15,\n\tACPI_MADT_TYPE_MULTIPROC_WAKEUP = 16,\n\tACPI_MADT_TYPE_CORE_PIC = 17,\n\tACPI_MADT_TYPE_LIO_PIC = 18,\n\tACPI_MADT_TYPE_HT_PIC = 19,\n\tACPI_MADT_TYPE_EIO_PIC = 20,\n\tACPI_MADT_TYPE_MSI_PIC = 21,\n\tACPI_MADT_TYPE_BIO_PIC = 22,\n\tACPI_MADT_TYPE_LPC_PIC = 23,\n\tACPI_MADT_TYPE_RINTC = 24,\n\tACPI_MADT_TYPE_IMSIC = 25,\n\tACPI_MADT_TYPE_APLIC = 26,\n\tACPI_MADT_TYPE_PLIC = 27,\n\tACPI_MADT_TYPE_RESERVED = 28,\t \n\tACPI_MADT_TYPE_OEM_RESERVED = 0x80\t \n};\n\n \n\n \n\nstruct acpi_madt_local_apic {\n\tstruct acpi_subtable_header header;\n\tu8 processor_id;\t \n\tu8 id;\t\t\t \n\tu32 lapic_flags;\n};\n\n \n\nstruct acpi_madt_io_apic {\n\tstruct acpi_subtable_header header;\n\tu8 id;\t\t\t \n\tu8 reserved;\t\t \n\tu32 address;\t\t \n\tu32 global_irq_base;\t \n};\n\n \n\nstruct acpi_madt_interrupt_override {\n\tstruct acpi_subtable_header header;\n\tu8 bus;\t\t\t \n\tu8 source_irq;\t\t \n\tu32 global_irq;\t\t \n\tu16 inti_flags;\n};\n\n \n\nstruct acpi_madt_nmi_source {\n\tstruct acpi_subtable_header header;\n\tu16 inti_flags;\n\tu32 global_irq;\t\t \n};\n\n \n\nstruct acpi_madt_local_apic_nmi {\n\tstruct acpi_subtable_header header;\n\tu8 processor_id;\t \n\tu16 inti_flags;\n\tu8 lint;\t\t \n};\n\n \n\nstruct acpi_madt_local_apic_override {\n\tstruct acpi_subtable_header header;\n\tu16 reserved;\t\t \n\tu64 address;\t\t \n};\n\n \n\nstruct acpi_madt_io_sapic {\n\tstruct acpi_subtable_header header;\n\tu8 id;\t\t\t \n\tu8 reserved;\t\t \n\tu32 global_irq_base;\t \n\tu64 address;\t\t \n};\n\n \n\nstruct acpi_madt_local_sapic {\n\tstruct acpi_subtable_header header;\n\tu8 processor_id;\t \n\tu8 id;\t\t\t \n\tu8 eid;\t\t\t \n\tu8 reserved[3];\t\t \n\tu32 lapic_flags;\n\tu32 uid;\t\t \n\tchar uid_string[];\t \n};\n\n \n\nstruct acpi_madt_interrupt_source {\n\tstruct acpi_subtable_header header;\n\tu16 inti_flags;\n\tu8 type;\t\t \n\tu8 id;\t\t\t \n\tu8 eid;\t\t\t \n\tu8 io_sapic_vector;\t \n\tu32 global_irq;\t\t \n\tu32 flags;\t\t \n};\n\n \n\n#define ACPI_MADT_CPEI_OVERRIDE     (1)\n\n \n\nstruct acpi_madt_local_x2apic {\n\tstruct acpi_subtable_header header;\n\tu16 reserved;\t\t \n\tu32 local_apic_id;\t \n\tu32 lapic_flags;\n\tu32 uid;\t\t \n};\n\n \n\nstruct acpi_madt_local_x2apic_nmi {\n\tstruct acpi_subtable_header header;\n\tu16 inti_flags;\n\tu32 uid;\t\t \n\tu8 lint;\t\t \n\tu8 reserved[3];\t\t \n};\n\n \n\nstruct acpi_madt_generic_interrupt {\n\tstruct acpi_subtable_header header;\n\tu16 reserved;\t\t \n\tu32 cpu_interface_number;\n\tu32 uid;\n\tu32 flags;\n\tu32 parking_version;\n\tu32 performance_interrupt;\n\tu64 parked_address;\n\tu64 base_address;\n\tu64 gicv_base_address;\n\tu64 gich_base_address;\n\tu32 vgic_interrupt;\n\tu64 gicr_base_address;\n\tu64 arm_mpidr;\n\tu8 efficiency_class;\n\tu8 reserved2[1];\n\tu16 spe_interrupt;\t \n\tu16 trbe_interrupt;\t \n};\n\n \n\n \n#define ACPI_MADT_PERFORMANCE_IRQ_MODE  (1<<1)\t \n#define ACPI_MADT_VGIC_IRQ_MODE         (1<<2)\t \n\n \n\nstruct acpi_madt_generic_distributor {\n\tstruct acpi_subtable_header header;\n\tu16 reserved;\t\t \n\tu32 gic_id;\n\tu64 base_address;\n\tu32 global_irq_base;\n\tu8 version;\n\tu8 reserved2[3];\t \n};\n\n \n\nenum acpi_madt_gic_version {\n\tACPI_MADT_GIC_VERSION_NONE = 0,\n\tACPI_MADT_GIC_VERSION_V1 = 1,\n\tACPI_MADT_GIC_VERSION_V2 = 2,\n\tACPI_MADT_GIC_VERSION_V3 = 3,\n\tACPI_MADT_GIC_VERSION_V4 = 4,\n\tACPI_MADT_GIC_VERSION_RESERVED = 5\t \n};\n\n \n\nstruct acpi_madt_generic_msi_frame {\n\tstruct acpi_subtable_header header;\n\tu16 reserved;\t\t \n\tu32 msi_frame_id;\n\tu64 base_address;\n\tu32 flags;\n\tu16 spi_count;\n\tu16 spi_base;\n};\n\n \n\n#define ACPI_MADT_OVERRIDE_SPI_VALUES   (1)\n\n \n\nstruct acpi_madt_generic_redistributor {\n\tstruct acpi_subtable_header header;\n\tu16 reserved;\t\t \n\tu64 base_address;\n\tu32 length;\n};\n\n \n\nstruct acpi_madt_generic_translator {\n\tstruct acpi_subtable_header header;\n\tu16 reserved;\t\t \n\tu32 translation_id;\n\tu64 base_address;\n\tu32 reserved2;\n};\n\n \n\nstruct acpi_madt_multiproc_wakeup {\n\tstruct acpi_subtable_header header;\n\tu16 mailbox_version;\n\tu32 reserved;\t\t \n\tu64 base_address;\n};\n\n#define ACPI_MULTIPROC_WAKEUP_MB_OS_SIZE        2032\n#define ACPI_MULTIPROC_WAKEUP_MB_FIRMWARE_SIZE  2048\n\nstruct acpi_madt_multiproc_wakeup_mailbox {\n\tu16 command;\n\tu16 reserved;\t\t \n\tu32 apic_id;\n\tu64 wakeup_vector;\n\tu8 reserved_os[ACPI_MULTIPROC_WAKEUP_MB_OS_SIZE];\t \n\tu8 reserved_firmware[ACPI_MULTIPROC_WAKEUP_MB_FIRMWARE_SIZE];\t \n};\n\n#define ACPI_MP_WAKE_COMMAND_WAKEUP    1\n\n \n\nstruct acpi_madt_core_pic {\n\tstruct acpi_subtable_header header;\n\tu8 version;\n\tu32 processor_id;\n\tu32 core_id;\n\tu32 flags;\n};\n\n \n\nenum acpi_madt_core_pic_version {\n\tACPI_MADT_CORE_PIC_VERSION_NONE = 0,\n\tACPI_MADT_CORE_PIC_VERSION_V1 = 1,\n\tACPI_MADT_CORE_PIC_VERSION_RESERVED = 2\t \n};\n\n \n\nstruct acpi_madt_lio_pic {\n\tstruct acpi_subtable_header header;\n\tu8 version;\n\tu64 address;\n\tu16 size;\n\tu8 cascade[2];\n\tu32 cascade_map[2];\n};\n\n \n\nenum acpi_madt_lio_pic_version {\n\tACPI_MADT_LIO_PIC_VERSION_NONE = 0,\n\tACPI_MADT_LIO_PIC_VERSION_V1 = 1,\n\tACPI_MADT_LIO_PIC_VERSION_RESERVED = 2\t \n};\n\n \n\nstruct acpi_madt_ht_pic {\n\tstruct acpi_subtable_header header;\n\tu8 version;\n\tu64 address;\n\tu16 size;\n\tu8 cascade[8];\n};\n\n \n\nenum acpi_madt_ht_pic_version {\n\tACPI_MADT_HT_PIC_VERSION_NONE = 0,\n\tACPI_MADT_HT_PIC_VERSION_V1 = 1,\n\tACPI_MADT_HT_PIC_VERSION_RESERVED = 2\t \n};\n\n \n\nstruct acpi_madt_eio_pic {\n\tstruct acpi_subtable_header header;\n\tu8 version;\n\tu8 cascade;\n\tu8 node;\n\tu64 node_map;\n};\n\n \n\nenum acpi_madt_eio_pic_version {\n\tACPI_MADT_EIO_PIC_VERSION_NONE = 0,\n\tACPI_MADT_EIO_PIC_VERSION_V1 = 1,\n\tACPI_MADT_EIO_PIC_VERSION_RESERVED = 2\t \n};\n\n \n\nstruct acpi_madt_msi_pic {\n\tstruct acpi_subtable_header header;\n\tu8 version;\n\tu64 msg_address;\n\tu32 start;\n\tu32 count;\n};\n\n \n\nenum acpi_madt_msi_pic_version {\n\tACPI_MADT_MSI_PIC_VERSION_NONE = 0,\n\tACPI_MADT_MSI_PIC_VERSION_V1 = 1,\n\tACPI_MADT_MSI_PIC_VERSION_RESERVED = 2\t \n};\n\n \n\nstruct acpi_madt_bio_pic {\n\tstruct acpi_subtable_header header;\n\tu8 version;\n\tu64 address;\n\tu16 size;\n\tu16 id;\n\tu16 gsi_base;\n};\n\n \n\nenum acpi_madt_bio_pic_version {\n\tACPI_MADT_BIO_PIC_VERSION_NONE = 0,\n\tACPI_MADT_BIO_PIC_VERSION_V1 = 1,\n\tACPI_MADT_BIO_PIC_VERSION_RESERVED = 2\t \n};\n\n \n\nstruct acpi_madt_lpc_pic {\n\tstruct acpi_subtable_header header;\n\tu8 version;\n\tu64 address;\n\tu16 size;\n\tu8 cascade;\n};\n\n \n\nenum acpi_madt_lpc_pic_version {\n\tACPI_MADT_LPC_PIC_VERSION_NONE = 0,\n\tACPI_MADT_LPC_PIC_VERSION_V1 = 1,\n\tACPI_MADT_LPC_PIC_VERSION_RESERVED = 2\t \n};\n\n \nstruct acpi_madt_rintc {\n\tstruct acpi_subtable_header header;\n\tu8 version;\n\tu8 reserved;\n\tu32 flags;\n\tu64 hart_id;\n\tu32 uid;\t\t \n\tu32 ext_intc_id;\t \n\tu64 imsic_addr;\t\t \n\tu32 imsic_size;\t\t \n};\n\n \n\nenum acpi_madt_rintc_version {\n\tACPI_MADT_RINTC_VERSION_NONE = 0,\n\tACPI_MADT_RINTC_VERSION_V1 = 1,\n\tACPI_MADT_RINTC_VERSION_RESERVED = 2\t \n};\n\n \nstruct acpi_madt_imsic {\n\tstruct acpi_subtable_header header;\n\tu8 version;\n\tu8 reserved;\n\tu32 flags;\n\tu16 num_ids;\n\tu16 num_guest_ids;\n\tu8 guest_index_bits;\n\tu8 hart_index_bits;\n\tu8 group_index_bits;\n\tu8 group_index_shift;\n};\n\n \nstruct acpi_madt_aplic {\n\tstruct acpi_subtable_header header;\n\tu8 version;\n\tu8 id;\n\tu32 flags;\n\tu8 hw_id[8];\n\tu16 num_idcs;\n\tu16 num_sources;\n\tu32 gsi_base;\n\tu64 base_addr;\n\tu32 size;\n};\n\n \nstruct acpi_madt_plic {\n\tstruct acpi_subtable_header header;\n\tu8 version;\n\tu8 id;\n\tu8 hw_id[8];\n\tu16 num_irqs;\n\tu16 max_prio;\n\tu32 flags;\n\tu32 size;\n\tu64 base_addr;\n\tu32 gsi_base;\n};\n\n \n\nstruct acpi_madt_oem_data {\n\tACPI_FLEX_ARRAY(u8, oem_data);\n};\n\n \n\n \n\n#define ACPI_MADT_ENABLED           (1)\t \n#define ACPI_MADT_ONLINE_CAPABLE    (2)\t \n\n \n\n#define ACPI_MADT_POLARITY_MASK     (3)\t \n#define ACPI_MADT_TRIGGER_MASK      (3<<2)\t \n\n \n\n#define ACPI_MADT_POLARITY_CONFORMS       0\n#define ACPI_MADT_POLARITY_ACTIVE_HIGH    1\n#define ACPI_MADT_POLARITY_RESERVED       2\n#define ACPI_MADT_POLARITY_ACTIVE_LOW     3\n\n#define ACPI_MADT_TRIGGER_CONFORMS        (0)\n#define ACPI_MADT_TRIGGER_EDGE            (1<<2)\n#define ACPI_MADT_TRIGGER_RESERVED        (2<<2)\n#define ACPI_MADT_TRIGGER_LEVEL           (3<<2)\n\n \n\nstruct acpi_table_mcfg {\n\tstruct acpi_table_header header;\t \n\tu8 reserved[8];\n};\n\n \n\nstruct acpi_mcfg_allocation {\n\tu64 address;\t\t \n\tu16 pci_segment;\t \n\tu8 start_bus_number;\t \n\tu8 end_bus_number;\t \n\tu32 reserved;\n};\n\n \n\nstruct acpi_table_mchi {\n\tstruct acpi_table_header header;\t \n\tu8 interface_type;\n\tu8 protocol;\n\tu64 protocol_data;\n\tu8 interrupt_type;\n\tu8 gpe;\n\tu8 pci_device_flag;\n\tu32 global_interrupt;\n\tstruct acpi_generic_address control_register;\n\tu8 pci_segment;\n\tu8 pci_bus;\n\tu8 pci_device;\n\tu8 pci_function;\n};\n\n \n\n \nenum acpi_mpam_locator_type {\n\tACPI_MPAM_LOCATION_TYPE_PROCESSOR_CACHE = 0,\n\tACPI_MPAM_LOCATION_TYPE_MEMORY = 1,\n\tACPI_MPAM_LOCATION_TYPE_SMMU = 2,\n\tACPI_MPAM_LOCATION_TYPE_MEMORY_CACHE = 3,\n\tACPI_MPAM_LOCATION_TYPE_ACPI_DEVICE = 4,\n\tACPI_MPAM_LOCATION_TYPE_INTERCONNECT = 5,\n\tACPI_MPAM_LOCATION_TYPE_UNKNOWN = 0xFF\n};\n\n \nstruct acpi_mpam_func_deps {\n\tu32 producer;\n\tu32 reserved;\n};\n\n \nstruct acpi_mpam_resource_cache_locator {\n\tu64 cache_reference;\n\tu32 reserved;\n};\n\n \nstruct acpi_mpam_resource_memory_locator {\n\tu64 proximity_domain;\n\tu32 reserved;\n};\n\n \nstruct acpi_mpam_resource_smmu_locator {\n\tu64 smmu_interface;\n\tu32 reserved;\n};\n\n \nstruct acpi_mpam_resource_memcache_locator {\n\tu8 reserved[7];\n\tu8 level;\n\tu32 reference;\n};\n\n \nstruct acpi_mpam_resource_acpi_locator {\n\tu64 acpi_hw_id;\n\tu32 acpi_unique_id;\n};\n\n \nstruct acpi_mpam_resource_interconnect_locator {\n\tu64 inter_connect_desc_tbl_off;\n\tu32 reserved;\n};\n\n \nstruct acpi_mpam_resource_generic_locator {\n\tu64 descriptor1;\n\tu32 descriptor2;\n};\n\nunion acpi_mpam_resource_locator {\n\tstruct acpi_mpam_resource_cache_locator cache_locator;\n\tstruct acpi_mpam_resource_memory_locator memory_locator;\n\tstruct acpi_mpam_resource_smmu_locator smmu_locator;\n\tstruct acpi_mpam_resource_memcache_locator mem_cache_locator;\n\tstruct acpi_mpam_resource_acpi_locator acpi_locator;\n\tstruct acpi_mpam_resource_interconnect_locator interconnect_ifc_locator;\n\tstruct acpi_mpam_resource_generic_locator generic_locator;\n};\n\n \nstruct acpi_mpam_resource_node {\n\tu32 identifier;\n\tu8 ris_index;\n\tu16 reserved1;\n\tu8 locator_type;\n\tunion acpi_mpam_resource_locator locator;\n\tu32 num_functional_deps;\n};\n\n \nstruct acpi_mpam_msc_node {\n\tu16 length;\n\tu8 interface_type;\n\tu8 reserved;\n\tu32 identifier;\n\tu64 base_address;\n\tu32 mmio_size;\n\tu32 overflow_interrupt;\n\tu32 overflow_interrupt_flags;\n\tu32 reserved1;\n\tu32 overflow_interrupt_affinity;\n\tu32 error_interrupt;\n\tu32 error_interrupt_flags;\n\tu32 reserved2;\n\tu32 error_interrupt_affinity;\n\tu32 max_nrdy_usec;\n\tu64 hardware_id_linked_device;\n\tu32 instance_id_linked_device;\n\tu32 num_resouce_nodes;\n};\n\nstruct acpi_table_mpam {\n\tstruct acpi_table_header header;\t \n};\n\n \n\n#define ACPI_MPST_CHANNEL_INFO \\\n\tu8                              channel_id; \\\n\tu8                              reserved1[3]; \\\n\tu16                             power_node_count; \\\n\tu16                             reserved2;\n\n \n\nstruct acpi_table_mpst {\n\tstruct acpi_table_header header;\t \n\t ACPI_MPST_CHANNEL_INFO\t \n};\n\n \n\nstruct acpi_mpst_channel {\n\tACPI_MPST_CHANNEL_INFO\t \n};\n\n \n\nstruct acpi_mpst_power_node {\n\tu8 flags;\n\tu8 reserved1;\n\tu16 node_id;\n\tu32 length;\n\tu64 range_address;\n\tu64 range_length;\n\tu32 num_power_states;\n\tu32 num_physical_components;\n};\n\n \n\n#define ACPI_MPST_ENABLED               1\n#define ACPI_MPST_POWER_MANAGED         2\n#define ACPI_MPST_HOT_PLUG_CAPABLE      4\n\n \n\nstruct acpi_mpst_power_state {\n\tu8 power_state;\n\tu8 info_index;\n};\n\n \n\nstruct acpi_mpst_component {\n\tu16 component_id;\n};\n\n \n\nstruct acpi_mpst_data_hdr {\n\tu16 characteristics_count;\n\tu16 reserved;\n};\n\nstruct acpi_mpst_power_data {\n\tu8 structure_id;\n\tu8 flags;\n\tu16 reserved1;\n\tu32 average_power;\n\tu32 power_saving;\n\tu64 exit_latency;\n\tu64 reserved2;\n};\n\n \n\n#define ACPI_MPST_PRESERVE              1\n#define ACPI_MPST_AUTOENTRY             2\n#define ACPI_MPST_AUTOEXIT              4\n\n \n\nstruct acpi_mpst_shared {\n\tu32 signature;\n\tu16 pcc_command;\n\tu16 pcc_status;\n\tu32 command_register;\n\tu32 status_register;\n\tu32 power_state_id;\n\tu32 power_node_id;\n\tu64 energy_consumed;\n\tu64 average_power;\n};\n\n \n\nstruct acpi_table_msct {\n\tstruct acpi_table_header header;\t \n\tu32 proximity_offset;\t \n\tu32 max_proximity_domains;\t \n\tu32 max_clock_domains;\t \n\tu64 max_address;\t \n};\n\n \n\nstruct acpi_msct_proximity {\n\tu8 revision;\n\tu8 length;\n\tu32 range_start;\t \n\tu32 range_end;\t\t \n\tu32 processor_capacity;\n\tu64 memory_capacity;\t \n};\n\n \n\n \n\nstruct acpi_table_msdm {\n\tstruct acpi_table_header header;\t \n};\n\n \n\nstruct acpi_table_nfit {\n\tstruct acpi_table_header header;\t \n\tu32 reserved;\t\t \n};\n\n \n\nstruct acpi_nfit_header {\n\tu16 type;\n\tu16 length;\n};\n\n \n\nenum acpi_nfit_type {\n\tACPI_NFIT_TYPE_SYSTEM_ADDRESS = 0,\n\tACPI_NFIT_TYPE_MEMORY_MAP = 1,\n\tACPI_NFIT_TYPE_INTERLEAVE = 2,\n\tACPI_NFIT_TYPE_SMBIOS = 3,\n\tACPI_NFIT_TYPE_CONTROL_REGION = 4,\n\tACPI_NFIT_TYPE_DATA_REGION = 5,\n\tACPI_NFIT_TYPE_FLUSH_ADDRESS = 6,\n\tACPI_NFIT_TYPE_CAPABILITIES = 7,\n\tACPI_NFIT_TYPE_RESERVED = 8\t \n};\n\n \n\n \n\nstruct acpi_nfit_system_address {\n\tstruct acpi_nfit_header header;\n\tu16 range_index;\n\tu16 flags;\n\tu32 reserved;\t\t \n\tu32 proximity_domain;\n\tu8 range_guid[16];\n\tu64 address;\n\tu64 length;\n\tu64 memory_mapping;\n\tu64 location_cookie;\t \n};\n\n \n\n#define ACPI_NFIT_ADD_ONLINE_ONLY       (1)\t \n#define ACPI_NFIT_PROXIMITY_VALID       (1<<1)\t \n#define ACPI_NFIT_LOCATION_COOKIE_VALID (1<<2)\t \n\n \n\n \n\nstruct acpi_nfit_memory_map {\n\tstruct acpi_nfit_header header;\n\tu32 device_handle;\n\tu16 physical_id;\n\tu16 region_id;\n\tu16 range_index;\n\tu16 region_index;\n\tu64 region_size;\n\tu64 region_offset;\n\tu64 address;\n\tu16 interleave_index;\n\tu16 interleave_ways;\n\tu16 flags;\n\tu16 reserved;\t\t \n};\n\n \n\n#define ACPI_NFIT_MEM_SAVE_FAILED       (1)\t \n#define ACPI_NFIT_MEM_RESTORE_FAILED    (1<<1)\t \n#define ACPI_NFIT_MEM_FLUSH_FAILED      (1<<2)\t \n#define ACPI_NFIT_MEM_NOT_ARMED         (1<<3)\t \n#define ACPI_NFIT_MEM_HEALTH_OBSERVED   (1<<4)\t \n#define ACPI_NFIT_MEM_HEALTH_ENABLED    (1<<5)\t \n#define ACPI_NFIT_MEM_MAP_FAILED        (1<<6)\t \n\n \n\nstruct acpi_nfit_interleave {\n\tstruct acpi_nfit_header header;\n\tu16 interleave_index;\n\tu16 reserved;\t\t \n\tu32 line_count;\n\tu32 line_size;\n\tu32 line_offset[];\t \n};\n\n \n\nstruct acpi_nfit_smbios {\n\tstruct acpi_nfit_header header;\n\tu32 reserved;\t\t \n\tu8 data[];\t\t \n};\n\n \n\nstruct acpi_nfit_control_region {\n\tstruct acpi_nfit_header header;\n\tu16 region_index;\n\tu16 vendor_id;\n\tu16 device_id;\n\tu16 revision_id;\n\tu16 subsystem_vendor_id;\n\tu16 subsystem_device_id;\n\tu16 subsystem_revision_id;\n\tu8 valid_fields;\n\tu8 manufacturing_location;\n\tu16 manufacturing_date;\n\tu8 reserved[2];\t\t \n\tu32 serial_number;\n\tu16 code;\n\tu16 windows;\n\tu64 window_size;\n\tu64 command_offset;\n\tu64 command_size;\n\tu64 status_offset;\n\tu64 status_size;\n\tu16 flags;\n\tu8 reserved1[6];\t \n};\n\n \n\n#define ACPI_NFIT_CONTROL_BUFFERED          (1)\t \n\n \n\n#define ACPI_NFIT_CONTROL_MFG_INFO_VALID    (1)\t \n\n \n\nstruct acpi_nfit_data_region {\n\tstruct acpi_nfit_header header;\n\tu16 region_index;\n\tu16 windows;\n\tu64 offset;\n\tu64 size;\n\tu64 capacity;\n\tu64 start_address;\n};\n\n \n\nstruct acpi_nfit_flush_address {\n\tstruct acpi_nfit_header header;\n\tu32 device_handle;\n\tu16 hint_count;\n\tu8 reserved[6];\t\t \n\tu64 hint_address[];\t \n};\n\n \n\nstruct acpi_nfit_capabilities {\n\tstruct acpi_nfit_header header;\n\tu8 highest_capability;\n\tu8 reserved[3];\t\t \n\tu32 capabilities;\n\tu32 reserved2;\n};\n\n \n\n#define ACPI_NFIT_CAPABILITY_CACHE_FLUSH       (1)\t \n#define ACPI_NFIT_CAPABILITY_MEM_FLUSH         (1<<1)\t \n#define ACPI_NFIT_CAPABILITY_MEM_MIRRORING     (1<<2)\t \n\n \nstruct nfit_device_handle {\n\tu32 handle;\n};\n\n \n\n#define ACPI_NFIT_DIMM_NUMBER_MASK              0x0000000F\n#define ACPI_NFIT_CHANNEL_NUMBER_MASK           0x000000F0\n#define ACPI_NFIT_MEMORY_ID_MASK                0x00000F00\n#define ACPI_NFIT_SOCKET_ID_MASK                0x0000F000\n#define ACPI_NFIT_NODE_ID_MASK                  0x0FFF0000\n\n#define ACPI_NFIT_DIMM_NUMBER_OFFSET            0\n#define ACPI_NFIT_CHANNEL_NUMBER_OFFSET         4\n#define ACPI_NFIT_MEMORY_ID_OFFSET              8\n#define ACPI_NFIT_SOCKET_ID_OFFSET              12\n#define ACPI_NFIT_NODE_ID_OFFSET                16\n\n \n\n#define ACPI_NFIT_BUILD_DEVICE_HANDLE(dimm, channel, memory, socket, node) \\\n\t((dimm)                                         | \\\n\t((channel) << ACPI_NFIT_CHANNEL_NUMBER_OFFSET)  | \\\n\t((memory)  << ACPI_NFIT_MEMORY_ID_OFFSET)       | \\\n\t((socket)  << ACPI_NFIT_SOCKET_ID_OFFSET)       | \\\n\t((node)    << ACPI_NFIT_NODE_ID_OFFSET))\n\n \n\n#define ACPI_NFIT_GET_DIMM_NUMBER(handle) \\\n\t((handle) & ACPI_NFIT_DIMM_NUMBER_MASK)\n\n#define ACPI_NFIT_GET_CHANNEL_NUMBER(handle) \\\n\t(((handle) & ACPI_NFIT_CHANNEL_NUMBER_MASK) >> ACPI_NFIT_CHANNEL_NUMBER_OFFSET)\n\n#define ACPI_NFIT_GET_MEMORY_ID(handle) \\\n\t(((handle) & ACPI_NFIT_MEMORY_ID_MASK)      >> ACPI_NFIT_MEMORY_ID_OFFSET)\n\n#define ACPI_NFIT_GET_SOCKET_ID(handle) \\\n\t(((handle) & ACPI_NFIT_SOCKET_ID_MASK)      >> ACPI_NFIT_SOCKET_ID_OFFSET)\n\n#define ACPI_NFIT_GET_NODE_ID(handle) \\\n\t(((handle) & ACPI_NFIT_NODE_ID_MASK)        >> ACPI_NFIT_NODE_ID_OFFSET)\n\n \n\n \n\nstruct acpi_table_nhlt {\n\tstruct acpi_table_header header;\t \n\tu8 endpoint_count;\n};\n\nstruct acpi_nhlt_endpoint {\n\tu32 descriptor_length;\n\tu8 link_type;\n\tu8 instance_id;\n\tu16 vendor_id;\n\tu16 device_id;\n\tu16 revision_id;\n\tu32 subsystem_id;\n\tu8 device_type;\n\tu8 direction;\n\tu8 virtual_bus_id;\n};\n\n \n\n#define ACPI_NHLT_RESERVED_HD_AUDIO         0\n#define ACPI_NHLT_RESERVED_DSP              1\n#define ACPI_NHLT_PDM                       2\n#define ACPI_NHLT_SSP                       3\n#define ACPI_NHLT_RESERVED_SLIMBUS          4\n#define ACPI_NHLT_RESERVED_SOUNDWIRE        5\n#define ACPI_NHLT_TYPE_RESERVED             6\t \n\n \n\n \n\n#define ACPI_NHLT_PDM_DMIC                  0xAE20\n#define ACPI_NHLT_BT_SIDEBAND               0xAE30\n#define ACPI_NHLT_I2S_TDM_CODECS            0xAE23\n\n \n\n \n\n#define ACPI_NHLT_LINK_BT_SIDEBAND          0\n#define ACPI_NHLT_LINK_FM                   1\n#define ACPI_NHLT_LINK_MODEM                2\n \n#define ACPI_NHLT_LINK_SSP_ANALOG_CODEC     4\n\n \n\n#define ACPI_NHLT_PDM_ON_CAVS_1P8           0\n#define ACPI_NHLT_PDM_ON_CAVS_1P5           1\n\n \n\n#define ACPI_NHLT_DIR_RENDER                0\n#define ACPI_NHLT_DIR_CAPTURE               1\n#define ACPI_NHLT_DIR_RENDER_LOOPBACK       2\n#define ACPI_NHLT_DIR_RENDER_FEEDBACK       3\n#define ACPI_NHLT_DIR_RESERVED              4\t \n\nstruct acpi_nhlt_device_specific_config {\n\tu32 capabilities_size;\n\tu8 virtual_slot;\n\tu8 config_type;\n};\n\nstruct acpi_nhlt_device_specific_config_a {\n\tu32 capabilities_size;\n\tu8 virtual_slot;\n\tu8 config_type;\n\tu8 array_type;\n};\n\n \n\n#define ACPI_NHLT_CONFIG_TYPE_GENERIC              0x00\n#define ACPI_NHLT_CONFIG_TYPE_MIC_ARRAY            0x01\n#define ACPI_NHLT_CONFIG_TYPE_RENDER_FEEDBACK      0x03\n#define ACPI_NHLT_CONFIG_TYPE_RESERVED             0x04\t \n\nstruct acpi_nhlt_device_specific_config_b {\n\tu32 capabilities_size;\n};\n\nstruct acpi_nhlt_device_specific_config_c {\n\tu32 capabilities_size;\n\tu8 virtual_slot;\n};\n\nstruct acpi_nhlt_render_device_specific_config {\n\tu32 capabilities_size;\n\tu8 virtual_slot;\n};\n\nstruct acpi_nhlt_wave_extensible {\n\tu16 format_tag;\n\tu16 channel_count;\n\tu32 samples_per_sec;\n\tu32 avg_bytes_per_sec;\n\tu16 block_align;\n\tu16 bits_per_sample;\n\tu16 extra_format_size;\n\tu16 valid_bits_per_sample;\n\tu32 channel_mask;\n\tu8 sub_format_guid[16];\n};\n\n \n\n#define ACPI_NHLT_SPKR_FRONT_LEFT             0x1\n#define ACPI_NHLT_SPKR_FRONT_RIGHT            0x2\n#define ACPI_NHLT_SPKR_FRONT_CENTER           0x4\n#define ACPI_NHLT_SPKR_LOW_FREQ               0x8\n#define ACPI_NHLT_SPKR_BACK_LEFT              0x10\n#define ACPI_NHLT_SPKR_BACK_RIGHT             0x20\n#define ACPI_NHLT_SPKR_FRONT_LEFT_OF_CENTER   0x40\n#define ACPI_NHLT_SPKR_FRONT_RIGHT_OF_CENTER  0x80\n#define ACPI_NHLT_SPKR_BACK_CENTER            0x100\n#define ACPI_NHLT_SPKR_SIDE_LEFT              0x200\n#define ACPI_NHLT_SPKR_SIDE_RIGHT             0x400\n#define ACPI_NHLT_SPKR_TOP_CENTER             0x800\n#define ACPI_NHLT_SPKR_TOP_FRONT_LEFT         0x1000\n#define ACPI_NHLT_SPKR_TOP_FRONT_CENTER       0x2000\n#define ACPI_NHLT_SPKR_TOP_FRONT_RIGHT        0x4000\n#define ACPI_NHLT_SPKR_TOP_BACK_LEFT          0x8000\n#define ACPI_NHLT_SPKR_TOP_BACK_CENTER        0x10000\n#define ACPI_NHLT_SPKR_TOP_BACK_RIGHT         0x20000\n\nstruct acpi_nhlt_format_config {\n\tstruct acpi_nhlt_wave_extensible format;\n\tu32 capability_size;\n\tu8 capabilities[];\n};\n\nstruct acpi_nhlt_formats_config {\n\tu8 formats_count;\n};\n\nstruct acpi_nhlt_device_specific_hdr {\n\tu8 virtual_slot;\n\tu8 config_type;\n};\n\n \n\n#define ACPI_NHLT_GENERIC                   0\n#define ACPI_NHLT_MIC                       1\n#define ACPI_NHLT_RENDER                    3\n\nstruct acpi_nhlt_mic_device_specific_config {\n\tstruct acpi_nhlt_device_specific_hdr device_config;\n\tu8 array_type_ext;\n};\n\n \n\n#define ACPI_NHLT_ARRAY_TYPE_RESERVED               0x09\t \n#define ACPI_NHLT_SMALL_LINEAR_2ELEMENT             0x0A\n#define ACPI_NHLT_BIG_LINEAR_2ELEMENT               0x0B\n#define ACPI_NHLT_FIRST_GEOMETRY_LINEAR_4ELEMENT    0x0C\n#define ACPI_NHLT_PLANAR_LSHAPED_4ELEMENT           0x0D\n#define ACPI_NHLT_SECOND_GEOMETRY_LINEAR_4ELEMENT   0x0E\n#define ACPI_NHLT_VENDOR_DEFINED                    0x0F\n#define ACPI_NHLT_ARRAY_TYPE_MASK                   0x0F\n#define ACPI_NHLT_ARRAY_TYPE_EXT_MASK               0x10\n\n#define ACPI_NHLT_NO_EXTENSION                      0x0\n#define ACPI_NHLT_MIC_SNR_SENSITIVITY_EXT           (1<<4)\n\nstruct acpi_nhlt_vendor_mic_count {\n\tu8 microphone_count;\n};\n\nstruct acpi_nhlt_vendor_mic_config {\n\tu8 type;\n\tu8 panel;\n\tu16 speaker_position_distance;\t \n\tu16 horizontal_offset;\t \n\tu16 vertical_offset;\t \n\tu8 frequency_low_band;\t \n\tu8 frequency_high_band;\t \n\tu16 direction_angle;\t \n\tu16 elevation_angle;\t \n\tu16 work_vertical_angle_begin;\t \n\tu16 work_vertical_angle_end;\t \n\tu16 work_horizontal_angle_begin;\t \n\tu16 work_horizontal_angle_end;\t \n};\n\n \n\n#define ACPI_NHLT_MIC_OMNIDIRECTIONAL       0\n#define ACPI_NHLT_MIC_SUBCARDIOID           1\n#define ACPI_NHLT_MIC_CARDIOID              2\n#define ACPI_NHLT_MIC_SUPER_CARDIOID        3\n#define ACPI_NHLT_MIC_HYPER_CARDIOID        4\n#define ACPI_NHLT_MIC_8_SHAPED              5\n#define ACPI_NHLT_MIC_RESERVED6             6\t \n#define ACPI_NHLT_MIC_VENDOR_DEFINED        7\n#define ACPI_NHLT_MIC_RESERVED              8\t \n\n \n\n#define ACPI_NHLT_MIC_POSITION_TOP          0\n#define ACPI_NHLT_MIC_POSITION_BOTTOM       1\n#define ACPI_NHLT_MIC_POSITION_LEFT         2\n#define ACPI_NHLT_MIC_POSITION_RIGHT        3\n#define ACPI_NHLT_MIC_POSITION_FRONT        4\n#define ACPI_NHLT_MIC_POSITION_BACK         5\n#define ACPI_NHLT_MIC_POSITION_RESERVED     6\t \n\nstruct acpi_nhlt_vendor_mic_device_specific_config {\n\tstruct acpi_nhlt_mic_device_specific_config mic_array_device_config;\n\tu8 number_of_microphones;\n\tstruct acpi_nhlt_vendor_mic_config mic_config[];\t \n};\n\n \n\nstruct acpi_nhlt_mic_snr_sensitivity_extension {\n\tu32 SNR;\n\tu32 sensitivity;\n};\n\n \n\nstruct acpi_nhlt_render_feedback_device_specific_config {\n\tu8 feedback_virtual_slot;\t \n\tu16 feedback_channels;\t \n\tu16 feedback_valid_bits_per_sample;\n};\n\n \n\nstruct acpi_nhlt_device_info_count {\n\tu8 structure_count;\n};\n\nstruct acpi_nhlt_device_info {\n\tu8 device_id[16];\n\tu8 device_instance_id;\n\tu8 device_port_id;\n};\n\n \n\nstruct acpi_table_pcct {\n\tstruct acpi_table_header header;\t \n\tu32 flags;\n\tu64 reserved;\n};\n\n \n\n#define ACPI_PCCT_DOORBELL              1\n\n \n\nenum acpi_pcct_type {\n\tACPI_PCCT_TYPE_GENERIC_SUBSPACE = 0,\n\tACPI_PCCT_TYPE_HW_REDUCED_SUBSPACE = 1,\n\tACPI_PCCT_TYPE_HW_REDUCED_SUBSPACE_TYPE2 = 2,\t \n\tACPI_PCCT_TYPE_EXT_PCC_MASTER_SUBSPACE = 3,\t \n\tACPI_PCCT_TYPE_EXT_PCC_SLAVE_SUBSPACE = 4,\t \n\tACPI_PCCT_TYPE_HW_REG_COMM_SUBSPACE = 5,\t \n\tACPI_PCCT_TYPE_RESERVED = 6\t \n};\n\n \n\n \n\nstruct acpi_pcct_subspace {\n\tstruct acpi_subtable_header header;\n\tu8 reserved[6];\n\tu64 base_address;\n\tu64 length;\n\tstruct acpi_generic_address doorbell_register;\n\tu64 preserve_mask;\n\tu64 write_mask;\n\tu32 latency;\n\tu32 max_access_rate;\n\tu16 min_turnaround_time;\n};\n\n \n\nstruct acpi_pcct_hw_reduced {\n\tstruct acpi_subtable_header header;\n\tu32 platform_interrupt;\n\tu8 flags;\n\tu8 reserved;\n\tu64 base_address;\n\tu64 length;\n\tstruct acpi_generic_address doorbell_register;\n\tu64 preserve_mask;\n\tu64 write_mask;\n\tu32 latency;\n\tu32 max_access_rate;\n\tu16 min_turnaround_time;\n};\n\n \n\nstruct acpi_pcct_hw_reduced_type2 {\n\tstruct acpi_subtable_header header;\n\tu32 platform_interrupt;\n\tu8 flags;\n\tu8 reserved;\n\tu64 base_address;\n\tu64 length;\n\tstruct acpi_generic_address doorbell_register;\n\tu64 preserve_mask;\n\tu64 write_mask;\n\tu32 latency;\n\tu32 max_access_rate;\n\tu16 min_turnaround_time;\n\tstruct acpi_generic_address platform_ack_register;\n\tu64 ack_preserve_mask;\n\tu64 ack_write_mask;\n};\n\n \n\nstruct acpi_pcct_ext_pcc_master {\n\tstruct acpi_subtable_header header;\n\tu32 platform_interrupt;\n\tu8 flags;\n\tu8 reserved1;\n\tu64 base_address;\n\tu32 length;\n\tstruct acpi_generic_address doorbell_register;\n\tu64 preserve_mask;\n\tu64 write_mask;\n\tu32 latency;\n\tu32 max_access_rate;\n\tu32 min_turnaround_time;\n\tstruct acpi_generic_address platform_ack_register;\n\tu64 ack_preserve_mask;\n\tu64 ack_set_mask;\n\tu64 reserved2;\n\tstruct acpi_generic_address cmd_complete_register;\n\tu64 cmd_complete_mask;\n\tstruct acpi_generic_address cmd_update_register;\n\tu64 cmd_update_preserve_mask;\n\tu64 cmd_update_set_mask;\n\tstruct acpi_generic_address error_status_register;\n\tu64 error_status_mask;\n};\n\n \n\nstruct acpi_pcct_ext_pcc_slave {\n\tstruct acpi_subtable_header header;\n\tu32 platform_interrupt;\n\tu8 flags;\n\tu8 reserved1;\n\tu64 base_address;\n\tu32 length;\n\tstruct acpi_generic_address doorbell_register;\n\tu64 preserve_mask;\n\tu64 write_mask;\n\tu32 latency;\n\tu32 max_access_rate;\n\tu32 min_turnaround_time;\n\tstruct acpi_generic_address platform_ack_register;\n\tu64 ack_preserve_mask;\n\tu64 ack_set_mask;\n\tu64 reserved2;\n\tstruct acpi_generic_address cmd_complete_register;\n\tu64 cmd_complete_mask;\n\tstruct acpi_generic_address cmd_update_register;\n\tu64 cmd_update_preserve_mask;\n\tu64 cmd_update_set_mask;\n\tstruct acpi_generic_address error_status_register;\n\tu64 error_status_mask;\n};\n\n \n\nstruct acpi_pcct_hw_reg {\n\tstruct acpi_subtable_header header;\n\tu16 version;\n\tu64 base_address;\n\tu64 length;\n\tstruct acpi_generic_address doorbell_register;\n\tu64 doorbell_preserve;\n\tu64 doorbell_write;\n\tstruct acpi_generic_address cmd_complete_register;\n\tu64 cmd_complete_mask;\n\tstruct acpi_generic_address error_status_register;\n\tu64 error_status_mask;\n\tu32 nominal_latency;\n\tu32 min_turnaround_time;\n};\n\n \n\n#define ACPI_PCCT_INTERRUPT_POLARITY    (1)\n#define ACPI_PCCT_INTERRUPT_MODE        (1<<1)\n\n \n\n \n\nstruct acpi_pcct_shared_memory {\n\tu32 signature;\n\tu16 command;\n\tu16 status;\n};\n\n \n\nstruct acpi_pcct_ext_pcc_shared_memory {\n\tu32 signature;\n\tu32 flags;\n\tu32 length;\n\tu32 command;\n};\n\n \n\nstruct acpi_table_pdtt {\n\tstruct acpi_table_header header;\t \n\tu8 trigger_count;\n\tu8 reserved[3];\n\tu32 array_offset;\n};\n\n \nstruct acpi_pdtt_channel {\n\tu8 subchannel_id;\n\tu8 flags;\n};\n\n \n\n#define ACPI_PDTT_RUNTIME_TRIGGER           (1)\n#define ACPI_PDTT_WAIT_COMPLETION           (1<<1)\n#define ACPI_PDTT_TRIGGER_ORDER             (1<<2)\n\n \n\nstruct acpi_table_phat {\n\tstruct acpi_table_header header;\t \n};\n\n \n\nstruct acpi_phat_header {\n\tu16 type;\n\tu16 length;\n\tu8 revision;\n};\n\n \n\n#define ACPI_PHAT_TYPE_FW_VERSION_DATA  0\n#define ACPI_PHAT_TYPE_FW_HEALTH_DATA   1\n#define ACPI_PHAT_TYPE_RESERVED         2\t \n\n \n\n \n\nstruct acpi_phat_version_data {\n\tstruct acpi_phat_header header;\n\tu8 reserved[3];\n\tu32 element_count;\n};\n\nstruct acpi_phat_version_element {\n\tu8 guid[16];\n\tu64 version_value;\n\tu32 producer_id;\n};\n\n \n\nstruct acpi_phat_health_data {\n\tstruct acpi_phat_header header;\n\tu8 reserved[2];\n\tu8 health;\n\tu8 device_guid[16];\n\tu32 device_specific_offset;\t \n};\n\n \n\n#define ACPI_PHAT_ERRORS_FOUND          0\n#define ACPI_PHAT_NO_ERRORS             1\n#define ACPI_PHAT_UNKNOWN_ERRORS        2\n#define ACPI_PHAT_ADVISORY              3\n\n \n\nstruct acpi_table_pmtt {\n\tstruct acpi_table_header header;\t \n\tu32 memory_device_count;\n\t \n};\n\n \n\nstruct acpi_pmtt_header {\n\tu8 type;\n\tu8 reserved1;\n\tu16 length;\n\tu16 flags;\n\tu16 reserved2;\n\tu32 memory_device_count;\t \n\t \n};\n\n \n\n#define ACPI_PMTT_TYPE_SOCKET           0\n#define ACPI_PMTT_TYPE_CONTROLLER       1\n#define ACPI_PMTT_TYPE_DIMM             2\n#define ACPI_PMTT_TYPE_RESERVED         3\t \n#define ACPI_PMTT_TYPE_VENDOR           0xFF\n\n \n\n#define ACPI_PMTT_TOP_LEVEL             0x0001\n#define ACPI_PMTT_PHYSICAL              0x0002\n#define ACPI_PMTT_MEMORY_TYPE           0x000C\n\n \n\n \n\nstruct acpi_pmtt_socket {\n\tstruct acpi_pmtt_header header;\n\tu16 socket_id;\n\tu16 reserved;\n};\n\t \n\n \n\nstruct acpi_pmtt_controller {\n\tstruct acpi_pmtt_header header;\n\tu16 controller_id;\n\tu16 reserved;\n};\n\t \n\n \n\nstruct acpi_pmtt_physical_component {\n\tstruct acpi_pmtt_header header;\n\tu32 bios_handle;\n};\n\n \n\nstruct acpi_pmtt_vendor_specific {\n\tstruct acpi_pmtt_header header;\n\tu8 type_uuid[16];\n\tu8 specific[];\n\t \n};\n\n \n\nstruct acpi_table_pptt {\n\tstruct acpi_table_header header;\t \n};\n\n \n\nenum acpi_pptt_type {\n\tACPI_PPTT_TYPE_PROCESSOR = 0,\n\tACPI_PPTT_TYPE_CACHE = 1,\n\tACPI_PPTT_TYPE_ID = 2,\n\tACPI_PPTT_TYPE_RESERVED = 3\n};\n\n \n\nstruct acpi_pptt_processor {\n\tstruct acpi_subtable_header header;\n\tu16 reserved;\n\tu32 flags;\n\tu32 parent;\n\tu32 acpi_processor_id;\n\tu32 number_of_priv_resources;\n};\n\n \n\n#define ACPI_PPTT_PHYSICAL_PACKAGE          (1)\n#define ACPI_PPTT_ACPI_PROCESSOR_ID_VALID   (1<<1)\n#define ACPI_PPTT_ACPI_PROCESSOR_IS_THREAD  (1<<2)\t \n#define ACPI_PPTT_ACPI_LEAF_NODE            (1<<3)\t \n#define ACPI_PPTT_ACPI_IDENTICAL            (1<<4)\t \n\n \n\nstruct acpi_pptt_cache {\n\tstruct acpi_subtable_header header;\n\tu16 reserved;\n\tu32 flags;\n\tu32 next_level_of_cache;\n\tu32 size;\n\tu32 number_of_sets;\n\tu8 associativity;\n\tu8 attributes;\n\tu16 line_size;\n};\n\n \n\nstruct acpi_pptt_cache_v1 {\n\tu32 cache_id;\n};\n\n \n\n#define ACPI_PPTT_SIZE_PROPERTY_VALID       (1)\t \n#define ACPI_PPTT_NUMBER_OF_SETS_VALID      (1<<1)\t \n#define ACPI_PPTT_ASSOCIATIVITY_VALID       (1<<2)\t \n#define ACPI_PPTT_ALLOCATION_TYPE_VALID     (1<<3)\t \n#define ACPI_PPTT_CACHE_TYPE_VALID          (1<<4)\t \n#define ACPI_PPTT_WRITE_POLICY_VALID        (1<<5)\t \n#define ACPI_PPTT_LINE_SIZE_VALID           (1<<6)\t \n#define ACPI_PPTT_CACHE_ID_VALID            (1<<7)\t \n\n \n\n#define ACPI_PPTT_MASK_ALLOCATION_TYPE      (0x03)\t \n#define ACPI_PPTT_MASK_CACHE_TYPE           (0x0C)\t \n#define ACPI_PPTT_MASK_WRITE_POLICY         (0x10)\t \n\n \n#define ACPI_PPTT_CACHE_READ_ALLOCATE       (0x0)\t \n#define ACPI_PPTT_CACHE_WRITE_ALLOCATE      (0x01)\t \n#define ACPI_PPTT_CACHE_RW_ALLOCATE         (0x02)\t \n#define ACPI_PPTT_CACHE_RW_ALLOCATE_ALT     (0x03)\t \n\n#define ACPI_PPTT_CACHE_TYPE_DATA           (0x0)\t \n#define ACPI_PPTT_CACHE_TYPE_INSTR          (1<<2)\t \n#define ACPI_PPTT_CACHE_TYPE_UNIFIED        (2<<2)\t \n#define ACPI_PPTT_CACHE_TYPE_UNIFIED_ALT    (3<<2)\t \n\n#define ACPI_PPTT_CACHE_POLICY_WB           (0x0)\t \n#define ACPI_PPTT_CACHE_POLICY_WT           (1<<4)\t \n\n \n\nstruct acpi_pptt_id {\n\tstruct acpi_subtable_header header;\n\tu16 reserved;\n\tu32 vendor_id;\n\tu64 level1_id;\n\tu64 level2_id;\n\tu16 major_rev;\n\tu16 minor_rev;\n\tu16 spin_rev;\n};\n\n \n\nstruct acpi_table_prmt {\n\tstruct acpi_table_header header;\t \n};\n\nstruct acpi_table_prmt_header {\n\tu8 platform_guid[16];\n\tu32 module_info_offset;\n\tu32 module_info_count;\n};\n\nstruct acpi_prmt_module_header {\n\tu16 revision;\n\tu16 length;\n};\n\nstruct acpi_prmt_module_info {\n\tu16 revision;\n\tu16 length;\n\tu8 module_guid[16];\n\tu16 major_rev;\n\tu16 minor_rev;\n\tu16 handler_info_count;\n\tu32 handler_info_offset;\n\tu64 mmio_list_pointer;\n};\n\nstruct acpi_prmt_handler_info {\n\tu16 revision;\n\tu16 length;\n\tu8 handler_guid[16];\n\tu64 handler_address;\n\tu64 static_data_buffer_address;\n\tu64 acpi_param_buffer_address;\n};\n\n \n\nstruct acpi_table_rasf {\n\tstruct acpi_table_header header;\t \n\tu8 channel_id[12];\n};\n\n \n\nstruct acpi_rasf_shared_memory {\n\tu32 signature;\n\tu16 command;\n\tu16 status;\n\tu16 version;\n\tu8 capabilities[16];\n\tu8 set_capabilities[16];\n\tu16 num_parameter_blocks;\n\tu32 set_capabilities_status;\n};\n\n \n\nstruct acpi_rasf_parameter_block {\n\tu16 type;\n\tu16 version;\n\tu16 length;\n};\n\n \n\nstruct acpi_rasf_patrol_scrub_parameter {\n\tstruct acpi_rasf_parameter_block header;\n\tu16 patrol_scrub_command;\n\tu64 requested_address_range[2];\n\tu64 actual_address_range[2];\n\tu16 flags;\n\tu8 requested_speed;\n};\n\n \n\n#define ACPI_RASF_SCRUBBER_RUNNING      1\n#define ACPI_RASF_SPEED                 (7<<1)\n#define ACPI_RASF_SPEED_SLOW            (0<<1)\n#define ACPI_RASF_SPEED_MEDIUM          (4<<1)\n#define ACPI_RASF_SPEED_FAST            (7<<1)\n\n \n\nenum acpi_rasf_commands {\n\tACPI_RASF_EXECUTE_RASF_COMMAND = 1\n};\n\n \n\nenum acpi_rasf_capabiliities {\n\tACPI_HW_PATROL_SCRUB_SUPPORTED = 0,\n\tACPI_SW_PATROL_SCRUB_EXPOSED = 1\n};\n\n \n\nenum acpi_rasf_patrol_scrub_commands {\n\tACPI_RASF_GET_PATROL_PARAMETERS = 1,\n\tACPI_RASF_START_PATROL_SCRUBBER = 2,\n\tACPI_RASF_STOP_PATROL_SCRUBBER = 3\n};\n\n \n\n#define ACPI_RASF_GENERATE_SCI          (1<<15)\n\n \n\nenum acpi_rasf_status {\n\tACPI_RASF_SUCCESS = 0,\n\tACPI_RASF_NOT_VALID = 1,\n\tACPI_RASF_NOT_SUPPORTED = 2,\n\tACPI_RASF_BUSY = 3,\n\tACPI_RASF_FAILED = 4,\n\tACPI_RASF_ABORTED = 5,\n\tACPI_RASF_INVALID_DATA = 6\n};\n\n \n\n#define ACPI_RASF_COMMAND_COMPLETE      (1)\n#define ACPI_RASF_SCI_DOORBELL          (1<<1)\n#define ACPI_RASF_ERROR                 (1<<2)\n#define ACPI_RASF_STATUS                (0x1F<<3)\n\n \n\nstruct acpi_table_rgrt {\n\tstruct acpi_table_header header;\t \n\tu16 version;\n\tu8 image_type;\n\tu8 reserved;\n\tu8 image[];\n};\n\n \n\nenum acpi_rgrt_image_type {\n\tACPI_RGRT_TYPE_RESERVED0 = 0,\n\tACPI_RGRT_IMAGE_TYPE_PNG = 1,\n\tACPI_RGRT_TYPE_RESERVED = 2\t \n};\n\n \n\nstruct acpi_table_rhct {\n\tstruct acpi_table_header header;\t \n\tu32 flags;\t\t \n\tu64 time_base_freq;\n\tu32 node_count;\n\tu32 node_offset;\n};\n\n \n\n#define ACPI_RHCT_TIMER_CANNOT_WAKEUP_CPU       (1)\n \nstruct acpi_rhct_node_header {\n\tu16 type;\n\tu16 length;\n\tu16 revision;\n};\n\n \n\nenum acpi_rhct_node_type {\n\tACPI_RHCT_NODE_TYPE_ISA_STRING = 0x0000,\n\tACPI_RHCT_NODE_TYPE_CMO = 0x0001,\n\tACPI_RHCT_NODE_TYPE_MMU = 0x0002,\n\tACPI_RHCT_NODE_TYPE_RESERVED = 0x0003,\n\tACPI_RHCT_NODE_TYPE_HART_INFO = 0xFFFF,\n};\n\n \n\n \nstruct acpi_rhct_isa_string {\n\tu16 isa_length;\n\tchar isa[];\n};\n\nstruct acpi_rhct_cmo_node {\n\tu8 reserved;\t\t \n\tu8 cbom_size;\t\t \n\tu8 cbop_size;\t\t \n\tu8 cboz_size;\t\t \n};\n\nstruct acpi_rhct_mmu_node {\n\tu8 reserved;\t\t \n\tu8 mmu_type;\t\t \n};\n\nenum acpi_rhct_mmu_type {\n\tACPI_RHCT_MMU_TYPE_SV39 = 0,\n\tACPI_RHCT_MMU_TYPE_SV48 = 1,\n\tACPI_RHCT_MMU_TYPE_SV57 = 2\n};\n\n \nstruct acpi_rhct_hart_info {\n\tu16 num_offsets;\n\tu32 uid;\t\t \n};\n\n \n\nstruct acpi_table_sbst {\n\tstruct acpi_table_header header;\t \n\tu32 warning_level;\n\tu32 low_level;\n\tu32 critical_level;\n};\n\n \n\nstruct acpi_table_sdei {\n\tstruct acpi_table_header header;\t \n};\n\n \n\nstruct acpi_table_sdev {\n\tstruct acpi_table_header header;\t \n};\n\nstruct acpi_sdev_header {\n\tu8 type;\n\tu8 flags;\n\tu16 length;\n};\n\n \n\nenum acpi_sdev_type {\n\tACPI_SDEV_TYPE_NAMESPACE_DEVICE = 0,\n\tACPI_SDEV_TYPE_PCIE_ENDPOINT_DEVICE = 1,\n\tACPI_SDEV_TYPE_RESERVED = 2\t \n};\n\n \n\n#define ACPI_SDEV_HANDOFF_TO_UNSECURE_OS    (1)\n#define ACPI_SDEV_SECURE_COMPONENTS_PRESENT (1<<1)\n\n \n\n \n\nstruct acpi_sdev_namespace {\n\tstruct acpi_sdev_header header;\n\tu16 device_id_offset;\n\tu16 device_id_length;\n\tu16 vendor_data_offset;\n\tu16 vendor_data_length;\n};\n\nstruct acpi_sdev_secure_component {\n\tu16 secure_component_offset;\n\tu16 secure_component_length;\n};\n\n \nstruct acpi_sdev_component {\n\tstruct acpi_sdev_header header;\n};\n\n \n\nenum acpi_sac_type {\n\tACPI_SDEV_TYPE_ID_COMPONENT = 0,\n\tACPI_SDEV_TYPE_MEM_COMPONENT = 1\n};\n\nstruct acpi_sdev_id_component {\n\tstruct acpi_sdev_header header;\n\tu16 hardware_id_offset;\n\tu16 hardware_id_length;\n\tu16 subsystem_id_offset;\n\tu16 subsystem_id_length;\n\tu16 hardware_revision;\n\tu8 hardware_rev_present;\n\tu8 class_code_present;\n\tu8 pci_base_class;\n\tu8 pci_sub_class;\n\tu8 pci_programming_xface;\n};\n\nstruct acpi_sdev_mem_component {\n\tstruct acpi_sdev_header header;\n\tu32 reserved;\n\tu64 memory_base_address;\n\tu64 memory_length;\n};\n\n \n\nstruct acpi_sdev_pcie {\n\tstruct acpi_sdev_header header;\n\tu16 segment;\n\tu16 start_bus;\n\tu16 path_offset;\n\tu16 path_length;\n\tu16 vendor_data_offset;\n\tu16 vendor_data_length;\n};\n\n \n\nstruct acpi_sdev_pcie_path {\n\tu8 device;\n\tu8 function;\n};\n\n \n\nstruct acpi_table_svkl {\n\tstruct acpi_table_header header;\t \n\tu32 count;\n};\n\nstruct acpi_svkl_key {\n\tu16 type;\n\tu16 format;\n\tu32 size;\n\tu64 address;\n};\n\nenum acpi_svkl_type {\n\tACPI_SVKL_TYPE_MAIN_STORAGE = 0,\n\tACPI_SVKL_TYPE_RESERVED = 1\t \n};\n\nenum acpi_svkl_format {\n\tACPI_SVKL_FORMAT_RAW_BINARY = 0,\n\tACPI_SVKL_FORMAT_RESERVED = 1\t \n};\n\n \n\nstruct acpi_table_tdel {\n\tstruct acpi_table_header header;\t \n\tu32 reserved;\n\tu64 log_area_minimum_length;\n\tu64 log_area_start_address;\n};\n\n \n\n#pragma pack()\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}