5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd generate5.2.vcd -o generate5.2.cdd -v generate5.2.v
3 0 $root $root NA 0 0 1
3 0 main main generate5.2.v 1 31 1
2 1 10 c000c 0 1 400 0 0 a
2 2 10 100013 1 0 20004 0 0 1 4 0
2 3 10 c0013 1 37 1006 2 1
2 4 11 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 11 c000e 2 2c 12000a 4 0 32 2 aa aa aa aa aa aa aa aa
2 6 12 c000c 0 1 400 0 0 a
2 7 12 100013 1 0 20008 0 0 1 4 1
2 8 12 c0013 1 37 a 7 6
1 init 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 a 5 830004 1 0 0 0 1 1 102
4 8 0 0
4 5 8 0
4 3 5 5
