{"vcs1":{"timestamp_begin":1685177074.630431469, "rt":1.31, "ut":0.43, "st":0.20}}
{"vcselab":{"timestamp_begin":1685177076.008817195, "rt":0.97, "ut":0.30, "st":0.05}}
{"link":{"timestamp_begin":1685177077.035332516, "rt":0.59, "ut":0.30, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685177074.157336433}
{"VCS_COMP_START_TIME": 1685177074.157336433}
{"VCS_COMP_END_TIME": 1685177079.003752765}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349744}}
{"stitch_vcselab": {"peak_mem": 222244}}
