Analysis & Synthesis report for mux
Thu May 12 12:44:23 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |iitb_risc|control_path:cp|Q
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "data_path:dp|one_bit_reg:eq_ccr"
 14. Port Connectivity Checks: "data_path:dp|one_bit_reg:zero_ccr"
 15. Port Connectivity Checks: "data_path:dp|one_bit_reg:carry_ccr"
 16. Port Connectivity Checks: "data_path:dp|mux_four:alu_mux_b"
 17. Port Connectivity Checks: "data_path:dp|mux_four:t2_mux_din"
 18. Port Connectivity Checks: "data_path:dp|mux_eight:rb_mux_din"
 19. Port Connectivity Checks: "data_path:dp|mux_four_v2:rb_mux_a3"
 20. Port Connectivity Checks: "data_path:dp|mux_two_v2:rb_mux_a2"
 21. Port Connectivity Checks: "data_path:dp|mux_four_v2:rb_mux_a1"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 12 12:44:23 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; mux                                         ;
; Top-level Entity Name              ; iitb_risc                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; iitb_risc          ; mux                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                    ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                             ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------+---------+
; mux_four_v2.vhd                  ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/mux_four_v2.vhd       ;         ;
; mux_two_v2.vhd                   ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/mux_two_v2.vhd        ;         ;
; mux_four.vhd                     ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/mux_four.vhd          ;         ;
; full_adder.vhd                   ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/full_adder.vhd        ;         ;
; sixteen_bit_adder.vhd            ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/sixteen_bit_adder.vhd ;         ;
; one_bit_reg.vhd                  ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/one_bit_reg.vhd       ;         ;
; sixteen_bit_reg.vhd              ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/sixteen_bit_reg.vhd   ;         ;
; alu.vhd                          ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/alu.vhd               ;         ;
; sign_extend.vhd                  ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/sign_extend.vhd       ;         ;
; register_bank.vhd                ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/register_bank.vhd     ;         ;
; ram.vhd                          ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/ram.vhd               ;         ;
; mux_eight.vhd                    ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/mux_eight.vhd         ;         ;
; mux_two.vhd                      ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/mux_two.vhd           ;         ;
; eq_check.vhd                     ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/eq_check.vhd          ;         ;
; bit_shift.vhd                    ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/bit_shift.vhd         ;         ;
; data_path.vhd                    ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/data_path.vhd         ;         ;
; control_path.vhd                 ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/control_path.vhd      ;         ;
; iitb_risc.vhd                    ; yes             ; User VHDL File  ; C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd         ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |iitb_risc                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |iitb_risc          ; iitb_risc   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |iitb_risc|control_path:cp|Q                                                                                                ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+
; Name  ; Q.S17 ; Q.S16 ; Q.S15 ; Q.S14 ; Q.S13 ; Q.S12 ; Q.S11 ; Q.S10 ; Q.S9 ; Q.S8 ; Q.S7 ; Q.S6 ; Q.S5 ; Q.S4 ; Q.S3 ; Q.S2 ; Q.S1 ; Q.S0 ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+
; Q.S0  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ;
; Q.S1  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 1    ;
; Q.S2  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 1    ;
; Q.S3  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 1    ;
; Q.S4  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 1    ;
; Q.S5  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S6  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S7  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S8  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S9  ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S10 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S11 ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S12 ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S13 ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S14 ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S15 ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S16 ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; Q.S17 ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+------+------+------+------+------+------+------+------+------+------+


+------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                   ;
+-------------------------------------------------------------+----------------------------------------+
; Register name                                               ; Reason for Removal                     ;
+-------------------------------------------------------------+----------------------------------------+
; data_path:dp|one_bit_reg:carry_ccr|output                   ; Lost fanout                            ;
; control_path:cp|Q.S16                                       ; Stuck at GND due to stuck port data_in ;
; data_path:dp|sixteen_bit_reg:ir|output[12,14,15]            ; Lost fanout                            ;
; data_path:dp|one_bit_reg:eq_ccr|output                      ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:ir|output[0,1,6,7,9,10,13]     ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[0]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[0]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[0]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[0]  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:ir|output[8,11]                ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[0]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[0]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[0]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[0]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[1]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[1]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[1]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[1]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[1]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[1]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[1]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[1]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[2]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[2]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[2]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[2]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[2]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[2]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[2]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[2]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[3]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[3]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[3]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[3]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[3]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[3]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[3]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[3]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[4]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[4]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[4]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[4]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[4]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[4]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[4]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[4]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[5]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[5]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[5]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[5]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[5]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[5]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[5]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[5]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[6]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[6]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[6]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[6]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[6]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[6]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[6]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[6]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[7]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[7]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[7]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[7]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[7]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[7]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[7]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[7]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[8]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[8]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[8]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[8]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[8]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[8]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[8]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[8]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[9]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[9]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[9]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[9]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[9]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[9]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[9]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[9]  ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[10] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[10] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[10] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[10] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[10] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[10] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[10] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[10] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[11] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[11] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[11] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[11] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[11] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[11] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[11] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[11] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[12] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[12] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[12] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[12] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[12] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[12] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[12] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[12] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[13] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[13] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[13] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[13] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[13] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[13] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[13] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[13] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[14] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[14] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[14] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[14] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[14] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[14] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[14] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[14] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[15] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[15] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[15] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[15] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[15] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[15] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[15] ; Lost fanout                            ;
; data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[15] ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t3|output[0..6]                ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[0]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[0]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:ir|output[3..5]                ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[1]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[1]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[2]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[2]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:ir|output[2]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[3]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[3]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[4]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[4]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[5]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[5,6]                 ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[6]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t3|output[7]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[7]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[7]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t3|output[8]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[8]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[8]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t3|output[9]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[9]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[9]                   ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t3|output[10]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[10]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[10]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t3|output[11]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[11]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[11]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t3|output[12]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[12]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[12]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t3|output[13]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[13]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[13]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t3|output[14]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[14]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[14]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t3|output[15]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t2|output[15]                  ; Lost fanout                            ;
; data_path:dp|sixteen_bit_reg:t1|output[15]                  ; Lost fanout                            ;
; control_path:cp|Q.S0                                        ; Lost fanout                            ;
; control_path:cp|Q.S1                                        ; Lost fanout                            ;
; control_path:cp|Q.S2                                        ; Lost fanout                            ;
; control_path:cp|Q.S3                                        ; Lost fanout                            ;
; control_path:cp|Q.S4                                        ; Lost fanout                            ;
; control_path:cp|Q.S5                                        ; Lost fanout                            ;
; control_path:cp|Q.S6                                        ; Lost fanout                            ;
; control_path:cp|Q.S7                                        ; Lost fanout                            ;
; control_path:cp|Q.S8                                        ; Lost fanout                            ;
; control_path:cp|Q.S9                                        ; Lost fanout                            ;
; control_path:cp|Q.S10                                       ; Lost fanout                            ;
; control_path:cp|Q.S11                                       ; Lost fanout                            ;
; control_path:cp|Q.S12                                       ; Lost fanout                            ;
; control_path:cp|Q.S13                                       ; Lost fanout                            ;
; control_path:cp|Q.S14                                       ; Lost fanout                            ;
; control_path:cp|Q.S15                                       ; Lost fanout                            ;
; control_path:cp|Q.S17                                       ; Lost fanout                            ;
; Total Number of Removed Registers = 212                     ;                                        ;
+-------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                      ;
+--------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+--------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; control_path:cp|Q.S16                      ; Stuck at GND              ; data_path:dp|sixteen_bit_reg:ir|output[0],                                              ;
;                                            ; due to stuck port data_in ; data_path:dp|sixteen_bit_reg:ir|output[1],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:ir|output[6],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:ir|output[9],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:ir|output[7],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:ir|output[10],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:ir|output[8],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:ir|output[11],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[0],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[1],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[2],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[3],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[4],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[5],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[6],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[0],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:ir|output[3],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:ir|output[4],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:ir|output[5],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[1],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[1],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[2],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[2],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:ir|output[2],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[3],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[3],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[4],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[4],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[5],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[5],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[6],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[6],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[7],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[7],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[7],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[8],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[8],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[8],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[9],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[9],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[9],                                              ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[10],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[10],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[10],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[11],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[11],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[11],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[12],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[12],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[12],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[13],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[13],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[13],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[14],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[14],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[14],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t3|output[15],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t2|output[15],                                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[15], control_path:cp|Q.S0,                       ;
;                                            ;                           ; control_path:cp|Q.S1, control_path:cp|Q.S5, control_path:cp|Q.S6, control_path:cp|Q.S7, ;
;                                            ;                           ; control_path:cp|Q.S9, control_path:cp|Q.S10, control_path:cp|Q.S11,                     ;
;                                            ;                           ; control_path:cp|Q.S13, control_path:cp|Q.S14, control_path:cp|Q.S15,                    ;
;                                            ;                           ; control_path:cp|Q.S17                                                                   ;
; data_path:dp|sixteen_bit_reg:ir|output[15] ; Lost Fanouts              ; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[0],                             ;
;                                            ;                           ; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[0],                             ;
;                                            ;                           ; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[0],                             ;
;                                            ;                           ; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[0],                             ;
;                                            ;                           ; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[1],                             ;
;                                            ;                           ; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[1],                             ;
;                                            ;                           ; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[1],                             ;
;                                            ;                           ; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[2],                             ;
;                                            ;                           ; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[2],                             ;
;                                            ;                           ; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[3],                             ;
;                                            ;                           ; data_path:dp|sixteen_bit_reg:t1|output[0], control_path:cp|Q.S2,                        ;
;                                            ;                           ; control_path:cp|Q.S3, control_path:cp|Q.S4, control_path:cp|Q.S8                        ;
; data_path:dp|one_bit_reg:eq_ccr|output     ; Lost Fanouts              ; data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[1],                             ;
;                                            ;                           ; data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[2],                             ;
;                                            ;                           ; data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[3],                             ;
;                                            ;                           ; data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[4], control_path:cp|Q.S12       ;
+--------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |iitb_risc|data_path:dp|sixteen_bit_reg:ir|output[7]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |iitb_risc|data_path:dp|sixteen_bit_reg:t3|output[5]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |iitb_risc|data_path:dp|register_bank:rb|sixteen_bit_reg:r0|output[14] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |iitb_risc|data_path:dp|register_bank:rb|sixteen_bit_reg:r1|output[14] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |iitb_risc|data_path:dp|register_bank:rb|sixteen_bit_reg:r2|output[6]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |iitb_risc|data_path:dp|register_bank:rb|sixteen_bit_reg:r3|output[3]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |iitb_risc|data_path:dp|register_bank:rb|sixteen_bit_reg:r4|output[3]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |iitb_risc|data_path:dp|register_bank:rb|sixteen_bit_reg:r5|output[5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |iitb_risc|data_path:dp|register_bank:rb|sixteen_bit_reg:r6|output[0]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |iitb_risc|data_path:dp|register_bank:rb|sixteen_bit_reg:r7|output[1]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |iitb_risc|data_path:dp|sixteen_bit_reg:t1|output[11]                  ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |iitb_risc|data_path:dp|sixteen_bit_reg:t2|output[10]                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |iitb_risc|data_path:dp|sixteen_bit_reg:t2|output[3]                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |iitb_risc|data_path:dp|mux_four_v2:rb_mux_a1|Mux2                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |iitb_risc|data_path:dp|mux_four:alu_mux_b|Mux7                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |iitb_risc|data_path:dp|mux_four:alu_mux_b|Mux14                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |iitb_risc|data_path:dp|mux_four_v2:rb_mux_a3|Mux2                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |iitb_risc|data_path:dp|register_bank:rb|Mux15                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |iitb_risc|data_path:dp|register_bank:rb|Mux25                         ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |iitb_risc|data_path:dp|mux_eight:rb_mux_din|Mux9                      ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; No         ; |iitb_risc|data_path:dp|mux_eight:rb_mux_din|Mux8                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|one_bit_reg:eq_ccr" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|one_bit_reg:zero_ccr" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|one_bit_reg:carry_ccr" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; wr   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|mux_four:alu_mux_b" ;
+-----------+-------+----------+------------------------------+
; Port      ; Type  ; Severity ; Details                      ;
+-----------+-------+----------+------------------------------+
; i0[15..1] ; Input ; Info     ; Stuck at GND                 ;
; i0[0]     ; Input ; Info     ; Stuck at VCC                 ;
; i2[15..6] ; Input ; Info     ; Stuck at GND                 ;
; i3[15..9] ; Input ; Info     ; Stuck at GND                 ;
+-----------+-------+----------+------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|mux_four:t2_mux_din" ;
+-----------+-------+----------+-------------------------------+
; Port      ; Type  ; Severity ; Details                       ;
+-----------+-------+----------+-------------------------------+
; i0[15..6] ; Input ; Info     ; Stuck at GND                  ;
+-----------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|mux_eight:rb_mux_din" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; i0       ; Input ; Info     ; Stuck at GND                    ;
; i1       ; Input ; Info     ; Stuck at GND                    ;
; i2       ; Input ; Info     ; Stuck at GND                    ;
; i3[6..0] ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|mux_four_v2:rb_mux_a3" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; i3   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|mux_two_v2:rb_mux_a2" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; i0   ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "data_path:dp|mux_four_v2:rb_mux_a1" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; i0   ; Input ; Info     ; Stuck at GND                         ;
; i3   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu May 12 12:44:16 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iitb_risc -c mux
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mux_eight_v2.vhd
    Info (12022): Found design unit 1: mux_eight_v2-behav File: C:/Users/admin/Desktop/Acads/trial/mux_eight_v2.vhd Line: 15
    Info (12023): Found entity 1: mux_eight_v2 File: C:/Users/admin/Desktop/Acads/trial/mux_eight_v2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_four_v2.vhd
    Info (12022): Found design unit 1: mux_four_v2-behav File: C:/Users/admin/Desktop/Acads/trial/mux_four_v2.vhd Line: 15
    Info (12023): Found entity 1: mux_four_v2 File: C:/Users/admin/Desktop/Acads/trial/mux_four_v2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_two_v2.vhd
    Info (12022): Found design unit 1: mux_two_v2-behav File: C:/Users/admin/Desktop/Acads/trial/mux_two_v2.vhd Line: 15
    Info (12023): Found entity 1: mux_two_v2 File: C:/Users/admin/Desktop/Acads/trial/mux_two_v2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_four.vhd
    Info (12022): Found design unit 1: mux_four-behav File: C:/Users/admin/Desktop/Acads/trial/mux_four.vhd Line: 15
    Info (12023): Found entity 1: mux_four File: C:/Users/admin/Desktop/Acads/trial/mux_four.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-struct File: C:/Users/admin/Desktop/Acads/trial/full_adder.vhd Line: 14
    Info (12023): Found entity 1: full_adder File: C:/Users/admin/Desktop/Acads/trial/full_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sixteen_bit_adder.vhd
    Info (12022): Found design unit 1: sixteen_bit_adder-struct File: C:/Users/admin/Desktop/Acads/trial/sixteen_bit_adder.vhd Line: 16
    Info (12023): Found entity 1: sixteen_bit_adder File: C:/Users/admin/Desktop/Acads/trial/sixteen_bit_adder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file one_bit_reg.vhd
    Info (12022): Found design unit 1: one_bit_reg-behav File: C:/Users/admin/Desktop/Acads/trial/one_bit_reg.vhd Line: 14
    Info (12023): Found entity 1: one_bit_reg File: C:/Users/admin/Desktop/Acads/trial/one_bit_reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sixteen_bit_reg.vhd
    Info (12022): Found design unit 1: sixteen_bit_reg-behav File: C:/Users/admin/Desktop/Acads/trial/sixteen_bit_reg.vhd Line: 15
    Info (12023): Found entity 1: sixteen_bit_reg File: C:/Users/admin/Desktop/Acads/trial/sixteen_bit_reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-struct File: C:/Users/admin/Desktop/Acads/trial/alu.vhd Line: 16
    Info (12023): Found entity 1: alu File: C:/Users/admin/Desktop/Acads/trial/alu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend_six-behav File: C:/Users/admin/Desktop/Acads/trial/sign_extend.vhd Line: 14
    Info (12023): Found entity 1: sign_extend_six File: C:/Users/admin/Desktop/Acads/trial/sign_extend.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_bank.vhd
    Info (12022): Found design unit 1: register_bank-behav File: C:/Users/admin/Desktop/Acads/trial/register_bank.vhd Line: 16
    Info (12023): Found entity 1: register_bank File: C:/Users/admin/Desktop/Acads/trial/register_bank.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-behav File: C:/Users/admin/Desktop/Acads/trial/ram.vhd Line: 16
    Info (12023): Found entity 1: ram File: C:/Users/admin/Desktop/Acads/trial/ram.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_eight.vhd
    Info (12022): Found design unit 1: mux_eight-behav File: C:/Users/admin/Desktop/Acads/trial/mux_eight.vhd Line: 15
    Info (12023): Found entity 1: mux_eight File: C:/Users/admin/Desktop/Acads/trial/mux_eight.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_two.vhd
    Info (12022): Found design unit 1: mux_two-behav File: C:/Users/admin/Desktop/Acads/trial/mux_two.vhd Line: 15
    Info (12023): Found entity 1: mux_two File: C:/Users/admin/Desktop/Acads/trial/mux_two.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file eq_check.vhd
    Info (12022): Found design unit 1: eq_check-struct File: C:/Users/admin/Desktop/Acads/trial/eq_check.vhd Line: 14
    Info (12023): Found entity 1: eq_check File: C:/Users/admin/Desktop/Acads/trial/eq_check.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bit_shift.vhd
    Info (12022): Found design unit 1: bit_shift-struct File: C:/Users/admin/Desktop/Acads/trial/bit_shift.vhd Line: 14
    Info (12023): Found entity 1: bit_shift File: C:/Users/admin/Desktop/Acads/trial/bit_shift.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_path.vhd
    Info (12022): Found design unit 1: data_path-struct File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 19
    Info (12023): Found entity 1: data_path File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file control_path.vhd
    Info (12022): Found design unit 1: control_path-behav File: C:/Users/admin/Desktop/Acads/trial/control_path.vhd Line: 19
    Info (12023): Found entity 1: control_path File: C:/Users/admin/Desktop/Acads/trial/control_path.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file iitb_risc.vhd
    Info (12022): Found design unit 1: iitb_risc-struct File: C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd Line: 13
    Info (12023): Found entity 1: iitb_risc File: C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd Line: 5
Info (12127): Elaborating entity "iitb_risc" for the top level hierarchy
Info (12128): Elaborating entity "data_path" for hierarchy "data_path:dp" File: C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd Line: 48
Info (12128): Elaborating entity "register_bank" for hierarchy "data_path:dp|register_bank:rb" File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 140
Info (12128): Elaborating entity "sixteen_bit_reg" for hierarchy "data_path:dp|register_bank:rb|sixteen_bit_reg:r0" File: C:/Users/admin/Desktop/Acads/trial/register_bank.vhd Line: 32
Info (12128): Elaborating entity "mux_four_v2" for hierarchy "data_path:dp|mux_four_v2:rb_mux_a1" File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 147
Info (12128): Elaborating entity "mux_two_v2" for hierarchy "data_path:dp|mux_two_v2:rb_mux_a2" File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 153
Info (12128): Elaborating entity "mux_eight" for hierarchy "data_path:dp|mux_eight:rb_mux_din" File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 165
Info (12128): Elaborating entity "ram" for hierarchy "data_path:dp|ram:mem" File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 179
Info (12128): Elaborating entity "mux_two" for hierarchy "data_path:dp|mux_two:mem_mux_a" File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 186
Info (12128): Elaborating entity "sign_extend_six" for hierarchy "data_path:dp|sign_extend_six:se6" File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 192
Info (12128): Elaborating entity "bit_shift" for hierarchy "data_path:dp|bit_shift:bs" File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 209
Info (12128): Elaborating entity "mux_four" for hierarchy "data_path:dp|mux_four:t2_mux_din" File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 214
Info (12128): Elaborating entity "alu" for hierarchy "data_path:dp|alu:alu_block" File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 221
Info (12128): Elaborating entity "sixteen_bit_adder" for hierarchy "data_path:dp|alu:alu_block|sixteen_bit_adder:add_unit" File: C:/Users/admin/Desktop/Acads/trial/alu.vhd Line: 44
Info (12128): Elaborating entity "full_adder" for hierarchy "data_path:dp|alu:alu_block|sixteen_bit_adder:add_unit|full_adder:f0" File: C:/Users/admin/Desktop/Acads/trial/sixteen_bit_adder.vhd Line: 29
Info (12128): Elaborating entity "one_bit_reg" for hierarchy "data_path:dp|one_bit_reg:carry_ccr" File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 242
Info (12128): Elaborating entity "eq_check" for hierarchy "data_path:dp|eq_check:ec" File: C:/Users/admin/Desktop/Acads/trial/data_path.vhd Line: 257
Info (12128): Elaborating entity "control_path" for hierarchy "control_path:cp" File: C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd Line: 59
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "data_path:dp|ram:mem|ram_block" is uninferred due to asynchronous read logic File: C:/Users/admin/Desktop/Acads/trial/ram.vhd Line: 19
Info (17049): 211 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd Line: 8
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/admin/Desktop/Acads/trial/iitb_risc.vhd Line: 8
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Thu May 12 12:44:23 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:14


