Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM 1K,LSRAM 18K,Chip Globals,PLL,DLL
APB3_0/APB3_0/Primitives,7,0,0,0,0,0,0,0,0,0,0
APB3_0/APB3_0/u_mux_p_to_b3/Primitives,17,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/Primitives,7,39,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/Primitives,14,45,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/Primitives,4,2,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/Primitives,19,10,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/Primitives,1,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/Primitives,104,27,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/Primitives,32,33,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/Primitives,40,16,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/Primitives,22,33,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/Primitives,20,10,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/Primitives,3,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,1,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/Primitives,1,34,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/Primitives,1,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/Primitives,3,38,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/Primitives,76,47,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_UpConv_Hold_Reg_Ctrl/Primitives,2,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/Primitives,14,24,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/Primitives,74,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/Primitives,44,17,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/Primitives,20,10,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/Primitives,1,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/Primitives,20,10,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/Primitives,60,30,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/Primitives,1,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,39,72,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,37,68,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,70,134,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/Primitives,0,2,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,39,72,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,37,68,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,70,134,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/Primitives,6,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/Primitives,0,12,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/Primitives,6,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/Primitives,0,12,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_wrCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/Primitives,0,12,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/Primitives,0,12,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_rdCtrl_inst/Primitives,6,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/Primitives,0,12,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,2,0,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,40,16,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,40,16,0,0,0,0,0,0,0,0,0
Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,1,0,0
CCC_C0_0/CCC_C0_0/Primitives,0,0,0,0,0,0,0,0,1,1,0
COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/Primitives,40,0,0,0,0,0,0,0,2,0,0
COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/Primitives,34,0,0,0,0,0,0,0,0,0,0
COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/Primitives,34,0,0,0,0,0,0,0,0,0,0
COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/Primitives,34,0,0,0,0,0,0,0,0,0,0
COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/Primitives,104,17,0,0,0,0,0,0,0,0,0
CoreGPIO_0_0/CoreGPIO_0_0/Primitives,3,4,0,0,0,0,0,0,0,0,0
DDR3_0_0/CCC_0/Primitives,0,0,0,0,0,0,0,0,1,1,0
DDR3_0_0/DDRPHY_BLK_0/IOD_A_11_0/Primitives,0,0,0,0,12,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_A_13/Primitives,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_A_14/Primitives,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_A_15/Primitives,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_BA/Primitives,0,0,0,0,3,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_CAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_CKE/Primitives,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_CS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_ODT/Primitives,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_RAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_RESET_N/Primitives,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/Primitives,3,133,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/Primitives,15,6,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/Primitives,0,6,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/Primitives,67,83,0,0,0,0,0,0,1,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/Primitives,21,17,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/Primitives,29,29,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/Primitives,13,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/Primitives,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,608,213,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/Primitives,469,261,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,609,212,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/Primitives,470,261,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/Primitives,15,9,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/Primitives,6,5,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/Primitives,57,52,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/Primitives,60,52,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/Primitives,15,10,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/Primitives,15,10,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/Primitives,642,274,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/Primitives,19,172,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/Primitives,0,6,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/Primitives,177,99,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/Primitives,191,61,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/Primitives,181,61,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/Primitives,69,50,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/Primitives,192,78,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/Primitives,40,29,0,0,0,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/IOD_WE_N/Primitives,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/LANE_0_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0
DDR3_0_0/DDRPHY_BLK_0/Primitives,0,1,0,0,3,1,0,0,1,0,0
DDR3_0_0/DLL_0/Primitives,0,0,0,0,0,0,0,0,0,0,1
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Primitives,0,1,0,0,0,0,0,0,1,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Primitives,401,88,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/Primitives,5,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_228/MSC_i_229/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_136/MSC_i_137/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_138/MSC_i_139/Primitives,1,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Primitives,131,99,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_142/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_143/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_144/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_145/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_146/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_147/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_148/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_149/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_150/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_151/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_152/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_153/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_154/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_155/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_156/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_157/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_158/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_159/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_160/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_161/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_162/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_163/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_164/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_165/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_166/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_167/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_168/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_169/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_170/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_171/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_172/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_173/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_174/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_175/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_176/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_177/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Primitives,0,74,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/Primitives,0,55,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_179/Primitives,0,7,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_181/MSC_i_182/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Primitives,3,66,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Primitives,106,73,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Primitives,389,8,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Primitives,103,48,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Primitives,46,16,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Primitives,138,47,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/Primitives,22,11,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_191/Primitives,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_192/Primitives,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Primitives,113,57,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Primitives,113,57,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Primitives,130,57,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/Primitives,8,80,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Primitives,106,73,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Primitives,106,73,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Primitives,106,73,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_200/Primitives,0,12,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Primitives,124,59,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Primitives,85,224,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_202/MSC_i_203/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Primitives,329,114,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Primitives,172,141,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_206/MSC_i_207/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_206/MSC_i_208/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_206/Primitives,4,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_209/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_210/MSC_i_211/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_210/Primitives,3,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Primitives,25,23,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_213/Primitives,1,7,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_214/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Primitives,161,79,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_216/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Primitives,878,604,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_217/Primitives,0,1,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxba/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxbb/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Primitives,43,19,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/Primitives,35,11,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Primitives,99,191,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Primitives,123,182,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Primitives,28,24,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovl6/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovl7/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovl8/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovl9/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovlA/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovlB/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/Primitives,45,12,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/Primitives,92,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/Primitives,0,147,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_104/Primitives,3,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_106/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_107/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_108/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_109/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_110/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_111/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_112/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_113/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_114/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_115/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/Primitives,9,10,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Primitives,305,445,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_118/Primitives,9,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_120/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_121/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_122/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_123/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_124/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_125/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_126/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_127/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_128/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_129/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/Primitives,9,10,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/Primitives,59,23,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/Primitives,0,0,144,144,0,0,0,4,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_14/Primitives,3,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_16/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_17/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_18/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_19/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_20/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_21/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_22/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_23/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_24/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_25/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_26/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/Primitives,10,11,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Primitives,287,397,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_29/Primitives,10,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_31/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_32/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_33/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_34/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_35/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_36/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_37/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_38/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_39/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_40/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_41/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/Primitives,10,11,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/Primitives,47,24,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/Primitives,0,0,252,252,0,0,0,7,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Primitives,321,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Primitives,157,230,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Primitives,48,37,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_135/Primitives,0,0,72,72,0,0,0,2,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_46/Primitives,3,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_48/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_49/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_50/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_51/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_52/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_53/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_54/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_55/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_56/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_57/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_58/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/Primitives,10,11,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Primitives,98,137,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_61/Primitives,10,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_63/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_64/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_65/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_66/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_67/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_68/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_69/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_70/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_71/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_72/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_73/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/Primitives,10,11,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/Primitives,60,24,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74/Primitives,0,0,108,108,0,0,0,3,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Primitives,144,209,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Primitives,50,41,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_78/Primitives,0,0,72,72,0,0,0,2,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl6/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl7/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl8/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl9/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlA/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlB/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlC/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlD/Primitives,0,0,12,12,0,0,1,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_82/Primitives,2,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_84/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_85/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_86/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_87/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_88/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/Primitives,4,5,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_89/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Primitives,203,290,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_91/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_93/Primitives,1,0,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_95/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_96/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_97/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_98/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_99/Primitives,0,2,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/Primitives,4,5,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Primitives,42,14,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/Primitives,7,7,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Primitives,22,13,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Primitives,717,1534,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Primitives,160,402,0,0,0,0,0,0,0,0,0
DDR3_0_0/MSC_i_0/MSC_i_1/Primitives,0,129,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/Primitives,152,110,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/Primitives,18,4,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/Primitives,15,0,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/Primitives,69,0,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_arb/Primitives,5,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/Primitives,66,32,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/Primitives,14,67,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/Primitives,24,63,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/Primitives,40,73,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/Primitives,43,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/Primitives,43,2,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/Primitives,67,33,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/Primitives,11,69,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/Primitives,75,38,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/Primitives,33,79,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/Primitives,24,61,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_strb_to_addr_cpu_d_rd/Primitives,9,0,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_strb_to_addr_cpu_d_wr/Primitives,1,0,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/Primitives,442,160,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/Primitives,182,109,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/Primitives,99,100,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/Primitives,50,84,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/Primitives,69,212,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/Primitives,772,166,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/Primitives,142,67,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/Primitives,11,0,1152,1152,0,0,0,32,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/Primitives,10,3,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/Primitives,62,279,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/Primitives,71,12,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/Primitives,4,0,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_1_mem_1_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_1_mem_1_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_1_mem_1_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/Primitives,140,0,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/Primitives,73,8,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/Primitives,5,3,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/Primitives,1,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/Primitives,1,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/Primitives,66,32,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[0].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[1].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[2].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[3].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[4].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[5].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[6].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[7].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/Primitives,1,30,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/Primitives,2,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/Primitives,2,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/Primitives,3,32,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/Primitives,0,31,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_meie/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_msie/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_mtie/Primitives,0,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/Primitives,8,5,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/Primitives,2,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/Primitives,32,31,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/Primitives,0,32,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/Primitives,33,32,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/Primitives,4,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/Primitives,2,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/Primitives,484,0,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/Primitives,9,0,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/Primitives,3,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/Primitives,2,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/Primitives,1054,33,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/Primitives,754,0,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/Primitives,24,0,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/Primitives,270,5,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/Primitives,300,215,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/Primitives,165,22,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/Primitives,390,0,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/Primitives,57,21,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/Primitives,12,13,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/Primitives,25,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/gen_axi_irq.u_opsrv_irq_axi_ecc_err_en_reg/Primitives,1,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_opsrv_core_soft_irq_reg/Primitives,1,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_opsrv_core_soft_reset_reg/Primitives,2,1,0,0,0,0,0,0,0,0,0
MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/Primitives,9,13,0,0,0,0,0,0,0,0,0
Primitives/Primitives,1,0,0,0,14,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/Primitives,10,0,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/UCC/Primitives,158,135,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/UCC/UCLKMUX1/Primitives,1,0,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/UCON/Primitives,9,0,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/URF/Primitives,76,43,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/URXF/Primitives,35,18,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/UTXF/Primitives,42,18,0,0,0,0,0,0,0,0,0
SPI_Controller_0/SPI_Controller_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0
UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/Primitives,27,21,0,0,0,0,0,0,0,0,0
UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/Primitives,68,41,0,0,0,0,0,0,0,0,0
UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/Primitives,24,19,0,0,0,0,0,0,0,0,0
UART_apb_0/UART_apb_0/CUARTlOlI/Primitives,6,9,0,0,0,0,0,0,0,0,0
UART_apb_0/UART_apb_0/Primitives,27,24,0,0,0,0,0,0,0,0,0
reset_syn_0_0/reset_syn_0_0/Primitives,2,17,0,0,0,0,0,0,1,0,0
reset_syn_1_0/reset_syn_1_0/Primitives,1,16,0,0,0,0,0,0,0,0,0
scheduler_0/Primitives,806,380,0,0,0,0,0,0,0,0,0
