<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="mkdown.css" />
<title>PSRAM Memory Interface HS</title></head>
<body class="markdown-body">
<h1>PSRAM Memory Interface HS</h1>
<h2>Information</h2>
<p><strong>Type:</strong>  PSRAM Memory Interface High Speed<br />
<strong>Vendor:</strong>  GOWIN Semiconductor</p>
<h2>Summary</h2>
<p>This PSRAM Memory Interface Controller is for interfacing devices with embedded Winbond PSRAM. This controller interfaces to a single 8-bit PSRAM memory. V1.0 has PLL delay auto calibration within the IP. V2.0 has a fixed delay value that is configured while generating the IP with a default value optimized for embedded devices. The IP supports W955D8MKY-6I, PSRAM is included in the following FPGA:<br />
GW1NR-LV4MG81P, GW1NR-UV4MG81P(capacity: 64Mb)<br />
GW1NR-LV4QN88P, GW1NR-UV4QN88P(capacity: 32Mb)<br />
GW1NR-LV9QN88P, GW1NR-UV9QN88P, GW1NR-LV9LQ144P, GW1NR-UV9LQ144P(capacity: 64Mb)<br />
GW1NR-LV9MG100P, GW1NR-UV9MG100P, GW1NR-LV9MG100PF(capacity: 128Mb)<br />
GW1NR-LV9MG100PD, GW1NR-LV9MG100PT, GW1NR-LV9MG100PS(capacity: 64Mb)<br />
GW2AR-LV18QN88P, GW2AR-LV18EQ144P, GW2AR-LV18QN88PF, GW2AR-LV18EQ144PF(capacity: 64Mb)<br />
GW1NSR-LV4MG64P(capacity: 64Mb)<br />
GW1NSR-LV4CMG64P(capacity: 64Mb)</p>
<h2>Reference</h2>
<ul>
<li><a href="http://www.gowinsemi.com.cn/enrollment_view.aspx?TypeId=67&amp;Id=688&amp;FId=t27:67:27#IP">Reference documents(CN)</a> - IP reference designs and user guide</li>
<li><a href="https://www.gowinsemi.com/en/support/ip_detail/56/">Reference documents(EN)</a> - IP reference designs and user guide</li>
</ul>
</body>
</html>
