#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 23 22:06:53 2024
# Process ID: 4024
# Current directory: A:/AUC/Arch-Lab/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13484 A:\AUC\Arch-Lab\project_4\project_4.xpr
# Log file: A:/AUC/Arch-Lab/project_4/vivado.log
# Journal file: A:/AUC/Arch-Lab/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project A:/AUC/Arch-Lab/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Xillinx/Vivado/2018.2/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipe_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALUcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcu
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/new/F_Dig_7_dig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Dig_7_dig
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/Mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/mMuxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mMuxes
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/mux16x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16x1
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/nBitRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab 2/Lab 2.srcs/sources_1/new/n_bit_RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/TOP.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/TOP.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/TOP.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/rising_edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/push_button_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module push_button_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_pipeline
WARNING: [VRFC 10-756] identifier ID_EX_PC is used before its declaration [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:145]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:164]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/VerilogSrc/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/VerilogSrc/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/VerilogSrc/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/hazardCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardCU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sim_1/new/RCA_tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sim_1/new/pipe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: A:/Xillinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d9de4653ec9c4905b7953e92ed34ebbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port new_rst on this module [A:/AUC/Arch-Lab/project_4/project_4.srcs/sim_1/new/pipe_tb.v:31]
ERROR: [VRFC 10-426] cannot find port new_clk on this module [A:/AUC/Arch-Lab/project_4/project_4.srcs/sim_1/new/pipe_tb.v:30]
ERROR: [VRFC 10-2063] Module <nBitRegister> not found while processing module instance <PC> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:48]
ERROR: [VRFC 10-2063] Module <InstMem> not found while processing module instance <instructions> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:103]
ERROR: [VRFC 10-2063] Module <regFile> not found while processing module instance <register_file> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:105]
ERROR: [VRFC 10-2063] Module <ImmGen> not found while processing module instance <immediate> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:109]
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <ALU1> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:111]
ERROR: [VRFC 10-2063] Module <forwarding_unit> not found while processing module instance <fu> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:115]
ERROR: [VRFC 10-2063] Module <hazardCU> not found while processing module instance <hazardDetU> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:119]
ERROR: [VRFC 10-2063] Module <mMuxes> not found while processing module instance <hazardmux> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:120]
ERROR: [VRFC 10-2063] Module <DataMem> not found while processing module instance <DM> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:124]
ERROR: [VRFC 10-2063] Module <cu> not found while processing module instance <CPU> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:127]
ERROR: [VRFC 10-2063] Module <ALUcu> not found while processing module instance <ACPU> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:130]
ERROR: [VRFC 10-2063] Module <Mux4to1> not found while processing module instance <ALUinputmuxA> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:131]
ERROR: [VRFC 10-2063] Module <push_button_detector> not found while processing module instance <Push_clk> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:168]
ERROR: [VRFC 10-2063] Module <F_Dig_7_dig> not found while processing module instance <sevenSeg> [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:170]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipe_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALUcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcu
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/new/F_Dig_7_dig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Dig_7_dig
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/Mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/mMuxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mMuxes
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/mux16x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16x1
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/nBitRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab 2/Lab 2.srcs/sources_1/new/n_bit_RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/TOP.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/TOP.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/TOP.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/rising_edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/push_button_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module push_button_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_pipeline
WARNING: [VRFC 10-1315] redeclaration of ansi port new_clk is not allowed [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:42]
WARNING: [VRFC 10-756] identifier ID_EX_PC is used before its declaration [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:145]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:164]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/VerilogSrc/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/VerilogSrc/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/VerilogSrc/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/hazardCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardCU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sim_1/new/RCA_tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/AUC/Arch-Lab/project_4/project_4.srcs/sim_1/new/pipe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: A:/Xillinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d9de4653ec9c4905b7953e92ed34ebbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port s [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v:35]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 7 for port SW [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/new/F_Dig_7_dig.v:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:145]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2x1
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.nBitRegister(n=32)
Compiling module xil_defaultlib.nBitRegister(n=64)
Compiling module xil_defaultlib.nBitRegister(n=155)
Compiling module xil_defaultlib.nBitRegister(n=107)
Compiling module xil_defaultlib.nBitRegister(n=71)
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.n_bit_RCA(n=32)
Compiling module xil_defaultlib.mux16x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.hazardCU
Compiling module xil_defaultlib.mMuxes_default
Compiling module xil_defaultlib.mMuxes(n=32)
Compiling module xil_defaultlib.mMuxes(n=5)
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.ALUcu
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.F_Dig_7_dig
Compiling module xil_defaultlib.RISCV_pipeline
Compiling module xil_defaultlib.pipe_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipe_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 23 22:09:07 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 500 ns : File "A:/AUC/Arch-Lab/project_4/project_4.srcs/sim_1/new/pipe_tb.v" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 932.707 ; gain = 8.645
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipe_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: A:/Xillinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d9de4653ec9c4905b7953e92ed34ebbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port s [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v:35]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 7 for port SW [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/new/F_Dig_7_dig.v:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:145]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:164]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 500 ns : File "A:/AUC/Arch-Lab/project_4/project_4.srcs/sim_1/new/pipe_tb.v" Line 42
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 953.156 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipe_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: A:/Xillinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d9de4653ec9c4905b7953e92ed34ebbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port s [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v:35]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 7 for port SW [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/new/F_Dig_7_dig.v:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:145]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:164]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 500 ns : File "A:/AUC/Arch-Lab/project_4/project_4.srcs/sim_1/new/pipe_tb.v" Line 42
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pipe_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/AUC/Arch-Lab/project_4/project_4.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: A:/Xillinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d9de4653ec9c4905b7953e92ed34ebbc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 33 for port s [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v:35]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 7 for port SW [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/imports/new/F_Dig_7_dig.v:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:145]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [A:/AUC/Arch-Lab/project_4/project_4.srcs/sources_1/new/RISCV_pipeline.v:164]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 500 ns : File "A:/AUC/Arch-Lab/project_4/project_4.srcs/sim_1/new/pipe_tb.v" Line 42
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 953.770 ; gain = 0.613
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 23:40:19 2024...
