/**
 * @file
 * @brief
 *
 * Broadcom Proprietary and Confidential. Copyright (C) 2017,
 * All Rights Reserved.
 * 
 * This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom;
 * the contents of this file may not be disclosed to third parties, copied
 * or duplicated in any form, in whole or in part, without the prior
 * written permission of Broadcom.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *
 * $Id: $
 */
#if (D11_REV < 40)
#define biststatus	(0x000c)	/* missing */
#define biststatus2	(0x0010)	/* missing */
#define gptimer	(0x0018)
#define usectimer	(0x001c)
#define intstat0	(0x0020)
#define alt_intmask0	(0x0060)
#define inddma	(0x0080)	/* missing */
#define indaqm	(0x00a0)	/* missing */
#define indqsel	(0x00c0)	/* missing */
#define suspreq	(0x00c4)	/* missing */
#define flushreq	(0x00c8)	/* missing */
#define chnflushstatus	(0x00cc)	/* missing */
#define intrcvlzy0	(0x0100)
#define MACCONTROL	(0x0120)
#define MACCOMMAND	(0x0124)
#define MACINTSTATUS	(0x0128)
#define MACINTMASK	(0x012c)
#define XMT_TEMPLATE_RW_PTR	(0x0130)
#define XMT_TEMPLATE_RW_DATA	(0x0134)
#define PMQHOSTDATA	(0x0140)
#define PMQPATL	(0x0144)
#define PMQPATH	(0x0148)
#define CHNSTATUS	(0x0150)
#define PSM_DEBUG	(0x0154)
#define PHY_DEBUG	(0x0158)
#define MacCapability	(0x015c)
#define objaddr	(0x0160)	/* missing */
#define objdata	(0x0164)	/* missing */
#define ALT_MACINTSTATUS	(0x0168)
#define ALT_MACINTMASK	(0x016c)
#define FrmTxStatus	(0x0170)
#define FrmTxStatus2	(0x0174)
#define FrmTxStatus3	(0x0178)
#define FrmTxStatus4	(0x017c)
#define TSFTimerLow	(0x0180)
#define TSFTimerHigh	(0x0184)
#define CFPRep	(0x0188)
#define CFPStart	(0x018c)
#define CFPMaxDur	(0x0190)
#define AvbRxTimeStamp	(0x0194)
#define AvbTxTimeStamp	(0x0198)
#define MacControl1	(0x01a0)
#define MacHWCap1	(0x01a4)
#define MacPatchCtrl	(0x01ac)
#define gptimer_x	(0x01b0)	/* missing */
#define maccontrol_x	(0x01b4)	/* missing */
#define maccontrol1_x	(0x01b8)	/* missing */
#define maccommand_x	(0x01bc)	/* missing */
#define macintstatus_x	(0x01c0)	/* missing */
#define macintmask_x	(0x01c4)	/* missing */
#define altmacintstatus_x	(0x01c8)	/* missing */
#define altmacintmask_x	(0x01cc)	/* missing */
#define psmdebug_x	(0x01d0)	/* missing */
#define phydebug_x	(0x01d4)	/* missing */
#define statctr2	(0x01d8)	/* missing */
#define statctr3	(0x01dc)	/* missing */
#define ClockCtlStatus	(0x01e0)
#define Workaround	(0x01e4)
#define POWERCTL	(0x01e8)
#define xmt0ctl	(0x0200)
#define fifobase	(0x0380)
#define aggfifocnt	(0x0390)	/* missing */
#define aggfifodata	(0x0394)	/* missing */
#define DebugStoreMask	(0x0398)
#define DebugTriggerMask	(0x039c)
#define DebugTriggerValue	(0x03a0)
#define radioregaddr_cross	(0x03c8)
#define radioregdata_cross	(0x03ca)
#define radioregaddr	(0x03d8)
#define radioregdata	(0x03da)
#define rfdisabledly	(0x03dc)
#define PHY_REG_0	(0x03e0)
#define PHY_REG_1	(0x03e2)
#define PHY_REG_2	(0x03e4)
#define PHY_REG_3	(0x03e6)
#define PHY_REG_4	(0x03e8)
#define PHY_REG_5	(0x03ea)
#define PHY_REG_7	(0x03ec)
#define PHY_REG_6	(0x03ee)
#define PHY_REG_8	(0x03f0)
#define PHY_REG_A	(0x03f4)
#define PHY_REG_B	(0x03f6)
#define PHY_REG_C	(0x03f8)
#define PHY_REG_D	(0x03fa)
#define PHY_REG_ADDR	(0x03fc)
#define PHY_REG_DATA	(0x03fe)
#define RCV_FIFO_CTL	(0x0406)
#define RCV_CTL	(0x0408)
#define RCV_FRM_CNT	(0x040a)
#define RCV_STATUS_LEN	(0x040c)
#define RXE_PHYRS_1	(0x0414)
#define RXE_RXCNT	(0x0418)
#define RXE_STATUS1	(0x041a)
#define RXE_STATUS2	(0x041c)
#define RXE_PLCP_LEN	(0x041e)
#define rcm_ctl	(0x0420)
#define rcm_mat_data	(0x0422)
#define rcm_mat_mask	(0x0424)
#define rcm_mat_dly	(0x0426)
#define rcm_cond_mask_l	(0x0428)
#define rcm_cond_mask_h	(0x042a)
#define rcm_cond_dly	(0x042c)
#define EXT_IHR_ADDR	(0x0430)
#define EXT_IHR_DATA	(0x0432)
#define RXE_PHYRS_2	(0x0434)
#define RXE_PHYRS_3	(0x0436)
#define PHY_MODE	(0x0438)
#define rcmta_ctl	(0x043a)
#define rcmta_size	(0x043c)
#define rcmta_addr0	(0x043e)
#define rcmta_addr1	(0x0440)
#define rcmta_addr2	(0x0442)
#define ext_ihr_status	(0x045e)
#define radio_ihr_addr	(0x0460)
#define radio_ihr_data	(0x0462)
#define radio_ihr_status	(0x0468)
#define PSM_MAC_CTLH	(0x0482)
#define PSM_MAC_INTSTAT_L	(0x0484)
#define PSM_MAC_INTSTAT_H	(0x0486)
#define PSM_MAC_INTMASK_L	(0x0488)
#define PSM_MAC_INTMASK_H	(0x048a)
#define PSM_MACCOMMAND	(0x048e)
#define PSM_BRC_0	(0x0490)
#define PSM_PHY_CTL	(0x0492)
#define PSM_IHR_ERR	(0x0494)
#define DMP_OOB_AIN_MASK	(0x0496)
#define psm_int_sel_2	(0x0498)	/* missing */
#define PSM_GPIOIN	(0x049a)
#define PSM_GPIOOUT	(0x049c)
#define PSM_GPIOEN	(0x049e)
#define PSM_BRED_0	(0x04a0)
#define PSM_BRED_1	(0x04a2)
#define PSM_BRED_2	(0x04a4)
#define PSM_BRED_3	(0x04a6)
#define PSM_BRCL_0	(0x04a8)
#define PSM_BRCL_1	(0x04aa)
#define PSM_BRCL_2	(0x04ac)
#define PSM_BRCL_3	(0x04ae)
#define PSM_BRPO_0	(0x04b0)
#define PSM_BRPO_1	(0x04b2)
#define PSM_BRPO_2	(0x04b4)
#define PSM_BRPO_3	(0x04b6)
#define PSM_BRWK_0	(0x04b8)
#define PSM_BRWK_1	(0x04ba)
#define PSM_BRWK_2	(0x04bc)
#define PSM_BRWK_3	(0x04be)
#define PSM_INTSEL_0	(0x04c0)
#define PSMPowerReqStatus	(0x04c8)
#define psm_ihr_err	(0x04ce)
#define SubrStkStatus	(0x04d0)
#define SubrStkRdPtr	(0x04d2)
#define SubrStkRdData	(0x04d4)
#define psm_pc_reg_3	(0x04d6)	/* missing */
#define PSM_BRC_1	(0x04d8)
#define SBRegAddr	(0x04ea)
#define SBRegDataL	(0x04ec)
#define SBRegDataH	(0x04ee)
#define PSMCoreCtlStat	(0x04f0)
#define SbAddrLL	(0x04f4)
#define SbAddrL	(0x04f6)
#define SbAddrH	(0x04f8)
#define SbAddrHH	(0x04fa)
#define TXE_CTL	(0x0500)
#define TXE_AUX	(0x0502)
#define TXE_TS_LOC	(0x0504)
#define TXE_TIME_OUT	(0x0506)
#define TXE_WM_0	(0x0508)
#define TXE_WM_1	(0x050a)
#define TXE_PHYCTL	(0x050c)
#define TXE_STATUS	(0x050e)
#define TXE_MMPLCP0	(0x0510)
#define TXE_MMPLCP1	(0x0512)
#define TXE_PHYCTL1	(0x0514)
#define TXE_PHYCTL2	(0x0516)
#define xmtfifodef	(0x0520)
#define XmtFifoFrameCnt	(0x0522)
#define xmtfifo_byte_cnt	(0x0524)
#define xmtfifo_head	(0x0526)
#define xmtfifo_rd_ptr	(0x0528)
#define xmtfifo_wr_ptr	(0x052a)
#define xmtfifodef1	(0x052c)
#define aggfifo_cmd	(0x052e)
#define aggfifo_stat	(0x0530)
#define aggfifo_cfgctl	(0x0532)
#define aggfifo_cfgdata	(0x0534)
#define aggfifo_mpdunum	(0x0536)
#define aggfifo_len	(0x0538)
#define aggfifo_bmp	(0x053a)
#define aggfifo_ackedcnt	(0x053c)
#define aggfifo_sel	(0x053e)
#define xmtfifocmd	(0x0540)
#define xmtfifoflush	(0x0542)
#define xmtfifothresh	(0x0544)
#define xmtfifordy	(0x0546)
#define xmtfifoprirdy	(0x0548)
#define xmtfiforqpri	(0x054a)
#define xmttplatetxptr	(0x054c)
#define xmttplateptr	(0x0550)
#define SampleCollectStartPtr	(0x0552)
#define SampleCollectStopPtr	(0x0554)
#define SampleCollectCurPtr	(0x0556)
#define aggfifo_data	(0x0558)
#define XmtTemplateDataLo	(0x0560)
#define XmtTemplateDataHi	(0x0562)
#define xmtsel	(0x0568)
#define xmttxcnt	(0x056a)
#define xmttxshmaddr	(0x056c)
#define xmt_ampdu_ctl	(0x0570)
#define TSF_CFP_STRT_L	(0x0604)
#define TSF_CFP_STRT_H	(0x0606)
#define TSF_CFP_PRE_TBTT	(0x0612)
#define TSF_CLK_FRAC_L	(0x062e)
#define TSF_CLK_FRAC_H	(0x0630)
#define TSF_RANDOM	(0x065a)
#define TSF_GPT_2_STAT	(0x0666)
#define TSF_GPT_2_CTR_L	(0x0668)
#define TSF_GPT_2_CTR_H	(0x066a)
#define TSF_GPT_2_VAL_L	(0x066c)
#define TSF_GPT_2_VAL_H	(0x066e)
#define TSF_GPT_ALL_STAT	(0x0670)
#define IFS_SIFS_RX_TX_TX	(0x0680)
#define IFS_SIFS_NAV_TX	(0x0682)
#define IFS_SLOT	(0x0684)
#define IFS_CTL	(0x0688)
#define IFS_BOFF_CTR	(0x068a)
#define IFS_STAT	(0x0690)
#define IFS_MEDBUSY_CTR	(0x0692)
#define IFS_TX_DUR	(0x0694)
#define IFS_STAT1	(0x0698)
#define IFS_AIFSN	(0x069c)
#define IFS_CTL1	(0x069e)
#define SLOW_CTL	(0x06a0)
#define SLOW_TIMER_L	(0x06a2)
#define SLOW_TIMER_H	(0x06a4)
#define SLOW_FRAC	(0x06a6)
#define FAST_PWRUP_DLY	(0x06a8)
#define SLOW_PER	(0x06aa)
#define SLOW_PER_FRAC	(0x06ac)
#define SLOW_CALTIMER_L	(0x06ae)
#define SLOW_CALTIMER_H	(0x06b0)
#define BTCX_CTL	(0x06b4)
#define BTCX_STAT	(0x06b6)
#define BTCX_TRANSCTL	(0x06b8)
#define BTCX_PRIORITYWIN	(0x06ba)	// old: BTCXPriorityWin
#define BTCX_TXCONFTIMER	(0x06bc)	// BTCXConfTimer
#define BTCX_PRISELTIMER	(0x06be)	// old: BTCXPriSelTimer
#define BTCX_PRV_RFACT_TIMER	(0x06c0)	// old: BTCXPrvRfActTimer
#define BTCX_CUR_RFACT_TIMER	(0x06c2)	// old: BTCXCurRfActTimer
#define BTCX_RFACT_DUR_TIMER	(0x06c4)	// old: BTCXActDurTimer
#define IFS_CTL_SEL_PRICRS	(0x06c6)
#define IfsCtlSelSecCrs	(0x06c8)
#define BTCX_ECI_ADDR	(0x06f0)	// old: BTCXEciAddr
#define BTCX_ECI_DATA	(0x06f2)	//old: BTCXEciData
#define BTCX_ECI_MASK_ADDR	(0x06f4)	// old: BTCXEciMaskAddr
#define BTCX_ECI_MASK_DATA	(0x06f6)	// old: BTCXEciMaskData
#define COEX_IO_MASK	(0x06f8)	// old: CoexIOMask
#define BTCX_ECI_EVENT_ADDR	(0x06fa)	// old: btcx_eci_event_addr
#define BTCX_ECI_EVENT_DATA	(0x06fc)	// old: btcx_eci_event_data
#define NAV_CTL	(0x0700)
#define NAV_STAT	(0x0702)
#define WEP_CTL	(0x07c0)
#define WEP_STAT	(0x07c2)
#define WEP_HDRLOC	(0x07c4)
#define WEP_PSDULEN	(0x07c6)
#define pcmctl	(0x07d0)
#define pcmstat	(0x07d2)
#define PMQ_CTL	(0x07e0)
#define PMQ_STATUS	(0x07e2)
#define PMQ_PAT_0	(0x07e4)
#define PMQ_PAT_1	(0x07e6)
#define PMQ_PAT_2	(0x07e8)
#define PMQ_DAT	(0x07ea)
#define PMQ_DAT_OR_MAT	(0x07ec)
#define PMQ_DAT_OR_ALL	(0x07ee)
#define CLK_GATE_REQ0	(0x0ae0)
#define CLK_GATE_REQ1	(0x0ae2)
#define CLK_GATE_REQ2	(0x0ae4)
#define CLK_GATE_UCODE_REQ0	(0x0ae6)
#define CLK_GATE_UCODE_REQ1	(0x0ae8)
#define CLK_GATE_UCODE_REQ2	(0x0aea)
#define CLK_GATE_STRETCH0	(0x0aec)
#define CLK_GATE_STRETCH1	(0x0aee)
#define CLK_GATE_MISC	(0x0af0)
#define CLK_GATE_DIV_CTRL	(0x0af2)
#define CLK_GATE_PHY_CLK_CTRL	(0x0af4)
#define CLK_GATE_STS	(0x0af6)
#define CLK_GATE_EXT_REQ0	(0x0af8)
#define CLK_GATE_EXT_REQ1	(0x0afa)
#define CLK_GATE_EXT_REQ2	(0x0afc)
#define CLK_GATE_UCODE_PHY_CLK_CTRL	(0x0afe)
#endif /* (D11_REV < 40) */
#if (D11_REV >= 40) && (D11_REV < 64)
#define biststatus	(0x0000000c)	/* missing */
#define biststatus2	(0x00000010)	/* missing */
#define gptimer		(0x00000018)
#define usectimer	(0x0000001C)
#define intstat0	(0x00000020)
#define intmask0	(0x00000024)
#define intstat1	(0x00000028)
#define intmask1	(0x0000002C)
#define intstat2	(0x00000030)
#define intmask2	(0x00000034)
#define intstat3	(0x00000038)
#define intmask3	(0x0000003C)
#define intstat4	(0x00000040)
#define intmask4	(0x00000044)
#define intstat5	(0x00000048)
#define intmask5	(0x0000004C)
#define alt_intmask0	(0x00000060)
#define alt_intmask1	(0x00000064)
#define alt_intmask2	(0x00000068)
#define alt_intmask3	(0x0000006C)
#define alt_intmask4	(0x00000070)
#define alt_intmask5	(0x00000074)
#define inddma	(0x0080)	/* missing */
#define indaqm	(0x00a0)	/* missing */
#define indqsel	(0x00c0)	/* missing */
#define suspreq	(0x00c4)	/* missing */
#define flushreq	(0x00c8)	/* missing */
#define chnflushstatus	(0x00cc)	/* missing */
#define intrcvlzy0	(0x00000100)
#define intrcvlzy1	(0x00000104)
#define intrcvlzy2	(0x00000108)
#define intrcvlazy3	(0x0000010C)
#define MACCONTROL	(0x00000120)
#define MACCOMMAND	(0x00000124)
#define MACINTSTATUS	(0x00000128)
#define MACINTMASK	(0x0000012C)
#define XMT_TEMPLATE_RW_PTR	(0x00000130)
#define XMT_TEMPLATE_RW_DATA	(0x00000134)
#define StatCtr0	(0x00000138)
#define StatCtr1	(0x0000013C)
#define PMQHOSTDATA	(0x00000140)
#define PMQPATL	(0x00000144)
#define PMQPATH	(0x00000148)
#define STATSEL	(0x0000014C)
#define CHNSTATUS	(0x00000150)
#define PSM_DEBUG	(0x00000154)
#define PHY_DEBUG	(0x00000158)
#define MacCapability	(0x0000015C)
#define objaddr	(0x0160)	/* missing */
#define objdata	(0x0164)	/* missing */
#define ALT_MACINTSTATUS	(0x00000168)
#define ALT_MACINTMASK	(0x0000016C)
#define FrmTxStatus	(0x00000170)
#define FrmTxStatus2	(0x00000174)
#define FrmTxStatus3	(0x00000178)
#define FrmTxStatus4	(0x0000017C)
#define TSFTimerLow	(0x00000180)
#define TSFTimerHigh	(0x00000184)
#define CFPRep	(0x00000188)
#define CFPStart	(0x0000018C)
#define CFPMaxDur	(0x00000190)
#define AvbRxTimeStamp	(0x00000194)
#define AvbTxTimeStamp	(0x00000198)
#define MacControl1	(0x000001A0)
#define MacHWCap1	(0x000001A4)
#define GatedClkEn	(0x000001A8)
#define MacPatchCtrl	(0x000001AC)
#define ClockCtlStatus	(0x000001E0)
#define Workaround	(0x000001E4)
#define POWERCTL	(0x000001E8)
#define xmt0ctl	(0x00000200)
#define xmt0ptr	(0x00000204)
#define xmt0addrlow	(0x00000208)
#define xmt0addrhigh	(0x0000020C)
#define xmt0stat0	(0x00000210)
#define xmt0stat1	(0x00000214)
#define xmt0fifoctl	(0x00000218)
#define xmt0fifodata	(0x0000021C)
#define rcv0ctl	(0x00000220)
#define rcv0ptr	(0x00000224)
#define rcv0addrlow	(0x00000228)
#define rcv0addrhigh	(0x0000022C)
#define rcv0stat0	(0x00000230)
#define rcv0stat1	(0x00000234)
#define rcv0fifoctl	(0x00000238)
#define rcv0fifodata	(0x0000023C)
#define xmt1ctl	(0x00000240)
#define xmt1ptr	(0x00000244)
#define xmt1addrlow	(0x00000248)
#define xmt1addrhigh	(0x0000024C)
#define xmt1stat0	(0x00000250)
#define xmt1stat1	(0x00000254)
#define xmt1fifoctl	(0x00000258)
#define xmt1fifodata	(0x0000025C)
#define rcv1ctl	(0x00000260)
#define rcv1ptr	(0x00000264)
#define rcv1addrlow	(0x00000268)
#define rcv1addrhigh	(0x0000026C)
#define rcv1stat0	(0x00000270)
#define rcv1stat1	(0x00000274)
#define rcv1fifoctl	(0x00000278)
#define rcv1fifodata	(0x0000027C)
#define xmt2ctl	(0x00000280)
#define xmt2ptr	(0x00000284)
#define xmt2addrlow	(0x00000288)
#define xmt2addrhigh	(0x0000028C)
#define xmt2stat0	(0x00000290)
#define xmt2stat1	(0x00000294)
#define xmt2fifoctl	(0x00000298)
#define xmt2fifodata	(0x0000029C)
#define rcv2ctl	(0x000002A0)
#define rcv2ptr	(0x000002A4)
#define rcv2addrlow	(0x000002A8)
#define rcv2addrhigh	(0x000002AC)
#define rcv2stat0	(0x000002B0)
#define rcv2stat1	(0x000002B4)
#define xmt3ctl	(0x000002C0)
#define xmt3ptr	(0x000002C4)
#define xmt3addrlow	(0x000002C8)
#define xmt3addrhigh	(0x000002CC)
#define xmt3stat0	(0x000002D0)
#define xmt3stat1	(0x000002D4)
#define xmt3fifoctl	(0x000002D8)
#define xmt3fifodata	(0x000002DC)
#define xmt4ctl	(0x00000300)
#define xmt4ptr	(0x00000304)
#define xmt4addrlow	(0x00000308)
#define xmt4addrhigh	(0x0000030C)
#define xmt4stat0	(0x00000310)
#define xmt4stat1	(0x00000314)
#define xmt4fifoctl	(0x00000318)
#define xmt4fifodata	(0x0000031C)
#define xmt5ctl	(0x00000340)
#define xmt5ptr	(0x00000344)
#define xmt5addrlow	(0x00000348)
#define xmt5addrhigh	(0x0000034C)
#define xmt5stat0	(0x00000350)
#define xmt5stat1	(0x00000354)
#define xmt5fifoctl	(0x00000358)
#define xmt5fifodata	(0x0000035C)
#define fifobase	(0x00000380)
#define fifodatalow	(0x00000384)
#define fifodatahigh	(0x00000388)
#define DebugStoreMask	(0x00000398)
#define DebugTriggerMask	(0x0000039C)
#define DebugTriggerValue	(0x000003A0)
#define HostFCBSCmdPtr	(0x000003A4)
#define HostFCBSDataPtr	(0x000003A8)
#define HostCtrlStsReg	(0x000003AC)
#define radioregaddr_cross	(0x000003C8)
#define radioregdata_cross	(0x000003CA)
#define radioregaddr	(0x000003D8)
#define radioregdata	(0x000003DA)
#define rfdisabledly	(0x000003DC)
#define PHY_REG_0	(0x000003E0)
#define PHY_REG_1	(0x000003E2)
#define PHY_REG_2	(0x000003E4)
#define PHY_REG_3	(0x000003E6)
#define PHY_REG_4	(0x000003E8)
#define PHY_REG_5	(0x000003EA)
#define PHY_REG_7	(0x000003EC)
#define PHY_REG_6	(0x000003EE)
#define PHY_REG_8	(0x000003F0)
#define PHY_REG_9	(0x000003F2)
#define PHY_REG_A	(0x000003F4)
#define PHY_REG_B	(0x000003F6)
#define PHY_REG_C	(0x000003F8)
#define PHY_REG_D	(0x000003FA)
#define PHY_REG_ADDR	(0x000003FC)
#define PHY_REG_DATA	(0x000003FE)
#define SHM_BUF_BASE	(0x00000402)
#define SHM_BYT_CNT	(0x00000404)
#define RCV_FIFO_CTL	(0x00000406)
#define RCV_CTL	(0x00000408)
#define RCV_FRM_CNT	(0x0000040A)
#define RCV_STATUS_LEN	(0x0000040C)
#define RCV_SHM_STADDR	(0x0000040E)
#define RCV_SHM_STCNT	(0x00000410)
#define RXE_PHYRS_0	(0x00000412)
#define RXE_PHYRS_1	(0x00000414)
#define RXE_COND	(0x00000416)
#define RXE_RXCNT	(0x00000418)
#define RXE_STATUS1	(0x0000041A)
#define RXE_STATUS2	(0x0000041C)
#define RXE_PLCP_LEN	(0x0000041E)
#define RCV_FRM_CNT_Q0	(0x00000420)
#define RCV_FRM_CNT_Q1	(0x00000422)
#define RCV_WRD_CNT_Q0	(0x00000424)
#define RCV_WRD_CNT_Q1	(0x00000426)
#define RCV_RXFIFO_WRBURST	(0x00000428)
#define RCV_PHYFIFO_WRDCNT	(0x0000042A)
#define RCV_BM_STARTPTR_Q0	(0x0000042C)
#define RCV_BM_ENDPTR_Q0	(0x0000042E)
#define EXT_IHR_ADDR	(0x00000430)
#define EXT_IHR_DATA	(0x00000432)
#define RXE_PHYRS_2	(0x00000434)
#define RXE_PHYRS_3	(0x00000436)
#define PHY_MODE	(0x00000438)
#define RCV_BM_STARTPTR_Q1	(0x0000043A)
#define RCV_BM_ENDPTR_Q1	(0x0000043C)
#define RCV_COPYCNT_Q1	(0x0000043E)
#define RXE_PHYRS_ADDR	(0x00000440)
#define RXE_PHYRS_DATA	(0x00000442)
#define RXE_PHYRS_4	(0x00000444)
#define RXE_PHYRS_5	(0x00000446)
#define rxe_errval	(0x0448)	/* missing */
#define rxe_status3	(0x044c)	/* missing */
#define SHM_RXE_ADDR	(0x0000044E)
#define RcvAMPDUCtl0	(0x00000450)
#define RcvAMPDUCtl1	(0x00000452)
#define RcvCtl1	(0x00000454)
#define RcvLFIFOStatus	(0x00000456)
#define RcvAMPDUStatus	(0x00000458)
#define radioihrAddr	(0x00000460)
#define radioihrData	(0x00000462)
#define PSM_SLEEP_TMR	(0x00000480)
#define PSM_MAC_CTLH	(0x00000482)
#define PSM_MAC_INTSTAT_L	(0x00000484)
#define PSM_MAC_INTSTAT_H	(0x00000486)
#define PSM_MAC_INTMASK_L	(0x00000488)
#define PSM_MAC_INTMASK_H	(0x0000048A)
#define PSM_ERR_PC	(0x0000048C)
#define PSM_MACCOMMAND	(0x0000048E)
#define PSM_BRC_0	(0x00000490)
#define PSM_PHY_CTL	(0x00000492)
#define PSM_INTSEL_0	(0x00000494)
#define PSM_INTSEL_1	(0x00000496)
#define PSM_INTSEL_2	(0x00000498)
#define PSM_GPIOIN	(0x0000049A)
#define PSM_GPIOOUT	(0x0000049C)
#define PSM_GPIOEN	(0x0000049E)
#define PSM_BRED_0	(0x000004A0)
#define PSM_BRED_1	(0x000004A2)
#define PSM_BRED_2	(0x000004A4)
#define PSM_BRED_3	(0x000004A6)
#define PSM_BRCL_0	(0x000004A8)
#define PSM_BRCL_1	(0x000004AA)
#define PSM_BRCL_2	(0x000004AC)
#define PSM_BRCL_3	(0x000004AE)
#define PSM_BRPO_0	(0x000004B0)
#define PSM_BRPO_1	(0x000004B2)
#define PSM_BRPO_2	(0x000004B4)
#define PSM_BRPO_3	(0x000004B6)
#define PSM_BRWK_0	(0x000004B8)
#define PSM_BRWK_1	(0x000004BA)
#define PSM_BRWK_2	(0x000004BC)
#define PSM_BRWK_3	(0x000004BE)
#define PSMPowerReqStatus	(0x000004C8)
#define SubrStkStatus	(0x000004D0)
#define SubrStkRdPtr	(0x000004D2)
#define SubrStkRdData	(0x000004D4)
#define PSM_BRC_1	(0x000004D8)
#define PSM_MUL	(0x000004DA)
#define PSM_MACCONTROL1	(0x000004DC)
#define PSMSrchCtrlStatus	(0x000004E0)
#define PSMSrchBase	(0x000004E2)
#define PSMSrchLimit	(0x000004E4)
#define PSMSrchAddress	(0x000004E6)
#define PSMSrchData	(0x000004E8)
#define SBRegAddr	(0x000004EA)
#define SBRegDataL	(0x000004EC)
#define SBRegDataH	(0x000004EE)
#define PSMCoreCtlStat	(0x000004F0)
#define PSMWorkaround	(0x000004F2)
#define SbAddrLL	(0x000004F4)
#define SbAddrL	(0x000004F6)
#define SbAddrH	(0x000004F8)
#define SbAddrHH	(0x000004FA)
#define GpioOut	(0x000004FC)
#define PSM_TXMEM_PDA	(0x000004FE)
#define TXE_CTL	(0x00000500)
#define TXE_AUX	(0x00000502)
#define TXE_TS_LOC	(0x00000504)
#define TXE_TIME_OUT	(0x00000506)
#define TXE_WM_0	(0x00000508)
#define TXE_WM_1	(0x0000050A)
#define TXE_PHYCTL	(0x0000050C)
#define TXE_STATUS	(0x0000050E)
#define TXE_MMPLCP0	(0x00000510)
#define TXE_MMPLCP1	(0x00000512)
#define TXE_PHYCTL1	(0x00000514)
#define TXE_PHYCTL2	(0x00000516)
#define TXE_FRMSTAT_ADDR	(0x00000518)
#define TXE_FRMSTAT_DATA	(0x0000051A)
#define XmtFIFOFullThreshold	(0x00000520)
#define XmtFifoFrameCnt	(0x00000522)
#define BMCReadReq	(0x00000526)
#define BMCReadOffset	(0x00000528)
#define BMCReadLength	(0x0000052A)
#define BMCReadStatus	(0x0000052C)
#define XmtShmAddr	(0x0000052E)
#define PsmMSDUAccess	(0x00000530)
#define MSDUEntryBufCnt	(0x00000532)
#define MSDUEntryStartIdx	(0x00000534)
#define MSDUEntryEndIdx	(0x00000536)
#define SampleCollectPlayPtrHigh	(0x00000538)
#define SampleCollectCurPtrHigh	(0x0000053A)
#define BMCCmd1	(0x0000053C)
#define BMCDynAllocStatus	(0x0000053E)
#define BMCCTL	(0x00000540)
#define BMCConfig	(0x00000542)
#define BMCStartAddr	(0x00000544)
#define BMCSize	(0x0546)	/* missing */
#define BMCCmd	(0x00000548)
#define BMCMaxBuffers	(0x0000054A)
#define BMCMinBuffers	(0x0000054C)
#define BMCAllocCtl	(0x0000054E)
#define BMCDescrLen	(0x00000550)
#define SampleCollectStartPtr	(0x00000552)
#define SampleCollectStopPtr	(0x00000554)
#define SampleCollectCurPtr	(0x00000556)
#define SaveRestoreStartPtr	(0x0558)	/* missing */
#define SamplePlayStartPtr	(0x0000055A)
#define SamplePlayStopPtr	(0x0000055C)
#define XmtDMABusy	(0x0000055E)
#define XmtTemplateDataLo	(0x00000560)
#define XmtTemplateDataHi	(0x00000562)
#define XmtTemplatePtr	(0x00000564)
#define XmtSuspFlush	(0x00000566)
#define XmtFifoRqPrio	(0x00000568)
#define BMCStatCtl	(0x0000056A)
#define BMCStatData	(0x0000056C)
#define BMCMSDUFifoStat	(0x0000056E)
#define XMT_AMPDU_CTL	(0x00000570)
#define XMT_AMPDU_LEN	(0x00000572)
#define XMT_AMPDU_CRC	(0x00000574)
#define TXE_CTL1	(0x00000576)
#define TXE_STATUS1	(0x00000578)
#define TXAMPDUDelim	(0x0000057E)
#define TXE_BM_0	(0x00000580)
#define TXE_BM_1	(0x00000582)
#define TXE_BM_2	(0x00000584)
#define TXE_BM_3	(0x00000586)
#define TXE_BM_4	(0x00000588)
#define TXE_BM_5	(0x0000058A)
#define TXE_BM_6	(0x0000058C)
#define TXE_BM_7	(0x0000058E)
#define TXE_BM_8	(0x00000590)
#define TXE_BM_9	(0x00000592)
#define TXE_BM_10	(0x00000594)
#define TXE_BM_11	(0x00000596)
#define TXE_BM_12	(0x00000598)
#define TXE_BM_13	(0x0000059A)
#define TXE_BM_14	(0x0000059C)
#define TXE_BM_15	(0x0000059E)
#define TXE_BM_16	(0x000005A0)
#define TXE_BM_17	(0x000005A2)
#define TXE_BM_18	(0x000005A4)
#define TXE_BM_19	(0x000005A6)
#define TXE_BM_20	(0x000005A8)
#define TXE_BM_21	(0x000005AA)
#define TXE_BM_22	(0x000005AC)
#define TXE_BM_23	(0x000005AE)
#define TXE_BM_24	(0x000005B0)
#define TXE_BM_25	(0x000005B2)
#define TXE_BM_26	(0x000005B4)
#define TXE_BM_27	(0x000005B6)
#define TXE_BM_28	(0x000005B8)
#define TXE_BM_29	(0x000005BA)
#define TXE_BM_30	(0x000005BC)
#define TXE_BM_31	(0x000005BE)
#define TXE_BV_0	(0x000005C0)
#define TXE_BV_1	(0x000005C2)
#define TXE_BV_2	(0x000005C4)
#define TXE_BV_3	(0x000005C6)
#define TXE_BV_4	(0x000005C8)
#define TXE_BV_5	(0x000005CA)
#define TXE_BV_6	(0x000005CC)
#define TXE_BV_7	(0x000005CE)
#define TXE_BV_8	(0x000005D0)
#define TXE_BV_9	(0x000005D2)
#define TXE_BV_10	(0x000005D4)
#define TXE_BV_11	(0x000005D6)
#define TXE_BV_12	(0x000005D8)
#define TXE_BV_13	(0x000005DA)
#define TXE_BV_14	(0x000005DC)
#define TXE_BV_15	(0x000005DE)
#define TXE_BV_16	(0x000005E0)
#define TXE_BV_17	(0x000005E2)
#define TXE_BV_18	(0x000005E4)
#define TXE_BV_19	(0x000005E6)
#define TXE_BV_20	(0x000005E8)
#define TXE_BV_21	(0x000005EA)
#define TXE_BV_22	(0x000005EC)
#define TXE_BV_23	(0x000005EE)
#define TXE_BV_24	(0x000005F0)
#define TXE_BV_25	(0x000005F2)
#define TXE_BV_26	(0x000005F4)
#define TXE_BV_27	(0x000005F6)
#define TXE_BV_28	(0x000005F8)
#define TXE_BV_29	(0x000005FA)
#define TXE_BV_30	(0x000005FC)
#define TXE_BV_31	(0x000005FE)
#define TSF_CTL	(0x00000600)
#define TSF_STAT	(0x00000602)
#define TSF_CFP_STRT_L	(0x00000604)
#define TSF_CFP_STRT_H	(0x00000606)
#define TSF_CFP_END_L	(0x00000608)
#define TSF_CFP_END_H	(0x0000060A)
#define TSF_CFP_MAX_DUR	(0x0000060C)
#define TSF_CFP_REP_L	(0x0000060E)
#define TSF_CFP_REP_H	(0x00000610)
#define TSF_CFP_PRE_TBTT	(0x00000612)
#define TSF_CFP_CFP_D0_L	(0x00000614)
#define TSF_CFP_CFP_D0_H	(0x00000616)
#define TSF_CFP_CFP_D1_L	(0x00000618)
#define TSF_CFP_CFP_D1_H	(0x0000061A)
#define TSF_CFP_CFP_D2_L	(0x0000061C)
#define TSF_CFP_CFP_D2_H	(0x0000061E)
#define TSF_CFP_TXOP_SQS_L	(0x00000620)
#define TSF_CFP_TXOP_SQS_H	(0x00000622)
#define TSF_CFP_TXOP_PQS	(0x00000624)
#define TSF_CFP_TXOP_SQD_L	(0x00000626)
#define TSF_CFP_TXOP_SQD_H	(0x00000628)
#define TSF_CFP_TXOP_PQD	(0x0000062A)
#define TSF_FES_DUR	(0x0000062C)
#define TSF_CLK_FRAC_L	(0x0000062E)
#define TSF_CLK_FRAC_H	(0x00000630)
#define TSF_TMR_TSF_L	(0x00000632)
#define TSF_TMR_TSF_ML	(0x00000634)
#define TSF_TMR_TSF_MU	(0x00000636)
#define TSF_TMR_TSF_H	(0x00000638)
#define TSF_TMR_TX_OFFSET	(0x0000063A)
#define TSF_TMR_RX_OFFSET	(0x0000063C)
#define TSF_TMR_RX_TS	(0x0000063E)
#define TSF_TMR_TX_TS	(0x00000640)
#define TSF_TMR_RX_END_TS	(0x00000642)
#define TSF_TMR_DELTA	(0x00000644)
#define TSF_GPT_0_STAT	(0x00000646)
#define TSF_GPT_1_STAT	(0x00000648)
#define TSF_GPT_0_CTR_L	(0x0000064A)
#define TSF_GPT_1_CTR_L	(0x0000064C)
#define TSF_GPT_0_CTR_H	(0x0000064E)
#define TSF_GPT_1_CTR_H	(0x00000650)
#define TSF_GPT_0_VAL_L	(0x00000652)
#define TSF_GPT_1_VAL_L	(0x00000654)
#define TSF_GPT_0_VAL_H	(0x00000656)
#define TSF_GPT_1_VAL_H	(0x00000658)
#define TSF_RANDOM	(0x0000065A)
#define RAND_SEED_0	(0x0000065C)
#define RAND_SEED_1	(0x0000065E)
#define RAND_SEED_2	(0x00000660)
#define TSF_ADJUST	(0x00000662)
#define TSF_PHY_HDR_TM	(0x00000664)
#define TSF_GPT_2_STAT	(0x00000666)
#define TSF_GPT_2_CTR_L	(0x00000668)
#define TSF_GPT_2_CTR_H	(0x0000066A)
#define TSF_GPT_2_VAL_L	(0x0000066C)
#define TSF_GPT_2_VAL_H	(0x0000066E)
#define TSF_GPT_ALL_STAT	(0x00000670)
#define TSF_ADJ_CTL	(0x00000672)
#define TSF_ADJ_PORTAL	(0x00000674)
#define IFS_SIFS_RX_TX_TX	(0x00000680)
#define IFS_SIFS_NAV_TX	(0x00000682)
#define IFS_SLOT	(0x00000684)
#define IFS_EIFS	(0x00000686)
#define IFS_CTL	(0x00000688)
#define IFS_BOFF_CTR	(0x0000068A)
#define IFS_SLOT_CTR	(0x0000068C)
#define IFS_FREE_SLOTS	(0x0000068E)
#define IFS_STAT	(0x00000690)
#define IFS_MEDBUSY_CTR	(0x00000692)
#define IFS_TX_DUR	(0x00000694)
#define IFS_RIFS_TIME	(0x00000696)
#define IFS_STAT1	(0x00000698)
#define IFS_EDCAPRI	(0x0000069A)
#define IFS_AIFSN	(0x0000069C)
#define IFS_CTL1	(0x0000069E)
#define SLOW_CTL	(0x000006A0)
#define SLOW_TIMER_L	(0x000006A2)
#define SLOW_TIMER_H	(0x000006A4)
#define SLOW_FRAC	(0x000006A6)
#define FAST_PWRUP_DLY	(0x000006A8)
#define SLOW_PER	(0x000006AA)
#define SLOW_PER_FRAC	(0x000006AC)
#define SLOW_CALTIMER_L	(0x000006AE)
#define SLOW_CALTIMER_H	(0x000006B0)
#define IFS_STAT2	(0x000006B2)
#define BTCX_CTL	(0x000006B4)
#define BTCX_STAT	(0x000006B6)
#define BTCX_TRANSCTL	(0x000006B8)
#define BTCX_PRIORITYWIN	(0x000006BA)	// BTCXPriorityWin
#define BTCX_TXCONFTIMER	(0x06bc)	// BTCXConfTimer
#define BTCX_PRISELTIMER	(0x06be)	// old: BTCXPriSelTimer
#define BTCX_PRV_RFACT_TIMER	(0x06c0)	// old: BTCXPrvRfActTimer
#define BTCX_CUR_RFACT_TIMER	(0x06c2)	// old: BTCXCurRfActTimer
#define BTCX_RFACT_DUR_TIMER	(0x06c4)	// old: BTCXActDurTimer
#define IFS_CTL_SEL_PRICRS	(0x000006C6)
#define IfsCtlSelSecCrs	(0x000006C8)
#define IfStatEdCrs160M	(0x000006CA)
#define CRSEDCntrCtrl	(0x000006CC)
#define CRSEDCntrAddr	(0x000006CE)
#define CRSEDCntrData	(0x000006D0)
#define EXT_STAT_EDCRS160M	(0x000006D2)
#define ERCXControl	(0x000006D4)
#define ERCXStatus	(0x000006D6)
#define ERCXTransCtl	(0x000006D8)
#define ERCXPriorityWin	(0x000006DA)
#define ERCXConfTimer	(0x000006DC)
#define ERCX_PRISELTIMER	(0x000006DE)
#define ERCXPrvRfActTimer	(0x000006E0)
#define ERCXCurRfActTimer	(0x000006E2)
#define ERCXActDurTimer	(0x000006E4)
#define BTCX_ECI_ADDR	(0x06f0)	// old: BTCXEciAddr
#define BTCX_ECI_DATA	(0x06f2)	//old: BTCXEciData
#define BTCX_ECI_MASK_ADDR	(0x06f4)	// old: BTCXEciMaskAddr
#define BTCX_ECI_MASK_DATA	(0x06f6)	// old: BTCXEciMaskData
#define COEX_IO_MASK	(0x06f8)	// old: CoexIOMask
#define BTCX_ECI_EVENT_ADDR	(0x06fa)	// old: btcx_eci_event_addr
#define BTCX_ECI_EVENT_DATA	(0x06fc)	// old: btcx_eci_event_data
#define NAV_CTL		(0x00000700)
#define NAV_STAT	(0x00000702)
#define NAV_CNTR_L	(0x00000704)
#define NAV_CNTR_H	(0x00000706)
#define NAV_TBTT_NOW_L	(0x00000708)
#define WEP_CTL		(0x000007C0)
#define WEP_STAT	(0x000007C2)
#define WEP_HDRLOC	(0x000007C4)
#define WEP_PSDULEN	(0x000007C6)
#define WEP_KEY_ADDR	(0x000007C8)
#define WEP_KEY_DATA	(0x000007CA)
#define WEP_REG_ADDR	(0x000007CC)
#define WEP_REG_DATA	(0x000007CE)
#define PMQ_CTL		(0x000007E0)
#define PMQ_STATUS	(0x000007E2)
#define PMQ_PAT_0	(0x000007E4)
#define PMQ_PAT_1	(0x000007E6)
#define PMQ_PAT_2	(0x000007E8)
#define PMQ_DAT		(0x000007EA)
#define PMQ_DAT_OR_MAT	(0x000007EC)
#define PMQ_DAT_OR_ALL	(0x000007EE)
#define pmqdataor_mat1	(0x07f0)	/* missing */
#define pmqdataor_mat2	(0x07f2)	/* missing */
#define pmqdataor_mat3	(0x07f4)	/* missing */
#define pmq_auxsts	(0x07f6)	/* missing */
#define pmq_ctl1	(0x07f8)	/* missing */
#define pmq_status1	(0x07fa)	/* missing */
#define pmq_addthr	(0x07fc)	/* missing */
#define AQMConfig	(0x00000800)
#define AQMFifoDef	(0x00000802)
#define AQMMaxIdx	(0x00000804)
#define AQMRcvdBA0	(0x00000806)
#define AQMRcvdBA1	(0x00000808)
#define AQMRcvdBA2	(0x0000080A)
#define AQMRcvdBA3	(0x0000080C)
#define AQMBaSSN	(0x0000080E)
#define AQMRefSN	(0x00000810)
#define AQMMaxAggLenLow	(0x00000812)
#define AQMMaxAggLenHi	(0x00000814)
#define AQMAggParams	(0x00000816)
#define AQMMinMpduLen	(0x00000818)
#define AQMMacAdjLen	(0x0000081A)
#define DebugBusCtrl	(0x0000081C)
#define MinConsCnt	(0x0000081E)
#define AQMAggStats	(0x00000820)
#define AQMAggLenLow	(0x00000822)
#define AQMAggLenHi	(0x00000824)
#define AQMIdx	(0x00000826)
#define AQMMpduLen	(0x00000828)
#define AQMTxCnt	(0x0000082A)
#define AQMUpdBA0	(0x0000082C)
#define AQMUpdBA1	(0x0000082E)
#define AQMUpdBA2	(0x00000830)
#define AQMUpdBA3	(0x00000832)
#define AQMAckCnt	(0x00000834)
#define AQMConsCnt	(0x00000836)
#define AQMFifoReady	(0x00000838)
#define AQMStartLoc	(0x0000083A)
#define AQMAggRptr	(0x0000083C)
#define AQMTxcntRptr	(0x0000083E)
#define TDCCTL	(0x00000840)
#define TDC_Plcp0	(0x00000842)
#define TDC_Plcp1	(0x00000844)
#define TDC_FrmLen0	(0x00000846)
#define TDC_FrmLen1	(0x00000848)
#define TDC_Txtime	(0x0000084A)
#define TDC_VhtSigB0	(0x0000084C)
#define TDC_VhtSigB1	(0x0000084E)
#define TDC_LSigLen	(0x00000850)
#define TDC_NSym0	(0x00000852)
#define TDC_NSym1	(0x00000854)
#define TDC_VhtPsduLen0	(0x00000856)
#define TDC_VhtPsduLen1	(0x00000858)
#define TDC_VhtMacPad	(0x0000085A)
#define AQMCurTxcnt	(0x0000085E)
#define ShmDma_Ctl	(0x00000860)
#define ShmDma_TxdcAddr	(0x00000862)
#define ShmDma_ShmAddr	(0x00000864)
#define ShmDma_XferCnt	(0x00000866)
#define Txdc_Addr	(0x00000868)
#define Txdc_Data	(0x0000086A)
#define TXE_VASIP_INTSTS	(0x00000870)
#define MHP_Status	(0x00000880)
#define MHP_FC	(0x00000882)
#define MHP_DUR	(0x00000884)
#define MHP_SC	(0x00000886)
#define MHP_QOS	(0x00000888)
#define MHP_HTC_H	(0x0000088A)
#define MHP_HTC_L	(0x0000088C)
#define MHP_Addr1_H	(0x0000088E)
#define MHP_Addr1_M	(0x00000890)
#define MHP_Addr1_L	(0x00000892)
#define MHP_Addr2_H	(0x000008A0)
#define MHP_Addr2_M	(0x000008A2)
#define MHP_Addr2_L	(0x000008A4)
#define MHP_Addr3_H	(0x000008A6)
#define MHP_Addr3_M	(0x000008A8)
#define MHP_Addr3_L	(0x000008AA)
#define MHP_Addr4_H	(0x000008AC)
#define MHP_Addr4_M	(0x000008AE)
#define MHP_Addr4_L	(0x000008B0)
#define MHP_CFC	(0x000008B2)
#define DAGG_CTL2	(0x000008C0)
#define DAGG_BYTESLEFT	(0x000008C2)
#define DAGG_SH_OFFSET	(0x000008C4)
#define DAGG_STAT	(0x000008C6)
#define DAGG_LEN	(0x000008C8)
#define TXBA_CTL	(0x000008CA)
#define TXBA_DataSel	(0x000008CC)
#define TXBA_Data	(0x000008CE)
#define DAGG_LEN_THR	(0x000008D0)
#define AMT_CTL	(0x000008E0)
#define AMT_Status	(0x000008E2)
#define AMT_Limit	(0x000008E4)
#define AMT_Attr	(0x000008E6)
#define AMT_Match1	(0x000008E8)
#define AMT_Match2	(0x000008EA)
#define AMT_Table_Addr	(0x000008EC)
#define AMT_Table_Data	(0x000008EE)
#define AMT_Table_Val	(0x000008F0)
#define AMT_DBG_SEL	(0x000008F2)
#define RoeCtrl	(0x00000900)
#define RoeStatus	(0x00000902)
#define RoeIPChkSum	(0x00000904)
#define RoeTCPUDPChkSum	(0x00000906)
#define RoeStatus1	(0x00000908)
#define PSOCtl	(0x00000920)
#define PSORxWordsWatermark	(0x00000922)
#define PSORxCntWatermark	(0x00000924)
#define PSOCurRxFramePtrs	(0x00000926)
#define OBFFCtl	(0x00000930)
#define OBFFRxWordsWatermark	(0x00000932)
#define OBFFRxCntWatermark	(0x00000934)
#define PSOOBFFStatus	(0x00000936)
#define LtrRxTimer	(0x00000938)
#define LtrRxWordsWatermark	(0x0000093A)
#define LtrRxCntWatermark	(0x0000093C)
#define RcvHdrConvCtrlSts	(0x0000093E)
#define RcvHdrConvSts	(0x00000940)
#define RcvHdrConvSts1	(0x00000942)
#define RCVLB_DAGG_CTL	(0x00000944)
#define RcvFifo0Len	(0x00000946)
#define RcvFifo1Len	(0x00000948)
#define CRSStatus	(0x00000960)
#define OtherMac_HWStatus_Lo	(0x00000962)
#define OtherMac_HWStatus_Hi	(0x00000964)
#define phyOOBSts	(0x00000966)
#define phyoobAddr	(0x00000968)
#define phyoobData	(0x0000096A)
#define ToECTL	(0x00000A00)
#define ToERst	(0x00000A02)
#define ToECSumNZ	(0x00000A04)
#define ToEChannelState	(0x00000A06)
#define TxSerialCtl	(0x00000A40)
#define TxPlcpLSig0	(0x00000A42)
#define TxPlcpLSig1	(0x00000A44)
#define TxPlcpHtSig0	(0x00000A46)
#define TxPlcpHtSig1	(0x00000A48)
#define TxPlcpHtSig2	(0x00000A4A)
#define TxPlcpVhtSigB0	(0x00000A4C)
#define TxPlcpVhtSigB1	(0x00000A4E)
#define MacHdrFromShmLen	(0x00000A52)
#define TxPlcpLen	(0x00000A54)
#define TxBFRptLen	(0x00000A58)
#define BytCntInTxFrmLo	(0x00000A5A)
#define BytCntInTxFrmHi	(0x00000A5C)
#define TXBFCtl	(0x00000A60)
#define BfmRptOffset	(0x00000A62)
#define BfmRptLen	(0x00000A64)
#define TXBFBfeRptRdCnt	(0x00000A66)
#define PhyDebugL	(0x00000A68)
#define PhyDebugH	(0x00000A6A)
#define PSM_ALT_MAC_INTSTATUS_L	(0x00000A84)
#define PSM_ALT_MAC_INTSTATUS_H	(0x00000A86)
#define PSM_ALT_MAC_INTMASK_L	(0x00000A88)
#define PSM_ALT_MAC_INTMASK_H	(0x00000A8A)
#define PsmMboxAddr	(0x00000A8C)
#define PsmMboxData	(0x00000A8E)
#define PsmMboxOutSts	(0x00000A90)
#define PsmMboxEvent	(0x00000A92)
#define PSM_BASE_0	(0x00000AA0)
#define PSM_BASE_1	(0x00000AA2)
#define PSM_BASE_2	(0x00000AA4)
#define PSM_BASE_3	(0x00000AA6)
#define PSM_BASE_4	(0x00000AA8)
#define PSM_BASE_5	(0x00000AAA)
#define PSM_BASE_6	(0x00000AAC)
#define PSM_BASE_7	(0x00000AAE)
#define PSM_BASE_8	(0x00000AB0)
#define PSM_BASE_9	(0x00000AB2)
#define PSM_BASE_10	(0x00000AB4)
#define PSM_BASE_11	(0x00000AB6)
#define PSM_BASE_12	(0x00000AB8)
#define PSM_BASE_13	(0x00000ABA)
#define StrtCmdPtrIHR	(0x00000AC0)
#define StrtDataPtrIHR	(0x00000AC2)
#define UcodeCtrlStsReg	(0x00000AC4)
#define FastExtIHRAddr	(0x00000AC6)
#define FastExtIHRData	(0x00000AC8)
#define FastRadioIHRAddr	(0x00000ACA)
#define FastRadioIHRData	(0x00000ACC)
#define UcodeFcbsRunTimeCnt	(0x00000ACE)
#define MAC_MEM_INFO_0	(0x00000AD0)
#define MAC_MEM_INFO_1	(0x00000AD2)
#define MAC_BANKX_INDEX	(0x00000AD4)
#define MAC_BANKX_SIZE	(0x00000AD6)
#define MAC_BANKX_INFO	(0x00000AD8)
#define MAC_BANKX_CTRL	(0x00000ADA)
#define MAC_BANKX_ACTIVE_PDA	(0x00000ADC)
#define MAC_BANKX_SLEEP_PDA	(0x00000ADE)
#define CLK_GATE_REQ0	(0x00000AE0)
#define CLK_GATE_REQ1	(0x00000AE2)
#define CLK_GATE_REQ2	(0x00000AE4)
#define CLK_GATE_UCODE_REQ0	(0x00000AE6)
#define CLK_GATE_UCODE_REQ1	(0x00000AE8)
#define CLK_GATE_UCODE_REQ2	(0x00000AEA)
#define CLK_GATE_STRETCH0	(0x00000AEC)
#define CLK_GATE_STRETCH1	(0x00000AEE)
#define CLK_GATE_MISC	(0x00000AF0)
#define CLK_GATE_DIV_CTRL	(0x00000AF2)
#define CLK_GATE_PHY_CLK_CTRL	(0x00000AF4)
#define CLK_GATE_STS	(0x00000AF6)
#define CLK_GATE_EXT_REQ0	(0x00000AF8)
#define CLK_GATE_EXT_REQ1	(0x00000AFA)
#define CLK_GATE_EXT_REQ2	(0x00000AFC)
#define CLK_GATE_UCODE_PHY_CLK_CTRL	(0x00000AFE)
#define RXMapFifoSize	(0x00000B00)
#define RXMapStatus	(0x00000B02)
#define MsduThreshold	(0x00000B04)
#define DebugTxFlowCtl	(0x00000B06)
#define XmtDPQSuspFlush	(0x00000B08)
#define MSDUIdxFifoConfig	(0x00000B0A)
#define MSDUIdxFifoDef	(0x00000B0C)
#define BMCCore0TXAllMaxBuffers	(0x00000B0E)
#define BMCCore1TXAllMaxBuffers	(0x00000B10)
#define BMCDynAllocStatus1	(0x00000B12)
#define DMAMaxOutStBuffers	(0x00000B14)
#define SampleCollectStoreMaskLo	(0x00000B16)
#define SampleCollectStoreMaskHi	(0x00000B18)
#define SampleCollectMatchMaskLo	(0x00000B1A)
#define SampleCollectMatchMaskHi	(0x00000B1C)
#define SampleCollectMatchValueLo	(0x00000B1E)
#define SampleCollectMatchValueHi	(0x00000B20)
#define SampleCollectTriggerMaskLo	(0x00000B22)
#define SampleCollectTriggerMaskHi	(0x00000B24)
#define SampleCollectTriggerValueLo	(0x00000B26)
#define SampleCollectTriggerValueHi	(0x00000B28)
#define SampleCollectTransMaskLo	(0x00000B2A)
#define SampleCollectTransMaskHi	(0x00000B2C)
#define SampleCollectPlayCtrl	(0x00000B2E)
#define Core0BMCAllocStatusTID7	(0x00000B30)
#define Core1BMCAllocStatusTID7	(0x00000B32)
#define MsduFifoReachThreshold	(0x00000B34)
#define BMVpConfig	(0x00000B36)
#define DebugBMCStatus	(0x00000B38)
#define XmtTemplatePtrOffset	(0x00000B3A)
#define DebugLLMConfig	(0x00000B3C)
#define DebugLLMStatus	(0x00000B3E)

#endif /* (D11_REV >= 40) && (D11_REV < 64) */
#if (D11_REV >= 64) && (D11_REV < 80)
#define biststatus	(0x000c)	/* missing */
#define syncSlowTimeStamp	(0x00000010)
#define syncFastTimeStamp	(0x00000014)
#define gptimer	(0x00000018)
#define usectimer	(0x0000001C)
#define intstat0	(0x00000020)
#define intmask0	(0x00000024)
#define intstat1	(0x00000028)
#define intmask1	(0x0000002C)
#define intstat2	(0x00000030)
#define intmask2	(0x00000034)
#define intstat3	(0x00000038)
#define intmask3	(0x0000003C)
#define intstat4	(0x00000040)
#define intmask4	(0x00000044)
#define intstat5	(0x00000048)
#define intmask5	(0x0000004C)
#define alt_intmask0	(0x00000060)
#define alt_intmask1	(0x00000064)
#define alt_intmask2	(0x00000068)
#define alt_intmask3	(0x0000006C)
#define alt_intmask4	(0x00000070)
#define alt_intmask5	(0x00000074)
#define IndXmtCtl	(0x00000080)
#define IndXmtPtr	(0x00000084)
#define IndXmtAddrLow	(0x00000088)
#define IndXmtAddrHigh	(0x0000008C)
#define IndXmtStat0	(0x00000090)
#define IndXmtStat1	(0x00000094)
#define IndAQMctl	(0x000000A0)
#define IndAQMptr	(0x000000A4)
#define IndAQMaddrlow	(0x000000A8)
#define IndAQMaddrhigh	(0x000000AC)
#define IndAQMstat0	(0x000000B0)
#define IndAQMstat1	(0x000000B4)
#define IndAQMIntStat	(0x000000B8)
#define IndAQMIntMask	(0x000000BC)
#define IndAQMQSel	(0x000000C0)
#define SUSPREQ	(0x000000C4)
#define FLUSHREQ	(0x000000C8)
#define CHNFLUSH_STATUS	(0x000000CC)
#define CHNSUSP_STATUS	(0x000000D0)
#define intrcvlzy0	(0x00000100)
#define intrcvlzy1	(0x00000104)
#define intrcvlzy2	(0x00000108)
#define intrcvlazy3	(0x0000010C)
#define MACCONTROL	(0x00000120)
#define MACCOMMAND	(0x00000124)
#define MACINTSTATUS	(0x00000128)
#define MACINTMASK	(0x0000012C)
#define XMT_TEMPLATE_RW_PTR	(0x00000130)
#define XMT_TEMPLATE_RW_DATA	(0x00000134)
#define PMQHOSTDATA	(0x00000140)
#define PMQPATL	(0x00000144)
#define PMQPATH	(0x00000148)
#define CHNSTATUS	(0x00000150)
#define PSM_DEBUG	(0x00000154)
#define PHY_DEBUG	(0x00000158)
#define MacCapability	(0x0000015C)
#define objaddr	(0x0160)	/* missing */
#define objdata	(0x0164)	/* missing */
#define ALT_MACINTSTATUS	(0x00000168)
#define ALT_MACINTMASK	(0x0000016C)
#define FrmTxStatus	(0x00000170)
#define FrmTxStatus2	(0x00000174)
#define FrmTxStatus3	(0x00000178)
#define FrmTxStatus4	(0x0000017C)
#define TSFTimerLow	(0x00000180)
#define TSFTimerHigh	(0x00000184)
#define CFPRep	(0x00000188)
#define CFPStart	(0x0000018C)
#define CFPMaxDur	(0x00000190)
#define AvbRxTimeStamp	(0x00000194)
#define AvbTxTimeStamp	(0x00000198)
#define MacControl1	(0x000001A0)
#define MacHWCap1	(0x000001A4)
#define GatedClkEn	(0x000001A8)
#define gptimer_psmx	(0x000001B0)
#define MACCONTROL_psmx	(0x000001B4)
#define MacControl1_psmx	(0x000001B8)
#define MACCOMMAND_psmx	(0x000001BC)
#define MACINTSTATUS_psmx	(0x000001C0)
#define MACINTMASK_psmx	(0x000001C4)
#define ALT_MACINTSTATUS_psmx	(0x000001C8)
#define ALT_MACINTMASK_psmx	(0x000001CC)
#define PSM_DEBUG_psmx	(0x000001D0)
#define PHY_DEBUG_psmx	(0x000001D4)
#define statctr2	(0x01d8)	/* missing */
#define statctr3	(0x01dc)	/* missing */
#define ClockCtlStatus	(0x000001E0)
#define Workaround	(0x000001E4)
#define POWERCTL	(0x000001E8)
#define xmt0ctl	(0x00000200)
#define xmt0ptr	(0x00000204)
#define xmt0addrlow	(0x00000208)
#define xmt0addrhigh	(0x0000020C)
#define xmt0stat0	(0x00000210)
#define xmt0stat1	(0x00000214)
#define xmt0fifoctl	(0x00000218)
#define xmt0fifodata	(0x0000021C)
#define rcv0ctl	(0x00000220)
#define rcv0ptr	(0x00000224)
#define rcv0addrlow	(0x00000228)
#define rcv0addrhigh	(0x0000022C)
#define rcv0stat0	(0x00000230)
#define rcv0stat1	(0x00000234)
#define rcv0fifoctl	(0x00000238)
#define rcv0fifodata	(0x0000023C)
#define xmt1ctl	(0x00000240)
#define xmt1ptr	(0x00000244)
#define xmt1addrlow	(0x00000248)
#define xmt1addrhigh	(0x0000024C)
#define xmt1stat0	(0x00000250)
#define xmt1stat1	(0x00000254)
#define xmt1fifoctl	(0x00000258)
#define xmt1fifodata	(0x0000025C)
#define rcv1ctl	(0x00000260)
#define rcv1ptr	(0x00000264)
#define rcv1addrlow	(0x00000268)
#define rcv1addrhigh	(0x0000026C)
#define rcv1stat0	(0x00000270)
#define rcv1stat1	(0x00000274)
#define rcv1fifoctl	(0x00000278)
#define rcv1fifodata	(0x0000027C)
#define xmt2ctl	(0x00000280)
#define xmt2ptr	(0x00000284)
#define xmt2addrlow	(0x00000288)
#define xmt2addrhigh	(0x0000028C)
#define xmt2stat0	(0x00000290)
#define xmt2stat1	(0x00000294)
#define xmt2fifoctl	(0x00000298)
#define xmt2fifodata	(0x0000029C)
#define rcv2ctl	(0x000002A0)
#define rcv2ptr	(0x000002A4)
#define rcv2addrlow	(0x000002A8)
#define rcv2addrhigh	(0x000002AC)
#define rcv2stat0	(0x000002B0)
#define rcv2stat1	(0x000002B4)
#define xmt3ctl	(0x000002C0)
#define xmt3ptr	(0x000002C4)
#define xmt3addrlow	(0x000002C8)
#define xmt3addrhigh	(0x000002CC)
#define xmt3stat0	(0x000002D0)
#define xmt3stat1	(0x000002D4)
#define xmt3fifoctl	(0x000002D8)
#define xmt3fifodata	(0x000002DC)
#define xmt4ctl	(0x00000300)
#define xmt4ptr	(0x00000304)
#define xmt4addrlow	(0x00000308)
#define xmt4addrhigh	(0x0000030C)
#define xmt4stat0	(0x00000310)
#define xmt4stat1	(0x00000314)
#define xmt4fifoctl	(0x00000318)
#define xmt4fifodata	(0x0000031C)
#define xmt5ctl	(0x00000340)
#define xmt5ptr	(0x00000344)
#define xmt5addrlow	(0x00000348)
#define xmt5addrhigh	(0x0000034C)
#define xmt5stat0	(0x00000350)
#define xmt5stat1	(0x00000354)
#define xmt5fifoctl	(0x00000358)
#define xmt5fifodata	(0x0000035C)
#define fifobase	(0x00000380)
#define fifodatalow	(0x00000384)
#define fifodatahigh	(0x00000388)
#define aggfifocnt	(0x0390)	/* missing */
#define aggfifodata	(0x0394)	/* missing */
#define DebugStoreMask	(0x00000398)
#define DebugTriggerMask	(0x0000039C)
#define DebugTriggerValue	(0x000003A0)
#define TSFTimerLow_X	(0x000003A4)
#define TSFTimerHigh_X	(0x000003A8)
#define radioregaddr_cross	(0x000003C8)
#define radioregdata_cross	(0x000003CA)
#define radioregaddr	(0x000003D8)
#define radioregdata	(0x000003DA)
#define rfdisabledly	(0x000003DC)
#define PHY_REG_0	(0x000003E0)
#define PHY_REG_1	(0x000003E2)
#define PHY_REG_2	(0x000003E4)
#define PHY_REG_3	(0x000003E6)
#define PHY_REG_4	(0x000003E8)
#define PHY_REG_5	(0x000003EA)
#define PHY_REG_7	(0x000003EC)
#define PHY_REG_6	(0x000003EE)
#define PHY_REG_8	(0x000003F0)
#define PHY_REG_9	(0x000003F2)
#define PHY_REG_A	(0x000003F4)
#define PHY_REG_B	(0x000003F6)
#define PHY_REG_C	(0x000003F8)
#define PHY_REG_D	(0x000003FA)
#define PHY_REG_ADDR	(0x000003FC)
#define PHY_REG_DATA	(0x000003FE)
#define SHM_BUF_BASE	(0x00000402)
#define SHM_BYT_CNT	(0x00000404)
#define RCV_FIFO_CTL	(0x00000406)
#define RCV_CTL	(0x00000408)
#define RCV_FRM_CNT	(0x0000040A)
#define RCV_STATUS_LEN	(0x0000040C)
#define RCV_SHM_STADDR	(0x0000040E)
#define RCV_SHM_STCNT	(0x00000410)
#define RXE_PHYRS_0	(0x00000412)
#define RXE_PHYRS_1	(0x00000414)
#define RXE_COND	(0x00000416)
#define RXE_RXCNT	(0x00000418)
#define RXE_STATUS1	(0x0000041A)
#define RXE_STATUS2	(0x0000041C)
#define RXE_PLCP_LEN	(0x0000041E)
#define RCV_FRM_CNT_Q0	(0x00000420)
#define RCV_FRM_CNT_Q1	(0x00000422)
#define RCV_WRD_CNT_Q0	(0x00000424)
#define RCV_WRD_CNT_Q1	(0x00000426)
#define RCV_RXFIFO_WRBURST	(0x00000428)
#define RCV_PHYFIFO_WRDCNT	(0x0000042A)
#define RCV_BM_STARTPTR_Q0	(0x0000042C)
#define RCV_BM_ENDPTR_Q0	(0x0000042E)
#define EXT_IHR_ADDR	(0x00000430)
#define EXT_IHR_DATA	(0x00000432)
#define RXE_PHYRS_2	(0x00000434)
#define RXE_PHYRS_3	(0x00000436)
#define PHY_MODE	(0x00000438)
#define RCV_BM_STARTPTR_Q1	(0x0000043A)
#define RCV_BM_ENDPTR_Q1	(0x0000043C)
#define RCV_COPYCNT_Q1	(0x0000043E)
#define RXE_PHYRS_ADDR	(0x00000440)
#define RXE_PHYRS_DATA	(0x00000442)
#define RXE_PHYRS_4	(0x00000444)
#define RXE_PHYRS_5	(0x00000446)
#define RXE_ERRVAL	(0x00000448)
#define RXE_ERRMASK	(0x0000044A)
#define RXE_STATUS3	(0x0000044C)
#define SHM_RXE_ADDR	(0x0000044E)
#define RCV_AMPDU_CTL0	(0x00000450)
#define RCV_AMPDU_CTL1	(0x00000452)
#define RCV_CTL1	(0x00000454)
#define RCV_LFIFO_STS	(0x00000456)
#define RCV_AMPDU_STS	(0x00000458)
#define AVB_RXTIMESTAMP_L	(0x0000045A)
#define AVB_RXTIMESTAMP_H	(0x0000045C)
#define radioihrAddr	(0x00000460)
#define radioihrData	(0x00000462)
#define PSM_SLEEP_TMR	(0x00000480)
#define PSM_MAC_CTLH	(0x00000482)
#define PSM_MAC_INTSTAT_L	(0x00000484)
#define PSM_MAC_INTSTAT_H	(0x00000486)
#define PSM_MAC_INTMASK_L	(0x00000488)
#define PSM_MAC_INTMASK_H	(0x0000048A)
#define PSM_ERR_PC	(0x0000048C)
#define PSM_MACCOMMAND	(0x0000048E)
#define PSM_BRC_0	(0x00000490)
#define PSM_PHY_CTL	(0x00000492)
#define PSM_IHR_ERR	(0x00000494)
#define psm_int_sel_2	(0x0498)	/* missing */
#define PSM_GPIOIN	(0x0000049A)
#define PSM_GPIOOUT	(0x0000049C)
#define PSM_GPIOEN	(0x0000049E)
#define PSM_BRED_0	(0x000004A0)
#define PSM_BRED_1	(0x000004A2)
#define PSM_BRED_2	(0x000004A4)
#define PSM_BRED_3	(0x000004A6)
#define PSM_BRCL_0	(0x000004A8)
#define PSM_BRCL_1	(0x000004AA)
#define PSM_BRCL_2	(0x000004AC)
#define PSM_BRCL_3	(0x000004AE)
#define PSM_BRPO_0	(0x000004B0)
#define PSM_BRPO_1	(0x000004B2)
#define PSM_BRPO_2	(0x000004B4)
#define PSM_BRPO_3	(0x000004B6)
#define PSM_BRWK_0	(0x000004B8)
#define PSM_BRWK_1	(0x000004BA)
#define PSM_BRWK_2	(0x000004BC)
#define PSM_BRWK_3	(0x000004BE)
#define PSM_INTSEL_0	(0x000004C0)
#define PSM_INTSEL_1	(0x000004C2)
#define PSM_INTSEL_2	(0x000004C4)
#define PSM_INTSEL_3	(0x000004C6)
#define PSM_STAT_CTR0_L	(0x000004C8)
#define PSM_STAT_CTR0_H	(0x000004CA)
#define PSM_STAT_CTR1_L	(0x000004CC)
#define PSM_STAT_CTR1_H	(0x000004CE)
#define PSM_STAT_SEL	(0x000004D0)
#define SubrStkStatus	(0x000004D2)
#define SubrStkRdPtr	(0x000004D4)
#define SubrStkRdData	(0x000004D6)
#define PSM_BRC_1	(0x000004D8)
#define PSM_MUL	(0x000004DA)
#define PSM_MACCONTROL1	(0x000004DC)
#define PSMSrchCtrlStatus	(0x000004E0)
#define PSMSrchBase	(0x000004E2)
#define PSMSrchLimit	(0x000004E4)
#define PSMSrchAddress	(0x000004E6)
#define PSMSrchData	(0x000004E8)
#define SBRegAddr	(0x000004EA)
#define SBRegDataL	(0x000004EC)
#define SBRegDataH	(0x000004EE)
#define PSMCoreCtlStat	(0x000004F0)
#define PSMWorkaround	(0x000004F2)
#define SbAddrLL	(0x000004F4)
#define SbAddrL	(0x000004F6)
#define SbAddrH	(0x000004F8)
#define SbAddrHH	(0x000004FA)
#define GpioOut	(0x000004FC)
#define PSM_TXMEM_PDA	(0x000004FE)
#define TXE_CTL	(0x00000500)
#define TXE_AUX	(0x00000502)
#define TXE_TS_LOC	(0x00000504)
#define TXE_TIME_OUT	(0x00000506)
#define TXE_WM_0	(0x00000508)
#define TXE_WM_1	(0x0000050A)
#define TXE_PHYCTL	(0x0000050C)
#define TXE_STATUS	(0x0000050E)
#define TXE_MMPLCP_0	(0x00000510)
#define TXE_MMPLCP_1	(0x00000512)
#define TXE_PHYCTL_1	(0x00000514)
#define TXE_PHYCTL_2	(0x00000516)
#define TXE_FRMSTAT_ADDR	(0x00000518)
#define TXE_FRMSTAT_DATA	(0x0000051A)
#define TXE_STATUS2	(0x0000051C)
#define XmtFIFOFullThreshold	(0x00000520)
#define BMCReadReq	(0x00000526)
#define BMCReadOffset	(0x00000528)
#define BMCReadLength	(0x0000052A)
#define BMCReadStatus	(0x0000052C)
#define XmtShmAddr	(0x0000052E)
#define PsmMSDUAccess	(0x00000530)
#define MSDUEntryBufCnt	(0x00000532)
#define MSDUEntryStartIdx	(0x00000534)
#define MSDUEntryEndIdx	(0x00000536)
#define SMP_PTR_H	(0x00000538)
#define SCP_CURPTR_H	(0x0000053A)
#define BMCCmd1	(0x0000053C)
#define BMCDynAllocStatus	(0x0000053E)
#define BMCCTL	(0x00000540)
#define BMCConfig	(0x00000542)
#define BMCStartAddr	(0x00000544)
#define BMCSize	(0x0546)	/* missing */
#define BMCCmd	(0x00000548)
#define BMCMaxBuffers	(0x0000054A)
#define BMCMinBuffers	(0x0000054C)
#define BMCAllocCtl	(0x0000054E)
#define BMCDescrLen	(0x00000550)
#define SCP_STRTPTR	(0x00000552)
#define SCP_STOPPTR	(0x00000554)
#define SCP_CURPTR	(0x00000556)
#define SaveRestoreStartPtr	(0x0558)	/* missing */
#define SPP_STRTPTR	(0x0000055A)
#define SPP_STOPPTR	(0x0000055C)
#define XmtDMABusy	(0x0000055E)
#define XmtTemplateDataLo	(0x00000560)
#define XmtTemplateDataHi	(0x00000562)
#define XmtTemplatePtr	(0x00000564)
#define XmtSuspFlush	(0x00000566)
#define XmtFifoRqPrio	(0x00000568)
#define BMCStatCtl	(0x0000056A)
#define BMCStatData	(0x0000056C)
#define BMCMSDUFifoStat	(0x0000056E)
#define XMT_AMPDU_CTL	(0x00000570)
#define XMT_AMPDU_LEN	(0x00000572)
#define XMT_AMPDU_CRC	(0x00000574)
#define TXE_CTL1	(0x00000576)
#define TXE_STATUS1	(0x00000578)
#define AVB_TXTIMESTAMP_L	(0x0000057A)
#define AVB_TXTIMESTAMP_H	(0x0000057C)
#define XMT_AMPDU_DLIM	(0x0000057E)
#define TXE_BM_0	(0x00000580)
#define TXE_BM_1	(0x00000582)
#define TXE_BM_2	(0x00000584)
#define TXE_BM_3	(0x00000586)
#define TXE_BM_4	(0x00000588)
#define TXE_BM_5	(0x0000058A)
#define TXE_BM_6	(0x0000058C)
#define TXE_BM_7	(0x0000058E)
#define TXE_BM_8	(0x00000590)
#define TXE_BM_9	(0x00000592)
#define TXE_BM_10	(0x00000594)
#define TXE_BM_11	(0x00000596)
#define TXE_BM_12	(0x00000598)
#define TXE_BM_13	(0x0000059A)
#define TXE_BM_14	(0x0000059C)
#define TXE_BM_15	(0x0000059E)
#define TXE_BM_16	(0x000005A0)
#define TXE_BM_17	(0x000005A2)
#define TXE_BM_18	(0x000005A4)
#define TXE_BM_19	(0x000005A6)
#define TXE_BM_20	(0x000005A8)
#define TXE_BM_21	(0x000005AA)
#define TXE_BM_22	(0x000005AC)
#define TXE_BM_23	(0x000005AE)
#define TXE_BM_24	(0x000005B0)
#define TXE_BM_25	(0x000005B2)
#define TXE_BM_26	(0x000005B4)
#define TXE_BM_27	(0x000005B6)
#define TXE_BM_28	(0x000005B8)
#define TXE_BM_29	(0x000005BA)
#define TXE_BM_30	(0x000005BC)
#define TXE_BM_31	(0x000005BE)
#define TXE_BV_0	(0x000005C0)
#define TXE_BV_1	(0x000005C2)
#define TXE_BV_2	(0x000005C4)
#define TXE_BV_3	(0x000005C6)
#define TXE_BV_4	(0x000005C8)
#define TXE_BV_5	(0x000005CA)
#define TXE_BV_6	(0x000005CC)
#define TXE_BV_7	(0x000005CE)
#define TXE_BV_8	(0x000005D0)
#define TXE_BV_9	(0x000005D2)
#define TXE_BV_10	(0x000005D4)
#define TXE_BV_11	(0x000005D6)
#define TXE_BV_12	(0x000005D8)
#define TXE_BV_13	(0x000005DA)
#define TXE_BV_14	(0x000005DC)
#define TXE_BV_15	(0x000005DE)
#define TXE_BV_16	(0x000005E0)
#define TXE_BV_17	(0x000005E2)
#define TXE_BV_18	(0x000005E4)
#define TXE_BV_19	(0x000005E6)
#define TXE_BV_20	(0x000005E8)
#define TXE_BV_21	(0x000005EA)
#define TXE_BV_22	(0x000005EC)
#define TXE_BV_23	(0x000005EE)
#define TXE_BV_24	(0x000005F0)
#define TXE_BV_25	(0x000005F2)
#define TXE_BV_26	(0x000005F4)
#define TXE_BV_27	(0x000005F6)
#define TXE_BV_28	(0x000005F8)
#define TXE_BV_29	(0x000005FA)
#define TXE_BV_30	(0x000005FC)
#define TXE_BV_31	(0x000005FE)
#define TSF_CTL	(0x00000600)
#define TSF_STAT	(0x00000602)
#define TSF_CFP_STRT_L	(0x00000604)
#define TSF_CFP_STRT_H	(0x00000606)
#define TSF_CFP_END_L	(0x00000608)
#define TSF_CFP_END_H	(0x0000060A)
#define TSF_CFP_MAX_DUR	(0x0000060C)
#define TSF_CFP_REP_L	(0x0000060E)
#define TSF_CFP_REP_H	(0x00000610)
#define TSF_CFP_PRE_TBTT	(0x00000612)
#define TSF_CFP_CFP_D0_L	(0x00000614)
#define TSF_CFP_CFP_D0_H	(0x00000616)
#define TSF_CFP_CFP_D1_L	(0x00000618)
#define TSF_CFP_CFP_D1_H	(0x0000061A)
#define TSF_CFP_CFP_D2_L	(0x0000061C)
#define TSF_CFP_CFP_D2_H	(0x0000061E)
#define TSF_CFP_TXOP_SQS_L	(0x00000620)
#define TSF_CFP_TXOP_SQS_H	(0x00000622)
#define TSF_CFP_TXOP_PQS	(0x00000624)
#define TSF_CFP_TXOP_SQD_L	(0x00000626)
#define TSF_CFP_TXOP_SQD_H	(0x00000628)
#define TSF_CFP_TXOP_PQD	(0x0000062A)
#define TSF_FES_DUR	(0x0000062C)
#define TSF_CLK_FRAC_L	(0x0000062E)
#define TSF_CLK_FRAC_H	(0x00000630)
#define TSF_TMR_TSF_L	(0x00000632)
#define TSF_TMR_TSF_ML	(0x00000634)
#define TSF_TMR_TSF_MU	(0x00000636)
#define TSF_TMR_TSF_H	(0x00000638)
#define TSF_TMR_TX_OFFSET	(0x0000063A)
#define TSF_TMR_RX_OFFSET	(0x0000063C)
#define TSF_TMR_RX_TS	(0x0000063E)
#define TSF_TMR_TX_TS	(0x00000640)
#define TSF_TMR_RX_END_TS	(0x00000642)
#define TSF_TMR_DELTA	(0x00000644)
#define TSF_GPT_0_STAT	(0x00000646)
#define TSF_GPT_1_STAT	(0x00000648)
#define TSF_GPT_0_CTR_L	(0x0000064A)
#define TSF_GPT_1_CTR_L	(0x0000064C)
#define TSF_GPT_0_CTR_H	(0x0000064E)
#define TSF_GPT_1_CTR_H	(0x00000650)
#define TSF_GPT_0_VAL_L	(0x00000652)
#define TSF_GPT_1_VAL_L	(0x00000654)
#define TSF_GPT_0_VAL_H	(0x00000656)
#define TSF_GPT_1_VAL_H	(0x00000658)
#define TSF_RANDOM	(0x0000065A)
#define RAND_SEED_0	(0x0000065C)
#define RAND_SEED_1	(0x0000065E)
#define RAND_SEED_2	(0x00000660)
#define TSF_ADJUST	(0x00000662)
#define TSF_PHY_HDR_TM	(0x00000664)
#define TSF_GPT_2_STAT	(0x00000666)
#define TSF_GPT_2_CTR_L	(0x00000668)
#define TSF_GPT_2_CTR_H	(0x0000066A)
#define TSF_GPT_2_VAL_L	(0x0000066C)
#define TSF_GPT_2_VAL_H	(0x0000066E)
#define TSF_GPT_ALL_STAT	(0x00000670)
#define TSF_TMR_TX_ERR_TS	(0x00000672)
#define IFS_SIFS_RX_TX_TX	(0x00000680)
#define IFS_SIFS_NAV_TX	(0x00000682)
#define IFS_SLOT	(0x00000684)
#define IFS_EIFS	(0x00000686)
#define IFS_CTL	(0x00000688)
#define IFS_BOFF_CTR	(0x0000068A)
#define IFS_SLOT_CTR	(0x0000068C)
#define IFS_FREE_SLOTS	(0x0000068E)
#define IFS_STAT	(0x00000690)
#define IFS_MEDBUSY_CTR	(0x00000692)
#define IFS_TX_DUR	(0x00000694)
#define IFS_RIFS_TIME	(0x00000696)
#define IFS_STAT1	(0x00000698)
#define IFS_EDCAPRI	(0x0000069A)
#define IFS_AIFSN	(0x0000069C)
#define IFS_CTL1	(0x0000069E)
#define SLOW_CTL	(0x000006A0)
#define SLOW_TIMER_L	(0x000006A2)
#define SLOW_TIMER_H	(0x000006A4)
#define SLOW_FRAC	(0x000006A6)
#define FAST_PWRUP_DLY	(0x000006A8)
#define SLOW_PER	(0x000006AA)
#define SLOW_PER_FRAC	(0x000006AC)
#define SLOW_CALTIMER_L	(0x000006AE)
#define SLOW_CALTIMER_H	(0x000006B0)
#define IFS_STAT2	(0x000006B2)
#define BTCX_CTL	(0x000006B4)
#define BTCX_STAT	(0x000006B6)
#define BTCX_TRANSCTL	(0x000006B8)
#define BTCX_PRIORITYWIN	(0x000006BA)	// BTCXPriorityWin
#define BTCX_TXCONFTIMER	(0x06bc)	// BTCXConfTimer
#define BTCX_PRISELTIMER	(0x06be)	// old: BTCXPriSelTimer
#define BTCX_PRV_RFACT_TIMER	(0x06c0)	// old: BTCXPrvRfActTimer
#define BTCX_CUR_RFACT_TIMER	(0x06c2)	// old: BTCXCurRfActTimer
#define BTCX_RFACT_DUR_TIMER	(0x06c4)	// old: BTCXActDurTimer
#define IFS_CTL_SEL_PRICRS	(0x000006C6)
#define IfsCtlSelSecCrs	(0x000006C8)
#define IfStatEdCrs160M	(0x000006CA)
#define CRSEDCntrCtrl	(0x000006CC)
#define CRSEDCntrAddr	(0x000006CE)
#define CRSEDCntrData	(0x000006D0)
#define EXT_STAT_EDCRS160M	(0x000006D2)
#define ERCXControl	(0x000006D4)
#define ERCXStatus	(0x000006D6)
#define ERCXTransCtl	(0x000006D8)
#define ERCXPriorityWin	(0x000006DA)
#define ERCXConfTimer	(0x000006DC)
#define ERCX_PRISELTIMER	(0x000006DE)
#define ERCXPrvRfActTimer	(0x000006E0)
#define ERCXCurRfActTimer	(0x000006E2)
#define ERCXActDurTimer	(0x000006E4)
#define IFS_MEDBUSY_CRS_CTR	(0x000006E6)
#define IFS_RX_DUR	(0x000006E8)
#define BTCX_ECI_ADDR		(0x06f0)	// old: BTCXEciAddr
#define BTCX_ECI_DATA		(0x06f2)	//old: BTCXEciData
#define BTCX_ECI_MASK_ADDR	(0x06f4)	// old: BTCXEciMaskAddr
#define BTCX_ECI_MASK_DATA	(0x06f6)	// old: BTCXEciMaskData
#define COEX_IO_MASK		(0x06f8)	// old: CoexIOMask
#define BTCX_ECI_EVENT_ADDR	(0x06fa)	// old: btcx_eci_event_addr
#define BTCX_ECI_EVENT_DATA	(0x06fc)	// old: btcx_eci_event_data
#define NAV_CTL		(0x00000700)
#define NAV_STAT	(0x00000702)
#define NAV_CNTR_L	(0x00000704)
#define NAV_CNTR_H	(0x00000706)
#define NAV_TBTT_NOW_L	(0x00000708)
#define NAV_TBTT_NOW_H	(0x0000070A)
#define NAV_DUR	(0x0000070C)
#define NAV_DELTA_L	(0x0000070E)
#define NAV_DELTA_H	(0x00000710)
#define NAV_CTSTO	(0x00000712)
#define WEP_CTL	(0x000007C0)
#define WEP_STAT	(0x000007C2)
#define WEP_HDRLOC	(0x000007C4)
#define WEP_PSDULEN	(0x000007C6)
#define WEP_KEY_ADDR	(0x000007C8)
#define WEP_KEY_DATA	(0x000007CA)
#define WEP_ADDR	(0x000007CC)
#define WEP_DATA	(0x000007CE)
#define WEP_HWKEY_ADDR	(0x000007D0)
#define WEP_HWKEY_LEN	(0x000007D2)
#define WEP_HWMICK_ADDR	(0x000007D4)
#define WEP_HWMICK_LEN	(0x000007D6)
#define PMQ_CTL	(0x000007E0)
#define PMQ_STATUS	(0x000007E2)
#define PMQ_PAT_0	(0x000007E4)
#define PMQ_PAT_1	(0x000007E6)
#define PMQ_PAT_2	(0x000007E8)
#define PMQ_DAT	(0x000007EA)
#define PMQ_DAT_OR_MAT	(0x000007EC)
#define PMQ_DAT_OR_ALL	(0x000007EE)
#define PMQ_DAT_OR_MAT_MU1	(0x000007F0)
#define PMQ_DAT_OR_MAT_MU2	(0x000007F2)
#define PMQ_DAT_OR_MAT_MU3	(0x000007F4)
#define PMQ_AUXPMQ_STATUS	(0x000007F6)
#define PMQ_CTL1	(0x000007F8)
#define PMQ_STATUS1	(0x000007FA)
#define PMQ_ADDTHR	(0x000007FC)
#define CTMode	(0x00000800)
#define SCS_HMASK_L	(0x00000802)
#define SCS_HMASK_H	(0x00000804)
#define SCM_HMASK_L	(0x00000806)
#define SCM_HMASK_H	(0x00000808)
#define SCM_HVAL_L	(0x0000080A)
#define SCM_HVAL_H	(0x0000080C)
#define SCT_HMASK_L	(0x0000080E)
#define SCT_HMASK_H	(0x00000810)
#define SCT_HVAL_L	(0x00000812)
#define SCT_HVAL_H	(0x00000814)
#define SCX_HMASK_L	(0x00000816)
#define SCX_HMASK_H	(0x00000818)
#define DebugBusCtrl	(0x0000081C)
#define BMC_ReadQID	(0x0000081E)
#define BMC_BQFrmCnt	(0x00000820)
#define BMC_BQByteCnt_L	(0x00000822)
#define BMC_BQByteCnt_H	(0x00000824)
#define AQM_BQFrmCnt	(0x00000826)
#define AQM_BQByteCnt_L	(0x00000828)
#define AQM_BQByteCnt_H	(0x0000082A)
#define AQM_BQPrelWM	(0x0000082C)
#define AQM_BQPrelStatus	(0x0000082E)
#define AQM_BQStatus	(0x00000830)
#define BMC_MUDebugConfig	(0x00000832)
#define BMC_MUDebugStatus	(0x00000834)
#define BMCBQCutThruSt0	(0x00000836)
#define BMCBQCutThruSt1	(0x00000838)
#define BMCBQCutThruSt2	(0x0000083A)
#define TDCCTL	(0x00000840)
#define TDC_Plcp0	(0x00000842)
#define TDC_Plcp1	(0x00000844)
#define TDC_FrmLen0	(0x00000846)
#define TDC_FrmLen1	(0x00000848)
#define TDC_Txtime	(0x0000084A)
#define TDC_VhtSigB0	(0x0000084C)
#define TDC_VhtSigB1	(0x0000084E)
#define TDC_LSigLen	(0x00000850)
#define TDC_NSym0	(0x00000852)
#define TDC_NSym1	(0x00000854)
#define TDC_VhtPsduLen0	(0x00000856)
#define TDC_VhtPsduLen1	(0x00000858)
#define TDC_VhtMacPad0	(0x0000085A)
#define TDC_VhtMacPad1	(0x0000085C)
#define TDC_MuVhtMCS	(0x0000085E)
#define ShmDma_Ctl	(0x00000860)
#define ShmDma_TxdcAddr	(0x00000862)
#define ShmDma_ShmAddr	(0x00000864)
#define ShmDma_XferWCnt	(0x00000866)
#define Txdc_Addr	(0x00000868)
#define Txdc_Data	(0x0000086A)
#define V2M_MAXWCNT	(0x0000086E)
#define TXE_VASIP_INTSTS	(0x00000870)
#define MHP_Status	(0x00000880)
#define MHP_FC	(0x00000882)
#define MHP_DUR	(0x00000884)
#define MHP_SC	(0x00000886)
#define MHP_QOS	(0x00000888)
#define MHP_HTC_H	(0x0000088A)
#define MHP_HTC_L	(0x0000088C)
#define MHP_Addr1_H	(0x0000088E)
#define MHP_Addr1_M	(0x00000890)
#define MHP_Addr1_L	(0x00000892)
#define MHP_Addr2_H	(0x000008A0)
#define MHP_Addr2_M	(0x000008A2)
#define MHP_Addr2_L	(0x000008A4)
#define MHP_Addr3_H	(0x000008A6)
#define MHP_Addr3_M	(0x000008A8)
#define MHP_Addr3_L	(0x000008AA)
#define MHP_Addr4_H	(0x000008AC)
#define MHP_Addr4_M	(0x000008AE)
#define MHP_Addr4_L	(0x000008B0)
#define MHP_CFC	(0x000008B2)
#define RXE_STS_AUX_0	(0x000008B4)
#define RXE_STS_AUX_1	(0x000008B6)
#define RXE_STS_AUX_2	(0x000008B8)
#define RXE_STS_AUX_3	(0x000008BA)
#define DAGG_CTL2	(0x000008C0)
#define DAGG_BYTESLEFT	(0x000008C2)
#define DAGG_SH_OFFSET	(0x000008C4)
#define DAGG_STAT	(0x000008C6)
#define DAGG_LEN	(0x000008C8)
#define TXBA_CTL	(0x000008CA)
#define TXBA_DataSel	(0x000008CC)
#define TXBA_Data	(0x000008CE)
#define DAGG_LEN_THR	(0x000008D0)
#define AMT_CTL	(0x000008E0)
#define AMT_Status	(0x000008E2)
#define AMT_Limit	(0x000008E4)
#define AMT_Attr	(0x000008E6)
#define AMT_MATCH1	(0x000008E8)
#define AMT_MATCH2	(0x000008EA)
#define AMT_Table_Addr	(0x000008EC)
#define AMT_Table_Data	(0x000008EE)
#define AMT_Table_Val	(0x000008F0)
#define AMT_DBG_SEL	(0x000008F2)
#define AMT_MATCH	(0x000008F4)
#define AMT_ATTR_A1	(0x000008F6)
#define AMT_ATTR_A2	(0x000008F8)
#define AMT_ATTR_A3	(0x000008FA)
#define AMT_ATTR_BSSID	(0x000008FC)
#define RoeCtrl	(0x00000900)
#define RoeStatus	(0x00000902)
#define RoeIPChkSum	(0x00000904)
#define RoeTCPUDPChkSum	(0x00000906)
#define RoeStatus1	(0x00000908)
#define PSOCtl	(0x00000920)
#define PSORxWordsWatermark	(0x00000922)
#define PSORxCntWatermark	(0x00000924)
#define PSOCurRxFramePtrs	(0x00000926)
#define OBFFCtl	(0x00000930)
#define OBFFRxWordsWatermark	(0x00000932)
#define OBFFRxCntWatermark	(0x00000934)
#define PSOOBFFStatus	(0x00000936)
#define LtrRxTimer	(0x00000938)
#define LtrRxWordsWatermark	(0x0000093A)
#define LtrRxCntWatermark	(0x0000093C)
#define RcvHdrConvCtrlSts	(0x0000093E)
#define RcvHdrConvSts	(0x00000940)
#define RcvHdrConvSts1	(0x00000942)
#define RCVLB_DAGG_CTL	(0x00000944)
#define RcvFifo0Len	(0x00000946)
#define RcvFifo1Len	(0x00000948)
#define CRSStatus	(0x00000960)
#define ToECTL	(0x00000A00)
#define ToERst	(0x00000A02)
#define ToECSumNZ	(0x00000A04)
#define ToEChannelState	(0x00000A06)
#define BMC_REG_SEL	(0x00000A08)
#define SERIAL_REG_SEL	(0x00000A0A)
#define WEP_REG_SEL	(0x00000A0C)
#define TDC_REG_SEL	(0x00000A0E)
#define TxSerialCtl	(0x00000A40)
#define TxPlcpLSig0	(0x00000A42)
#define TxPlcpLSig1	(0x00000A44)
#define TxPlcpHtSig0	(0x00000A46)
#define TxPlcpHtSig1	(0x00000A48)
#define TxPlcpHtSig2	(0x00000A4A)
#define TxPlcpVhtSigB0	(0x00000A4C)
#define TxPlcpVhtSigB1	(0x00000A4E)
#define MacHdrFromShmLen	(0x00000A52)
#define TxPlcpLen	(0x00000A54)
#define XMT_AMPDU_DLIM_H	(0x00000A56)
#define TxBFRptLen	(0x00000A58)
#define BytCntInTxFrmLo	(0x00000A5A)
#define BytCntInTxFrmHi	(0x00000A5C)
#define TXBFCtl	(0x00000A60)
#define BfmRptOffset	(0x00000A62)
#define BfmRptLen	(0x00000A64)
#define TXBFBfeRptRdCnt	(0x00000A66)
#define PhyDebugL	(0x00000A68)
#define PhyDebugH	(0x00000A6A)
#define TXE_CTL2	(0x00000A6C)
#define PSM_ALT_MAC_INTSTATUS_L	(0x00000A84)
#define PSM_ALT_MAC_INTSTATUS_H	(0x00000A86)
#define PSM_ALT_MAC_INTMASK_L	(0x00000A88)
#define PSM_ALT_MAC_INTMASK_H	(0x00000A8A)
#define PsmMboxAddr	(0x00000A8C)
#define PsmMboxData	(0x00000A8E)
#define PSM_REG_MUX	(0x00000A90)
#define PSM_BASE_0	(0x00000AA0)
#define PSM_BASE_1	(0x00000AA2)
#define PSM_BASE_2	(0x00000AA4)
#define PSM_BASE_3	(0x00000AA6)
#define PSM_BASE_4	(0x00000AA8)
#define PSM_BASE_5	(0x00000AAA)
#define PSM_BASE_6	(0x00000AAC)
#define PSM_BASE_7	(0x00000AAE)
#define PSM_BASE_8	(0x00000AB0)
#define PSM_BASE_9	(0x00000AB2)
#define PSM_BASE_10	(0x00000AB4)
#define PSM_BASE_11	(0x00000AB6)
#define PSM_BASE_12	(0x00000AB8)
#define PSM_BASE_13	(0x00000ABA)
#define PSM_BASE_PSMX	(0x00000ABC)
#define PSM_BRC_SEL	(0x00000ABE)
#define PSM_CHK0_CMD	(0x00000AC0)
#define PSM_CHK0_SEL	(0x00000AC2)
#define PSM_CHK0_ERR	(0x00000AC4)
#define PSM_CHK0_INFO	(0x00000AC6)
#define PSM_CHK1_CMD	(0x00000AC8)
#define PSM_CHK1_SEL	(0x00000ACA)
#define PSM_CHK1_ERR	(0x00000ACC)
#define PSM_CHK1_INFO	(0x00000ACE)
#define RXMapFifoSize	(0x00000B00)
#define RXMapStatus	(0x00000B02)
#define MsduThreshold	(0x00000B04)
#define DebugTxFlowCtl	(0x00000B06)
#define XmtDPQSuspFlush	(0x00000B08)
#define MSDUIdxFifoConfig	(0x00000B0A)
#define MSDUIdxFifoDef	(0x00000B0C)
#define BMCCore0TXAllMaxBuffers	(0x00000B0E)
#define BMCCore1TXAllMaxBuffers	(0x00000B10)
#define BMCDynAllocStatus1	(0x00000B12)
#define DMAMaxOutStBuffers	(0x00000B14)
#define SampleCollectStoreMaskLo	(0x00000B16)
#define SampleCollectStoreMaskHi	(0x00000B18)
#define SampleCollectMatchMaskLo	(0x00000B1A)
#define SampleCollectMatchMaskHi	(0x00000B1C)
#define SampleCollectMatchValueLo	(0x00000B1E)
#define SampleCollectMatchValueHi	(0x00000B20)
#define SampleCollectTriggerMaskLo	(0x00000B22)
#define SampleCollectTriggerMaskHi	(0x00000B24)
#define SampleCollectTriggerValueLo	(0x00000B26)
#define SampleCollectTriggerValueHi	(0x00000B28)
#define SampleCollectTransMaskLo	(0x00000B2A)
#define SampleCollectTransMaskHi	(0x00000B2C)
#define SampleCollectPlayCtrl		(0x00000B2E)
#define Core0BMCAllocStatusTID7	(0x00000B30)
#define Core1BMCAllocStatusTID7	(0x00000B32)
#define MsduFifoReachThreshold	(0x00000B34)
#define BMVpConfig	(0x00000B36)
#define DebugBMCStatus	(0x00000B38)
#define XmtTemplatePtrOffset	(0x00000B3A)
#define BMCCutThruConfig	(0x00000B3C)
#define BMCCutThruTestCfg0	(0x00000B3E)
#define BMCCutThruTestCfg1	(0x00000B40)
#define BMCCutThruTestCfg2	(0x00000B42)
#define BMCCutThruTestCfg3	(0x00000B44)
#define BMCCutThruTestCfg4	(0x00000B46)
#define SysMStartAddrHi	(0x00000B48)
#define SysMStartAddrLo	(0x00000B4A)
#define MSDUEntryLBufLen	(0x00000B4C)
#define BMCMaskAllocReq	(0x00000B4E)
#define DBG_LLMCFG	(0x00000B50)
#define DBG_LLMSTS	(0x00000B52)
#define AQMConfig	(0x00000B60)
#define AQMFifoDef	(0x00000B62)
#define AQM_REG_SEL	(0x00000B64)
#define AQMQMAP	(0x00000B66)
#define AQMCmd	(0x00000B68)
#define AQMConsMsdu	(0x00000B6A)
#define AQMDMACTL	(0x00000B6C)
#define AQMMaxIdx	(0x00000B6E)
#define AQMRcvdBA0	(0x00000B70)
#define AQMRcvdBA1	(0x00000B72)
#define AQMRcvdBA2	(0x00000B74)
#define AQMRcvdBA3	(0x00000B76)
#define AQMBaSSN	(0x00000B78)
#define AQMRefSN	(0x00000B7A)
#define AQMMaxAggLenLow	(0x00000B7C)
#define AQMMaxAggLenHi	(0x00000B7E)
#define AQMAggParams	(0x00000B80)
#define AQMMinMpduLen	(0x00000B82)
#define AQMMacAdjLen	(0x00000B84)
#define AQMMinCons	(0x00000B86)
#define MsduMinCons	(0x00000B88)
#define AQMAggStats	(0x00000B8A)
#define AQMAggNum	(0x00000B8C)
#define AQMAggLenLow	(0x00000B8E)
#define AQMAggLenHi	(0x00000B90)
#define AQMMpduLen	(0x00000B92)
#define AQMStartLoc	(0x00000B94)
#define AQMAggEntry	(0x00000B96)
#define AQMAggIdx	(0x00000B98)
#define AQMTxCnt	(0x00000B9A)
#define AQMAggRptr	(0x00000B9C)
#define AQMTxcntRptr	(0x00000B9E)
#define AQMCurTxcnt	(0x00000BA0)
#define AQMFiFoRptr	(0x00000BA2)
#define AQMFIFO_SOFDPtr	(0x00000BA4)
#define AQMFIFO_SWDCnt	(0x00000BA6)
#define AQMFIFO_TXDPtr_L	(0x00000BA8)
#define AQMFIFO_TXDPtr_ML	(0x00000BAA)
#define AQMFIFO_TXDPtr_MU	(0x00000BAC)
#define AQMFIFO_TXDPtr_H	(0x00000BAE)
#define AQMUpdBA0	(0x00000BB0)
#define AQMUpdBA1	(0x00000BB2)
#define AQMUpdBA2	(0x00000BB4)
#define AQMUpdBA3	(0x00000BB6)
#define AQMAckCnt	(0x00000BB8)
#define AQMConsCnt	(0x00000BBA)
#define AQMFifoRdy_L	(0x00000BBC)
#define AQMFifoRdy_H	(0x00000BBE)
#define AQMFifo_Status	(0x00000BC0)
#define AQMFifoFull_L	(0x00000BC2)
#define AQMFifoFull_H	(0x00000BC4)
#define AQMTBCP_Busy_L	(0x00000BC6)
#define AQMTBCP_Busy_H	(0x00000BC8)
#define AQMDMA_SuspFlush	(0x00000BCA)
#define AQMFIFOSusp_L	(0x00000BCC)
#define AQMFIFOSusp_H	(0x00000BCE)
#define AQMFIFO_SuspPend_L	(0x00000BD0)
#define AQMFIFO_SuspPend_H	(0x00000BD2)
#define AQMFIFOFlush_L	(0x00000BD4)
#define AQMFIFOFlush_H	(0x00000BD6)
#define AQMTXD_CTL	(0x00000BD8)
#define AQMTXD_RdOffset	(0x00000BDA)
#define AQMTXD_RdLen	(0x00000BDC)
#define AQMTXD_DestAddr	(0x00000BDE)
#define AQMTBCP_QSEL	(0x00000BE0)
#define AQMTBCP_Prio	(0x00000BE2)
#define AQMTBCP_PrioFifo	(0x00000BE4)
#define AQMFIFO_MPDULen	(0x00000BE6)
#define AQMTBCP_Max_ReqEntry	(0x00000BE8)
#define AQMTBCP_FCNT	(0x00000BEA)
#define AQMSOFP_MAXTHR	(0x00000BEC)
#define AQMTBCP_CHDIS	(0x00000BEE)
#define AQMSTATUS	(0x00000BF8)
#define AQMDBG_CTL	(0x00000BFA)
#define AQMDBG_DATA	(0x00000BFC)

#endif /* (D11_REV >= 64) && (D11_REV < 80) */
#if (D11_REV >= 80)
#define biststatus	(0x000c)	/* missing */
#define gptimer	(0x00000018)
#define usectimer	(0x0000001C)
#define intstat0	(0x00000020)
#define intmask0	(0x00000024)
#define intstat1	(0x00000028)
#define intmask1	(0x0000002C)
#define intstat2	(0x00000030)
#define intmask2	(0x00000034)
#define intstat3	(0x00000038)
#define intmask3	(0x0000003C)
#define intstat4	(0x00000040)
#define intmask4	(0x00000044)
#define intstat5	(0x00000048)
#define intmask5	(0x0000004C)
#define intstat6	(0x00000050)
#define intmask6	(0x00000054)
#define intstat7	(0x00000058)
#define intmask7	(0x0000005C)
#define intstat8	(0x00000060)
#define intmask8	(0x00000064)
#define intstat9	(0x00000068)
#define intmask9	(0x0000006C)
#define alt_intmask0	(0x00000070)
#define alt_intmask1	(0x00000074)
#define alt_intmask2	(0x00000078)
#define alt_intmask3	(0x0000007C)
#define alt_intmask4	(0x00000080)
#define alt_intmask5	(0x00000084)
#define alt_intmask6	(0x00000088)
#define alt_intmask7	(0x0000008C)
#define alt_intmask8	(0x00000090)
#define alt_intmask9	(0x00000094)
#define inddma	(0x0098)
#define IndAQMQSel	(0x000000C0)
#define intrcvlzy0	(0x00000100)
#define intrcvlzy1	(0x00000104)
#define intrcvlzy2	(0x00000108)
#define intrcvlazy3	(0x0000010C)
#define MACCONTROL	(0x00000120)
#define MACCOMMAND	(0x00000124)
#define MACINTSTATUS	(0x00000128)
#define MACINTMASK	(0x0000012C)
#define XMT_TEMPLATE_RW_PTR	(0x00000130)
#define XMT_TEMPLATE_RW_DATA	(0x00000134)
#define PMQHOSTDATA	(0x00000140)
#define PMQPATL	(0x00000144)
#define PMQPATH	(0x00000148)
#define CHNSTATUS	(0x00000150)
#define PSM_DEBUG	(0x00000154)
#define PHY_DEBUG	(0x00000158)
#define MacCapability	(0x0000015C)
#define objaddr	(0x0160)	/* missing */
#define objdata	(0x0164)	/* missing */
#define ALT_MACINTSTATUS	(0x00000168)
#define ALT_MACINTMASK	(0x0000016C)
#define FrmTxStatus	(0x00000170)
#define FrmTxStatus2	(0x00000174)
#define FrmTxStatus3	(0x00000178)
#define FrmTxStatus4	(0x0000017C)
#define TSFTimerLow	(0x00000180)
#define TSFTimerHigh	(0x00000184)
#define CFPRep	(0x00000188)
#define CFPStart	(0x0000018C)
#define CFPMaxDur	(0x00000190)
#define AvbRxTimeStamp	(0x00000194)
#define AvbTxTimeStamp	(0x00000198)
#define MacControl1	(0x000001A0)
#define MacHWCap1	(0x000001A4)
#define GatedClkEn	(0x000001A8)
#define MacPatchCtrl	(0x000001AC)
#define statctr2	(0x01d8)	/* missing */
#define statctr3	(0x01dc)	/* missing */
#define ClockCtlStatus	(0x000001E0)
#define Workaround	(0x000001E4)
#define POWERCTL	(0x000001E8)
#define xmt0ctl	(0x00000200)
#define xmt0ptr	(0x00000204)
#define xmt0addrlow	(0x00000208)
#define xmt0addrhigh	(0x0000020C)
#define xmt0stat0	(0x00000210)
#define xmt0stat1	(0x00000214)
#define xmt0fifoctl	(0x00000218)
#define xmt0fifodata	(0x0000021C)
#define rcv0ctl	(0x00000220)
#define rcv0ptr	(0x00000224)
#define rcv0addrlow	(0x00000228)
#define rcv0addrhigh	(0x0000022C)
#define rcv0stat0	(0x00000230)
#define rcv0stat1	(0x00000234)
#define rcv0fifoctl	(0x00000238)
#define rcv0fifodata	(0x0000023C)
#define xmt1ctl	(0x00000240)
#define xmt1ptr	(0x00000244)
#define xmt1addrlow	(0x00000248)
#define xmt1addrhigh	(0x0000024C)
#define xmt1stat0	(0x00000250)
#define xmt1stat1	(0x00000254)
#define xmt1fifoctl	(0x00000258)
#define xmt1fifodata	(0x0000025C)
#define rcv1ctl	(0x00000260)
#define rcv1ptr	(0x00000264)
#define rcv1addrlow	(0x00000268)
#define rcv1addrhigh	(0x0000026C)
#define rcv1stat0	(0x00000270)
#define rcv1stat1	(0x00000274)
#define rcv1fifoctl	(0x00000278)
#define rcv1fifodata	(0x0000027C)
#define xmt2ctl	(0x00000280)
#define xmt2ptr	(0x00000284)
#define xmt2addrlow	(0x00000288)
#define xmt2addrhigh	(0x0000028C)
#define xmt2stat0	(0x00000290)
#define xmt2stat1	(0x00000294)
#define xmt2fifoctl	(0x00000298)
#define xmt2fifodata	(0x0000029C)
#define rcv2ctl	(0x000002A0)
#define rcv2ptr	(0x000002A4)
#define rcv2addrlow	(0x000002A8)
#define rcv2addrhigh	(0x000002AC)
#define rcv2stat0	(0x000002B0)
#define rcv2stat1	(0x000002B4)
#define xmt3ctl	(0x000002C0)
#define xmt3ptr	(0x000002C4)
#define xmt3addrlow	(0x000002C8)
#define xmt3addrhigh	(0x000002CC)
#define xmt3stat0	(0x000002D0)
#define xmt3stat1	(0x000002D4)
#define xmt3fifoctl	(0x000002D8)
#define xmt3fifodata	(0x000002DC)
#define xmt4ctl	(0x00000300)
#define xmt4ptr	(0x00000304)
#define xmt4addrlow	(0x00000308)
#define xmt4addrhigh	(0x0000030C)
#define xmt4stat0	(0x00000310)
#define xmt4stat1	(0x00000314)
#define xmt4fifoctl	(0x00000318)
#define xmt4fifodata	(0x0000031C)
#define xmt5ctl	(0x00000340)
#define xmt5ptr	(0x00000344)
#define xmt5addrlow	(0x00000348)
#define xmt5addrhigh	(0x0000034C)
#define xmt5stat0	(0x00000350)
#define xmt5stat1	(0x00000354)
#define xmt5fifoctl	(0x00000358)
#define xmt5fifodata	(0x0000035C)
#define fifobase	(0x00000380)
#define fifodatalow	(0x00000384)
#define fifodatahigh	(0x00000388)
#define aggfifocnt	(0x0390)	/* missing */
#define aggfifodata	(0x0394)	/* missing */
#define DebugStoreMask	(0x00000398)
#define DebugTriggerMask	(0x0000039C)
#define DebugTriggerValue	(0x000003A0)
#define HostFCBSCmdPtr	(0x000003A4)
#define HostFCBSDataPtr	(0x000003A8)
#define HostCtrlStsReg	(0x000003AC)
#define RxFilterEn	(0x000003B4)
#define RxHwaCtrl	(0x000003B8)
#define radioregaddr_cross	(0x000003C8)
#define radioregdata_cross	(0x000003CA)
#define radioregaddr	(0x000003D8)
#define radioregdata	(0x000003DA)
#define rfdisabledly	(0x000003DC)
#define PHY_REG_0	(0x000003E0)
#define PHY_REG_1	(0x000003E2)
#define PHY_REG_2	(0x000003E4)
#define PHY_REG_3	(0x000003E6)
#define PHY_REG_4	(0x000003E8)
#define PHY_REG_5	(0x000003EA)
#define PHY_REG_7	(0x000003EC)
#define PHY_REG_6	(0x000003EE)
#define PHY_REG_8	(0x000003F0)
#define PHY_REG_9	(0x000003F2)
#define PHY_REG_A	(0x000003F4)
#define PHY_REG_B	(0x000003F6)
#define PHY_REG_C	(0x000003F8)
#define PHY_REG_D	(0x000003FA)
#define PHY_REG_ADDR	(0x000003FC)
#define PHY_REG_DATA	(0x000003FE)
#define SHM_BUF_BASE	(0x00000402)
#define SHM_BYT_CNT	(0x00000404)
#define RCV_FIFO_CTL	(0x00000406)
#define RCV_CTL	(0x00000408)
#define RCV_FRM_CNT	(0x0000040A)
#define RXE_RXCNT	(0x0000040C)
#define RXE_PLCP_LEN	(0x0000040E)
#define RCV_FRM_CNT_Q0	(0x00000410)
#define RCV_FRM_CNT_Q1	(0x00000412)
#define RCV_WRD_CNT_Q0	(0x00000414)
#define RCV_WRD_CNT_Q1	(0x00000416)
#define RCV_RXFIFO_WRBURST	(0x00000418)
#define RCV_PHYFIFO_WRDCNT	(0x0000041A)
#define RCV_BM_STARTPTR_Q0	(0x0000041C)
#define RCV_BM_ENDPTR_Q0	(0x0000041E)
#define PHY_MODE	(0x00000420)
#define RCV_BM_STARTPTR_Q1	(0x00000422)
#define RCV_BM_ENDPTR_Q1	(0x00000424)
#define RCV_COPYCNT_Q1	(0x00000426)
#define SHM_RXE_ADDR	(0x0000042C)
#define RcvAMPDUCtl0	(0x0000042E)
#define RcvAMPDUCtl1	(0x00000430)
#define RCV_CTL1	(0x00000432)
#define RCV_LFIFO_STS	(0x00000434)
#define RCV_AMPDU_STS	(0x00000436)
#define LtrRxTimer	(0x0000043A)
#define LtrRxWordsWatermark	(0x0000043C)
#define LtrRxCntWatermark	(0x0000043E)
#define RCVLB_DAGG_CTL	(0x00000442)
#define RcvFifo0Len	(0x00000444)
#define RcvFifo1Len	(0x00000446)
#define RXE_RXDMASTATUS_CNT	(0x00000448)
#define RXE_CTX_FIFO_CTRL	(0x00000454)
#define RXE_CTX_FIFO_PORT_ADDR	(0x00000456)
#define RXE_CTX_FIFO_PORT_WR_DATA	(0x00000458)
#define RXE_CTX_FIFO_PORT_RD_DATA	(0x0000045A)
#define RXE_CTX_NP_FIFO_STATS	(0x0000045C)
#define RXE_CTX_HP_FIFO_STATS	(0x0000045E)
#define RCV_STATUS_LEN	(0x00000460)
#define RCV_SHM_STADDR	(0x00000462)
#define RCV_SHM_STCNT	(0x00000464)
#define RXE_PHYRS_0	(0x00000466)
#define RXE_PHYRS_1	(0x00000468)
#define RXE_PHYRS_2	(0x0000046A)
#define RXE_PHYRS_3	(0x0000046C)
#define RXE_PHYRS_4	(0x0000046E)
#define RXE_PHYRS_5	(0x00000470)
#define RXE_STATUS1	(0x00000472)
#define RXE_STATUS2	(0x00000474)
#define RXE_STATUS3	(0x00000476)
#define RXE_PHYRS_ADDR	(0x00000478)
#define RXE_PHYRS_DATA	(0x0000047A)
#define RXE_STS_AUX_0	(0x0000047C)
#define RXE_STS_AUX_1	(0x0000047E)
#define RXE_STS_AUX_2	(0x00000480)
#define RXE_STS_AUX_3	(0x00000482)
#define RcvHdrConvCtrlSts	(0x00000484)
#define RcvHdrConvSts	(0x00000486)
#define RcvHdrConvSts1	(0x00000488)
#define RXE_PhyStsBitMap_0	(0x0000048A)
#define RXE_PhyStsBitMap_1	(0x0000048C)
#define RXE_PhyStsBitMap_2	(0x0000048E)
#define RXE_PhyStsBitMap_3	(0x00000490)
#define RXE_PhyStsShmAddr	(0x00000492)
#define RXBM_DBG_SEL	(0x00000494)
#define RXBM_DBG_DATA	(0x00000496)
#define RDFBD_CTL0	(0x00000498)
#define RXE_ERRVAL	(0x0000049A)
#define RXE_ERRMASK	(0x0000049C)
#define MHP_Status	(0x000004A0)
#define MHP_FC	(0x000004A2)
#define MHP_DUR	(0x000004A4)
#define MHP_SC	(0x000004A6)
#define MHP_QOS	(0x000004A8)
#define MHP_HTC_H	(0x000004AA)
#define MHP_HTC_L	(0x000004AC)
#define MHP_Addr1_H	(0x000004AE)
#define MHP_Addr1_M	(0x000004B0)
#define MHP_Addr1_L	(0x000004B2)
#define MHP_Addr2_H	(0x000004B4)
#define MHP_Addr2_M	(0x000004B6)
#define MHP_Addr2_L	(0x000004B8)
#define MHP_Addr3_H	(0x000004BA)
#define MHP_Addr3_M	(0x000004BC)
#define MHP_Addr3_L	(0x000004BE)
#define MHP_Addr4_H	(0x000004C0)
#define MHP_Addr4_M	(0x000004C2)
#define MHP_Addr4_L	(0x000004C4)
#define MHP_CFC	(0x000004C6)
#define AMT_CTL	(0x000004E0)
#define AMT_Status	(0x000004E2)
#define AMT_Limit	(0x000004E4)
#define AMT_Attr	(0x000004E6)
#define AMT_MATCH1	(0x000004E8)
#define AMT_MATCH2	(0x000004EA)
#define AMT_Table_Addr	(0x000004EC)
#define AMT_Table_Data	(0x000004EE)
#define AMT_Table_Val	(0x000004F0)
#define AMT_DBG_SEL	(0x000004F2)
#define AMT_MATCH	(0x000004F4)
#define AMT_ATTR_A1	(0x000004F6)
#define AMT_ATTR_A2	(0x000004F8)
#define AMT_ATTR_A3	(0x000004FA)
#define AMT_ATTR_BSSID	(0x000004FC)
#define TXBA_CTL	(0x00000500)
#define TXBA_DataSel	(0x00000502)
#define TXBA_Data	(0x00000504)
#define RXE_TXBA_CTL2	(0x00000506)
#define MULTITID_STATUS	(0x00000508)
#define FP_SHM_OFFSET	(0x0000050A)
#define FP_CTL	(0x0000050C)
#define BA_INFO_ACCESS	(0x0000050E)
#define BA_INFO_DATA	(0x00000510)
#define FP_CONFIG	(0x00000512)
#define FP_PATTERN1	(0x00000514)
#define FP_MASK	(0x00000516)
#define FP_STATUS	(0x00000518)
#define FP_PATTERN2	(0x0000051A)
#define FP_PATTERN3	(0x0000051C)
#define FP_SUB_PTRN	(0x0000051E)
#define EXT_IHR_ADDR	(0x00000520)
#define EXT_IHR_DATA	(0x00000522)
#define EXT_IHR_STATUS	(0x00000524)
#define RDO_IHR_ADDR	(0x00000526)
#define RDO_IHR_DATA	(0x00000528)
#define RDO_IHR_STATUS	(0x0000052A)
#define VRDO_IHR_ADDR	(0x0000052C)
#define VRDO_IHR_DATA	(0x0000052E)
#define VRDO_IHR_STATUS	(0x00000530)
#define phyOOBSts	(0x00000532)
#define phyoobAddr	(0x00000534)
#define phyoobData	(0x00000536)
#define CRSStatus	(0x00000538)
#define OtherMac_HWStatus_Lo	(0x0000053A)
#define OtherMac_HWStatus_Hi	(0x0000053C)
#define DAGG_CTL2	(0x00000540)
#define DAGG_BYTESLEFT	(0x00000542)
#define DAGG_SH_OFFSET	(0x00000544)
#define DAGG_STAT	(0x00000546)
#define DAGG_LEN	(0x00000548)
#define DAGG_LEN_THR	(0x0000054A)
#define RoeCtrl	(0x00000554)
#define RoeStatus	(0x00000556)
#define RoeIPChkSum	(0x00000558)
#define RoeTCPUDPChkSum	(0x0000055A)
#define RoeStatus1	(0x0000055C)
#define PSOCtl	(0x00000560)
#define PSORxWordsWatermark	(0x00000562)
#define PSORxCntWatermark	(0x00000564)
#define PSOCurRxFramePtrs	(0x00000566)
#define PSOOBFFStatus	(0x00000568)
#define OBFFCtl	(0x00000570)
#define OBFFRxWordsWatermark	(0x00000572)
#define OBFFRxCntWatermark	(0x00000574)
#define AVB_RXTIMESTAMP_L	(0x0000057C)
#define AVB_RXTIMESTAMP_H	(0x0000057E)
#define TSF_CTL	(0x00000580)
#define TSF_STAT	(0x00000582)
#define TSF_CFP_STRT_L	(0x00000584)
#define TSF_CFP_STRT_H	(0x00000586)
#define TSF_CFP_END_L	(0x00000588)
#define TSF_CFP_END_H	(0x0000058A)
#define TSF_CFP_MAX_DUR	(0x0000058C)
#define TSF_CFP_REP_L	(0x0000058E)
#define TSF_CFP_REP_H	(0x00000590)
#define TSF_CFP_PRE_TBTT	(0x00000592)
#define TSF_CFP_CFP_D0_L	(0x00000594)
#define TSF_CFP_CFP_D0_H	(0x00000596)
#define TSF_CFP_CFP_D1_L	(0x00000598)
#define TSF_CFP_CFP_D1_H	(0x0000059A)
#define TSF_CFP_CFP_D2_L	(0x0000059C)
#define TSF_CFP_CFP_D2_H	(0x0000059E)
#define TSF_CFP_TXOP_SQS_L	(0x000005A0)
#define TSF_CFP_TXOP_SQS_H	(0x000005A2)
#define TSF_CFP_TXOP_PQS	(0x000005A4)
#define TSF_CFP_TXOP_SQD_L	(0x000005A6)
#define TSF_CFP_TXOP_SQD_H	(0x000005A8)
#define TSF_CFP_TXOP_PQD	(0x000005AA)
#define TSF_FES_DUR	(0x000005AC)
#define TSF_CLK_FRAC_L	(0x000005AE)
#define TSF_CLK_FRAC_H	(0x000005B0)
#define TSF_TMR_TSF_L	(0x000005B2)
#define TSF_TMR_TSF_ML	(0x000005B4)
#define TSF_TMR_TSF_MU	(0x000005B6)
#define TSF_TMR_TSF_H	(0x000005B8)
#define TSF_TMR_TX_OFFSET	(0x000005BA)
#define TSF_TMR_RX_OFFSET	(0x000005BC)
#define TSF_TMR_RX_TS	(0x000005BE)
#define TSF_TMR_TX_TS	(0x000005C0)
#define TSF_TMR_RX_END_TS	(0x000005C2)
#define TSF_TMR_DELTA	(0x000005C4)
#define TSF_RANDOM	(0x000005C6)
#define RAND_SEED_0	(0x000005C8)
#define RAND_SEED_1	(0x000005CA)
#define RAND_SEED_2	(0x000005CC)
#define TSF_ADJUST	(0x000005CE)
#define TSF_PHY_HDR_TM	(0x000005D0)
#define TSF_ADJ_CTL	(0x000005DA)
#define TSF_ADJ_PORTAL	(0x000005DC)
#define TSF_ILP_PERIOD_INT	(0x000005DE)
#define TSF_ILP_PERIOD_FRAC	(0x000005E0)
#define RDF_CTL0	(0x000005E4)
#define RDF_CTL1	(0x000005E6)
#define RDF_CTL2	(0x000005E8)
#define RDF_CTL3	(0x000005EA)
#define RDF_CTL4	(0x000005EC)
#define RDF_CTL5	(0x000005EE)
#define RDF_STAT1	(0x000005F0)
#define RDF_STAT2	(0x000005F2)
#define RDF_STAT3	(0x000005F4)
#define RDF_STAT4	(0x000005F6)
#define RDF_STAT5	(0x000005F8)
#define RDF_STAT6	(0x000005FA)
#define RDF_STAT7	(0x000005FC)
#define RDF_STAT8	(0x000005FE)
#define TSF_GPT_0_STAT	(0x00000600)
#define TSF_GPT_1_STAT	(0x00000602)
#define TSF_GPT_0_CTR_L	(0x00000604)
#define TSF_GPT_1_CTR_L	(0x00000606)
#define TSF_GPT_0_CTR_H	(0x00000608)
#define TSF_GPT_1_CTR_H	(0x0000060A)
#define TSF_GPT_0_VAL_L	(0x0000060C)
#define TSF_GPT_1_VAL_L	(0x0000060E)
#define TSF_GPT_0_VAL_H	(0x00000610)
#define TSF_GPT_1_VAL_H	(0x00000612)
#define TSF_GPT_2_STAT	(0x00000614)
#define TSF_GPT_2_CTR_L	(0x00000616)
#define TSF_GPT_2_CTR_H	(0x00000618)
#define TSF_GPT_2_VAL_L	(0x0000061A)
#define TSF_GPT_2_VAL_H	(0x0000061C)
#define TSF_GPT_ALL_STAT	(0x0000061E)
#define MAC_MEM_INFO_0	(0x00000620)
#define MAC_MEM_INFO_1	(0x00000622)
#define MAC_BANKX_INDEX	(0x00000624)
#define MAC_BANKX_SIZE	(0x00000626)
#define MAC_BANKX_INFO	(0x00000628)
#define MAC_BANKX_CTRL	(0x0000062A)
#define MAC_BANKX_ACTIVE_PDA	(0x0000062C)
#define MAC_BANKX_SLEEP_PDA	(0x0000062E)
#define CLK_GATE_REQ0	(0x00000630)
#define CLK_GATE_REQ1	(0x00000632)
#define CLK_GATE_REQ2	(0x00000634)
#define CLK_GATE_UCODE_REQ0	(0x00000636)
#define CLK_GATE_UCODE_REQ1	(0x00000638)
#define CLK_GATE_UCODE_REQ2	(0x0000063A)
#define CLK_GATE_STRETCH0	(0x0000063C)
#define CLK_GATE_STRETCH1	(0x0000063E)
#define CLK_GATE_MISC	(0x00000640)
#define CLK_GATE_DIV_CTRL	(0x00000642)
#define CLK_GATE_PHY_CLK_CTRL	(0x00000644)
#define CLK_GATE_STS	(0x00000646)
#define CLK_GATE_EXT_REQ0	(0x00000648)
#define CLK_GATE_EXT_REQ1	(0x0000064A)
#define CLK_GATE_EXT_REQ2	(0x0000064C)
#define CLK_GATE_UCODE_PHY_CLK_CTRL	(0x0000064E)
#define PMQ_CTL	(0x00000660)
#define PMQ_STATUS	(0x00000662)
#define PMQ_PAT_0	(0x00000664)
#define PMQ_PAT_1	(0x00000666)
#define PMQ_PAT_2	(0x00000668)
#define PMQ_DAT	(0x0000066A)
#define PMQ_DAT_OR_MAT	(0x0000066C)
#define PMQ_DAT_OR_ALL	(0x0000066E)
#define PMQ_ADDTHR	(0x0000067C)
#define IFS_SIFS_RX_TX_TX	(0x00000680)
#define IFS_SIFS_NAV_TX	(0x00000682)
#define IFS_SLOT	(0x00000684)
#define IFS_EIFS	(0x00000686)
#define IFS_CTL	(0x00000688)
#define IFS_BOFF_CTR	(0x0000068A)
#define IFS_SLOT_CTR	(0x0000068C)
#define IFS_FREE_SLOTS	(0x0000068E)
#define IFS_STAT	(0x00000690)
#define IFS_MEDBUSY_CTR	(0x00000692)
#define IFS_TX_DUR	(0x00000694)
#define IFS_RIFS_TIME	(0x00000696)
#define IFS_STAT1	(0x00000698)
#define IFS_EDCAPRI	(0x0000069A)
#define IFS_AIFSN	(0x0000069C)
#define IFS_CTL1	(0x0000069E)
#define IFS_STAT2	(0x000006A0)
#define IFS_CTL_SEL_PRICRS	(0x000006A2)
#define IFS_CTL_SEL_SECCRS	(0x000006A4)
#define IFS_STAT_EDCRS160M	(0x000006A6)
#define CRSEDCntrCtrl	(0x000006A8)
#define CRSEDCntrAddr	(0x000006AA)
#define CRSEDCntrData	(0x000006AC)
#define EXT_STAT_EDCRS160M	(0x000006AE)
#define SLOW_CTL	(0x000006C0)
#define SLOW_TIMER_L	(0x000006C2)
#define SLOW_TIMER_H	(0x000006C4)
#define SLOW_FRAC	(0x000006C6)
#define FAST_PWRUP_DLY	(0x000006C8)
#define SLOW_PER	(0x000006CA)
#define SLOW_PER_FRAC	(0x000006CC)
#define SLOW_CALTIMER_L	(0x000006CE)
#define SLOW_CALTIMER_H	(0x000006D0)
#define NAV_CTL	(0x000006E0)
#define NAV_STAT	(0x000006E2)
#define NAV_CNTR_L	(0x000006E4)
#define NAV_CNTR_H	(0x000006E6)
#define NAV_TBTT_NOW_L	(0x000006E8)
#define NAV_TBTT_NOW_H	(0x000006EA)
#define NAV_DUR	(0x000006EC)
#define NAV_DELTA_L	(0x000006EE)
#define NAV_DELTA_H	(0x000006F0)
#define NAV_CTSTO	(0x000006F2)
#define WEP_CTL	(0x00000700)
#define WEP_STAT	(0x00000702)
#define WEP_HDRLOC	(0x00000704)
#define WEP_PSDULEN	(0x00000708)
#define WEP_KEY_ADDR	(0x0000070A)
#define WEP_KEY_DATA	(0x0000070C)
#define WEP_ADDR	(0x0000070E)
#define WEP_DATA	(0x00000710)
#define WEP_HWKEY_ADDR	(0x00000712)
#define WEP_HWKEY_LEN	(0x00000714)
#define WEP_HWMICK_ADDR	(0x00000716)
#define WEP_HWMICK_LEN	(0x00000718)
#define BTCX_CTL	(0x00000740)
#define BTCX_STAT	(0x00000742)
#define BTCX_TRANSCTL	(0x00000744)
#define BTCX_PRIORITYWIN	(0x00000746)
#define BTCX_TXCONFTIMER	(0x00000748)
#define BTCX_PRISELTIMER	(0x0000074A)
#define BTCX_PRV_RFACT_TIMER	(0x0000074C)
#define BTCX_CUR_RFACT_TIMER	(0x0000074E)
#define BTCX_RFACT_DUR_TIMER	(0x00000750)
#define ERCX_CTL	(0x00000752)
#define ERCX_STAT	(0x00000754)
#define ERCX_TRANSCTL	(0x00000756)
#define ERCX_PRIORITYWIN	(0x00000758)
#define ERCX_TXCONFTIMER	(0x0000075A)
#define ERCX_PRISELTIMER	(0x0000075C)
#define ERCX_PRV_RFACT_TIMER	(0x0000075E)
#define ERCX_CUR_RFACT_TIMER	(0x00000760)
#define ERCX_RFACT_DUR_TIMER	(0x00000762)
#define BTCX_ECI_ADDR	(0x00000764)
#define BTCX_ECI_DATA	(0x00000766)
#define BTCX_ECI_MASK_ADDR	(0x00000768)
#define BTCX_ECI_MASK_DATA	(0x0000076A)
#define COEX_IO_MASK	(0x0000076C)
#define BTCX_ECI_EVENT_ADDR	(0x0000076E)
#define BTCX_ECI_EVENT_DATA	(0x00000770)
#define PSM_SLEEP_TMR	(0x00000780)
#define PSM_MAC_CTLH	(0x00000782)
#define PSM_MAC_INTSTAT_L	(0x00000784)
#define PSM_MAC_INTSTAT_H	(0x00000786)
#define PSM_MAC_INTMASK_L	(0x00000788)
#define PSM_MAC_INTMASK_H	(0x0000078A)
#define PSM_MACCOMMAND	(0x0000078C)
#define PSM_MUL	(0x0000078E)
#define PSM_MACCONTROL1	(0x00000790)
#define PSM_ALT_MAC_INTSTATUS_L	(0x00000792)
#define PSM_ALT_MAC_INTSTATUS_H	(0x00000794)
#define PSM_ALT_MAC_INTMASK_L	(0x00000796)
#define PSM_ALT_MAC_INTMASK_H	(0x00000798)
#define PsmMboxAddr	(0x0000079A)
#define PsmMboxData	(0x0000079C)
#define PsmMboxOutSts	(0x0000079E)
#define PsmMboxEvent	(0x000007A0)
#define PSMSrchCtrlStatus	(0x000007A2)
#define PSMSrchBase	(0x000007A4)
#define PSMSrchLimit	(0x000007A6)
#define PSMSrchAddress	(0x000007A8)
#define PSMSrchData	(0x000007AA)
#define DMP_OOB_AIN_MASK	(0x000007AC)
#define PSM_WAKEUP_EVENT	(0x000007AE)
#define HWA_MAC_IF_CTL	(0x000007B2)
#define PSM_PHY_CTL	(0x000007C0)
#define PSM_ERR_PC	(0x000007C4)
#define PSM_IHR_ERR	(0x000007C6)
#define SubrStkStatus	(0x000007D2)
#define SubrStkRdPtr	(0x000007D4)
#define SubrStkRdData	(0x000007D6)
#define PSM_STAT_SEL	(0x000007D8)
#define PSMPowerReqStatus	(0x000007E0)
#define SBRegAddr	(0x000007E2)
#define SBRegDataL	(0x000007E4)
#define SBRegDataH	(0x000007E6)
#define PSMCoreCtlStat	(0x000007E8)
#define PSMWorkaround	(0x000007EA)
#define SbAddrLL	(0x000007EC)
#define SbAddrL	(0x000007EE)
#define SbAddrH	(0x000007F0)
#define SbAddrHH	(0x000007F2)
#define PSM_TXMEM_PDA	(0x000007F4)
#define PSM_BRED_0	(0x00000800)
#define PSM_BRED_1	(0x00000802)
#define PSM_BRED_2	(0x00000804)
#define PSM_BRED_3	(0x00000806)
#define PSM_BRCL_0	(0x00000808)
#define PSM_BRCL_1	(0x0000080A)
#define PSM_BRCL_2	(0x0000080C)
#define PSM_BRCL_3	(0x0000080E)
#define PSM_BRPO_0	(0x00000810)
#define PSM_BRPO_1	(0x00000812)
#define PSM_BRPO_2	(0x00000814)
#define PSM_BRPO_3	(0x00000816)
#define PSM_BRWK_0	(0x00000818)
#define PSM_BRWK_1	(0x0000081A)
#define PSM_BRWK_2	(0x0000081C)
#define PSM_BRWK_3	(0x0000081E)
#define PSM_INTSEL_0	(0x00000820)
#define PSM_INTSEL_1	(0x00000822)
#define PSM_INTSEL_2	(0x00000824)
#define PSM_INTSEL_3	(0x00000826)
#define PSM_STAT_CTR0_L	(0x00000828)
#define PSM_STAT_CTR0_H	(0x0000082A)
#define PSM_STAT_CTR1_L	(0x0000082C)
#define PSM_STAT_CTR1_H	(0x0000082E)
#define PSM_BRC_0	(0x00000830)
#define PSM_BRC_1	(0x00000832)
#define PSM_BASE_0	(0x00000840)
#define PSM_BASE_1	(0x00000842)
#define PSM_BASE_2	(0x00000844)
#define PSM_BASE_3	(0x00000846)
#define PSM_BASE_4	(0x00000848)
#define PSM_BASE_5	(0x0000084A)
#define PSM_BASE_6	(0x0000084C)
#define PSM_BASE_7	(0x0000084E)
#define PSM_BASE_8	(0x00000850)
#define PSM_BASE_9	(0x00000852)
#define PSM_BASE_10	(0x00000854)
#define PSM_BASE_11	(0x00000856)
#define PSM_BASE_12	(0x00000858)
#define PSM_BASE_13	(0x0000085A)
#define PSM_GPIOIN	(0x00000860)
#define PSM_GPIOOUT	(0x00000862)
#define PSM_GPIOEN	(0x00000864)
#define PSM_CHK0_CMD	(0x00000866)
#define PSM_CHK0_SEL	(0x00000868)
#define PSM_CHK0_ERR	(0x0000086A)
#define PSM_CHK0_INFO	(0x0000086C)
#define PSM_CHK1_CMD	(0x0000086E)
#define PSM_CHK1_SEL	(0x00000870)
#define PSM_CHK1_ERR	(0x00000872)
#define PSM_CHK1_INFO	(0x00000874)
#define GpioOut	(0x00000876)
#define PhyDebugL	(0x00000878)
#define PhyDebugH	(0x0000087A)
#define StrtCmdPtrIHR	(0x00000880)
#define StrtDataPtrIHR	(0x00000882)
#define UcodeCtrlStsReg	(0x00000884)
#define FastExtIHRAddr	(0x00000886)
#define FastExtIHRData	(0x00000888)
#define FastRadioIHRAddr	(0x0000088A)
#define FastRadioIHRData	(0x0000088C)
#define UcodeFcbsRunTimeCnt	(0x0000088E)
#define HebPortalAddr	(0x000008A0)
#define HebPortalData	(0x000008A2)
#define HEBPreEventStateBitmap1	(0x000008A4)
#define HEBStartEventStateBitmap1	(0x000008A6)
#define HEBEndEventStateBitmap1	(0x000008A8)
#define TXE_BV_0	(0x000008C0)
#define TXE_BV_1	(0x000008C2)
#define TXE_BV_2	(0x000008C4)
#define TXE_BV_3	(0x000008C6)
#define TXE_BV_4	(0x000008C8)
#define TXE_BV_5	(0x000008CA)
#define TXE_BV_6	(0x000008CC)
#define TXE_BV_7	(0x000008CE)
#define TXE_BV_8	(0x000008D0)
#define TXE_BV_9	(0x000008D2)
#define TXE_BV_10	(0x000008D4)
#define TXE_BV_11	(0x000008D6)
#define TXE_BV_12	(0x000008D8)
#define TXE_BV_13	(0x000008DA)
#define TXE_BV_14	(0x000008DC)
#define TXE_BV_15	(0x000008DE)
#define TXE_BV_16	(0x000008E0)
#define TXE_BV_17	(0x000008E2)
#define TXE_BV_18	(0x000008E4)
#define TXE_BV_19	(0x000008E6)
#define TXE_BV_20	(0x000008E8)
#define TXE_BV_21	(0x000008EA)
#define TXE_BV_22	(0x000008EC)
#define TXE_BV_23	(0x000008EE)
#define TXE_BV_24	(0x000008F0)
#define TXE_BV_25	(0x000008F2)
#define TXE_BV_26	(0x000008F4)
#define TXE_BV_27	(0x000008F6)
#define TXE_BV_28	(0x000008F8)
#define TXE_BV_29	(0x000008FA)
#define TXE_BV_30	(0x000008FC)
#define TXE_BV_31	(0x000008FE)
#define TXE_CTL	(0x00000900)
#define TXE_CTL1	(0x00000902)
#define TXE_AUX	(0x00000906)
#define TXE_TS_LOC	(0x00000908)
#define TXE_TIME_OUT	(0x0000090A)
#define TXE_WM_0	(0x0000090C)
#define TXE_WM_1	(0x0000090E)
#define XmtShmAddr	(0x00000910)
#define XmtDMABusy	(0x00000912)
#define XmtDPQSuspFlush	(0x00000914)
#define TxSerialCtl	(0x00000918)
#define MacHdrFromShmLen	(0x0000091A)
#define XMT_AMPDU_CTL	(0x0000091C)
#define XMT_AMPDU_LEN	(0x0000091E)
#define XMT_AMPDU_CRC	(0x00000920)
#define TXAMPDUDelim	(0x00000922)
#define XMT_AMPDU_DLIM_H	(0x00000924)
#define TxPlcpHtSig3	(0x00000926)
#define TXE_BM_0	(0x00000940)
#define TXE_BM_1	(0x00000942)
#define TXE_BM_2	(0x00000944)
#define TXE_BM_3	(0x00000946)
#define TXE_BM_4	(0x00000948)
#define TXE_BM_5	(0x0000094A)
#define TXE_BM_6	(0x0000094C)
#define TXE_BM_7	(0x0000094E)
#define TXE_BM_8	(0x00000950)
#define TXE_BM_9	(0x00000952)
#define TXE_BM_10	(0x00000954)
#define TXE_BM_11	(0x00000956)
#define TXE_BM_12	(0x00000958)
#define TXE_BM_13	(0x0000095A)
#define TXE_BM_14	(0x0000095C)
#define TXE_BM_15	(0x0000095E)
#define TXE_BM_16	(0x00000960)
#define TXE_BM_17	(0x00000962)
#define TXE_BM_18	(0x00000964)
#define TXE_BM_19	(0x00000966)
#define TXE_BM_20	(0x00000968)
#define TXE_BM_21	(0x0000096A)
#define TXE_BM_22	(0x0000096C)
#define TXE_BM_23	(0x0000096E)
#define TXE_BM_24	(0x00000970)
#define TXE_BM_25	(0x00000972)
#define TXE_BM_26	(0x00000974)
#define TXE_BM_27	(0x00000976)
#define TXE_BM_28	(0x00000978)
#define TXE_BM_29	(0x0000097A)
#define TXE_BM_30	(0x0000097C)
#define TXE_BM_31	(0x0000097E)
#define TXE_STATUS	(0x00000980)
#define BytCntInTxFrmLo	(0x00000984)
#define BytCntInTxFrmHi	(0x00000986)
#define TXE_STATUS2	(0x00000988)
#define TXE_STATUS1	(0x0000098A)
#define TXE_FRMSTAT_ADDR	(0x0000098C)
#define TXE_FRMSTAT_DATA	(0x0000098E)
#define AVB_TXTIMESTAMP_L	(0x00000994)
#define AVB_TXTIMESTAMP_H	(0x00000996)
#define XmtTemplateDataLo	(0x00000998)
#define XmtTemplateDataHi	(0x0000099A)
#define XmtTemplatePtr	(0x0000099C)
#define XmtTemplatePtrOffset	(0x0000099E)
#define XmtFIFOFullThreshold	(0x000009B4)
#define XmtFifoFrameCnt	(0x000009B6)
#define BMCReadReq	(0x000009B8)
#define BMCReadOffset	(0x000009BA)
#define BMCReadLength	(0x000009BC)
#define BMCReadStatus	(0x000009BE)
#define PsmMSDUAccess	(0x000009C0)
#define MSDUEntryBufCnt	(0x000009C2)
#define MSDUEntryStartIdx	(0x000009C4)
#define MSDUEntryEndIdx	(0x000009C6)
#define BMCCmd1	(0x000009C8)
#define BMCDynAllocStatus	(0x000009CA)
#define BMCCTL	(0x000009CC)
#define BMCConfig	(0x000009CE)
#define BMCStartAddr	(0x000009D0)
#define BMCCmd	(0x000009D2)
#define BMCMaxBuffers	(0x000009D4)
#define BMCMinBuffers	(0x000009D6)
#define BMCAllocCtl	(0x000009D8)
#define BMCDescrLen	(0x000009DA)
#define RXMapFifoSize	(0x000009DC)
#define RXMapStatus	(0x000009DE)
#define MsduThreshold	(0x000009E0)
#define MSDUIdxFifoConfig	(0x000009E2)
#define MSDUIdxFifoDef	(0x000009E4)
#define BMCCore0TXAllMaxBuffers	(0x000009E6)
#define BMCCore1TXAllMaxBuffers	(0x000009E8)
#define BMCDynAllocStatus1	(0x000009EA)
#define DMAMaxOutStBuffers	(0x000009EC)
#define XmtSusp	(0x000009EE)
#define XmtFifoRqPrio	(0x000009F0)
#define Core0BMCAllocStatusTplate	(0x000009F2)
#define Core1BMCAllocStatusTplate	(0x000009F4)
#define MsduFifoReachThreshold	(0x000009F6)
#define BMVpConfig	(0x000009F8)
#define BMCMaskAllocReq	(0x00000A0C)
#define TXE_PHYCTL8	(0x00000A1C)
#define TXE_PHYCTL9	(0x00000A1E)
#define TXE_PHYCTL	(0x00000A20)
#define TXE_PHYCTL_1	(0x00000A22)
#define TXE_PHYCTL_2	(0x00000A24)
#define TxPlcpLSig0	(0x00000A26)
#define TxPlcpLSig1	(0x00000A28)
#define TxPlcpHtSig0	(0x00000A2A)
#define TxPlcpHtSig1	(0x00000A2C)
#define TxPlcpHtSig2	(0x00000A2E)
#define TxPlcpVhtSigB0	(0x00000A30)
#define TxPlcpVhtSigB1	(0x00000A32)
#define TxPlcpLen	(0x00000A34)
#define TXE_PHYCTL_3	(0x00000A38)
#define TXE_PHYCTL_4	(0x00000A3A)
#define TXE_PHYCTL_5	(0x00000A3C)
#define TXE_PHYCTL_6	(0x00000A3E)
#define TXE_PHYCTL_7	(0x00000A40)
#define TXE_MMPLCP0	(0x00000A42)
#define TXE_MMPLCP1	(0x00000A44)
#define BMCStatCtl	(0x00000A46)
#define BMCStatData	(0x00000A48)
#define BMCMSDUFifoFull	(0x00000A4A)
#define BMC_ReadQID	(0x00000A4C)
#define CTMode	(0x00000A4E)
#define DebugBMCStatus	(0x00000A56)
#define DebugLLMConfig	(0x00000A58)
#define DebugLLMStatus	(0x00000A5A)
#define DebugBusCtrl	(0x00000A5C)
#define DebugTxFlowCtl	(0x00000A5E)
#define TDCCTL	(0x00000A60)
#define TDC_PLCP0	(0x00000A62)
#define TDC_PLCP1	(0x00000A64)
#define TDC_FRMLEN0	(0x00000A66)
#define TDC_FRMLEN1	(0x00000A68)
#define TDC_TXTIME	(0x00000A6A)
#define TDC_PLCP2	(0x00000A6C)
#define TDC_PLCP3	(0x00000A6E)
#define TDC_LSIGLEN	(0x00000A70)
#define TDC_NSYM0	(0x00000A72)
#define TDC_NSYM1	(0x00000A74)
#define TDC_PSDULEN0	(0x00000A76)
#define TDC_PSDULEN1	(0x00000A78)
#define TDC_MACPAD0	(0x00000A7A)
#define TDC_MACPAD1	(0x00000A7C)
#define TxBFRptLen	(0x00000A90)
#define TXBFCtl	(0x00000A92)
#define BfmRptOffset	(0x00000A94)
#define BfmRptLen	(0x00000A96)
#define TXBFBfeRptRdCnt	(0x00000A98)
#define SampleCollectPlayPtrHigh	(0x00000AA0)
#define SampleCollectCurPtr	(0x00000AA2)
#define SampleCollectCurPtrHigh	(0x00000AA4)
#define SampleCollectStartPtr	(0x00000AA6)
#define SampleCollectStopPtr	(0x00000AA8)
#define SamplePlayStartPtr	(0x00000AAA)
#define SamplePlayStopPtr	(0x00000AAC)
#define SampleCollectPlayCtrl2	(0x00000AC4)
#define SampleCollectStoreMaskLo	(0x00000AC6)
#define SampleCollectStoreMaskHi	(0x00000AC8)
#define SampleCollectMatchMaskLo	(0x00000ACA)
#define SampleCollectMatchMaskHi	(0x00000ACC)
#define SampleCollectMatchValueLo	(0x00000ACE)
#define SampleCollectMatchValueHi	(0x00000AD0)
#define SampleCollectTriggerMaskLo	(0x00000AD2)
#define SampleCollectTriggerMaskHi	(0x00000AD4)
#define SampleCollectTriggerValueLo	(0x00000AD6)
#define SampleCollectTriggerValueHi	(0x00000AD8)
#define SampleCollectTransMaskLo	(0x00000ADA)
#define SampleCollectTransMaskHi	(0x00000ADC)
#define SampleCollectPlayCtrl	(0x00000ADE)
#define ToECTL	(0x00000AE0)
#define ToERst	(0x00000AE2)
#define ToECSumNZ	(0x00000AE4)
#define ToEChannelState	(0x00000AE6)
#define BMCHdrOffset	(0x00000AE8)
#define BMCHdrLength	(0x00000AEA)
#define BMCMSDUFifoEmpty	(0x00000AEC)
#define XmtDMABusyOther	(0x00000AEE)
#define XmtFlush	(0x00000AF0)
#define BMCFifoFull	(0x00000AF2)
#define ShmDma_Ctl	(0x00000B00)
#define ShmDma_TxdcAddr	(0x00000B02)
#define ShmDma_ShmAddr	(0x00000B04)
#define ShmDma_XferWCnt	(0x00000B06)
#define Txdc_Addr	(0x00000B08)
#define Txdc_Data	(0x00000B0A)
#define TXE_VASIP_INTSTS	(0x00000B10)
#define AQMConfig	(0x00000B20)
#define AQMFifoDef	(0x00000B22)
#define AQM_REG_SEL	(0x00000B24)
#define AQMQMAP	(0x00000B26)
#define AQMBATIDMAP	(0x00000B28)
#define AQMCmd	(0x00000B2A)
#define AQMAGGR	(0x00000B2C)
#define AQMMultBAFL	(0x00000B2E)
#define AQMMaxIdx	(0x00000B34)
#define AQMRcvdBA0	(0x00000B36)
#define AQMRcvdBA1	(0x00000B38)
#define AQMRcvdBA2	(0x00000B3A)
#define AQMRcvdBA3	(0x00000B3C)
#define AQMBaSSN	(0x00000B3E)
#define AQMRefSN	(0x00000B40)
#define AQMMaxAggLenLow	(0x00000B42)
#define AQMMaxAggLenHi	(0x00000B44)
#define AQMAggParams	(0x00000B46)
#define AQMMinMpduLen	(0x00000B48)
#define AQMMacAdjLen	(0x00000B4A)
#define AQM_DFAdjB	(0x00000B4C)
#define AQM_MFAdjB	(0x00000B4E)
#define AQM_CFAdjB	(0x00000B50)
#define AQMminfragB	(0x00000B52)
#define AQMmaxfn	(0x00000B54)
#define AQMcagburst	(0x00000B60)
#define MQAQMMaxAggLenLow	(0x00000B62)
#define MQAQMMaxAggLenHi	(0x00000B64)
#define MQMAXMPDU	(0x00000B66)
#define AMPDUXMT	(0x00000B68)
#define AQMMinCons	(0x00000B6A)
#define AQMAggStats	(0x00000B70)
#define AQMAggNum	(0x00000B72)
#define AQMAggLenLow	(0x00000B74)
#define AQMAggLenHi	(0x00000B76)
#define AQMCaggNum	(0x00000B78)
#define AQMCaggLenLow	(0x00000B7A)
#define AQMCAggLenHi	(0x00000B7C)
#define AQMStartLoc	(0x00000B7E)
#define AQMMpduLen	(0x00000B80)
#define AQMFragOS	(0x00000B82)
#define AQMAggEntry	(0x00000B84)
#define AQMAggIdx	(0x00000B86)
#define AQMTxCnt	(0x00000B88)
#define AQMAggRptr	(0x00000B8A)
#define AQMTxcntRptr	(0x00000B8C)
#define AQMCurTxcnt	(0x00000B8E)
#define AQMFiFoRptr	(0x00000B90)
#define AQMFIFO_MPDULen	(0x00000B92)
#define AQMFIFO_FLAG	(0x00000B98)
#define AQMFSIE_OP	(0x00000BA2)
#define AQMFSIE_RWD0	(0x00000BA4)
#define AQMFSIE_RWD1	(0x00000BA6)
#define AQMFSIE_RWD2	(0x00000BA8)
#define AQMUpdBA0	(0x00000BAA)
#define AQMUpdBA1	(0x00000BAC)
#define AQMUpdBA2	(0x00000BAE)
#define AQMUpdBA3	(0x00000BB0)
#define AQMAckCnt	(0x00000BB2)
#define AQMConsCnt	(0x00000BB4)
#define AQMFifoRdy_L	(0x00000BB6)
#define AQMFifoRdy_H	(0x00000BB8)
#define AQMFifo_Status	(0x00000BBA)
#define AQMFifoFull_L	(0x00000BBC)
#define AQMFifoFull_H	(0x00000BBE)
#define AQMSTATUS	(0x00000BE8)
#define AQMDBG_CTL	(0x00000BEA)
#define AQMDBG_DATA	(0x00000BEC)
#endif /* (D11_REV >= 80) */
