C:/Users/sefun/Dev/digital_desgin_2/project_2/testbench/audio_fifo.v {1 {vlog -work work -stats=none C:/Users/sefun/Dev/digital_desgin_2/project_2/testbench/audio_fifo.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module audio_fifo

Top level modules:
	audio_fifo

} {} {}} C:/Users/sefun/Dev/digital_desgin_2/project_2/testbench/altera_avalon_sc_fifo.v {1 {vlog -work work -stats=none C:/Users/sefun/Dev/digital_desgin_2/project_2/testbench/altera_avalon_sc_fifo.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module altera_avalon_sc_fifo

Top level modules:
	altera_avalon_sc_fifo

} {} {}} C:/Users/sefun/Dev/digital_desgin_2/project_2/testbench/tone_generator.sv {2 {vlog -work work -sv -stats=none C:/Users/sefun/Dev/digital_desgin_2/project_2/testbench/tone_generator.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tone_generator
** Warning: C:/Users/sefun/Dev/digital_desgin_2/project_2/testbench/tone_generator.sv(66): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
** Warning: C:/Users/sefun/Dev/digital_desgin_2/project_2/testbench/tone_generator.sv(68): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
** Warning: C:/Users/sefun/Dev/digital_desgin_2/project_2/testbench/tone_generator.sv(70): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
-- Compiling module tone_generator_tb1
** Warning: C:/Users/sefun/Dev/digital_desgin_2/project_2/testbench/tone_generator.sv(118): (vlog-2275) 'tone_generator_tb1' already exists and will be overwritten.
-- Compiling module tone_generator_tb1

Top level modules:
	tone_generator_tb1

} {} {}}
