INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FYP-FINAL/shifter/shifter.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
