<dec f='llvm/llvm/lib/CodeGen/RegisterCoalescer.h' l='48' type='bool'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.h' l='89' u='r' c='_ZNK4llvm13CoalescerPair12isCrossClassEv'/>
<offset>200</offset>
<doc f='llvm/llvm/lib/CodeGen/RegisterCoalescer.h' l='47'>/// True when both regs are virtual and newRC is constrained.</doc>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='442' u='w' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='516' u='w' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
