Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 23 13:52:50 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.155       -0.596                      7                10219        0.019        0.000                      0                10219        3.187        0.000                       0                  3306  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_fpga_0                               {0.000 12.500}       25.000          40.000          
design_1_i/clk_wiz_0/inst/clk_in1        {0.000 12.500}       25.000          40.000          
  clk_out1_design_1_clk_wiz_0_0          {0.000 4.167}        8.333           120.000         
  clkfbout_design_1_clk_wiz_0_0          {0.000 12.500}       25.000          40.000          
design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]  {0.000 5.000}        10.000          100.000         
design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               2.444        0.000                      0                 9010        0.019        0.000                      0                 9010       11.520        0.000                       0                  3157  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.500        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.098        0.000                      0                 1192        0.137        0.000                      0                 1192        3.187        0.000                       0                   145  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     22.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0            clk_fpga_0                                     1.007        0.000                      0                   96        2.801        0.000                      0                   96  
design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]  clk_fpga_0                                     1.739        0.000                      0                   10        0.231        0.000                      0                   10  
design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]  clk_fpga_0                                     2.478        0.000                      0                    1        0.296        0.000                      0                    1  
clk_fpga_0                               clk_out1_design_1_clk_wiz_0_0                 -0.155       -0.596                      7                  124        0.211        0.000                      0                  124  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        9.621ns  (logic 2.255ns (23.438%)  route 7.366ns (76.562%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 27.690 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns = ( 15.560 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.752    15.560    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X37Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.459    16.019 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/Q
                         net (fo=17, routed)          2.135    18.154    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[60]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.152    18.306 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_41/O
                         net (fo=2, routed)           1.035    19.341    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_41_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.352    19.693 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_33/O
                         net (fo=2, routed)           1.053    20.746    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_33_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.360    21.106 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_38/O
                         net (fo=2, routed)           1.020    22.127    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_38_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I4_O)        0.332    22.459 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_15/O
                         net (fo=3, routed)           0.467    22.926    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_15_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.150    23.076 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_19/O
                         net (fo=2, routed)           0.584    23.660    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_19_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.326    23.986 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_7/O
                         net (fo=3, routed)           1.072    25.057    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_7_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.124    25.181 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[5]_i_1/O
                         net (fo=1, routed)           0.000    25.181    design_1_i/tdc_0/inst/trig_arbiter_inst/D[5]
    SLICE_X34Y40         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.498    27.690    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X34Y40         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[5]/C
                         clock pessimism              0.230    27.921    
                         clock uncertainty           -0.377    27.544    
    SLICE_X34Y40         FDRE (Setup_fdre_C_D)        0.081    27.625    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[5]
  -------------------------------------------------------------------
                         required time                         27.625    
                         arrival time                         -25.181    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        9.269ns  (logic 2.255ns (24.329%)  route 7.014ns (75.671%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns = ( 15.560 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.752    15.560    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X37Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.459    16.019 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/Q
                         net (fo=17, routed)          2.135    18.154    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[60]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.152    18.306 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_41/O
                         net (fo=2, routed)           1.035    19.341    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_41_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.352    19.693 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_33/O
                         net (fo=2, routed)           1.053    20.746    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_33_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.360    21.106 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_38/O
                         net (fo=2, routed)           1.020    22.127    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_38_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I4_O)        0.332    22.459 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_15/O
                         net (fo=3, routed)           0.467    22.926    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_15_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.150    23.076 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_19/O
                         net (fo=2, routed)           0.584    23.660    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_19_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.326    23.986 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_7/O
                         net (fo=3, routed)           0.719    24.705    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_7_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124    24.829 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_1/O
                         net (fo=1, routed)           0.000    24.829    design_1_i/tdc_0/inst/trig_arbiter_inst/D[6]
    SLICE_X34Y41         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.499    27.691    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X34Y41         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[6]/C
                         clock pessimism              0.230    27.922    
                         clock uncertainty           -0.377    27.545    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)        0.079    27.624    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[6]
  -------------------------------------------------------------------
                         required time                         27.624    
                         arrival time                         -24.829    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        9.216ns  (logic 2.255ns (24.469%)  route 6.961ns (75.531%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 27.690 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns = ( 15.560 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.752    15.560    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X37Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.459    16.019 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/Q
                         net (fo=17, routed)          2.135    18.154    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[60]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.152    18.306 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_41/O
                         net (fo=2, routed)           1.035    19.341    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_41_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.352    19.693 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_33/O
                         net (fo=2, routed)           1.053    20.746    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_33_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.360    21.106 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_38/O
                         net (fo=2, routed)           1.020    22.127    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_38_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I4_O)        0.332    22.459 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_15/O
                         net (fo=3, routed)           0.467    22.926    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_15_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.150    23.076 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_19/O
                         net (fo=2, routed)           0.305    23.381    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_19_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.326    23.707 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_6/O
                         net (fo=4, routed)           0.945    24.652    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_6_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.124    24.776 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[4]_i_1/O
                         net (fo=1, routed)           0.000    24.776    design_1_i/tdc_0/inst/trig_arbiter_inst/D[4]
    SLICE_X34Y40         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.498    27.690    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X34Y40         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[4]/C
                         clock pessimism              0.230    27.921    
                         clock uncertainty           -0.377    27.544    
    SLICE_X34Y40         FDRE (Setup_fdre_C_D)        0.077    27.621    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[4]
  -------------------------------------------------------------------
                         required time                         27.621    
                         arrival time                         -24.776    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        8.844ns  (logic 2.255ns (25.498%)  route 6.589ns (74.502%))
  Logic Levels:           7  (LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 27.690 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns = ( 15.560 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.752    15.560    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X37Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.459    16.019 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/Q
                         net (fo=17, routed)          2.135    18.154    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[60]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.152    18.306 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_41/O
                         net (fo=2, routed)           1.035    19.341    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_41_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.352    19.693 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_33/O
                         net (fo=2, routed)           1.053    20.746    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_33_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.360    21.106 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_38/O
                         net (fo=2, routed)           1.020    22.127    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_38_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I4_O)        0.332    22.459 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_15/O
                         net (fo=3, routed)           0.467    22.926    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_15_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.150    23.076 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_19/O
                         net (fo=2, routed)           0.305    23.381    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_19_n_0
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.326    23.707 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_6/O
                         net (fo=4, routed)           0.573    24.280    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_6_n_0
    SLICE_X35Y40         LUT3 (Prop_lut3_I2_O)        0.124    24.404 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[3]_i_1/O
                         net (fo=1, routed)           0.000    24.404    design_1_i/tdc_0/inst/trig_arbiter_inst/D[3]
    SLICE_X35Y40         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.498    27.690    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X35Y40         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[3]/C
                         clock pessimism              0.230    27.921    
                         clock uncertainty           -0.377    27.544    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.031    27.575    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[3]
  -------------------------------------------------------------------
                         required time                         27.575    
                         arrival time                         -24.404    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        8.111ns  (logic 1.903ns (23.463%)  route 6.208ns (76.537%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 27.690 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns = ( 15.560 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.752    15.560    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X37Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.459    16.019 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/Q
                         net (fo=17, routed)          2.135    18.154    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[60]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.152    18.306 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_41/O
                         net (fo=2, routed)           1.035    19.341    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_41_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.352    19.693 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_33/O
                         net (fo=2, routed)           1.053    20.746    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_33_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.360    21.106 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_38/O
                         net (fo=2, routed)           1.020    22.127    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_38_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I4_O)        0.332    22.459 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_15/O
                         net (fo=3, routed)           0.441    22.900    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_15_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124    23.024 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_7/O
                         net (fo=2, routed)           0.522    23.547    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_7_n_0
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.671 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_1/O
                         net (fo=1, routed)           0.000    23.671    design_1_i/tdc_0/inst/trig_arbiter_inst/D[2]
    SLICE_X35Y39         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.498    27.690    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X35Y39         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[2]/C
                         clock pessimism              0.230    27.921    
                         clock uncertainty           -0.377    27.544    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.031    27.575    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[2]
  -------------------------------------------------------------------
                         required time                         27.575    
                         arrival time                         -23.671    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        7.669ns  (logic 1.543ns (20.119%)  route 6.126ns (79.881%))
  Logic Levels:           5  (LUT3=3 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 27.690 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns = ( 15.560 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.752    15.560    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X37Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.459    16.019 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[60].data_loc_tracker_reg[60]/Q
                         net (fo=17, routed)          2.135    18.154    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[60]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.152    18.306 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_41/O
                         net (fo=2, routed)           1.035    19.341    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_41_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.352    19.693 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_33/O
                         net (fo=2, routed)           1.053    20.746    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_33_n_0
    SLICE_X35Y41         LUT3 (Prop_lut3_I2_O)        0.332    21.078 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_12/O
                         net (fo=4, routed)           1.262    22.340    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_12_n_0
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.124    22.464 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_4/O
                         net (fo=3, routed)           0.641    23.105    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I1_O)        0.124    23.229 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_1/O
                         net (fo=1, routed)           0.000    23.229    design_1_i/tdc_0/inst/trig_arbiter_inst/D[1]
    SLICE_X35Y39         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.498    27.690    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X35Y39         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[1]/C
                         clock pessimism              0.230    27.921    
                         clock uncertainty           -0.377    27.544    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.031    27.575    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[1]
  -------------------------------------------------------------------
                         required time                         27.575    
                         arrival time                         -23.229    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[23].data_loc_tracker_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.620ns  (logic 1.094ns (19.467%)  route 4.526ns (80.533%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 27.700 - 25.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 15.482 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.674    15.482    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X29Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[23].data_loc_tracker_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.459    15.941 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[23].data_loc_tracker_reg[23]/Q
                         net (fo=22, routed)          2.506    18.447    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/data_loc_tracker[23]
    SLICE_X35Y47         LUT6 (Prop_lut6_I0_O)        0.124    18.571 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[23]_i_12/O
                         net (fo=1, routed)           0.000    18.571    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[23]_i_12_n_0
    SLICE_X35Y47         MUXF7 (Prop_muxf7_I0_O)      0.212    18.783 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_5/O
                         net (fo=1, routed)           2.020    20.803    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_5_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I5_O)        0.299    21.102 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    21.102    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/reg_data_out__0[23]
    SLICE_X13Y48         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.508    27.700    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.130    27.830    
                         clock uncertainty           -0.377    27.454    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)        0.032    27.486    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         27.486    
                         arrival time                         -21.102    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[7].data_loc_tracker_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        4.781ns  (logic 1.257ns (26.291%)  route 3.524ns (73.709%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 27.681 - 25.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 15.478 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.670    15.478    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X19Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[7].data_loc_tracker_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.422    15.900 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[7].data_loc_tracker_reg[7]/Q
                         net (fo=28, routed)          2.641    18.541    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/data_loc_tracker[7]
    SLICE_X29Y42         LUT6 (Prop_lut6_I0_O)        0.299    18.840 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[7]_i_12/O
                         net (fo=1, routed)           0.000    18.840    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[7]_i_12_n_0
    SLICE_X29Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    19.078 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_5/O
                         net (fo=1, routed)           0.883    19.961    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_5_n_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I5_O)        0.298    20.259 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    20.259    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/reg_data_out__0[7]
    SLICE_X24Y34         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.489    27.681    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y34         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.130    27.811    
                         clock uncertainty           -0.377    27.435    
    SLICE_X24Y34         FDRE (Setup_fdre_C_D)        0.079    27.514    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         27.514    
                         arrival time                         -20.259    
  -------------------------------------------------------------------
                         slack                                  7.255    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[15].data_loc_tracker_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        4.598ns  (logic 1.094ns (23.795%)  route 3.504ns (76.205%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 27.687 - 25.000 ) 
    Source Clock Delay      (SCD):    2.978ns = ( 15.478 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.670    15.478    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X19Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[15].data_loc_tracker_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDRE (Prop_fdre_C_Q)         0.459    15.937 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[15].data_loc_tracker_reg[15]/Q
                         net (fo=22, routed)          2.075    18.012    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/data_loc_tracker[15]
    SLICE_X39Y44         LUT6 (Prop_lut6_I0_O)        0.124    18.136 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[15]_i_12/O
                         net (fo=1, routed)           0.000    18.136    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[15]_i_12_n_0
    SLICE_X39Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    18.348 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_5/O
                         net (fo=1, routed)           1.429    19.777    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[15]_i_5_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I5_O)        0.299    20.076 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    20.076    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/reg_data_out__0[15]
    SLICE_X31Y37         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.495    27.687    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y37         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.130    27.817    
                         clock uncertainty           -0.377    27.441    
    SLICE_X31Y37         FDRE (Setup_fdre_C_D)        0.029    27.470    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         27.470    
                         arrival time                         -20.076    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.466ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        4.506ns  (logic 1.164ns (25.833%)  route 3.342ns (74.167%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 27.683 - 25.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.524    16.005 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/Q
                         net (fo=14, routed)          2.081    18.086    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/data_loc_tracker[62]
    SLICE_X27Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.210 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[30]_i_13/O
                         net (fo=1, routed)           0.000    18.210    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[30]_i_13_n_0
    SLICE_X27Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    18.427 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_5/O
                         net (fo=1, routed)           1.261    19.688    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_5_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I5_O)        0.299    19.987 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    19.987    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/reg_data_out__0[30]
    SLICE_X18Y52         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.491    27.683    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y52         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.116    27.799    
                         clock uncertainty           -0.377    27.422    
    SLICE_X18Y52         FDRE (Setup_fdre_C_D)        0.031    27.453    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         27.453    
                         arrival time                         -19.987    
  -------------------------------------------------------------------
                         slack                                  7.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.305%)  route 0.161ns (55.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.582     0.923    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.161     1.212    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[25]
    SLICE_X4Y49          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.854     1.224    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y49          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)        -0.002     1.193    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.584     0.925    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.244    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.565     0.906    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y41         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.056     1.102    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X12Y41         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.833     1.203    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y41         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X12Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.565     0.906    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y42         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.056     1.102    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X12Y42         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.833     1.203    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y42         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X12Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.450%)  route 0.196ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.584     0.925    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.196     1.249    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/ps_data_loc_tracker_reg[62]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.466ns  (logic 0.212ns (45.490%)  route 0.254ns (54.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 13.701 - 12.500 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 13.403 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.562    13.403    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X32Y50         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/ps_data_loc_tracker_reg[62]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.167    13.570 f  design_1_i/tdc_0/inst/data_recorder_inst/ps_data_loc_tracker_reg[62]/Q
                         net (fo=1, routed)           0.254    13.824    design_1_i/tdc_0/inst/data_recorder_inst/ps_data_loc_tracker_0[62]
    SLICE_X34Y42         LUT3 (Prop_lut3_I1_O)        0.045    13.869 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker[62]_i_1/O
                         net (fo=1, routed)           0.000    13.869    design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker[62]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341    12.841    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.870 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.831    13.701    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C  (IS_INVERTED)
                         clock pessimism             -0.029    13.672    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.125    13.797    design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]
  -------------------------------------------------------------------
                         required time                        -13.797    
                         arrival time                          13.869    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.979%)  route 0.251ns (64.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.584     0.925    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.251     1.316    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.842%)  route 0.302ns (68.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.563     0.904    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X7Y59          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int_reg[31]/Q
                         net (fo=21, routed)          0.302     1.346    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/dinb[17]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.876     1.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.964    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPBDIP[1])
                                                      0.296     1.260    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.584     0.925    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y42          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.166    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y42          SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.852     1.222    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.938    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.068    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.800%)  route 0.317ns (69.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.563     0.904    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X7Y58          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[26].bram_wrdata_int_reg[26]/Q
                         net (fo=21, routed)          0.317     1.361    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/dinb[12]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.876     1.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.964    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     1.260    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X1Y24  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X2Y8   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X0Y6   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y2   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y2   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y10  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y13  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y7   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y11  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y1   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X4Y50   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X12Y33  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y35   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y38   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y38   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y38   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y38   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y41  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y42  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y41  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y41  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y42  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X10Y43  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.403ns  (logic 0.583ns (17.133%)  route 2.820ns (82.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 9.868 - 8.333 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 5.839 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.672     5.839    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.459     6.298 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/Q
                         net (fo=30, routed)          2.195     8.492    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_5
    SLICE_X35Y5          LUT5 (Prop_lut5_I1_O)        0.124     8.616 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_45/O
                         net (fo=1, routed)           0.625     9.241    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_45
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.535     9.868    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.004     9.872    
                         clock uncertainty           -0.090     9.782    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.339    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.339    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.369ns  (logic 0.707ns (20.985%)  route 2.662ns (79.015%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 9.864 - 8.333 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 5.840 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.673     5.840    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.459     6.299 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=30, routed)          0.867     7.165    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[13]
    SLICE_X18Y42         LUT3 (Prop_lut3_I0_O)        0.124     7.289 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=16, routed)          0.706     7.996    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/pwropt_4
    SLICE_X21Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.120 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_193/O
                         net (fo=1, routed)           1.089     9.209    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_119
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.531     9.864    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.004     9.868    
                         clock uncertainty           -0.090     9.778    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.335    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.335    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.328ns  (logic 0.707ns (21.242%)  route 2.621ns (78.758%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 9.848 - 8.333 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 5.840 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.673     5.840    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.459     6.299 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=30, routed)          0.965     7.264    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[16]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.388 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=16, routed)          0.234     7.622    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.746 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_175/O
                         net (fo=1, routed)           1.422     9.168    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_110
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.515     9.848    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.838    
                         clock uncertainty           -0.090     9.749    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.306    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.311ns  (logic 0.707ns (21.355%)  route 2.604ns (78.645%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 9.841 - 8.333 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 5.840 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.673     5.840    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.459     6.299 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=30, routed)          0.965     7.264    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[16]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.388 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=16, routed)          0.377     7.765    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/pwropt_4
    SLICE_X21Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.889 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_179/O
                         net (fo=1, routed)           1.261     9.150    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_112
    RAMB36_X1Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.508     9.841    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.831    
                         clock uncertainty           -0.090     9.742    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.299    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.312ns  (logic 0.707ns (21.349%)  route 2.605ns (78.651%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.854 - 8.333 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 5.840 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.673     5.840    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.459     6.299 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=30, routed)          0.867     7.165    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[13]
    SLICE_X18Y42         LUT3 (Prop_lut3_I0_O)        0.124     7.289 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=16, routed)          1.376     8.665    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/pwropt_4
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.124     8.789 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_197/O
                         net (fo=1, routed)           0.362     9.151    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_121
    RAMB36_X0Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.521     9.854    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.844    
                         clock uncertainty           -0.090     9.755    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.312    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.308ns  (logic 0.583ns (17.622%)  route 2.725ns (82.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.857 - 8.333 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 5.839 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.672     5.839    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.459     6.298 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[14]/Q
                         net (fo=67, routed)          1.574     7.872    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/pwropt_5
    SLICE_X18Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_213/O
                         net (fo=1, routed)           1.151     9.147    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_129
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.524     9.857    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.847    
                         clock uncertainty           -0.090     9.758    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.315    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.271ns  (logic 0.707ns (21.612%)  route 2.564ns (78.388%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 9.852 - 8.333 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 5.839 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.672     5.839    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.459     6.298 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[14]/Q
                         net (fo=67, routed)          1.472     7.770    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[14]
    SLICE_X21Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.894 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1__1/O
                         net (fo=1, routed)           0.149     8.043    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ENA_I
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.167 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_261/O
                         net (fo=1, routed)           0.943     9.110    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_153
    RAMB18_X1Y8          RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.519     9.852    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X1Y8          RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.004     9.856    
                         clock uncertainty           -0.090     9.766    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.323    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.323    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.269ns  (logic 0.583ns (17.832%)  route 2.686ns (82.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.865 - 8.333 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 5.839 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.672     5.839    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.459     6.298 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/Q
                         net (fo=30, routed)          2.042     8.339    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/pwropt_5
    SLICE_X34Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.463 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_63/O
                         net (fo=1, routed)           0.645     9.108    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_54
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.532     9.865    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.004     9.869    
                         clock uncertainty           -0.090     9.779    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.336    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.269ns  (logic 0.583ns (17.832%)  route 2.686ns (82.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 9.869 - 8.333 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 5.839 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.672     5.839    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.459     6.298 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/Q
                         net (fo=30, routed)          1.778     8.076    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_5
    SLICE_X26Y17         LUT5 (Prop_lut5_I1_O)        0.124     8.200 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_55/O
                         net (fo=1, routed)           0.908     9.108    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_50
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.536     9.869    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.004     9.873    
                         clock uncertainty           -0.090     9.783    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.340    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.233ns  (logic 0.707ns (21.870%)  route 2.526ns (78.130%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 9.847 - 8.333 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 5.840 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.673     5.840    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.459     6.299 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=30, routed)          0.965     7.264    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[16]
    SLICE_X20Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.388 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=16, routed)          1.118     8.506    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/pwropt_4
    SLICE_X24Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.630 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_185/O
                         net (fo=1, routed)           0.442     9.072    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_115
    RAMB36_X1Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514     9.847    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.837    
                         clock uncertainty           -0.090     9.748    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.305    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.305    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  0.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.222ns  (logic 0.146ns (65.637%)  route 0.076ns (34.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 4.994 - 4.167 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 4.726 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.546     4.712    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     3.659 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     4.141    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.560     4.726    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X18Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.146     4.872 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]/Q
                         net (fo=2, routed)           0.076     4.949    design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg_n_0_[0]
    SLICE_X18Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     4.979    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     3.610 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     4.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.827     4.994    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X18Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.264     4.729    
    SLICE_X18Y37         FDRE (Hold_fdre_C_D)         0.082     4.811    design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.811    
                         arrival time                           4.949    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.502ns  (logic 0.232ns (46.174%)  route 0.270ns (53.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 4.993 - 4.167 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 4.726 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.546     4.712    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     3.659 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     4.141    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.560     4.726    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X18Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_fdre_C_Q)         0.133     4.859 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[1]/Q
                         net (fo=2, routed)           0.270     5.130    design_1_i/tdc_0/inst/data_recorder_inst/p_0_in4_in
    SLICE_X22Y38         LUT4 (Prop_lut4_I2_O)        0.099     5.229 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_i_1/O
                         net (fo=1, routed)           0.000     5.229    design_1_i/tdc_0/inst/data_recorder_inst/bramen_i_1_n_0
    SLICE_X22Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     4.979    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     3.610 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     4.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.826     4.993    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.002     4.991    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.099     5.090    design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg
  -------------------------------------------------------------------
                         required time                         -5.090    
                         arrival time                           5.229    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.164ns (33.208%)  route 0.330ns (66.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.561     0.561    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y55         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=55, routed)          0.330     1.055    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/ram_rstreg_a
    SLICE_X24Y53         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.827     0.827    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/clka
    SLICE_X24Y53         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/C
                         clock pessimism             -0.005     0.822    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.052     0.874    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.561     0.561    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y55         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=4, routed)           0.100     0.808    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr_n_2
    SLICE_X16Y55         LUT2 (Prop_lut2_I0_O)        0.098     0.906 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/SAFETY_CKT_GEN.POR_A_rep_i_1__0/O
                         net (fo=1, routed)           0.000     0.906    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]_2
    SLICE_X16Y55         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.830     0.830    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y55         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/C
                         clock pessimism             -0.269     0.561    
    SLICE_X16Y55         FDRE (Hold_fdre_C_D)         0.121     0.682    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.738%)  route 0.102ns (29.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.561     0.561    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y55         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=4, routed)           0.102     0.810    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr_n_2
    SLICE_X16Y55         LUT2 (Prop_lut2_I0_O)        0.098     0.908 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/SAFETY_CKT_GEN.POR_A_rep_i_1/O
                         net (fo=1, routed)           0.000     0.908    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]_1
    SLICE_X16Y55         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.830     0.830    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y55         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/C
                         clock pessimism             -0.269     0.561    
    SLICE_X16Y55         FDRE (Hold_fdre_C_D)         0.120     0.681    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.737%)  route 0.162ns (52.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.561     0.561    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y55         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=4, routed)           0.162     0.871    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]_0
    SLICE_X16Y56         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.830     0.830    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y56         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.253     0.577    
    SLICE_X16Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.641    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.412%)  route 0.413ns (71.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.561     0.561    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y55         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=55, routed)          0.413     1.138    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/ram_rstreg_a
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.877     0.877    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.877    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTREGARSTREG)
                                                      0.021     0.898    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.164ns (28.808%)  route 0.405ns (71.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.561     0.561    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y55         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=55, routed)          0.405     1.130    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/ram_rstreg_a
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.871     0.871    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.866    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTREGARSTREG)
                                                      0.021     0.887    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.164ns (22.187%)  route 0.575ns (77.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.561     0.561    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X16Y55         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/Q
                         net (fo=13, routed)          0.575     1.300    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/SAFETY_CKT_GEN.POR_A_reg_rep
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.872     0.872    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.867    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.056    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.640ns  (logic 0.257ns (40.143%)  route 0.383ns (59.857%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 4.996 - 4.167 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 4.724 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.546     4.712    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     3.659 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     4.141    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.558     4.724    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.146     4.870 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/Q
                         net (fo=60, routed)          0.383     5.253    design_1_i/tdc_0/inst/data_recorder_inst/DI[0]
    SLICE_X21Y41         LUT5 (Prop_lut5_I1_O)        0.045     5.298 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_3/O
                         net (fo=1, routed)           0.000     5.298    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_3_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     5.364 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.364    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_5
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     4.979    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     3.610 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     4.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.829     4.996    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.002     4.994    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.112     5.106    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.106    
                         arrival time                           5.364    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X1Y24     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X2Y8      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X0Y6      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y2      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y2      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y13     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y7      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y11     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y1      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X16Y56     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X16Y56     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y53     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_D_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y53     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_D_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y53     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y53     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X16Y43     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X16Y43     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X16Y43     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X16Y38     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[16]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X16Y56     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X16Y56     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X16Y38     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X16Y38     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X16Y38     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X16Y38     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X16Y39     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X16Y39     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X16Y39     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X16Y39     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         25.000      22.845     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.711ns  (logic 0.583ns (15.712%)  route 3.128ns (84.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 27.767 - 25.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 22.504 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.671    22.504    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.459    22.963 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/Q
                         net (fo=36, routed)          3.128    26.091    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[0]
    SLICE_X36Y45         LUT6 (Prop_lut6_I2_O)        0.124    26.215 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[54]_i_1/O
                         net (fo=1, routed)           0.000    26.215    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[54]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.575    27.767    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X36Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[54]/C
                         clock pessimism              0.000    27.767    
                         clock uncertainty           -0.576    27.191    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.031    27.222    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[54]
  -------------------------------------------------------------------
                         required time                         27.222    
                         arrival time                         -26.215    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.601ns  (logic 0.583ns (16.191%)  route 3.018ns (83.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 27.687 - 25.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 22.504 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.671    22.504    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.459    22.963 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/Q
                         net (fo=36, routed)          3.018    25.981    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[0]
    SLICE_X26Y37         LUT6 (Prop_lut6_I2_O)        0.124    26.105 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[6]_i_1/O
                         net (fo=1, routed)           0.000    26.105    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[6]_i_1_n_0
    SLICE_X26Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.495    27.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X26Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[6]/C
                         clock pessimism              0.000    27.687    
                         clock uncertainty           -0.576    27.111    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.031    27.142    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[6]
  -------------------------------------------------------------------
                         required time                         27.142    
                         arrival time                         -26.105    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.596ns  (logic 0.583ns (16.211%)  route 3.013ns (83.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 22.504 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.671    22.504    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.459    22.963 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/Q
                         net (fo=36, routed)          3.013    25.977    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[0]
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.124    26.101 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[61]_i_1/O
                         net (fo=1, routed)           0.000    26.101    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[61]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.500    27.692    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[61]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X34Y43         FDRE (Setup_fdre_C_D)        0.079    27.195    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[61]
  -------------------------------------------------------------------
                         required time                         27.195    
                         arrival time                         -26.101    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.631ns  (logic 0.583ns (16.058%)  route 3.048ns (83.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 27.767 - 25.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 22.504 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.671    22.504    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.459    22.963 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/Q
                         net (fo=36, routed)          3.048    26.011    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[0]
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124    26.135 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[47]_i_1/O
                         net (fo=1, routed)           0.000    26.135    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[47]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.575    27.767    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X38Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[47]/C
                         clock pessimism              0.000    27.767    
                         clock uncertainty           -0.576    27.191    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.079    27.270    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[47]
  -------------------------------------------------------------------
                         required time                         27.270    
                         arrival time                         -26.135    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.564ns  (logic 0.583ns (16.358%)  route 2.981ns (83.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 27.767 - 25.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 22.504 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.671    22.504    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.459    22.963 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/Q
                         net (fo=36, routed)          2.981    25.944    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[0]
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.124    26.068 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[62]_i_1/O
                         net (fo=1, routed)           0.000    26.068    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[62]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.575    27.767    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X36Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[62]/C
                         clock pessimism              0.000    27.767    
                         clock uncertainty           -0.576    27.191    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.032    27.223    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[62]
  -------------------------------------------------------------------
                         required time                         27.223    
                         arrival time                         -26.068    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.519ns  (logic 0.583ns (16.568%)  route 2.936ns (83.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 27.689 - 25.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 22.506 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.673    22.506    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X19Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.459    22.965 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          2.936    25.901    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X34Y38         LUT6 (Prop_lut6_I1_O)        0.124    26.025 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[14]_i_1/O
                         net (fo=1, routed)           0.000    26.025    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[14]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.497    27.689    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[14]/C
                         clock pessimism              0.000    27.689    
                         clock uncertainty           -0.576    27.113    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.081    27.194    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[14]
  -------------------------------------------------------------------
                         required time                         27.194    
                         arrival time                         -26.025    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.585ns  (logic 0.583ns (16.261%)  route 3.002ns (83.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 27.767 - 25.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 22.504 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.671    22.504    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.459    22.963 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/Q
                         net (fo=36, routed)          3.002    25.966    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[0]
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    26.090 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[44]_i_1/O
                         net (fo=1, routed)           0.000    26.090    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[44]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.575    27.767    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X38Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[44]/C
                         clock pessimism              0.000    27.767    
                         clock uncertainty           -0.576    27.191    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.077    27.268    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[44]
  -------------------------------------------------------------------
                         required time                         27.268    
                         arrival time                         -26.090    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.500ns  (logic 0.583ns (16.657%)  route 2.917ns (83.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 27.687 - 25.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 22.504 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.671    22.504    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.459    22.963 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/Q
                         net (fo=36, routed)          2.917    25.880    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[0]
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.124    26.004 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[20]_i_1/O
                         net (fo=1, routed)           0.000    26.004    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[20]_i_1_n_0
    SLICE_X24Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.495    27.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[20]/C
                         clock pessimism              0.000    27.687    
                         clock uncertainty           -0.576    27.111    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)        0.079    27.190    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[20]
  -------------------------------------------------------------------
                         required time                         27.190    
                         arrival time                         -26.004    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.487ns  (logic 0.583ns (16.718%)  route 2.904ns (83.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 27.689 - 25.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 22.506 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.673    22.506    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X19Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.459    22.965 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          2.904    25.870    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X34Y38         LUT6 (Prop_lut6_I0_O)        0.124    25.994 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[39]_i_1/O
                         net (fo=1, routed)           0.000    25.994    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[39]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.497    27.689    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[39]/C
                         clock pessimism              0.000    27.689    
                         clock uncertainty           -0.576    27.113    
    SLICE_X34Y38         FDRE (Setup_fdre_C_D)        0.079    27.192    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[39]
  -------------------------------------------------------------------
                         required time                         27.192    
                         arrival time                         -25.994    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.470ns  (logic 0.583ns (16.800%)  route 2.887ns (83.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 27.683 - 25.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 22.504 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.671    22.504    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.459    22.963 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/Q
                         net (fo=36, routed)          2.887    25.851    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[0]
    SLICE_X24Y37         LUT6 (Prop_lut6_I1_O)        0.124    25.975 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[5]_i_1/O
                         net (fo=1, routed)           0.000    25.975    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[5]_i_1_n_0
    SLICE_X24Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.491    27.683    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[5]/C
                         clock pessimism              0.000    27.683    
                         clock uncertainty           -0.576    27.107    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.079    27.186    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[5]
  -------------------------------------------------------------------
                         required time                         27.186    
                         arrival time                         -25.975    
  -------------------------------------------------------------------
                         slack                                  1.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.801ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.964ns  (logic 0.470ns (48.763%)  route 0.494ns (51.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    1.497ns = ( 5.664 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.497     5.664    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.370     6.034 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/Q
                         net (fo=36, routed)          0.494     6.528    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[0]
    SLICE_X15Y38         LUT6 (Prop_lut6_I1_O)        0.100     6.628 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[15]_i_1/O
                         net (fo=1, routed)           0.000     6.628    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[15]_i_1_n_0
    SLICE_X15Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673     2.981    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X15Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[15]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.576     3.557    
    SLICE_X15Y38         FDRE (Hold_fdre_C_D)         0.269     3.826    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.826    
                         arrival time                           6.628    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.957ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.117ns  (logic 0.470ns (42.058%)  route 0.647ns (57.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    1.497ns = ( 5.664 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.497     5.664    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.370     6.034 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/Q
                         net (fo=36, routed)          0.647     6.682    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[0]
    SLICE_X21Y37         LUT6 (Prop_lut6_I1_O)        0.100     6.782 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[7]_i_1/O
                         net (fo=1, routed)           0.000     6.782    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[7]_i_1_n_0
    SLICE_X21Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.669     2.977    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[7]/C
                         clock pessimism              0.000     2.977    
                         clock uncertainty            0.576     3.553    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.271     3.824    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.824    
                         arrival time                           6.782    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             3.111ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.268ns  (logic 0.470ns (37.063%)  route 0.798ns (62.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    1.499ns = ( 5.666 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.499     5.666    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X19Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.370     6.036 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          0.798     6.834    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X25Y44         LUT6 (Prop_lut6_I1_O)        0.100     6.934 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[22]_i_1/O
                         net (fo=1, routed)           0.000     6.934    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[22]_i_1_n_0
    SLICE_X25Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.669     2.977    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X25Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[22]/C
                         clock pessimism              0.000     2.977    
                         clock uncertainty            0.576     3.553    
    SLICE_X25Y44         FDRE (Hold_fdre_C_D)         0.270     3.823    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.823    
                         arrival time                           6.934    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.125ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.339ns  (logic 0.470ns (35.096%)  route 0.869ns (64.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    1.499ns = ( 5.666 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.499     5.666    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X19Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.370     6.036 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          0.869     6.905    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X24Y37         LUT6 (Prop_lut6_I2_O)        0.100     7.005 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[5]_i_1/O
                         net (fo=1, routed)           0.000     7.005    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[5]_i_1_n_0
    SLICE_X24Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.665     2.973    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[5]/C
                         clock pessimism              0.000     2.973    
                         clock uncertainty            0.576     3.549    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.331     3.880    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.880    
                         arrival time                           7.005    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.162ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.323ns  (logic 0.470ns (35.515%)  route 0.853ns (64.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    1.499ns = ( 5.666 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.499     5.666    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X19Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.370     6.036 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          0.853     6.889    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X21Y45         LUT6 (Prop_lut6_I1_O)        0.100     6.989 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[30]_i_1/O
                         net (fo=1, routed)           0.000     6.989    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[30]_i_1_n_0
    SLICE_X21Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673     2.981    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[30]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.576     3.557    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.270     3.827    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.827    
                         arrival time                           6.989    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.165ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.327ns  (logic 0.470ns (35.408%)  route 0.857ns (64.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    1.499ns = ( 5.666 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.499     5.666    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X19Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.370     6.036 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          0.857     6.893    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X21Y45         LUT6 (Prop_lut6_I0_O)        0.100     6.993 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[31]_i_1/O
                         net (fo=1, routed)           0.000     6.993    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[31]_i_1_n_0
    SLICE_X21Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673     2.981    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[31]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.576     3.557    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.271     3.828    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.828    
                         arrival time                           6.993    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.401ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.559ns  (logic 0.470ns (30.153%)  route 1.089ns (69.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    1.499ns = ( 5.666 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.499     5.666    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X19Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.370     6.036 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          1.089     7.125    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X26Y37         LUT6 (Prop_lut6_I1_O)        0.100     7.225 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[4]_i_1/O
                         net (fo=1, routed)           0.000     7.225    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[4]_i_1_n_0
    SLICE_X26Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.669     2.977    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X26Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[4]/C
                         clock pessimism              0.000     2.977    
                         clock uncertainty            0.576     3.553    
    SLICE_X26Y37         FDRE (Hold_fdre_C_D)         0.270     3.823    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.823    
                         arrival time                           7.225    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.461ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.623ns  (logic 0.570ns (35.127%)  route 1.053ns (64.873%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    1.498ns = ( 5.665 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.498     5.665    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X19Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.370     6.035 f  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[2]/Q
                         net (fo=5, routed)           0.481     6.516    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[2]
    SLICE_X19Y37         LUT4 (Prop_lut4_I3_O)        0.100     6.616 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[57]_i_2/O
                         net (fo=8, routed)           0.572     7.188    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[57]_i_2_n_0
    SLICE_X21Y45         LUT4 (Prop_lut4_I1_O)        0.100     7.288 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[25]_i_1/O
                         net (fo=1, routed)           0.000     7.288    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[25]_i_1_n_0
    SLICE_X21Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673     2.981    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X21Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[25]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.576     3.557    
    SLICE_X21Y45         FDRE (Hold_fdre_C_D)         0.269     3.826    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.826    
                         arrival time                           7.288    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.473ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.689ns  (logic 0.935ns (55.352%)  route 0.754ns (44.648%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X16Y34         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.423     6.084 r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[0]/Q
                         net (fo=2, routed)           0.493     6.577    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/bram_overflows_tracker[0]
    SLICE_X23Y33         LUT6 (Prop_lut6_I3_O)        0.100     6.677 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[0]_i_10/O
                         net (fo=1, routed)           0.000     6.677    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[0]_i_10_n_0
    SLICE_X23Y33         MUXF7 (Prop_muxf7_I0_O)      0.171     6.848 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_4/O
                         net (fo=1, routed)           0.261     7.109    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[0]_i_4_n_0
    SLICE_X24Y34         LUT6 (Prop_lut6_I3_O)        0.241     7.350 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     7.350    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/reg_data_out__0[0]
    SLICE_X24Y34         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.662     2.970    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y34         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.970    
                         clock uncertainty            0.576     3.546    
    SLICE_X24Y34         FDRE (Hold_fdre_C_D)         0.331     3.877    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.877    
                         arrival time                           7.350    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.507ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.727ns  (logic 0.681ns (39.433%)  route 1.046ns (60.567%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    1.497ns = ( 5.664 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.497     5.664    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.340     6.004 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[5]/Q
                         net (fo=8, routed)           0.763     6.767    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[5]
    SLICE_X24Y44         LUT5 (Prop_lut5_I4_O)        0.241     7.008 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[23]_i_2/O
                         net (fo=8, routed)           0.283     7.291    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[23]_i_2_n_0
    SLICE_X24Y44         LUT6 (Prop_lut6_I4_O)        0.100     7.391 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[20]_i_1/O
                         net (fo=1, routed)           0.000     7.391    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[20]_i_1_n_0
    SLICE_X24Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.669     2.977    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[20]/C
                         clock pessimism              0.000     2.977    
                         clock uncertainty            0.576     3.553    
    SLICE_X24Y44         FDRE (Hold_fdre_C_D)         0.331     3.884    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.884    
                         arrival time                           7.391    
  -------------------------------------------------------------------
                         slack                                  3.507    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.370ns  (logic 0.125ns (2.328%)  route 5.245ns (97.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.690 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.155    49.155    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.125    49.280 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           1.090    50.370    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X14Y38         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.498    52.690    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
                         clock pessimism              0.000    52.690    
                         clock uncertainty           -0.377    52.314    
    SLICE_X14Y38         FDRE (Setup_fdre_C_CE)      -0.205    52.109    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         52.109    
                         arrival time                         -50.370    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.370ns  (logic 0.125ns (2.328%)  route 5.245ns (97.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.690 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.155    49.155    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.125    49.280 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           1.090    50.370    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X14Y38         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.498    52.690    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/C
                         clock pessimism              0.000    52.690    
                         clock uncertainty           -0.377    52.314    
    SLICE_X14Y38         FDRE (Setup_fdre_C_CE)      -0.205    52.109    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         52.109    
                         arrival time                         -50.370    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.370ns  (logic 0.125ns (2.328%)  route 5.245ns (97.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.690 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.155    49.155    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.125    49.280 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           1.090    50.370    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X14Y38         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.498    52.690    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/C
                         clock pessimism              0.000    52.690    
                         clock uncertainty           -0.377    52.314    
    SLICE_X14Y38         FDRE (Setup_fdre_C_CE)      -0.205    52.109    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         52.109    
                         arrival time                         -50.370    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.205ns  (logic 0.125ns (2.401%)  route 5.080ns (97.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.691 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.155    49.155    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.125    49.280 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.925    50.205    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X15Y40         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.499    52.691    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X15Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/C
                         clock pessimism              0.000    52.691    
                         clock uncertainty           -0.377    52.315    
    SLICE_X15Y40         FDRE (Setup_fdre_C_CE)      -0.205    52.110    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -50.205    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.205ns  (logic 0.125ns (2.401%)  route 5.080ns (97.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.691 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.155    49.155    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.125    49.280 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.925    50.205    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X15Y40         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.499    52.691    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X15Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/C
                         clock pessimism              0.000    52.691    
                         clock uncertainty           -0.377    52.315    
    SLICE_X15Y40         FDRE (Setup_fdre_C_CE)      -0.205    52.110    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -50.205    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.205ns  (logic 0.125ns (2.401%)  route 5.080ns (97.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.691 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.155    49.155    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.125    49.280 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.925    50.205    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X15Y40         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.499    52.691    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X15Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/C
                         clock pessimism              0.000    52.691    
                         clock uncertainty           -0.377    52.315    
    SLICE_X15Y40         FDRE (Setup_fdre_C_CE)      -0.205    52.110    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -50.205    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.180ns  (logic 0.125ns (2.413%)  route 5.055ns (97.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.691 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.155    49.155    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.125    49.280 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.900    50.180    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X14Y40         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.499    52.691    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
                         clock pessimism              0.000    52.691    
                         clock uncertainty           -0.377    52.315    
    SLICE_X14Y40         FDRE (Setup_fdre_C_CE)      -0.205    52.110    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -50.180    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.180ns  (logic 0.125ns (2.413%)  route 5.055ns (97.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.691 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.155    49.155    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.125    49.280 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.900    50.180    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X14Y40         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.499    52.691    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/C
                         clock pessimism              0.000    52.691    
                         clock uncertainty           -0.377    52.315    
    SLICE_X14Y40         FDRE (Setup_fdre_C_CE)      -0.205    52.110    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -50.180    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.180ns  (logic 0.125ns (2.413%)  route 5.055ns (97.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 52.691 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.155    49.155    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.125    49.280 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.900    50.180    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X14Y40         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.499    52.691    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/C
                         clock pessimism              0.000    52.691    
                         clock uncertainty           -0.377    52.315    
    SLICE_X14Y40         FDRE (Setup_fdre_C_CE)      -0.205    52.110    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         52.110    
                         arrival time                         -50.180    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        4.521ns  (logic 0.000ns (0.000%)  route 4.521ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.692 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.521    49.521    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y42         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.500    52.692    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X15Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                         clock pessimism              0.000    52.692    
                         clock uncertainty           -0.377    52.316    
    SLICE_X15Y42         FDRE (Setup_fdre_C_D)       -0.062    52.254    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]
  -------------------------------------------------------------------
                         required time                         52.254    
                         arrival time                         -49.521    
  -------------------------------------------------------------------
                         slack                                  2.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.000ns (0.000%)  route 1.876ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.876     1.876    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.830     1.200    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X15Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.377     1.577    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.069     1.646    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.046ns (2.212%)  route 2.033ns (97.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.701     1.701    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.046     1.747 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.332     2.079    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X14Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.830     1.200    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.377     1.577    
    SLICE_X14Y40         FDRE (Hold_fdre_C_CE)       -0.039     1.538    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.046ns (2.212%)  route 2.033ns (97.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.701     1.701    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.046     1.747 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.332     2.079    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X14Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.830     1.200    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.377     1.577    
    SLICE_X14Y40         FDRE (Hold_fdre_C_CE)       -0.039     1.538    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.046ns (2.212%)  route 2.033ns (97.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.701     1.701    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.046     1.747 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.332     2.079    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X14Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.830     1.200    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.377     1.577    
    SLICE_X14Y40         FDRE (Hold_fdre_C_CE)       -0.039     1.538    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.046ns (2.189%)  route 2.055ns (97.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.701     1.701    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.046     1.747 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.354     2.101    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X15Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.830     1.200    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X15Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.377     1.577    
    SLICE_X15Y40         FDRE (Hold_fdre_C_CE)       -0.039     1.538    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.046ns (2.189%)  route 2.055ns (97.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.701     1.701    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.046     1.747 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.354     2.101    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X15Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.830     1.200    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X15Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.377     1.577    
    SLICE_X15Y40         FDRE (Hold_fdre_C_CE)       -0.039     1.538    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.046ns (2.189%)  route 2.055ns (97.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.701     1.701    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.046     1.747 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.354     2.101    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X15Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.830     1.200    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X15Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.377     1.577    
    SLICE_X15Y40         FDRE (Hold_fdre_C_CE)       -0.039     1.538    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.046ns (2.150%)  route 2.094ns (97.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.701     1.701    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.046     1.747 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.393     2.140    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X14Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.829     1.199    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.377     1.576    
    SLICE_X14Y38         FDRE (Hold_fdre_C_CE)       -0.039     1.537    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.046ns (2.150%)  route 2.094ns (97.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.701     1.701    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.046     1.747 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.393     2.140    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X14Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.829     1.199    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.377     1.576    
    SLICE_X14Y38         FDRE (Hold_fdre_C_CE)       -0.039     1.537    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.046ns (2.150%)  route 2.094ns (97.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.701     1.701    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.046     1.747 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.393     2.140    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X14Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.829     1.199    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.377     1.576    
    SLICE_X14Y38         FDRE (Hold_fdre_C_CE)       -0.039     1.537    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.603    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        4.717ns  (logic 0.000ns (0.000%)  route 4.717ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 52.677 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    U14                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           4.717    49.716    design_1_i/main_0/inst/dtm_cmd_out
    SLICE_X18Y26         FDRE                                         f  design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.485    52.677    design_1_i/main_0/inst/clk40
    SLICE_X18Y26         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/C
                         clock pessimism              0.000    52.677    
                         clock uncertainty           -0.377    52.301    
    SLICE_X18Y26         FDRE (Setup_fdre_C_D)       -0.106    52.195    design_1_i/main_0/inst/cmd_out_hist_reg[0]
  -------------------------------------------------------------------
                         required time                         52.195    
                         arrival time                         -49.716    
  -------------------------------------------------------------------
                         slack                                  2.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.000ns (0.000%)  route 1.919ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    U14                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.919     1.919    design_1_i/main_0/inst/dtm_cmd_out
    SLICE_X18Y26         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.816     1.186    design_1_i/main_0/inst/clk40
    SLICE_X18Y26         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.377     1.563    
    SLICE_X18Y26         FDRE (Hold_fdre_C_D)         0.060     1.623    design_1_i/main_0/inst/cmd_out_hist_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack       -0.155ns,  Total Violation       -0.596ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.495ns  (logic 2.469ns (38.013%)  route 4.026ns (61.987%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT6=6)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 22.333 - 20.833 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.524    16.005 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/Q
                         net (fo=14, routed)          1.065    17.070    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[62]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.150    17.220 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83/O
                         net (fo=1, routed)           0.429    17.648    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.326    17.974 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78/O
                         net (fo=1, routed)           0.636    18.610    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.124    18.734 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67/O
                         net (fo=1, routed)           0.902    19.636    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.760 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48/O
                         net (fo=1, routed)           0.397    20.157    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.281 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29/O
                         net (fo=1, routed)           0.294    20.576    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124    20.700 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11/O
                         net (fo=1, routed)           0.304    21.003    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I2_O)        0.124    21.127 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3/O
                         net (fo=1, routed)           0.000    21.127    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.525 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.525    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.639 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.639    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.753 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.753    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.976 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.000    21.976    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]_i_2_n_7
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487    22.321    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.143 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.742    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.499    22.333    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.000    22.333    
                         clock uncertainty           -0.576    21.756    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)        0.065    21.821    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]
  -------------------------------------------------------------------
                         required time                         21.821    
                         arrival time                         -21.976    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.153ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.492ns  (logic 2.466ns (37.984%)  route 4.026ns (62.016%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT6=6)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 22.332 - 20.833 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.524    16.005 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/Q
                         net (fo=14, routed)          1.065    17.070    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[62]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.150    17.220 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83/O
                         net (fo=1, routed)           0.429    17.648    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.326    17.974 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78/O
                         net (fo=1, routed)           0.636    18.610    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.124    18.734 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67/O
                         net (fo=1, routed)           0.902    19.636    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.760 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48/O
                         net (fo=1, routed)           0.397    20.157    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.281 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29/O
                         net (fo=1, routed)           0.294    20.576    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124    20.700 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11/O
                         net (fo=1, routed)           0.304    21.003    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I2_O)        0.124    21.127 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3/O
                         net (fo=1, routed)           0.000    21.127    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.525 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.525    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.639 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.639    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.973 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.973    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1_n_6
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487    22.321    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.143 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.742    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.498    22.332    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    22.332    
                         clock uncertainty           -0.576    21.755    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)        0.065    21.820    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[13]
  -------------------------------------------------------------------
                         required time                         21.820    
                         arrival time                         -21.973    
  -------------------------------------------------------------------
                         slack                                 -0.153    

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.471ns  (logic 2.445ns (37.783%)  route 4.026ns (62.217%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT6=6)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 22.332 - 20.833 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.524    16.005 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/Q
                         net (fo=14, routed)          1.065    17.070    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[62]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.150    17.220 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83/O
                         net (fo=1, routed)           0.429    17.648    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.326    17.974 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78/O
                         net (fo=1, routed)           0.636    18.610    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.124    18.734 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67/O
                         net (fo=1, routed)           0.902    19.636    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.760 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48/O
                         net (fo=1, routed)           0.397    20.157    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.281 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29/O
                         net (fo=1, routed)           0.294    20.576    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124    20.700 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11/O
                         net (fo=1, routed)           0.304    21.003    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I2_O)        0.124    21.127 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3/O
                         net (fo=1, routed)           0.000    21.127    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.525 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.525    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.639 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.639    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.952 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.952    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1_n_4
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487    22.321    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.143 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.742    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.498    22.332    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    22.332    
                         clock uncertainty           -0.576    21.755    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)        0.065    21.820    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]
  -------------------------------------------------------------------
                         required time                         21.820    
                         arrival time                         -21.952    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.397ns  (logic 2.371ns (37.063%)  route 4.026ns (62.937%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT6=6)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 22.332 - 20.833 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.524    16.005 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/Q
                         net (fo=14, routed)          1.065    17.070    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[62]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.150    17.220 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83/O
                         net (fo=1, routed)           0.429    17.648    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.326    17.974 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78/O
                         net (fo=1, routed)           0.636    18.610    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.124    18.734 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67/O
                         net (fo=1, routed)           0.902    19.636    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.760 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48/O
                         net (fo=1, routed)           0.397    20.157    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.281 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29/O
                         net (fo=1, routed)           0.294    20.576    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124    20.700 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11/O
                         net (fo=1, routed)           0.304    21.003    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I2_O)        0.124    21.127 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3/O
                         net (fo=1, routed)           0.000    21.127    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.525 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.525    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.639 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.639    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.878 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.878    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1_n_5
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487    22.321    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.143 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.742    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.498    22.332    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    22.332    
                         clock uncertainty           -0.576    21.755    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)        0.065    21.820    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[14]
  -------------------------------------------------------------------
                         required time                         21.820    
                         arrival time                         -21.878    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.042ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.381ns  (logic 2.355ns (36.906%)  route 4.026ns (63.094%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT6=6)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 22.332 - 20.833 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.524    16.005 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/Q
                         net (fo=14, routed)          1.065    17.070    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[62]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.150    17.220 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83/O
                         net (fo=1, routed)           0.429    17.648    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.326    17.974 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78/O
                         net (fo=1, routed)           0.636    18.610    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.124    18.734 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67/O
                         net (fo=1, routed)           0.902    19.636    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.760 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48/O
                         net (fo=1, routed)           0.397    20.157    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.281 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29/O
                         net (fo=1, routed)           0.294    20.576    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124    20.700 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11/O
                         net (fo=1, routed)           0.304    21.003    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I2_O)        0.124    21.127 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3/O
                         net (fo=1, routed)           0.000    21.127    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.525 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.525    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.639 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.639    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.862 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.862    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1_n_7
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487    22.321    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.143 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.742    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.498    22.332    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    22.332    
                         clock uncertainty           -0.576    21.755    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)        0.065    21.820    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[12]
  -------------------------------------------------------------------
                         required time                         21.820    
                         arrival time                         -21.862    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.378ns  (logic 2.352ns (36.876%)  route 4.026ns (63.124%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 22.332 - 20.833 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.524    16.005 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/Q
                         net (fo=14, routed)          1.065    17.070    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[62]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.150    17.220 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83/O
                         net (fo=1, routed)           0.429    17.648    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.326    17.974 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78/O
                         net (fo=1, routed)           0.636    18.610    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.124    18.734 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67/O
                         net (fo=1, routed)           0.902    19.636    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.760 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48/O
                         net (fo=1, routed)           0.397    20.157    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.281 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29/O
                         net (fo=1, routed)           0.294    20.576    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124    20.700 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11/O
                         net (fo=1, routed)           0.304    21.003    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I2_O)        0.124    21.127 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3/O
                         net (fo=1, routed)           0.000    21.127    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.525 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.525    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.859 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.859    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_6
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487    22.321    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.143 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.742    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.498    22.332    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000    22.332    
                         clock uncertainty           -0.576    21.755    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)        0.065    21.820    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[9]
  -------------------------------------------------------------------
                         required time                         21.820    
                         arrival time                         -21.859    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (VIOLATED) :        -0.018ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.357ns  (logic 2.331ns (36.667%)  route 4.026ns (63.333%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 22.332 - 20.833 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.524    16.005 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/Q
                         net (fo=14, routed)          1.065    17.070    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[62]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.150    17.220 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83/O
                         net (fo=1, routed)           0.429    17.648    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.326    17.974 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78/O
                         net (fo=1, routed)           0.636    18.610    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.124    18.734 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67/O
                         net (fo=1, routed)           0.902    19.636    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.760 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48/O
                         net (fo=1, routed)           0.397    20.157    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.281 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29/O
                         net (fo=1, routed)           0.294    20.576    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124    20.700 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11/O
                         net (fo=1, routed)           0.304    21.003    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I2_O)        0.124    21.127 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3/O
                         net (fo=1, routed)           0.000    21.127    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.525 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.525    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.838 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.838    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_4
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487    22.321    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.143 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.742    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.498    22.332    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000    22.332    
                         clock uncertainty           -0.576    21.755    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)        0.065    21.820    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]
  -------------------------------------------------------------------
                         required time                         21.820    
                         arrival time                         -21.838    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.283ns  (logic 2.257ns (35.922%)  route 4.026ns (64.078%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 22.332 - 20.833 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.524    16.005 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/Q
                         net (fo=14, routed)          1.065    17.070    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[62]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.150    17.220 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83/O
                         net (fo=1, routed)           0.429    17.648    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.326    17.974 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78/O
                         net (fo=1, routed)           0.636    18.610    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.124    18.734 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67/O
                         net (fo=1, routed)           0.902    19.636    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.760 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48/O
                         net (fo=1, routed)           0.397    20.157    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.281 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29/O
                         net (fo=1, routed)           0.294    20.576    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124    20.700 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11/O
                         net (fo=1, routed)           0.304    21.003    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I2_O)        0.124    21.127 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3/O
                         net (fo=1, routed)           0.000    21.127    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.525 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.525    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.764 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.764    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_5
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487    22.321    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.143 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.742    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.498    22.332    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    22.332    
                         clock uncertainty           -0.576    21.755    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)        0.065    21.820    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]
  -------------------------------------------------------------------
                         required time                         21.820    
                         arrival time                         -21.764    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.267ns  (logic 2.241ns (35.758%)  route 4.026ns (64.242%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 22.332 - 20.833 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 15.481 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.673    15.481    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.524    16.005 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[62].data_loc_tracker_reg[62]/Q
                         net (fo=14, routed)          1.065    17.070    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[62]
    SLICE_X37Y45         LUT3 (Prop_lut3_I2_O)        0.150    17.220 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83/O
                         net (fo=1, routed)           0.429    17.648    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_83_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.326    17.974 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78/O
                         net (fo=1, routed)           0.636    18.610    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_78_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.124    18.734 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67/O
                         net (fo=1, routed)           0.902    19.636    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_67_n_0
    SLICE_X26Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.760 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48/O
                         net (fo=1, routed)           0.397    20.157    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_48_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.281 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29/O
                         net (fo=1, routed)           0.294    20.576    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_29_n_0
    SLICE_X22Y40         LUT6 (Prop_lut6_I3_O)        0.124    20.700 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11/O
                         net (fo=1, routed)           0.304    21.003    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_11_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I2_O)        0.124    21.127 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3/O
                         net (fo=1, routed)           0.000    21.127    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.525 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.525    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.748 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.748    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_7
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487    22.321    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.143 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.742    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.498    22.332    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000    22.332    
                         clock uncertainty           -0.576    21.755    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)        0.065    21.820    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[8]
  -------------------------------------------------------------------
                         required time                         21.820    
                         arrival time                         -21.748    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[53].data_loc_tracker_reg[53]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.111ns  (logic 2.059ns (33.691%)  route 4.052ns (66.309%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT6=6)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 22.331 - 20.833 ) 
    Source Clock Delay      (SCD):    3.060ns = ( 15.560 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.752    15.560    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X37Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[53].data_loc_tracker_reg[53]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.459    16.019 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[53].data_loc_tracker_reg[53]/Q
                         net (fo=22, routed)          1.052    17.071    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[53]
    SLICE_X37Y41         LUT2 (Prop_lut2_I1_O)        0.124    17.195 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_47/O
                         net (fo=1, routed)           0.651    17.846    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_47_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I1_O)        0.124    17.970 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_45/O
                         net (fo=1, routed)           0.617    18.587    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_45_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.124    18.711 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_42/O
                         net (fo=1, routed)           0.689    19.400    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_42_n_0
    SLICE_X23Y38         LUT6 (Prop_lut6_I0_O)        0.124    19.524 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_37/O
                         net (fo=1, routed)           0.440    19.964    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_37_n_0
    SLICE_X20Y38         LUT6 (Prop_lut6_I3_O)        0.124    20.088 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_25/O
                         net (fo=1, routed)           0.312    20.400    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_25_n_0
    SLICE_X20Y39         LUT6 (Prop_lut6_I3_O)        0.124    20.524 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_12/O
                         net (fo=1, routed)           0.291    20.815    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_12_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I2_O)        0.124    20.939 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_3/O
                         net (fo=1, routed)           0.000    20.939    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[3]_i_3_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.337 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.337    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[3]_i_1_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.671 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.671    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_6
    SLICE_X21Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        1.487    22.321    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    19.143 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    20.742    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.497    22.331    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    22.331    
                         clock uncertainty           -0.576    21.754    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)        0.065    21.819    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         21.819    
                         arrival time                         -21.671    
  -------------------------------------------------------------------
                         slack                                  0.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.830ns  (logic 0.327ns (39.388%)  route 0.503ns (60.613%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 13.329 - 12.500 ) 
    Source Clock Delay      (SCD):    0.898ns = ( 13.398 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.558    13.398    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.167    13.565 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/Q
                         net (fo=18, routed)          0.296    13.861    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I2_O)        0.045    13.906 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_20/O
                         net (fo=2, routed)           0.208    14.114    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_20_n_0
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.045    14.159 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_5/O
                         net (fo=1, routed)           0.000    14.159    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_5_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    14.229 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.229    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_7
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.829    13.329    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.329    
                         clock uncertainty            0.576    13.905    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.112    14.017    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[8]
  -------------------------------------------------------------------
                         required time                        -14.017    
                         arrival time                          14.229    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.385%)  route 0.670ns (82.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.562     0.903    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/Q
                         net (fo=8, routed)           0.670     1.714    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[7]
    SLICE_X19Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.829     0.829    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X19Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[7]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.576     1.405    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.070     1.475    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.320%)  route 0.673ns (82.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.562     0.903    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/Q
                         net (fo=8, routed)           0.673     1.717    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[6]
    SLICE_X19Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.829     0.829    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X19Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[6]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.576     1.405    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.072     1.477    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[18].data_loc_tracker_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.860ns  (logic 0.327ns (38.041%)  route 0.533ns (61.959%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 13.329 - 12.500 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 13.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.560    13.400    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[18].data_loc_tracker_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.167    13.567 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[18].data_loc_tracker_reg[18]/Q
                         net (fo=27, routed)          0.419    13.986    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[18]
    SLICE_X17Y40         LUT6 (Prop_lut6_I3_O)        0.045    14.031 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_17/O
                         net (fo=1, routed)           0.114    14.145    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_17_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I4_O)        0.045    14.190 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_5/O
                         net (fo=1, routed)           0.000    14.190    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_5_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    14.260 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.260    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_7
    SLICE_X21Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.829    13.329    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.329    
                         clock uncertainty            0.576    13.905    
    SLICE_X21Y40         FDRE (Hold_fdre_C_D)         0.112    14.017    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[4]
  -------------------------------------------------------------------
                         required time                        -14.017    
                         arrival time                          14.260    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.149%)  route 0.681ns (82.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.561     0.901    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/Q
                         net (fo=6, routed)           0.681     1.724    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[5]
    SLICE_X19Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.829     0.829    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X19Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[5]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.576     1.405    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.075     1.480    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.866ns  (logic 0.363ns (41.907%)  route 0.503ns (58.094%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 13.329 - 12.500 ) 
    Source Clock Delay      (SCD):    0.898ns = ( 13.398 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.558    13.398    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.167    13.565 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/Q
                         net (fo=18, routed)          0.296    13.861    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[0]
    SLICE_X21Y38         LUT5 (Prop_lut5_I2_O)        0.045    13.906 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_20/O
                         net (fo=2, routed)           0.208    14.114    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_20_n_0
    SLICE_X21Y41         LUT6 (Prop_lut6_I5_O)        0.045    14.159 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_5/O
                         net (fo=1, routed)           0.000    14.159    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_5_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    14.265 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.265    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_6
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.829    13.329    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.329    
                         clock uncertainty            0.576    13.905    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.112    14.017    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[9]
  -------------------------------------------------------------------
                         required time                        -14.017    
                         arrival time                          14.265    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.223%)  route 0.678ns (82.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.561     0.901    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X14Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/Q
                         net (fo=8, routed)           0.678     1.720    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[3]
    SLICE_X18Y39         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.829     0.829    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X18Y39         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[3]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.576     1.405    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.066     1.471    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[2].data_loc_tracker_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.887ns  (logic 0.320ns (36.095%)  route 0.567ns (63.905%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 13.329 - 12.500 ) 
    Source Clock Delay      (SCD):    0.898ns = ( 13.398 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.558    13.398    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[2].data_loc_tracker_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.167    13.565 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[2].data_loc_tracker_reg[2]/Q
                         net (fo=20, routed)          0.252    13.817    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[2]
    SLICE_X21Y38         LUT6 (Prop_lut6_I2_O)        0.045    13.862 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[15]_i_7/O
                         net (fo=2, routed)           0.315    14.177    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[15]_i_7_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I3_O)        0.045    14.222 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[15]_i_2/O
                         net (fo=1, routed)           0.000    14.222    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[15]_i_2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    14.285 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.285    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]_i_1_n_4
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.829    13.329    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.329    
                         clock uncertainty            0.576    13.905    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.112    14.017    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[15]
  -------------------------------------------------------------------
                         required time                        -14.017    
                         arrival time                          14.285    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[18].data_loc_tracker_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.896ns  (logic 0.363ns (40.532%)  route 0.533ns (59.468%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 13.329 - 12.500 ) 
    Source Clock Delay      (SCD):    0.901ns = ( 13.400 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.560    13.400    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y45         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[18].data_loc_tracker_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.167    13.567 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[18].data_loc_tracker_reg[18]/Q
                         net (fo=27, routed)          0.419    13.986    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[18]
    SLICE_X17Y40         LUT6 (Prop_lut6_I3_O)        0.045    14.031 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_17/O
                         net (fo=1, routed)           0.114    14.145    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_17_n_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I4_O)        0.045    14.190 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_5/O
                         net (fo=1, routed)           0.000    14.190    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_5_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    14.296 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.296    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_6
    SLICE_X21Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.829    13.329    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.329    
                         clock uncertainty            0.576    13.905    
    SLICE_X21Y40         FDRE (Hold_fdre_C_D)         0.112    14.017    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[5]
  -------------------------------------------------------------------
                         required time                        -14.017    
                         arrival time                          14.296    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.953%)  route 0.691ns (83.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.562     0.903    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X15Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/Q
                         net (fo=11, routed)          0.691     1.734    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[0]
    SLICE_X19Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3158, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.829     0.829    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X19Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[0]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.576     1.405    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.046     1.451    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.283    





