# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do sdsheji_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/0yinliao {E:/Quartusexperiment/0yinliao/sdsheji.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:29:42 on Jun 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/0yinliao" E:/Quartusexperiment/0yinliao/sdsheji.v 
# -- Compiling module sdsheji
# 
# Top level modules:
# 	sdsheji
# End time: 01:29:42 on Jun 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/0yinliao/simulation/modelsim {E:/Quartusexperiment/0yinliao/simulation/modelsim/sdsheji.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:29:42 on Jun 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/0yinliao/simulation/modelsim" E:/Quartusexperiment/0yinliao/simulation/modelsim/sdsheji.vt 
# -- Compiling module T_sdsheji
# ** Error: (vlog-13069) E:/Quartusexperiment/0yinliao/simulation/modelsim/sdsheji.vt(117): near "10": syntax error, unexpected INTEGER NUMBER.
# End time: 01:29:42 on Jun 13,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./sdsheji_run_msim_rtl_verilog.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/0yinliao/simulation/modelsim {E:/Quartusexperiment/0yinliao/simulation/modelsim/sdsheji.vt}"
