# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../devil-in-fpga_DUT.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \

# Do not sort compile order
nosort
