$date
	Wed Sep 11 18:04:58 2024
$end

$version
	Synopsys VCS version L-2016.06_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 dfc5efac9b22fcd1 $end


$scope module tb $end
$var wire 1 ! tb_mismatch $end
$var reg 1 " in $end
$var reg 1 # out_ref $end
$var reg 1 $ out_dut $end

$scope module stim1 $end
$var wire 1 % clk $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0"
0$
0#
0!
0%
$end
#5
1%
1"
1$
1#
#10
0%
#15
1%
#20
0%
#25
1%
#30
0%
#35
1%
0"
0$
0#
#40
0%
1"
1$
1#
#45
1%
#50
0%
0"
0$
0#
#55
1%
1"
1$
1#
#60
0%
#65
1%
0"
0$
0#
#70
0%
1"
1$
1#
#75
1%
0"
0$
0#
#80
0%
1"
1$
1#
#85
1%
0"
0$
0#
#90
0%
1"
1$
1#
#95
1%
#100
0%
0"
0$
0#
#105
1%
1"
1$
1#
#110
0%
0"
0$
0#
#115
1%
#120
0%
#125
1%
1"
1$
1#
#130
0%
0"
0$
0#
#135
1%
1"
1$
1#
#140
0%
#145
1%
#150
0%
#155
1%
0"
0$
0#
#160
0%
#165
1%
#170
0%
#175
1%
1"
1$
1#
#180
0%
0"
0$
0#
#185
1%
1"
1$
1#
#190
0%
#195
1%
#200
0%
#205
1%
#210
0%
0"
0$
0#
#215
1%
#220
0%
1"
1$
1#
#225
1%
#230
0%
#235
1%
0"
0$
0#
#240
0%
#245
1%
#250
0%
#255
1%
#260
0%
1"
1$
1#
#265
1%
0"
0$
0#
#270
0%
#275
1%
1"
1$
1#
#280
0%
#285
1%
0"
0$
0#
#290
0%
#295
1%
#300
0%
#305
1%
#310
0%
1"
1$
1#
#315
1%
#320
0%
#325
1%
#330
0%
#335
1%
0"
0$
0#
#340
0%
#345
1%
1"
1$
1#
#350
0%
#355
1%
#360
0%
0"
0$
0#
#365
1%
#370
0%
1"
1$
1#
#375
1%
#380
0%
0"
0$
0#
#385
1%
1"
1$
1#
#390
0%
#395
1%
0"
0$
0#
#400
0%
1"
1$
1#
#405
1%
#410
0%
#415
1%
0"
0$
0#
#420
0%
1"
1$
1#
#425
1%
#430
0%
0"
0$
0#
#435
1%
#440
0%
#445
1%
#450
0%
1"
1$
1#
#455
1%
#460
0%
0"
0$
0#
#465
1%
#470
0%
1"
1$
1#
#475
1%
#480
0%
#485
1%
#490
0%
#495
1%
0"
0$
0#
#500
0%
1"
1$
1#
#505
1%
#510
0%
#515
1%
0"
0$
0#
#520
0%
#525
1%
#530
0%
#535
1%
#540
0%
#545
1%
#550
0%
1"
1$
1#
#555
1%
#560
0%
#565
1%
#570
0%
#575
1%
0"
0$
0#
#580
0%
1"
1$
1#
#585
1%
#590
0%
0"
0$
0#
#595
1%
