al C:d019 .vic2_interrupt_status_register
al C:202a .wait_one_good_line_minus_5
al C:20a3 .wait_2_rows_with_20_cycles_bad_lines
al C:d011 .vic2_screen_control_register1
al C:d016 .vic2_screen_control_register2
al C:2069 .wait_6_good_lines
al C:208f .wait_1_row_minus_5
al C:2042 .wait_one_good_line_minus_jsr_and_rts
al C:20c0 .wait_8_rows_with_20_cycles_bad_lines
al C:d012 .vic2_rasterline_register
al C:2099 .wait_1_row_with_20_cycles_bad_line
al C:2000 .wait_one_bad_line
al C:20b0 .wait_4_rows_with_20_cycles_bad_lines
al C:207c .wait_6_good_lines_minus_5
al C:2057 .wait_one_good_line_minus_5_minus_jsr_and_rts
al C:2007 .wait_one_bad_line_minus_3
al C:d01a .vic2_interrupt_control_register
al C:200c .wait_one_bad_line_minus_5_minus_3
al C:200f .wait_one_good_line
