#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 20 17:57:02 2026
# Process ID: 4159144
# Current directory: /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper.vdi
# Journal file: /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/vivado.jou
# Running On: halle.cli.ito.cit.tum.de, OS: Linux, CPU Frequency: 1500.012 MHz, CPU Physical cores: 32, Host memory: 810729 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2598.551 ; gain = 3.969 ; free physical = 375643 ; free virtual = 785775
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2598.742 ; gain = 0.000 ; free physical = 375156 ; free virtual = 785290
INFO: [Netlist 29-17] Analyzing 436 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2810.516 ; gain = 5.938 ; free physical = 374258 ; free virtual = 784392
Restored from archive | CPU: 0.120000 secs | Memory: 1.445389 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2810.516 ; gain = 5.938 ; free physical = 374258 ; free virtual = 784392
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.516 ; gain = 0.000 ; free physical = 374389 ; free virtual = 784523
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 232 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 211 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2810.516 ; gain = 219.871 ; free physical = 374398 ; free virtual = 784532
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rv_pl:1.0'. The one found in IP location '/u/halle/dwe/home_at/Desktop/Test/Test.srcs' will take precedence over the same IP in location /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2920.109 ; gain = 106.625 ; free physical = 374495 ; free virtual = 784629

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b6c88e72

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2920.109 ; gain = 0.000 ; free physical = 374365 ; free virtual = 784500

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/controller_inst/ALUConE_reg/q[24]_i_1__7 into driver instance design_1_i/rv_pl_0/inst/controller_inst/ALUConE_reg/q[24]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/ALUReMflop/i__carry__0_i_2 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/ALUReMflop/i__carry__0_i_9, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/ALUReMflop/i__carry__4_i_4 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/ALUReMflop/i__carry__4_i_9, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/ALUReMflop/i__carry_i_4 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/ALUReMflop/i__carry_i_11, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__0_i_5 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__0_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__0_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__0_i_12, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__1_i_5 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__1_i_9, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__1_i_6 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__1_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__1_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__1_i_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__2_i_6 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__2_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__2_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__2_i_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__2_i_8 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__2_i_12, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__3_i_5 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__3_i_9, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__3_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__3_i_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__3_i_8 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__3_i_12, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__4_i_5 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__4_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__4_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__4_i_12, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__5_i_6 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__5_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__5_i_8 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__5_i_12, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__6_i_5 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__6_i_9, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__6_i_6 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__6_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__6_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/PCPlus4Wflop/i__carry__6_i_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__1_i_8 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__1_i_12, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__3_i_6 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__3_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__4_i_6 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__4_i_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__5_i_5 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__5_i_9, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__5_i_7 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/Rs1Eflopclr/i__carry__5_i_11, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/rv_pl_0/inst/datapath_inst/rdWflop/i__carry__6_i_4 into driver instance design_1_i/rv_pl_0/inst/datapath_inst/rdWflop/i__carry__6_i_8, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 30 inverter(s) to 1184 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1be60436d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3109.215 ; gain = 24.012 ; free physical = 374266 ; free virtual = 784401
INFO: [Opt 31-389] Phase Retarget created 58 cells and removed 168 cells
INFO: [Opt 31-1021] In phase Retarget, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 120cde2ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3109.215 ; gain = 24.012 ; free physical = 374461 ; free virtual = 784596
INFO: [Opt 31-389] Phase Constant propagation created 233 cells and removed 534 cells
INFO: [Opt 31-1021] In phase Constant propagation, 108 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1034949f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3109.215 ; gain = 24.012 ; free physical = 374587 ; free virtual = 784723
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1970 cells
INFO: [Opt 31-1021] In phase Sweep, 135 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1034949f4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3109.215 ; gain = 24.012 ; free physical = 374476 ; free virtual = 784611
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1034949f4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3109.215 ; gain = 24.012 ; free physical = 374460 ; free virtual = 784595
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1034949f4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3109.215 ; gain = 24.012 ; free physical = 374677 ; free virtual = 784813
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              58  |             168  |                                             81  |
|  Constant propagation         |             233  |             534  |                                            108  |
|  Sweep                        |               0  |            1970  |                                            135  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             81  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3109.215 ; gain = 0.000 ; free physical = 374492 ; free virtual = 784627
Ending Logic Optimization Task | Checksum: 1554bd5f7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3109.215 ; gain = 24.012 ; free physical = 374523 ; free virtual = 784658

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 8ce11b78

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3504.625 ; gain = 0.000 ; free physical = 374661 ; free virtual = 784796
Ending Power Optimization Task | Checksum: 8ce11b78

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3504.625 ; gain = 395.410 ; free physical = 374620 ; free virtual = 784756

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: dbfe225c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3504.625 ; gain = 0.000 ; free physical = 374758 ; free virtual = 784895
Ending Final Cleanup Task | Checksum: dbfe225c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3504.625 ; gain = 0.000 ; free physical = 374758 ; free virtual = 784894

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3504.625 ; gain = 0.000 ; free physical = 374758 ; free virtual = 784894
Ending Netlist Obfuscation Task | Checksum: dbfe225c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3504.625 ; gain = 0.000 ; free physical = 374758 ; free virtual = 784894
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3504.625 ; gain = 691.141 ; free physical = 374758 ; free virtual = 784894
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3504.625 ; gain = 0.000 ; free physical = 374773 ; free virtual = 784913
INFO: [Common 17-1381] The checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 373745 ; free virtual = 783887
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 86489164

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 373760 ; free virtual = 783903
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 373783 ; free virtual = 783925

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9997a5da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374022 ; free virtual = 784165

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: db3ae8ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374449 ; free virtual = 784592

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: db3ae8ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374344 ; free virtual = 784487
Phase 1 Placer Initialization | Checksum: db3ae8ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374259 ; free virtual = 784402

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13a44c549

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374480 ; free virtual = 784623

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a95dcb86

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374087 ; free virtual = 784230

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a95dcb86

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374164 ; free virtual = 784308

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 609 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 246 nets or LUTs. Breaked 0 LUT, combined 246 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374507 ; free virtual = 784651

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            246  |                   246  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            246  |                   246  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1f0551f66

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374646 ; free virtual = 784790
Phase 2.4 Global Placement Core | Checksum: 1b225e9ee

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374833 ; free virtual = 784978
Phase 2 Global Placement | Checksum: 1b225e9ee

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374871 ; free virtual = 785015

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 168830e53

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 375061 ; free virtual = 785205

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1408f2304

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 375416 ; free virtual = 785560

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b5e0725e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 375457 ; free virtual = 785601

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d8e9c725

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 375433 ; free virtual = 785577

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 6efb951b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374994 ; free virtual = 785129

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: e7fb285c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374737 ; free virtual = 784872

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: faec71b5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374617 ; free virtual = 784752
Phase 3 Detail Placement | Checksum: faec71b5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374914 ; free virtual = 785049

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b5d47fdc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.888 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17313212d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 375352 ; free virtual = 785487
INFO: [Place 46-33] Processed net design_1_i/rv_pl_0/inst/RF/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14cc22cbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374886 ; free virtual = 785021
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b5d47fdc

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374948 ; free virtual = 785083

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.888. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d05e0412

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 375169 ; free virtual = 785305

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 375159 ; free virtual = 785295
Phase 4.1 Post Commit Optimization | Checksum: 1d05e0412

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374954 ; free virtual = 785090

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d05e0412

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374880 ; free virtual = 785016

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d05e0412

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 375098 ; free virtual = 785234
Phase 4.3 Placer Reporting | Checksum: 1d05e0412

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374978 ; free virtual = 785114

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 375096 ; free virtual = 785232

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 375096 ; free virtual = 785232
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18ca5e8da

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374931 ; free virtual = 785067
Ending Placer Task | Checksum: b354808e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374956 ; free virtual = 785092
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374899 ; free virtual = 785035
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 375139 ; free virtual = 785302
INFO: [Common 17-1381] The checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 375304 ; free virtual = 785449
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 375112 ; free virtual = 785257
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374476 ; free virtual = 784648
INFO: [Common 17-1381] The checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9876efa7 ConstDB: 0 ShapeSum: 1add90e7 RouteDB: 0
Post Restoration Checksum: NetGraph: 39050d83 NumContArr: f248eaed Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 12b4df870

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374692 ; free virtual = 784847

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12b4df870

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374635 ; free virtual = 784791

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12b4df870

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374636 ; free virtual = 784792

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12b4df870

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3528.637 ; gain = 0.000 ; free physical = 374698 ; free virtual = 784853
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 110822fcb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3554.398 ; gain = 25.762 ; free physical = 374892 ; free virtual = 785047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.161  | TNS=0.000  | WHS=-0.343 | THS=-533.128|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14131
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14131
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 4747e18c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3554.398 ; gain = 25.762 ; free physical = 374990 ; free virtual = 785146

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 4747e18c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3554.398 ; gain = 25.762 ; free physical = 375037 ; free virtual = 785193
Phase 3 Initial Routing | Checksum: 1a014375e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3586.414 ; gain = 57.777 ; free physical = 374958 ; free virtual = 785114

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2191
 Number of Nodes with overlaps = 345
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.339  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2847ba810

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3587.414 ; gain = 58.777 ; free physical = 374761 ; free virtual = 784919

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.339  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d9913f58

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 3587.414 ; gain = 58.777 ; free physical = 374693 ; free virtual = 784851
Phase 4 Rip-up And Reroute | Checksum: d9913f58

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 3587.414 ; gain = 58.777 ; free physical = 374798 ; free virtual = 784955

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c7af9e65

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 3587.414 ; gain = 58.777 ; free physical = 374732 ; free virtual = 784890
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.353  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: c7af9e65

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 3587.414 ; gain = 58.777 ; free physical = 374815 ; free virtual = 784973

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c7af9e65

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 3587.414 ; gain = 58.777 ; free physical = 374634 ; free virtual = 784792
Phase 5 Delay and Skew Optimization | Checksum: c7af9e65

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 3587.414 ; gain = 58.777 ; free physical = 374722 ; free virtual = 784880

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1444c0cba

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 3587.414 ; gain = 58.777 ; free physical = 374955 ; free virtual = 785113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.353  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13dd6d5f5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 3587.414 ; gain = 58.777 ; free physical = 374708 ; free virtual = 784865
Phase 6 Post Hold Fix | Checksum: 13dd6d5f5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 3587.414 ; gain = 58.777 ; free physical = 374785 ; free virtual = 784943

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.56156 %
  Global Horizontal Routing Utilization  = 3.39376 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1228d6611

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3587.414 ; gain = 58.777 ; free physical = 374864 ; free virtual = 785022

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1228d6611

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3587.414 ; gain = 58.777 ; free physical = 374564 ; free virtual = 784722

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13c0105ab

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 3635.438 ; gain = 106.801 ; free physical = 374774 ; free virtual = 784932

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.353  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13c0105ab

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 3635.438 ; gain = 106.801 ; free physical = 374532 ; free virtual = 784690
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 3635.438 ; gain = 106.801 ; free physical = 374559 ; free virtual = 784717

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 3635.438 ; gain = 106.801 ; free physical = 374559 ; free virtual = 784717
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3635.438 ; gain = 0.000 ; free physical = 374241 ; free virtual = 784431
INFO: [Common 17-1381] The checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
143 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Feb 20 17:58:55 2026...
