Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 30 01:54:16 2020
| Host         : DESKTOP-772PGUM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.081        0.000                      0                  622        0.156        0.000                      0                  622        4.500        0.000                       0                   317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.081        0.000                      0                  622        0.156        0.000                      0                  622        4.500        0.000                       0                   317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 blk_addr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 1.806ns (36.709%)  route 3.114ns (63.291%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.623     5.174    clk_IBUF_BUFG
    SLICE_X61Y54         FDSE                                         r  blk_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDSE (Prop_fdse_C_Q)         0.456     5.630 r  blk_addr_reg[13]/Q
                         net (fo=2, routed)           3.114     8.744    blk_addr_reg[13]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.418 r  blk_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    blk_addr_reg[12]_i_1_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  blk_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    blk_addr_reg[16]_i_1_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  blk_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    blk_addr_reg[20]_i_1_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  blk_addr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    blk_addr_reg[24]_i_1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.094 r  blk_addr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.094    blk_addr_reg[28]_i_1_n_6
    SLICE_X61Y58         FDRE                                         r  blk_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  blk_addr_reg[29]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)        0.062    15.175    blk_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 blk_addr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.785ns (36.438%)  route 3.114ns (63.562%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.623     5.174    clk_IBUF_BUFG
    SLICE_X61Y54         FDSE                                         r  blk_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDSE (Prop_fdse_C_Q)         0.456     5.630 r  blk_addr_reg[13]/Q
                         net (fo=2, routed)           3.114     8.744    blk_addr_reg[13]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.418 r  blk_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    blk_addr_reg[12]_i_1_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  blk_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    blk_addr_reg[16]_i_1_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  blk_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    blk_addr_reg[20]_i_1_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  blk_addr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    blk_addr_reg[24]_i_1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.073 r  blk_addr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.073    blk_addr_reg[28]_i_1_n_4
    SLICE_X61Y58         FDRE                                         r  blk_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  blk_addr_reg[31]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)        0.062    15.175    blk_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 blk_addr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.711ns (35.463%)  route 3.114ns (64.537%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.623     5.174    clk_IBUF_BUFG
    SLICE_X61Y54         FDSE                                         r  blk_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDSE (Prop_fdse_C_Q)         0.456     5.630 r  blk_addr_reg[13]/Q
                         net (fo=2, routed)           3.114     8.744    blk_addr_reg[13]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.418 r  blk_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    blk_addr_reg[12]_i_1_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  blk_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    blk_addr_reg[16]_i_1_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  blk_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    blk_addr_reg[20]_i_1_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  blk_addr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    blk_addr_reg[24]_i_1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.999 r  blk_addr_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.999    blk_addr_reg[28]_i_1_n_5
    SLICE_X61Y58         FDRE                                         r  blk_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  blk_addr_reg[30]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)        0.062    15.175    blk_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 blk_addr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 1.695ns (35.248%)  route 3.114ns (64.752%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.623     5.174    clk_IBUF_BUFG
    SLICE_X61Y54         FDSE                                         r  blk_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDSE (Prop_fdse_C_Q)         0.456     5.630 r  blk_addr_reg[13]/Q
                         net (fo=2, routed)           3.114     8.744    blk_addr_reg[13]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.418 r  blk_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    blk_addr_reg[12]_i_1_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  blk_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    blk_addr_reg[16]_i_1_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  blk_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    blk_addr_reg[20]_i_1_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.760 r  blk_addr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.760    blk_addr_reg[24]_i_1_n_0
    SLICE_X61Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.983 r  blk_addr_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.983    blk_addr_reg[28]_i_1_n_7
    SLICE_X61Y58         FDRE                                         r  blk_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  blk_addr_reg[28]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)        0.062    15.175    blk_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 blk_addr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.692ns (35.208%)  route 3.114ns (64.792%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.623     5.174    clk_IBUF_BUFG
    SLICE_X61Y54         FDSE                                         r  blk_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDSE (Prop_fdse_C_Q)         0.456     5.630 r  blk_addr_reg[13]/Q
                         net (fo=2, routed)           3.114     8.744    blk_addr_reg[13]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.418 r  blk_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    blk_addr_reg[12]_i_1_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  blk_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    blk_addr_reg[16]_i_1_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  blk_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    blk_addr_reg[20]_i_1_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.980 r  blk_addr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.980    blk_addr_reg[24]_i_1_n_6
    SLICE_X61Y57         FDRE                                         r  blk_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  blk_addr_reg[25]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)        0.062    15.175    blk_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 blk_addr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 1.671ns (34.923%)  route 3.114ns (65.077%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.623     5.174    clk_IBUF_BUFG
    SLICE_X61Y54         FDSE                                         r  blk_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDSE (Prop_fdse_C_Q)         0.456     5.630 r  blk_addr_reg[13]/Q
                         net (fo=2, routed)           3.114     8.744    blk_addr_reg[13]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.418 r  blk_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    blk_addr_reg[12]_i_1_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  blk_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    blk_addr_reg[16]_i_1_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  blk_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    blk_addr_reg[20]_i_1_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.959 r  blk_addr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.959    blk_addr_reg[24]_i_1_n_4
    SLICE_X61Y57         FDRE                                         r  blk_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  blk_addr_reg[27]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)        0.062    15.175    blk_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 blk_addr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.597ns (33.901%)  route 3.114ns (66.099%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.623     5.174    clk_IBUF_BUFG
    SLICE_X61Y54         FDSE                                         r  blk_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDSE (Prop_fdse_C_Q)         0.456     5.630 r  blk_addr_reg[13]/Q
                         net (fo=2, routed)           3.114     8.744    blk_addr_reg[13]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.418 r  blk_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    blk_addr_reg[12]_i_1_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  blk_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    blk_addr_reg[16]_i_1_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  blk_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    blk_addr_reg[20]_i_1_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.885 r  blk_addr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.885    blk_addr_reg[24]_i_1_n_5
    SLICE_X61Y57         FDRE                                         r  blk_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  blk_addr_reg[26]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)        0.062    15.175    blk_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 blk_addr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.581ns (33.676%)  route 3.114ns (66.324%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.623     5.174    clk_IBUF_BUFG
    SLICE_X61Y54         FDSE                                         r  blk_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDSE (Prop_fdse_C_Q)         0.456     5.630 r  blk_addr_reg[13]/Q
                         net (fo=2, routed)           3.114     8.744    blk_addr_reg[13]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.418 r  blk_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    blk_addr_reg[12]_i_1_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  blk_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    blk_addr_reg[16]_i_1_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  blk_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.646    blk_addr_reg[20]_i_1_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.869 r  blk_addr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.869    blk_addr_reg[24]_i_1_n_7
    SLICE_X61Y57         FDRE                                         r  blk_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.504    14.875    clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  blk_addr_reg[24]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X61Y57         FDRE (Setup_fdre_C_D)        0.062    15.175    blk_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 blk_addr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.578ns (33.633%)  route 3.114ns (66.366%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.623     5.174    clk_IBUF_BUFG
    SLICE_X61Y54         FDSE                                         r  blk_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDSE (Prop_fdse_C_Q)         0.456     5.630 r  blk_addr_reg[13]/Q
                         net (fo=2, routed)           3.114     8.744    blk_addr_reg[13]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.418 r  blk_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    blk_addr_reg[12]_i_1_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  blk_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    blk_addr_reg[16]_i_1_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.866 r  blk_addr_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.866    blk_addr_reg[20]_i_1_n_6
    SLICE_X61Y56         FDRE                                         r  blk_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.505    14.876    clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  blk_addr_reg[21]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y56         FDRE (Setup_fdre_C_D)        0.062    15.176    blk_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 blk_addr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.557ns (33.335%)  route 3.114ns (66.665%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.623     5.174    clk_IBUF_BUFG
    SLICE_X61Y54         FDSE                                         r  blk_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDSE (Prop_fdse_C_Q)         0.456     5.630 r  blk_addr_reg[13]/Q
                         net (fo=2, routed)           3.114     8.744    blk_addr_reg[13]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.418 r  blk_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.418    blk_addr_reg[12]_i_1_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  blk_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    blk_addr_reg[16]_i_1_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.845 r  blk_addr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.845    blk_addr_reg[20]_i_1_n_4
    SLICE_X61Y56         FDRE                                         r  blk_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.505    14.876    clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  blk_addr_reg[23]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y56         FDRE (Setup_fdre_C_D)        0.062    15.176    blk_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  5.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sd_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.908%)  route 0.111ns (37.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.592     1.505    clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sd_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sd_counter_reg[1]/Q
                         net (fo=9, routed)           0.111     1.758    sd_counter_reg_n_0_[1]
    SLICE_X64Y51         LUT4 (Prop_lut4_I2_O)        0.048     1.806 r  sd_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.806    p_0_in[3]
    SLICE_X64Y51         FDRE                                         r  sd_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  sd_counter_reg[3]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.131     1.649    sd_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sd_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.592     1.505    clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sd_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sd_counter_reg[1]/Q
                         net (fo=9, routed)           0.111     1.758    sd_counter_reg_n_0_[1]
    SLICE_X64Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.803 r  sd_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    p_0_in[2]
    SLICE_X64Y51         FDRE                                         r  sd_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.863     2.021    clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  sd_counter_reg[2]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.120     1.638    sd_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.588     1.501    lcd0/CLK
    SLICE_X58Y60         FDRE                                         r  lcd0/icode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lcd0/icode_reg[0]/Q
                         net (fo=1, routed)           0.118     1.760    lcd0/icode_reg_n_0_[0]
    SLICE_X59Y60         FDRE                                         r  lcd0/init_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.858     2.016    lcd0/CLK
    SLICE_X59Y60         FDRE                                         r  lcd0/init_d_reg[0]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.075     1.589    lcd0/init_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clk_divider0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider0/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.960%)  route 0.124ns (40.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.592     1.505    clk_divider0/CLK
    SLICE_X63Y50         FDRE                                         r  clk_divider0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  clk_divider0/counter_reg[7]/Q
                         net (fo=5, routed)           0.124     1.771    clk_divider0/counter[7]
    SLICE_X64Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  clk_divider0/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    clk_divider0/counter[1]_i_1_n_0
    SLICE_X64Y50         FDRE                                         r  clk_divider0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.863     2.021    clk_divider0/CLK
    SLICE_X64Y50         FDRE                                         r  clk_divider0/counter_reg[1]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.120     1.641    clk_divider0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 clk_divider0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.453%)  route 0.127ns (40.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.592     1.505    clk_divider0/CLK
    SLICE_X65Y50         FDRE                                         r  clk_divider0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  clk_divider0/counter_reg[0]/Q
                         net (fo=6, routed)           0.127     1.773    clk_divider0/counter[0]
    SLICE_X64Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  clk_divider0/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.818    clk_divider0/counter[5]_i_1_n_0
    SLICE_X64Y50         FDRE                                         r  clk_divider0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.863     2.021    clk_divider0/CLK
    SLICE_X64Y50         FDRE                                         r  clk_divider0/counter_reg[5]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.121     1.639    clk_divider0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sd_card0/cmd_out_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.325%)  route 0.150ns (44.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=159, routed)         0.593     2.013    sd_card0/CLK
    SLICE_X62Y56         FDSE                                         r  sd_card0/cmd_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDSE (Prop_fdse_C_Q)         0.141     2.154 r  sd_card0/cmd_out_reg[28]/Q
                         net (fo=1, routed)           0.150     2.305    sd_card0/cmd_out[28]
    SLICE_X60Y56         LUT4 (Prop_lut4_I2_O)        0.045     2.350 r  sd_card0/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000     2.350    sd_card0/cmd_out[29]_i_1_n_0
    SLICE_X60Y56         FDSE                                         r  sd_card0/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=159, routed)         0.861     2.657    sd_card0/CLK
    SLICE_X60Y56         FDSE                                         r  sd_card0/cmd_out_reg[29]/C
                         clock pessimism             -0.609     2.048    
    SLICE_X60Y56         FDSE (Hold_fdse_C_D)         0.120     2.168    sd_card0/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sd_card0/cmd_out_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.127%)  route 0.134ns (41.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=159, routed)         0.592     2.012    sd_card0/CLK
    SLICE_X58Y54         FDSE                                         r  sd_card0/cmd_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.141     2.153 r  sd_card0/cmd_out_reg[16]/Q
                         net (fo=1, routed)           0.134     2.287    sd_card0/cmd_out[16]
    SLICE_X60Y53         LUT4 (Prop_lut4_I2_O)        0.045     2.332 r  sd_card0/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000     2.332    sd_card0/cmd_out[17]_i_1_n_0
    SLICE_X60Y53         FDSE                                         r  sd_card0/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=159, routed)         0.861     2.657    sd_card0/CLK
    SLICE_X60Y53         FDSE                                         r  sd_card0/cmd_out_reg[17]/C
                         clock pessimism             -0.629     2.028    
    SLICE_X60Y53         FDSE (Hold_fdse_C_D)         0.120     2.148    sd_card0/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clk_divider0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider0/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.592     1.505    clk_divider0/CLK
    SLICE_X64Y50         FDRE                                         r  clk_divider0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  clk_divider0/counter_reg[1]/Q
                         net (fo=6, routed)           0.105     1.775    clk_divider0/counter[1]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.048     1.823 r  clk_divider0/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    clk_divider0/counter[2]_i_1_n_0
    SLICE_X65Y50         FDRE                                         r  clk_divider0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.863     2.021    clk_divider0/CLK
    SLICE_X65Y50         FDRE                                         r  clk_divider0/counter_reg[2]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.107     1.625    clk_divider0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sd_card0/R7_response_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/R7_response_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=159, routed)         0.564     1.984    sd_card0/CLK
    SLICE_X54Y53         FDRE                                         r  sd_card0/R7_response_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     2.148 r  sd_card0/R7_response_reg[0]/Q
                         net (fo=2, routed)           0.093     2.242    sd_card0/R7_response_reg_n_0_[0]
    SLICE_X55Y53         LUT3 (Prop_lut3_I0_O)        0.045     2.287 r  sd_card0/R7_response[1]_i_1/O
                         net (fo=1, routed)           0.000     2.287    sd_card0/R7_response[1]_i_1_n_0
    SLICE_X55Y53         FDRE                                         r  sd_card0/R7_response_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=159, routed)         0.834     2.630    sd_card0/CLK
    SLICE_X55Y53         FDRE                                         r  sd_card0/R7_response_reg[1]/C
                         clock pessimism             -0.633     1.997    
    SLICE_X55Y53         FDRE (Hold_fdre_C_D)         0.091     2.088    sd_card0/R7_response_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.618%)  route 0.168ns (54.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.588     1.501    lcd0/CLK
    SLICE_X62Y62         FDRE                                         r  lcd0/tcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lcd0/tcode_reg[0]/Q
                         net (fo=1, routed)           0.168     1.811    lcd0/tcode[0]
    SLICE_X58Y62         FDRE                                         r  lcd0/text_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.856     2.014    lcd0/CLK
    SLICE_X58Y62         FDRE                                         r  lcd0/text_d_reg[0]/C
                         clock pessimism             -0.478     1.535    
    SLICE_X58Y62         FDRE (Hold_fdre_C_D)         0.070     1.605    lcd0/text_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_sel_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y52    P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52    P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51    P_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y51    blk_addr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y56    blk_addr_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y56    blk_addr_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y56    blk_addr_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y56    blk_addr_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y52    sd_card0/block_addr_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    sd_card0/cmd_out_reg[25]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    sd_card0/cmd_out_reg[26]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    sd_card0/cmd_out_reg[27]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56    sd_card0/cmd_out_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y55    sd_card0/block_addr_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y55    sd_card0/block_addr_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y55    sd_card0/block_addr_reg_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y52    sd_card0/block_addr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y55    sd_card0/block_addr_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y52    P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y52    P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    P_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y51    blk_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y52    blk_addr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y52    blk_addr_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    clk_divider0/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y50    clk_divider0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    clk_divider0/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y50    clk_divider0/counter_reg[4]/C



