# ğŸ“˜ ãƒ¢ãƒã‚¤ãƒ«ç”¨ç–‘ä¼¼SRAMï¼ˆVSRAMï¼‰æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ï¼ˆ2001å¹´ï¼‰  
*Edusemi-Plus/archive/in2001/VSRAM_2001.md*  
**æœ€çµ‚æ›´æ–°: 2025-07-27**

---

## ğŸ§­ æ¦‚è¦ / **Overview**

æœ¬ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã¯ã€2001å¹´ã«é‡ç”£ã•ã‚ŒãŸ **ãƒ¢ãƒã‚¤ãƒ«ç”¨ç–‘ä¼¼SRAMï¼ˆVSRAMï¼‰** ã®æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ã§ã‚ã‚‹ã€‚  
64M DRAM ç¬¬3ä¸–ä»£ãƒ—ãƒ­ã‚»ã‚¹ï¼ˆ0.25Î¼mï¼‰ã‚’ãã®ã¾ã¾æµç”¨ã—ã€å†…éƒ¨ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥åˆ¶å¾¡ã«ã‚ˆã£ã¦SRAMçš„ã«å‹•ä½œã€‚  
ä¸–ç•Œåˆã® **ã‚«ãƒ¡ãƒ©ä»˜ãæºå¸¯é›»è©±ï¼ˆSHARPè£½ï¼‰** ã«æ­è¼‰ã•ã‚ŒãŸã€‚

This document archives the technology of a **pseudo-SRAM (VSRAM)** product mass-produced in 2001.  
Based on a **64M DRAM 3rd-generation (0.25Î¼m) process** with internal refresh logic, it was adopted in the **worldâ€™s first camera-equipped mobile phone** (by SHARP).

---

## 1ï¸âƒ£ åŸºæœ¬æ§‹æˆã¨ç‰¹å¾´ / **Architecture and Features**

- **ãƒ—ãƒ­ã‚»ã‚¹æµç”¨ / Process Reuse**ï¼š64M DRAMï¼ˆç¬¬3ä¸–ä»£, 0.25Î¼mï¼‰ã‚’ãã®ã¾ã¾é©ç”¨  
  â†’ *Reused 0.25Î¼m 64M DRAM process as-is*

- **å†…éƒ¨ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥åˆ¶å¾¡ / Internal Refresh Logic**ï¼šç–‘ä¼¼SRAMã¨ã—ã¦æ©Ÿèƒ½  
  â†’ *SRAM-like operation via auto-refresh mechanism*

- **ç”¨é€” / Application**ï¼šä¸–ç•Œåˆã®ã‚«ãƒ¡ãƒ©ä»˜ãæºå¸¯é›»è©±ã«æ­è¼‰  
  â†’ *Used in SHARPâ€™s world-first camera-equipped mobile phone*

- **ä½æ¶ˆè²»é›»åŠ› / Low Power**ï¼šãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ï¼ˆpause refreshï¼‰ã«ã‚ˆã‚‹å¾…æ©Ÿé›»åŠ›ã®æŠ‘åˆ¶  
  â†’ *Power-saving via extended refresh intervals*

- **é«˜æ¸©å‹•ä½œå¯¾å¿œ / High-Temperature Operation**ï¼š85â„ƒ â†’ **90â„ƒä¿è¨¼ã¸æ‹¡å¼µ**  
  â†’ *Extended temperature guarantee from 85Â°C to 90Â°C*

---

## 2ï¸âƒ£ åˆæœŸé‡ç”£ã®èª²é¡Œã¨å¯¾ç­– / **Startup Challenges and Solutions**

### ğŸ”¸ æ­©ç•™ã¾ã‚Šèª²é¡Œï¼š**åˆæœŸ30%å°ã‹ã‚‰ã®ç«‹ã¡ä¸Šã’**
â†’ ç­†è€…ï¼ˆå½“æ™‚29æ­³ï¼‰ãŒæŠ•å…¥ã•ã‚Œã€å®Ÿè¡Œçš„ãªãƒ—ãƒ­ã‚»ã‚¹æ”¹å–„ã‚’ä¸»å°  
â†’ *Initial yield was ~30%; author (age 29) was assigned to drive yield recovery*

---

### 2.1 ãƒãƒ¼ã‚ºãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¿æŒä¸è‰¯ / **Pause Refresh Retention Failures**

**å•é¡Œ / Issue**ï¼š
- å†…éƒ¨ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥å‘¨æœŸã‚’é™ç•Œã¾ã§å»¶é•· â†’ æ¶ˆè²»é›»åŠ›ã¯å‰Šæ¸›ã•ã‚ŒãŸãŒã€  
- **90â„ƒä¿è¨¼ä¸‹ã§ã®ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³ãƒªãƒ¼ã‚¯å¢—å¤§**ã«ã‚ˆã‚Šã€**ä¿æŒæ™‚é–“ãŒä¸è¶³**

**å¯¾ç­– / Countermeasures**ï¼š
- **HFç³»æ´—æµ„å›æ•°ã®æœ€å°åŒ–**  
  â†’ *Minimized HF cleaning steps to preserve gate oxide integrity*
- **ãƒãƒƒã‚¯ãƒã‚¤ã‚¢ã‚¹ Vbs = -1V â†’ -3V ã¸å¼·åŒ–**  
  â†’ *Applied stronger back-bias to suppress junction leakage*

---

### 2.2 WSAå¾Œã‚²ãƒ¼ãƒˆè†œã®æ®‹è†œç¢ºä¿ / **Preserving Gate Oxide after WSA**

- **WSAï¼ˆWordline Sidewall Afterï¼‰å¾Œã«ã€ã‚½ãƒ¼ã‚¹ãƒ»ãƒ‰ãƒ¬ã‚¤ãƒ³é ˜åŸŸã®ã‚²ãƒ¼ãƒˆè†œã‚’ä¿è­·**  
- ç‰¹ã« **ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ãƒãƒ¼ãƒ‰ã‚³ãƒ³ã‚¿ã‚¯ãƒˆï¼ˆSNCï¼‰** æ¥ç¶šéƒ¨ã®è†œåšç¢ºä¿ãŒé‡è¦  
- *Unlike the 643rd (64M DRAM Gen3), where wet clean replaced ashing,  
  in this case, the wet process itself was minimized to avoid over-etching*

---

### 2.3 ãƒ‡ã‚£ã‚¹ã‚¿ãƒ¼ãƒ–ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥å¯¾ç­– / **Disturb Refresh Failure Control**

**å•é¡Œ / Issue**ï¼š
- **0.25Î¼mç‰¹æœ‰ã®Short Channel Effectï¼ˆSCEï¼‰** ã«ã‚ˆã‚Šã€**ã‚»ãƒ«åè»¢ï¼ˆdisturbï¼‰ç¾è±¡ãŒç™ºç”Ÿ**

**å¯¾ç­– / Countermeasure**ï¼š
- **ã‚²ãƒ¼ãƒˆå¯¸æ³•ï¼ˆCDï¼‰ä¸­å¿ƒå€¤ç®¡ç†ã‚’å¾¹åº•**  
  â†’ *Tightened control of gate length (CD) centering to reduce variation-induced leakage*

---

## 3ï¸âƒ£ æ¬¡ä¸–ä»£VSRAMã®æ¤œè¨ã¨ä¸æ¡ç”¨åˆ¤æ–­ / **Evaluation and Rejection of Next-Gen VSRAM (0.18Î¼m)**

### ğŸ§ª 3.1 0.18Î¼mä¸–ä»£VSRAMï¼ˆNANYA / æ±èŠç³»ãƒ—ãƒ­ã‚»ã‚¹ï¼‰

**æ¤œè¨å†…å®¹ / Evaluation**ï¼š
- æ¬¡ä¸–ä»£VSRAMå€™è£œã¨ã—ã¦ã€**NANYAè£½ï¼ˆæ±èŠãƒ—ãƒ­ã‚»ã‚¹ï¼‰0.18Î¼m DRAM** ã‚’è©•ä¾¡

**å•é¡Œç‚¹ / Issues Identified**ï¼š
- **ãƒˆãƒ¬ãƒ³ãƒã‚­ãƒ£ãƒ‘ã‚·ã‚¿æ§‹é€ **ã«ã‚ˆã‚Šã€**ã‚¸ãƒ£ãƒ³ã‚¯ã‚·ãƒ§ãƒ³é¢ç©ãŒå¢—å¤§**  
- **ä¿æŒåŠ›ãŒä¸è¶³**ã—ã€**90â„ƒã®Pause Refreshè¦ä»¶ã‚’æº€ãŸã›ãªã‹ã£ãŸ**

â†’ **å®Ÿè£…ä¸å¯ã¨åˆ¤æ–­ / Rejected for insufficient retention under mobile temperature specs**

---

### ğŸ§ª 3.2 Mosysç¤¾ 1T-SRAMãƒã‚¯ãƒ­ã®æ¤œè¨ï¼ˆå‚è€ƒï¼‰

- **Mosysç¤¾è£½1T-SRAMãƒã‚¯ãƒ­**ã‚’ã€**0.18Î¼mãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹ä¸Š**ã§æ¤œè¨  
- ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¸è¦ãƒ»DRAMã‚»ãƒ«ä¸è¦ãª**é«˜æŸ”è»Ÿæ€§æ§‹é€ **  
- ã—ã‹ã—å½“æ™‚ã€ç­†è€…ã¯**é«˜è€åœ§ã‚¤ãƒ³ãƒ†ã‚°ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æ¥­å‹™ã«å¾“äº‹ã—ã¦ãŠã‚Šã€å·¥æ•°ç¢ºä¿ã§ããš**

â†’ **è©•ä¾¡æœªå®Œäº† / Evaluation not completed due to resource constraints**

---

## 4ï¸âƒ£ é–¢é€£ãƒªãƒ³ã‚¯ / **Related Link**

ğŸ“‚ **64M DRAM ç«‹ã¡ä¸Šã’æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ï¼ˆ1998å¹´ï¼‰**  
ğŸ“„ [`DRAM_Startup_64M_1998.md`](../in1998/DRAM_Startup_64M_1998.md)

- **æ—¥æœ¬èª**ï¼š64M DRAMï¼ˆç¬¬3ä¸–ä»£ / 0.25Î¼mï¼‰ã®é‡ç”£ç«‹ã¡ä¸Šã’è¨˜éŒ²ã€‚ãƒ—ãƒ­ã‚»ã‚¹æ¡ä»¶å±•é–‹ã€ä¸è‰¯è§£æï¼ˆPause Refreshï¼‰ã€ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œãƒ€ãƒ¡ãƒ¼ã‚¸å¯¾ç­–ãªã©ã‚’åéŒ²  
- **English**ï¼šTechnical archive of 64M DRAM (3rd Gen / 0.25Î¼m) startup, including process tuning, pause refresh failures, and gate oxide damage mitigation

---
