From e27a95ed8addd1808a9d14e85b697e8a86b64943 Mon Sep 17 00:00:00 2001
From: thanhbui <thanh.bui.fz@renesas.com>
Date: Mon, 19 Oct 2020 15:39:11 +0700
Subject: [PATCH 230/433] ARM: dts: r8a7745-iwg22d-sodimm: Enable SCIF{2,3}
 serial port

Signed-off-by: thanhbui <thanh.bui.fz@renesas.com>
---
 arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts | 26 ++++++++++++++++++++++++++
 1 file changed, 26 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts b/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
index a49b2a7..ba5425c 100644
--- a/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
+++ b/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
@@ -40,6 +40,8 @@
 	compatible = "iwave,g22d", "iwave,g22m", "renesas,r8a7745";
 
 	aliases {
+		serial1 = &scif2;
+		serial2 = &scif3;
 		serial3 = &scif4;
 		serial5 = &hscif1;
 		ethernet0 = &avb;
@@ -241,6 +243,16 @@
 		function = "i2c5";
 	};
 
+	scif2_pins: serial1 {
+		groups = "scif2_data";
+		function = "scif2";
+	};
+
+	scif3_pins: serial2 {
+		groups = "scif3_data";
+		function = "scif3";
+	};
+
 	scif4_pins: scif4 {
 		groups = "scif4_data_b";
 		function = "scif4";
@@ -301,6 +313,20 @@
 	};
 };
 
+&scif2 {
+	pinctrl-0 = <&scif2_pins>;
+	pinctrl-names = "default";
+
+	status = "okay";
+};
+
+&scif3 {
+	pinctrl-0 = <&scif3_pins>;
+	pinctrl-names = "default";
+
+	status = "okay";
+};
+
 &scif4 {
 	pinctrl-0 = <&scif4_pins>;
 	pinctrl-names = "default";
-- 
2.7.4

