
Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 10105 
Printing options for 'route.common.*'
common.via_array_mode                                   :	 swap                

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Error: Cell u_sum/add_7/U0/U_0 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_1 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_77 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_2 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_78 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_3 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_79 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_4 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_80 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_81 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_5 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_6 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_7 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_8 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_9 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_10 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_11 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_12 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_13 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_14 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_15 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_16 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_17 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_18 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_19 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_20 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_21 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_22 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_23 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_24 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_25 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_26 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_27 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_28 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_29 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_30 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_31 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_32 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_33 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_34 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_35 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_36 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_37 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_38 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_39 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_40 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_41 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_42 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_43 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_44 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_45 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_46 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_47 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_48 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_49 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_50 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_51 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_52 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_53 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_54 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_55 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_56 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_57 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_58 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_59 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_60 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_61 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_62 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_63 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_64 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_65 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_66 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_67 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_68 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_69 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_70 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_71 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_72 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_73 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_74 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_75 is not placed. (ZRT-064)
Error: Cell u_sum/add_7/U0/U_76 is not placed. (ZRT-064)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Read DB] Total (MB): Used   32  Alloctr   33  Proc 10105 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 10105 
Net statistics:
Total number of nets     = 108
Number of nets to route  = 0
Number of single or zero port nets = 106
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   36  Proc 10105 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72	 on layer (1)	 M1
Average gCell capacity  9.47	 on layer (2)	 M2
Average gCell capacity  6.73	 on layer (3)	 M3
Average gCell capacity  4.47	 on layer (4)	 M4
Average gCell capacity  4.57	 on layer (5)	 M5
Average gCell capacity  4.44	 on layer (6)	 M6
Average gCell capacity  4.58	 on layer (7)	 M7
Average gCell capacity  4.12	 on layer (8)	 M8
Average gCell capacity  3.39	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 8.16	 on layer (1)	 M1
Average number of tracks per gCell 10.01	 on layer (2)	 M2
Average number of tracks per gCell 8.16	 on layer (3)	 M3
Average number of tracks per gCell 5.01	 on layer (4)	 M4
Average number of tracks per gCell 5.04	 on layer (5)	 M5
Average number of tracks per gCell 5.01	 on layer (6)	 M6
Average number of tracks per gCell 5.04	 on layer (7)	 M7
Average number of tracks per gCell 5.01	 on layer (8)	 M8
Average number of tracks per gCell 5.04	 on layer (9)	 M9
Average number of tracks per gCell 0.17	 on layer (10)	 MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   37  Alloctr   38  Proc 10105 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   37  Alloctr   38  Proc 10105 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   38  Proc 10105 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   37  Alloctr   38  Proc 10105 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  213  Alloctr  214  Proc 10105 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr 28 05:52:48 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  213  Alloctr  214  Proc 10105 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  213  Alloctr  214  Proc 10105 

Congestion utilization per direction:
Average vertical track utilization   =  0.00 %
Peak    vertical track utilization   =  0.00 %
Average horizontal track utilization =  0.00 %
Peak    horizontal track utilization =  0.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  211  Alloctr  212  Proc 10105 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -25  Alloctr  -25  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 10105 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -25  Alloctr  -25  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 10105 

****************************************
Report : congestion
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 05:52:48 2025
****************************************

Layer     |    overflow     |               # GRCs has
Name      |  total  |  max  | overflow (%)       | max overflow
---------------------------------------------------------------
Both Dirs |       0 |     0 |       0  ( 0.000%) |       0
H routing |       0 |     0 |       0  ( 0.000%) |       0
V routing |       0 |     0 |       0  ( 0.000%) |       0

1
