{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689891838018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689891838019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 18:23:57 2023 " "Processing started: Thu Jul 20 18:23:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689891838019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689891838019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab2 -c CEG3156Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3156Lab2 -c CEG3156Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689891838019 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1689891838248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoBitRegister-structural " "Found design unit 1: twoBitRegister-structural" {  } { { "twoBitRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/twoBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838492 ""} { "Info" "ISGN_ENTITY_NAME" "1 twoBitRegister " "Found entity 1: twoBitRegister" {  } { { "twoBitRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/twoBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitRegister-structural " "Found design unit 1: threeBitRegister-structural" {  } { { "threeBitRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/threeBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838494 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitRegister " "Found entity 1: threeBitRegister" {  } { { "threeBitRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/threeBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thirtytwobitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtyTwoBitRegister-structural " "Found design unit 1: thirtyTwoBitRegister-structural" {  } { { "thirtyTwoBitRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/thirtyTwoBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838496 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitRegister " "Found entity 1: thirtyTwoBitRegister" {  } { { "thirtyTwoBitRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/thirtyTwoBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processortoplevelentity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processortoplevelentity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessorTopLevelEntity-Structural " "Found design unit 1: ProcessorTopLevelEntity-Structural" {  } { { "ProcessorTopLevelEntity.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/ProcessorTopLevelEntity.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838498 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcessorTopLevelEntity " "Found entity 1: ProcessorTopLevelEntity" {  } { { "ProcessorTopLevelEntity.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/ProcessorTopLevelEntity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wbregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wbregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WBRegister-structural " "Found design unit 1: MEM_WBRegister-structural" {  } { { "MEM_WBRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/MEM_WBRegister.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838500 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WBRegister " "Found entity 1: MEM_WBRegister" {  } { { "MEM_WBRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/MEM_WBRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_idregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_idregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_IDRegister-structural " "Found design unit 1: IF_IDRegister-structural" {  } { { "IF_IDRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/IF_IDRegister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838501 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_IDRegister " "Found entity 1: IF_IDRegister" {  } { { "IF_IDRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/IF_IDRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_exregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_exregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EXRegister-structural " "Found design unit 1: ID_EXRegister-structural" {  } { { "ID_EXRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/ID_EXRegister.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838503 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EXRegister " "Found entity 1: ID_EXRegister" {  } { { "ID_EXRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/ID_EXRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitRegister-structural " "Found design unit 1: fourBitRegister-structural" {  } { { "fourBitRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/fourBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838505 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitRegister " "Found entity 1: fourBitRegister" {  } { { "fourBitRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/fourBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwardingUnit-rtl " "Found design unit 1: forwardingUnit-rtl" {  } { { "forwardingUnit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/forwardingUnit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838507 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/forwardingUnit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitRegister-structural " "Found design unit 1: fiveBitRegister-structural" {  } { { "fiveBitRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/fiveBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838508 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitRegister " "Found entity 1: fiveBitRegister" {  } { { "fiveBitRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/fiveBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_memregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_memregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEMRegister-structural " "Found design unit 1: EX_MEMRegister-structural" {  } { { "EX_MEMRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/EX_MEMRegister.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838510 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEMRegister " "Found entity 1: EX_MEMRegister" {  } { { "EX_MEMRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/EX_MEMRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/clk_div.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838512 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/clk_div.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enasdff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enasdff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enASdFF-rtl " "Found design unit 1: enASdFF-rtl" {  } { { "enASdFF.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/enASdFF.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838514 ""} { "Info" "ISGN_ENTITY_NAME" "1 enASdFF " "Found entity 1: enASdFF" {  } { { "enASdFF.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/enASdFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838515 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitSubtractor-rtl " "Found design unit 1: oneBitSubtractor-rtl" {  } { { "oneBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/oneBitSubtractor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838517 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitSubtractor " "Found entity 1: oneBitSubtractor" {  } { { "oneBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/oneBitSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft2unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2Unit-rtl " "Found design unit 1: shiftLeft2Unit-rtl" {  } { { "shiftLeft2Unit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/shiftLeft2Unit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838519 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2Unit " "Found entity 1: shiftLeft2Unit" {  } { { "shiftLeft2Unit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/shiftLeft2Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextendunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextendunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtendUnit-rtl " "Found design unit 1: signExtendUnit-rtl" {  } { { "signExtendUnit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/signExtendUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838520 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtendUnit " "Found entity 1: signExtendUnit" {  } { { "signExtendUnit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/signExtendUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-structural " "Found design unit 1: eightBitRegister-structural" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838522 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-structural " "Found design unit 1: registerFile-structural" {  } { { "registerFile.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/registerFile.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838524 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitSubtractor-structural " "Found design unit 1: eightBitSubtractor-structural" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838526 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitSubtractor " "Found entity 1: eightBitSubtractor" {  } { { "eightBitSubtractor.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-structural " "Found design unit 1: eightBitAdder-structural" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838527 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-rtl " "Found design unit 1: mux2x1-rtl" {  } { { "mux2x1.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux2x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838529 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838529 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pcAdder8Bit.vhd " "Can't analyze file -- file pcAdder8Bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1689891838532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluControlUnit-rtl " "Found design unit 1: aluControlUnit-rtl" {  } { { "aluControlUnit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/aluControlUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838534 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluControlUnit " "Found entity 1: aluControlUnit" {  } { { "aluControlUnit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/aluControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "dFF_2.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838535 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "dFF_2.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838537 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threetoeightdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threetoeightdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeToEightDecoder-Structural " "Found design unit 1: threeToEightDecoder-Structural" {  } { { "threeToEightDecoder.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/threeToEightDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838539 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeToEightDecoder " "Found entity 1: threeToEightDecoder" {  } { { "threeToEightDecoder.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/threeToEightDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1eightbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x1eightbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1EightBit-Structural " "Found design unit 1: mux8x1EightBit-Structural" {  } { { "mux8x1EightBit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux8x1EightBit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838541 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1EightBit " "Found entity 1: mux8x1EightBit" {  } { { "mux8x1EightBit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux8x1EightBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlLogicUnit-rtl " "Found design unit 1: controlLogicUnit-rtl" {  } { { "controlLogicUnit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/controlLogicUnit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838542 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlLogicUnit " "Found entity 1: controlLogicUnit" {  } { { "controlLogicUnit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-structural " "Found design unit 1: instructionMemory-structural" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/instructionMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838544 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/instructionMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-structural " "Found design unit 1: dataMemory-structural" {  } { { "dataMemory.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/dataMemory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838546 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7x7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7x7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux7x7-structural " "Found design unit 1: mux7x7-structural" {  } { { "mux7x7.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux7x7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838548 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux7x7 " "Found entity 1: mux7x7" {  } { { "mux7x7.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux7x7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x8-structural " "Found design unit 1: mux8x8-structural" {  } { { "mux8x8.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux8x8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838550 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x8 " "Found entity 1: mux8x8" {  } { { "mux8x8.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux8x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5x5-structural " "Found design unit 1: mux5x5-structural" {  } { { "mux5x5.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux5x5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838552 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5x5 " "Found entity 1: mux5x5" {  } { { "mux5x5.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux5x5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alumain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUmain-structural " "Found design unit 1: ALUmain-structural" {  } { { "ALUmain.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/ALUmain.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838554 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUmain " "Found entity 1: ALUmain" {  } { { "ALUmain.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/ALUmain.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838556 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eighBitComparator-rtl " "Found design unit 1: eighBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838558 ""} { "Info" "ISGN_ENTITY_NAME" "1 eighBitComparator " "Found entity 1: eighBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcRegister-structural " "Found design unit 1: pcRegister-structural" {  } { { "pcRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/pcRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838560 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcRegister " "Found entity 1: pcRegister" {  } { { "pcRegister.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/pcRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetectionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazarddetectionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardDetectionUnit-structural " "Found design unit 1: HazardDetectionUnit-structural" {  } { { "HazardDetectionUnit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/HazardDetectionUnit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838562 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "HazardDetectionUnit.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/HazardDetectionUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinedproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelinedproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipelinedProc-structural " "Found design unit 1: pipelinedProc-structural" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/pipelinedProc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838564 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipelinedProc " "Found entity 1: pipelinedProc" {  } { { "pipelinedProc.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/pipelinedProc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9bit2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux9bit2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux9bit2x1-structural " "Found design unit 1: mux9bit2x1-structural" {  } { { "mux9bit2x1.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux9bit2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838566 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux9bit2x1 " "Found entity 1: mux9bit2x1" {  } { { "mux9bit2x1.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux9bit2x1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8bit3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8bit3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8bit3x1-structural " "Found design unit 1: mux8bit3x1-structural" {  } { { "mux8bit3x1.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux8bit3x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838568 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8bit3x1 " "Found entity 1: mux8bit3x1" {  } { { "mux8bit3x1.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux8bit3x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-rtl " "Found design unit 1: mux3x1-rtl" {  } { { "mux3x1.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux3x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838570 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "mux3x1.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/mux3x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_ifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_IFID-Testbench " "Found design unit 1: tb_IFID-Testbench" {  } { { "tb_IFID.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/tb_IFID.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838571 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_IFID " "Found entity 1: tb_IFID" {  } { { "tb_IFID.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/tb_IFID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689891838571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689891838571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_IFID " "Elaborating entity \"tb_IFID\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689891838595 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tb_reset tb_IFID.vhd(9) " "VHDL Signal Declaration warning at tb_IFID.vhd(9): used implicit default value for signal \"tb_reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tb_IFID.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/tb_IFID.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1689891838596 "|tb_IFID"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tb_pcPlusFour_o tb_IFID.vhd(16) " "Verilog HDL or VHDL warning at tb_IFID.vhd(16): object \"tb_pcPlusFour_o\" assigned a value but never read" {  } { { "tb_IFID.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/tb_IFID.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689891838596 "|tb_IFID"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tb_instruction_o tb_IFID.vhd(17) " "Verilog HDL or VHDL warning at tb_IFID.vhd(17): object \"tb_instruction_o\" assigned a value but never read" {  } { { "tb_IFID.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/tb_IFID.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689891838596 "|tb_IFID"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sim_end tb_IFID.vhd(20) " "VHDL Signal Declaration warning at tb_IFID.vhd(20): used explicit default value for signal \"sim_end\" because signal was never assigned a value" {  } { { "tb_IFID.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/tb_IFID.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1689891838597 "|tb_IFID"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "tb_IFID.vhd(42) " "VHDL Wait Statement error at tb_IFID.vhd(42): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "tb_IFID.vhd" "" { Text "C:/Users/kuruvil/Documents/GitHub/CEG3156Lab2/tb_IFID.vhd" 42 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1689891838597 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1689891838597 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689891838667 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 20 18:23:58 2023 " "Processing ended: Thu Jul 20 18:23:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689891838667 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689891838667 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689891838667 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689891838667 ""}
