INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'dell3561-49' on host 'dell3561-49' (Linux_x86_64 version 6.8.0-85-generic) on Tue Oct 21 14:25:28 CEST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval'
Sourcing Tcl script '/home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project BackGrRemoval 
INFO: [HLS 200-10] Opening project '/home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval'.
INFO: [HLS 200-1510] Running: set_top BackGrRemoval 
INFO: [HLS 200-1510] Running: add_files BackGrRemoval.cpp 
INFO: [HLS 200-10] Adding design file 'BackGrRemoval.cpp' to the project
INFO: [HLS 200-1510] Running: add_files BackGrRemoval.h 
INFO: [HLS 200-10] Adding design file 'BackGrRemoval.h' to the project
INFO: [HLS 200-1510] Running: add_files RGB2HSV.cpp 
INFO: [HLS 200-10] Adding design file 'RGB2HSV.cpp' to the project
INFO: [HLS 200-1510] Running: add_files RGB2HSV.h 
INFO: [HLS 200-10] Adding design file 'RGB2HSV.h' to the project
INFO: [HLS 200-1510] Running: add_files parameters.h 
INFO: [HLS 200-10] Adding design file 'parameters.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb 13.bmp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '13.bmp' to the project
INFO: [HLS 200-1510] Running: add_files -tb 13_320x240.bmp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '13_320x240.bmp' to the project
INFO: [HLS 200-1510] Running: add_files -tb BackGrRemoval_tb.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'BackGrRemoval_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb parameters.h -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'parameters.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.5 
INFO: [HLS 200-1510] Running: source ./BackGrRemoval/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name BackGrRemoval BackGrRemoval 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 225.562 MB.
INFO: [HLS 200-10] Analyzing design file 'BackGrRemoval.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (BackGrRemoval.cpp:176:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (BackGrRemoval.cpp:178:9)
INFO: [HLS 200-10] Analyzing design file 'RGB2HSV.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.28 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.85 seconds; current allocated memory: 226.641 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,458 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,374 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,052 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,956 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/BackGroundRemoval/BackGrRemoval/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'Minof3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:33:18)
INFO: [HLS 214-131] Inlining function 'MaxOf3(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'findHSV(PixelBGR*, ap_uint<8>*, ap_uint<8>*, ap_uint<8>*)' (RGB2HSV.cpp:32:11)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'inBGR' for cosimulation. (BackGrRemoval.cpp:161:0)
INFO: [HLS 214-291] Loop 'kernel_y' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:203:17)
INFO: [HLS 214-291] Loop 'kernel_x' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:205:21)
INFO: [HLS 214-291] Loop 'whiten_kernel' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:219:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_220_1' is marked as complete unroll implied by the pipeline pragma (BackGrRemoval.cpp:220:43)
INFO: [HLS 214-186] Unrolling loop 'kernel_y' (BackGrRemoval.cpp:203:17) in function 'BackGrRemoval' completely with a factor of 11 (BackGrRemoval.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_x' (BackGrRemoval.cpp:205:21) in function 'BackGrRemoval' completely with a factor of 11 (BackGrRemoval.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'whiten_kernel' (BackGrRemoval.cpp:219:21) in function 'BackGrRemoval' completely with a factor of 11 (BackGrRemoval.cpp:161:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_1' (BackGrRemoval.cpp:220:43) in function 'BackGrRemoval' completely with a factor of 11 (BackGrRemoval.cpp:161:0)
INFO: [HLS 214-188] Unrolling loop 'HSV_LOOP' (RGB2HSV.cpp:29:5) in function 'findHSV' partially with a factor of 4 (RGB2HSV.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1h': Cyclic partitioning with factor 32 on dimension 1. (BackGrRemoval.cpp:171:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13BackGrRemovalP8PixelBGR7ap_uintILi8EEE1s': Cyclic partitioning with factor 8 on dimension 1. (BackGrRemoval.cpp:172:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 19.29 seconds. CPU system time: 0.26 seconds. Elapsed time: 23.52 seconds; current allocated memory: 235.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.906 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 252.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 264.684 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:50:18) to (RGB2HSV.cpp:50:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:52:27) to (RGB2HSV.cpp:52:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:50:18) to (RGB2HSV.cpp:50:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:52:27) to (RGB2HSV.cpp:52:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:50:18) to (RGB2HSV.cpp:50:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:52:27) to (RGB2HSV.cpp:52:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:50:18) to (RGB2HSV.cpp:50:13) in function 'findHSV'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (RGB2HSV.cpp:52:27) to (RGB2HSV.cpp:52:22) in function 'findHSV'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.48 seconds; current allocated memory: 355.051 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'image_row_loop' (BackGrRemoval.cpp:192:5) in function 'BackGrRemoval'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 12.85 seconds. CPU system time: 0.12 seconds. Elapsed time: 12.97 seconds; current allocated memory: 705.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BackGrRemoval' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV_Pipeline_HSV_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'HSV_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'findHSV_Pipeline_HSV_LOOP' (loop 'HSV_LOOP'): Unable to schedule bus request operation ('gmem_load_1_req', RGB2HSV.cpp:32) on port 'gmem' (RGB2HSV.cpp:32) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'findHSV_Pipeline_HSV_LOOP' (loop 'HSV_LOOP'): Unable to schedule bus request operation ('gmem_load_2_req', RGB2HSV.cpp:32) on port 'gmem' (RGB2HSV.cpp:32) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'findHSV_Pipeline_HSV_LOOP' (loop 'HSV_LOOP'): Unable to schedule bus request operation ('gmem_load_3_req', RGB2HSV.cpp:32) on port 'gmem' (RGB2HSV.cpp:32) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'findHSV_Pipeline_HSV_LOOP' (loop 'HSV_LOOP'): Unable to schedule bus request operation ('gmem_load_4_req', RGB2HSV.cpp:32) on port 'gmem' (RGB2HSV.cpp:32) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'findHSV_Pipeline_HSV_LOOP' (loop 'HSV_LOOP'): Unable to schedule bus request operation ('gmem_load_11_req', RGB2HSV.cpp:32) on port 'gmem' (RGB2HSV.cpp:32) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 59, loop 'HSV_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.23 seconds; current allocated memory: 705.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 705.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findHSV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 705.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 705.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BackGrRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'image_row_loop_image_column_loop'.
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('BackGrRemoval_PixelBGR_ap_uint_8_h_load_1', BackGrRemoval.cpp:209) on array 'BackGrRemoval_PixelBGR_ap_uint_8_h' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'BackGrRemoval_PixelBGR_ap_uint_8_h'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('BackGrRemoval_PixelBGR_ap_uint_8_h_load_6', BackGrRemoval.cpp:209) on array 'BackGrRemoval_PixelBGR_ap_uint_8_h' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'BackGrRemoval_PixelBGR_ap_uint_8_h'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('BackGrRemoval_PixelBGR_ap_uint_8_h_load_4', BackGrRemoval.cpp:209) on array 'BackGrRemoval_PixelBGR_ap_uint_8_h' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'BackGrRemoval_PixelBGR_ap_uint_8_h'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'BackGrRemoval' (loop 'image_row_loop_image_column_loop'): Unable to schedule 'load' operation ('BackGrRemoval_PixelBGR_ap_uint_8_h_load_7', BackGrRemoval.cpp:209) on array 'BackGrRemoval_PixelBGR_ap_uint_8_h' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'BackGrRemoval_PixelBGR_ap_uint_8_h'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
