*$
* TPS5432
*****************************************************************************
* (C) Copyright 2015 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS5432
* Date: 13AUG2015
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS5432EVM-116
* EVM Users Guide: SLVU674–March 2012
* Datasheet: SLVSB89A –MARCH 2012–REVISED OCTOBER 2012
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.SUBCKT TPS5432_TRANS BOOT COMP EN GND PH SS_TR VIN VSENSE PARAMS: SS=0  
X_U1_U1_U2         EN U1_U1_N16624544 U1_U1_N16624552 U1_U1_N16624570
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_U1_R256         EN U1_U1_N16624474  100MEG  
V_U1_U1_V2         U1_U1_N16624544 0 1.23Vdc
D_U1_U1_D9         EN VIN D_D1 
E_U1_U1_ABM173         U1_U1_N16624474 0 VALUE { {IF(V(VIN) > 2.4,5,0)}    }
D_U1_U1_D8         EN U1_U1_N16624474 D_D1 
G_U1_U1_ABMII1         VIN EN VALUE { {1.2u+ 3.4u*V(U1_ENAB)}    }
C_U1_U1_C1         0 U1_ENAB  1n  
R_U1_U1_R1         U1_U1_N16624570 U1_ENAB  1  
V_U1_U1_V1         U1_U1_N16624552 0 0.04Vdc
X_U1_U2_U1         U1_SDWN U1_U2_N7408507 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_U2_R15         U1_U2_N7409065 U1_U2_N7409071  1  
C_U1_U2_C14         0 U1_VREF  1n  
E_U1_U2_ABM180         U1_U2_N7409065 0 VALUE { IF(V(U1_OCB) > 0.5,1,0)    }
C_U1_U2_C8         0 SS_TR  0.1p  
D_U1_U2_D62         SS_TR U1_U2_N7409011 D_D1 
R_U1_U2_R13         U1_U2_N7408453 U1_U2_N7408459  1  
R_U1_U2_R14         U1_U2_N74085571 U1_VREF  1  
C_U1_U2_C12         0 U1_U2_N7408459  1n  
D_U1_U2_D63         0 SS_TR D_D1 
V_U1_U2_V70         U1_U2_N7409011 0 1.7
C_U1_U2_C15         0 U1_U2_N7409071  1n  
G_U1_U2_ABMI5         SS_TR 0 VALUE { {IF(V(U1_SS_DISCH) > 0.5, 1.25e-3,0)}   
+  }
X_U1_U2_S68    U1_U2_N7409071 0 SS_TR 0 Soft_Start_U1_U2_S68 
E_U1_U2_ABM178         U1_U2_N74085571 0 VALUE { IF(V(U1_U2_N7408459) < 0.808,
+  V(U1_U2_N7408459),0.808)    }
G_U1_U2_ABMII1         U1_U2_N7409011 SS_TR VALUE { {IF(V(U1_U2_N7408507) >
+  0.5,2u,0)}    }
E_U1_U2_ABM174         U1_U2_N7408453 0 VALUE { IF(V(SS_TR) < 700m,
+  V(SS_TR)-35m,  
+ IF(V(SS_TR) > 1500m, 0.808,  
+ -0.1263*V(SS_TR)*V(SS_TR)+0.4463*V(SS_TR)+0.4417))  }
V_U1_V47         U1_SET0 0 0Vdc
V_U1_V1         U1_I_RT 0 1.5455u
X_U1_U3_U614         U1_U3_N16511017 U1_U3_N16511009 U1_U3_N16511093
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U3_C162         0 U1_U3_N16510835  1n  
R_U1_U3_R4         0 COMP  2.3MEG  
V_U1_U3_V6         U1_U3_N16510963 0 1.8
C_U1_U3_C5         0 COMP  5.97p  
E_U1_U3_ABM8         U1_U3_N16511017 0 VALUE { {IF(V(COMP) > 1.79,1,0)}    }
G_U1_U3_ABM2I1         0 COMP VALUE { {LIMIT((V(U1_VREF) -
+  V(U1_VSENSIENT))*V(U1_U3_VGM), -20u,20u)}    }
X_U1_U3_U597         U1_U3_N16510969 COMP D_D
E_U1_U3_ABM177         U1_U3_N16510981 0 VALUE { IF(V(U1_U3_N16510835) < 70u,
+  70u, IF(V(U1_U3_N16510835) > 245u, 245u,V(U1_U3_N16510835)))    }
C_U1_U3_C9         0 U1_OCB  1n  
X_U1_U3_U603         U1_SDWN U1_U3_N16511009 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U1_U3_D11         COMP U1_U3_N16510963 D_D1 
E_U1_U3_ABM171         U1_U3_N16510877 0 VALUE { {IF(V(SS_TR) < 0.7, 70u, 70u +
+  (166u *((V(SS_TR) -700m)/299m)))}    }
C_U1_U3_C166         0 U1_U3_VGM  1n  
R_U1_U3_R286         U1_U3_N16510877 U1_U3_N16510835  1  
V_U1_U3_V5         U1_U3_N16510969 0 0.55
R_U1_U3_R290         U1_U3_N16510981 U1_U3_VGM  1  
R_U1_U3_R11         U1_U3_N16511093 U1_OCB  1  
V_U1_V46         U1_SET1 0 1
X_U1_U4_U131         U1_U4_RAMP U1_U4_N16529051 U1_SYSCLK COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U4_V45         U1_U4_N16529635 0 1
C_U1_U4_C79         U1_U4_RAMP 0  6p IC=0 
D_U1_U4_D11         U1_U4_RAMP U1_U4_N16529635 D_D1 
X_U1_U4_U135         U1_SYSCLK U1_U4_N16529047 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_U1_U4_S26    U1_U4_N16529043 0 U1_U4_RAMP 0 Oscillator_U1_U4_S26 
X_U1_U4_U134         U1_SDWN U1_U4_N16529047 U1_U4_N16529043 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_U4_ABMII1         U1_U4_N16529635 U1_U4_RAMP VALUE {
+  if(V(EN)>1.23,2.131u/((V(U1_FSBY4EN_PRE)*4)+(V(U1_FSBY2EN_PRE)*2)+(V(U1_FSEN_PRE)*1)),0)
+     }
V_U1_U4_V46         U1_U4_N16529051 0 0.5
R_U1_R1         0 0  1m  
C_U1_U5_C159         0 U1_VSENSIENT  1n  
X_U1_U5_U618         U1_U5_N16749616 U1_U5_N16749602 U1_FSBY4EN_PRE
+  U1_U5_FSBY4EN_PRE_INT SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_U5_R282         U1_U5_N16755594 U1_VSENSIENT  1  
X_U1_U5_U623         U1_U5_N16749946 U1_VSENSIENT U1_U5_N16749784
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U5_U620         U1_U5_N16749712 U1_VSENSIENT U1_U5_N16749616
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_U5_R276         U1_U5_N16631705 U1_IF2IA  1  
X_U1_U5_U624         U1_VSENSIENT U1_U5_N16749932 U1_U5_N16749814
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U5_U621         U1_VSENSIENT U1_U5_N16749698 U1_U5_N16749602
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U5_V51         U1_U5_N16749946 0 0.35
X_U1_U5_U577         U1_U5_FSBY4EN_PRE_INT U1_U5_FSBY2EN_PRE_INT U1_FSBY2EN_PRE
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U5_V50         U1_U5_N16749698 0 0.225
E_U1_U5_ABM163         U1_U5_N16631705 0 VALUE { IF(V(U1_FSEN_PRE) > 0.5,
+  3960*V(U1_I_RT),  
+ IF(V(U1_FSBY2EN_PRE) > 0.5, 1980*V(U1_I_RT),  
+ IF(V(U1_FSBY4EN_PRE) > 0.5, 990*V(U1_I_RT),0)))  }
V_U1_U5_V52         U1_U5_N16749932 0 0.425
V_U1_U5_V49         U1_U5_N16749712 0 0.15
C_U1_U5_C158         0 U1_IF2IA  1n  
X_U1_U5_U619         U1_U5_N16749784 U1_U5_N16749814 U1_U5_FSBY2EN_PRE_INT
+  U1_FSEN_PRE SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U5_ABM164         U1_U5_N16755594 0 VALUE { V(VSENSE)    }
X_U1_U6_U602         U1_U6_N16566786 U1_BOOT_UVLO U1_U6_OVTP U1_U6_PWM
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U6_C135         0 U1_U6_VRAMP  1n  
X_U1_U6_U604         U1_U6_N16628695 U1_VSENSIENT U1_U6_OVTP COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_U6_R256         U1_U6_N16566102 U1_U6_ICTRL  1  
E_U1_U6_ABM148         U1_U6_N16567052 0 VALUE { {V(U1_U6_VRAMPIN)*1u}    }
X_U1_U6_U134         U1_U6_N16566068 U1_SDWN U1_U6_N16566062 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_U6_ABMI4         U1_U6_VRAMPIN 0 VALUE { {V(U1_IF2IA) * -1}    }
X_U1_U6_U603         U1_PWM_CLK N16567106 U1_SYSCLK U1_SET1 U1_U6_PWM U1_SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U6_C147         0 U1_U6_ICTRL  1n  
E_U1_U6_ABM165         U1_U6_N16566102 0 VALUE { (V(U1_U6_N16566938) * 64.8k)  
+   }
X_U1_U6_U598         U1_SYSCLK U1_U6_N16566748 U1_U6_N16566068 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_U6_D58         U1_U6_N16566796 U1_U6_N16566792 D_D1 
R_U1_U6_R239         U1_U6_N16567052 U1_U6_VRAMP  1  
R_U1_U6_R255         U1_U6_N16566792 U1_U6_N16566796  14.4k  
D_U1_U6_D59         0 U1_U6_VRAMPIN D_D1 
X_U1_U6_U599         U1_SYSCLK U1_U6_N16566748 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
V_U1_U6_V80         U1_U6_N16628695 0 0.8645
X_U1_U6_U600         U1_U6_ICTRL U1_U6_ISWF U1_U6_N16566786 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U6_ABM152         U1_U6_ISWF 0 VALUE { {IF(V(U1_U6_N16566796) > 0.5,  
+ V(U1_ISW),-2.7)}   }
E_U1_U6_ABM151         U1_U6_N16566792 0 VALUE { {IF(V(U1_PWM_FINAL) > 0.5,
+  1,0)}    }
C_U1_U6_C134         0 U1_U6_VRAMPIN  1n  
E_U1_U6_ABM164         U1_U6_N16566086 0 VALUE { {(V(COMP) - 0.5)/36k}    }
C_U1_U6_C146         0 U1_U6_N16566796  5p  
E_U1_U6_ABM163         U1_U6_N16566938 0 VALUE { LIMIT(((V(U1_U6_N16566086) -
+  V(U1_U6_VRAMP)) * 10)  
+ -8u,-48.7u,87.9u)   }
X_U1_U6_S26    U1_U6_N16566062 0 U1_U6_VRAMPIN 0 GmIphase_U1_U6_S26 
C_U1_U7_C177         0 U1_U7_INDELAYED2  10p  
X_U1_U7_U825         U1_U7_N16547134 U1_U7_INDELAYED2 U1_PWM_CLK U1_PWM_FINAL
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U7_U623         U1_U7_N16547134 U1_U7_INDELAYED2 D_D
X_U1_U7_U826         U1_PWM_CLK U1_U7_N16547166 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
X_U1_U7_U827         U1_U7_N16547166 U1_PWM_CLK U1_U7_N16547134 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U7_R276         U1_U7_N16547134 U1_U7_INDELAYED2  15.12k  
X_U1_U8_U619         U1_U8_SDWN_N U1_PWM_FINAL U1_U8_N16779090 U1_U8_HDRVIN
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_S4    U1_U8_N16779327 0 U1_U8_N16779056 U1_U8_LDRV Driver_U1_U8_S4 
D_U1_U8_D13         PH U1_U8_N16779740 D_D1 
V_U1_U8_V49         U1_U8_N16779056 0 5
X_U1_U8_U614         U1_U8_LDRVIN U1_U8_N16779118 U1_U8_N16779327
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_S3    U1_U8_N16779904 0 U1_HDRV PH Driver_U1_U8_S3 
X_U1_U8_U615         U1_U8_LDRVIN U1_U8_N16779118 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_U1_U8_S34    U1_U8_LDRVIN 0 BOOT VIN Driver_U1_U8_S34 
X_U1_U8_U616         U1_U8_LDRVIN U1_U8_N16779126 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U8_U617         U1_U8_N16779126 U1_U8_N16779130 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
X_U1_U8_H1    VIN U1_U8_N16779740 U1_ISW 0 Driver_U1_U8_H1 
E_U1_U8_ABM170         U1_U8_N16779092 0 VALUE { {IF(V(U1_U8_LDRV) > 1.1,0,1)} 
+    }
R_U1_U8_R245         0 BOOT  10MEG  
X_U1_U8_U618         U1_U8_N16779130 U1_U8_N16779126 U1_U8_N16779336
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_S2    U1_U8_N16779898 0 BOOT U1_HDRV Driver_U1_U8_S2 
X_U1_U8_S31    U1_U8_LDRV 0 PH U1_U8_N16779402 Driver_U1_U8_S31 
E_U1_U8_ABM79         U1_U8_N16779780 0 VALUE { {IF((V(U1_HDRV) - V(PH)) > 1.1 
+  
+ ,0,1)}   }
X_U1_U8_U608         U1_U8_HDRVIN U1_U8_N16779388 U1_U8_N16779898
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_U8_D14         0 PH D_D1 
D_U1_U8_D15         U1_BOOT_UVLO U1_U8_N16779967 D_D1 
R_U1_U8_R144         U1_U8_N16779780 U1_U8_N16779757  18  
X_U1_U8_S5    U1_U8_N16779336 0 U1_U8_LDRV 0 Driver_U1_U8_S5 
X_U1_U8_U611         U1_U8_HDRVIN U1_U8_N16779388 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
R_U1_U8_R244         U1_U8_N16779967 U1_BOOT_UVLO  86.4  
C_U1_U8_C78         U1_U8_N16779757 0  1n  
X_U1_U8_H2    U1_U8_N16779402 0 U1_OCLOW 0 Driver_U1_U8_H2 
X_U1_U8_U613         U1_SDWN U1_U8_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_U8_R143         U1_U8_N16779092 U1_U8_N16779090  18  
X_U1_U8_U621         U1_PWM_FINAL U1_U8_N16779810 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U8_U610         U1_U8_HDRVIN U1_U8_N16779396 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U1_U8_C140         0 U1_BOOT_UVLO  1n  
C_U1_U8_C77         U1_U8_N16779090 0  1n  
X_U1_U8_U612         U1_U8_N16779396 U1_U8_N16779404 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
E_U1_U8_ABM167         U1_U8_N16779967 0 VALUE { {IF((V(BOOT) - V(PH)) <
+  2.1,0,1)}    }
X_U1_U8_U622         U1_U8_SDWN_N U1_U8_N16779810 U1_OCLOWLIMIT U1_U8_N16779757
+  U1_U8_LDRVIN AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_U609         U1_U8_N16779404 U1_U8_N16779396 U1_U8_N16779904
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_S30    U1_HDRV PH U1_U8_N16779740 PH Driver_U1_U8_S30 
X_U1_U9_U616         U1_U9_N16735318 U1_U9_N16735390 U1_U9_N16735384
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U9_ABM158         U1_U9_N16735438 0 VALUE { {IF(V(U1_PWM_FINAL) < 0.5,
+  1,0)}    }
R_U1_U9_R272         U1_U9_N16735438 U1_U9_N16735324  14.4k  
X_U1_U9_U609         U1_ENAB U1_U9_N16735262 U1_U9_N16735254 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_U9_D59         U1_U9_N16735324 U1_U9_N16735438 D_D1 
R_U1_U9_R268         0 U1_U9_N16735488  100MEG  
E_U1_U9_ABM157         U1_U9_N16735318 0 VALUE { {IF(V(U1_U9_N16735324) > 0.5, 
+   
+ V(U1_OCLOW),0)}   }
C_U1_U9_C154         0 U1_U9_N16735324  10p  
V_U1_U9_V67         U1_U9_N16735390 0 1.8
X_U1_U9_U614         U1_SYSCLK U1_U9_N16735262 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U9_U615         U1_U9_N16735488 U1_OCLOWLIMIT U1_U9_N16735384 U1_SET1
+  U1_U9_N16735254 U1_SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U10_U604         U1_ENAB U1_U10_N16498145 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U10_U601         U1_U10_N16498145 U1_U10_UVLO U1_SDWN OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U10_V64         U1_U10_N16498017 0 2.6
X_U1_U10_U602         U1_U10_N16498017 VIN U1_U10_UVLO COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U1_U10_C163         U1_U10_N16498067 U1_U10_N16498073  140.5p  
E_U1_U10_ABM173         U1_SS_DISCH 0 VALUE { {IF(V(SS_TR)  < 40m,0,  
+ IF(V(U1_U10_N16498073) > 0.5,1,0))}   }
X_U1_U10_U603         U1_SDWN U1_U10_N16498067 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_U10_R287         0 U1_U10_N16498073  1k 
.IC         V(SS_TR )={1.8*{SS}} 
.ENDS TPS5432_TRANS
*$
.subckt Soft_Start_U1_U2_S68 1 2 3 4  
S_U1_U2_S68         3 4 1 2 _U1_U2_S68
RS_U1_U2_S68         1 2 1G
.MODEL         _U1_U2_S68 VSWITCH Roff=100e6 Ron=1231 Voff=0.2 Von=0.8
.ends Soft_Start_U1_U2_S68
*$
.subckt Oscillator_U1_U4_S26 1 2 3 4  
S_U1_U4_S26         3 4 1 2 _U1_U4_S26
RS_U1_U4_S26         1 2 1G
.MODEL         _U1_U4_S26 VSWITCH Roff=10000e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Oscillator_U1_U4_S26
*$
.subckt GmIphase_U1_U6_S26 1 2 3 4  
S_U1_U6_S26         3 4 1 2 _U1_U6_S26
RS_U1_U6_S26         1 2 1G
.MODEL         _U1_U6_S26 VSWITCH Roff=100e6 Ron=10m Voff=0.2 Von=0.8
.ends GmIphase_U1_U6_S26
*$
.subckt Driver_U1_U8_S4 1 2 3 4  
S_U1_U8_S4         3 4 1 2 _U1_U8_S4
RS_U1_U8_S4         1 2 1G
.MODEL         _U1_U8_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S4
*$
.subckt Driver_U1_U8_S3 1 2 3 4  
S_U1_U8_S3         3 4 1 2 _U1_U8_S3
RS_U1_U8_S3         1 2 1G
.MODEL         _U1_U8_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S3
*$
.subckt Driver_U1_U8_S34 1 2 3 4  
S_U1_U8_S34         3 4 1 2 _U1_U8_S34
RS_U1_U8_S34         1 2 1G
.MODEL         _U1_U8_S34 VSWITCH Roff=1000e6 Ron=15 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S34
*$
.subckt Driver_U1_U8_H1 1 2 3 4  
H_U1_U8_H1         3 4 VH_U1_U8_H1 1
VH_U1_U8_H1         1 2 0V
.ends Driver_U1_U8_H1
*$
.subckt Driver_U1_U8_S2 1 2 3 4  
S_U1_U8_S2         3 4 1 2 _U1_U8_S2
RS_U1_U8_S2         1 2 1G
.MODEL         _U1_U8_S2 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S2
*$
.subckt Driver_U1_U8_S31 1 2 3 4  
S_U1_U8_S31         3 4 1 2 _U1_U8_S31
RS_U1_U8_S31         1 2 1G
.MODEL         _U1_U8_S31 VSWITCH Roff=10e6 Ron=73m Voff=1.0 Von=1.2
.ends Driver_U1_U8_S31
*$
.subckt Driver_U1_U8_S5 1 2 3 4  
S_U1_U8_S5         3 4 1 2 _U1_U8_S5
RS_U1_U8_S5         1 2 1G
.MODEL         _U1_U8_S5 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U1_U8_S5
*$
.subckt Driver_U1_U8_H2 1 2 3 4  
H_U1_U8_H2         3 4 VH_U1_U8_H2 1
VH_U1_U8_H2         1 2 0V
.ends Driver_U1_U8_H2
*$
.subckt Driver_U1_U8_S30 1 2 3 4  
S_U1_U8_S30         3 4 1 2 _U1_U8_S30
RS_U1_U8_S30         1 2 1G
.MODEL         _U1_U8_S30 VSWITCH Roff=10e6 Ron=62m Voff=1.0 Von=1.2
.ends Driver_U1_U8_S30
*$
.SUBCKT myD_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS myD_D1
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$