AArch64 LB-tagfault+addr+dmb.ldpt--async
Hash=cd3ee7183852b54c6a0ee33b841612f7
Variant=memtag,async

{
 0:X1=x:green; 0:X2=y:green;
 1:X1=x:green; 1:X2=y:green; 1:X3=x:red;
}
 P0                  | P1          ;
 LDR W3,[X1]         | LDR W4,[X2] ;
 EOR W9,W3,W3        | DMB LD      ;
 MOV W0,#1           | STG X3,[X1] ;
 STR W0,[X2,W3,SXTW] |             ;

exists (0:TFSR_Elx=1 /\ 1:X4=1)
