#/*
#Copyright (C) 2023, Advanced Micro Devices, Inc. All rights reserved.
#SPDX-License-Identifier: X11
#*/

set_property PACKAGE_PIN AN1 [get_ports {CH0_LPDDR4_0_0_dq_a[0]}]
set_property PACKAGE_PIN AP2 [get_ports {CH0_LPDDR4_0_0_dq_a[1]}]
set_property PACKAGE_PIN AR4 [get_ports {CH0_LPDDR4_0_0_dq_a[2]}]
set_property PACKAGE_PIN AT4 [get_ports {CH0_LPDDR4_0_0_dq_a[3]}]
set_property PACKAGE_PIN AP4 [get_ports {CH0_LPDDR4_0_0_dq_a[4]}]
set_property PACKAGE_PIN AP3 [get_ports {CH0_LPDDR4_0_0_dq_a[5]}]
set_property PACKAGE_PIN AN2 [get_ports {CH0_LPDDR4_0_0_dq_a[6]}]
set_property PACKAGE_PIN AM1 [get_ports {CH0_LPDDR4_0_0_dq_a[7]}]
set_property PACKAGE_PIN AH11 [get_ports {CH0_LPDDR4_0_0_dq_a[8]}]
set_property PACKAGE_PIN AH10 [get_ports {CH0_LPDDR4_0_0_dq_a[9]}]
set_property PACKAGE_PIN AH9 [get_ports {CH0_LPDDR4_0_0_dq_a[10]}]
set_property PACKAGE_PIN AJ10 [get_ports {CH0_LPDDR4_0_0_dq_a[11]}]
set_property PACKAGE_PIN AM12 [get_ports {CH0_LPDDR4_0_0_dq_a[12]}]
set_property PACKAGE_PIN AM10 [get_ports {CH0_LPDDR4_0_0_dq_a[13]}]
set_property PACKAGE_PIN AL12 [get_ports {CH0_LPDDR4_0_0_dq_a[14]}]
set_property PACKAGE_PIN AM11 [get_ports {CH0_LPDDR4_0_0_dq_a[15]}]
set_property PACKAGE_PIN AR2 [get_ports {CH0_LPDDR4_0_0_dqs_t_a[0]}]
set_property PACKAGE_PIN AR1 [get_ports {CH0_LPDDR4_0_0_dqs_c_a[0]}]
set_property PACKAGE_PIN AK10 [get_ports {CH0_LPDDR4_0_0_dqs_t_a[1]}]
set_property PACKAGE_PIN AK9 [get_ports {CH0_LPDDR4_0_0_dqs_c_a[1]}]
set_property PACKAGE_PIN AL3 [get_ports {CH0_LPDDR4_0_0_ca_a[0]}]
set_property PACKAGE_PIN AM4 [get_ports {CH0_LPDDR4_0_0_ca_a[1]}]
set_property PACKAGE_PIN AK2 [get_ports {CH0_LPDDR4_0_0_ca_a[2]}]
set_property PACKAGE_PIN AH1 [get_ports {CH0_LPDDR4_0_0_ca_a[3]}]
set_property PACKAGE_PIN AG4 [get_ports {CH0_LPDDR4_0_0_ca_a[4]}]
set_property PACKAGE_PIN AH3 [get_ports {CH0_LPDDR4_0_0_ca_a[5]}]
set_property PACKAGE_PIN AH2 [get_ports CH0_LPDDR4_0_0_cs_a]
set_property PACKAGE_PIN AJ2 [get_ports CH0_LPDDR4_0_0_ck_t_a]
set_property PACKAGE_PIN AJ3 [get_ports CH0_LPDDR4_0_0_ck_c_a]
set_property PACKAGE_PIN AL2 [get_ports CH0_LPDDR4_0_0_cke_a]
set_property PACKAGE_PIN AN3 [get_ports {CH0_LPDDR4_0_0_dmi_a[0]}]
set_property PACKAGE_PIN AL11 [get_ports {CH0_LPDDR4_0_0_dmi_a[1]}]
set_property PACKAGE_PIN AT9 [get_ports {CH0_LPDDR4_0_0_dq_b[0]}]
set_property PACKAGE_PIN AN10 [get_ports {CH0_LPDDR4_0_0_dq_b[1]}]
set_property PACKAGE_PIN AP10 [get_ports {CH0_LPDDR4_0_0_dq_b[2]}]
set_property PACKAGE_PIN AT10 [get_ports {CH0_LPDDR4_0_0_dq_b[3]}]
set_property PACKAGE_PIN AN8 [get_ports {CH0_LPDDR4_0_0_dq_b[4]}]
set_property PACKAGE_PIN AP7 [get_ports {CH0_LPDDR4_0_0_dq_b[5]}]
set_property PACKAGE_PIN AP8 [get_ports {CH0_LPDDR4_0_0_dq_b[6]}]
set_property PACKAGE_PIN AR7 [get_ports {CH0_LPDDR4_0_0_dq_b[7]}]
set_property PACKAGE_PIN AH15 [get_ports {CH0_LPDDR4_0_0_dq_b[8]}]
set_property PACKAGE_PIN AJ15 [get_ports {CH0_LPDDR4_0_0_dq_b[9]}]
set_property PACKAGE_PIN AH13 [get_ports {CH0_LPDDR4_0_0_dq_b[10]}]
set_property PACKAGE_PIN AH12 [get_ports {CH0_LPDDR4_0_0_dq_b[11]}]
set_property PACKAGE_PIN AM15 [get_ports {CH0_LPDDR4_0_0_dq_b[12]}]
set_property PACKAGE_PIN AM14 [get_ports {CH0_LPDDR4_0_0_dq_b[13]}]
set_property PACKAGE_PIN AL15 [get_ports {CH0_LPDDR4_0_0_dq_b[14]}]
set_property PACKAGE_PIN AL13 [get_ports {CH0_LPDDR4_0_0_dq_b[15]}]
set_property PACKAGE_PIN AP9 [get_ports {CH0_LPDDR4_0_0_dqs_t_b[0]}]
set_property PACKAGE_PIN AR9 [get_ports {CH0_LPDDR4_0_0_dqs_c_b[0]}]
set_property PACKAGE_PIN AK14 [get_ports {CH0_LPDDR4_0_0_dqs_t_b[1]}]
set_property PACKAGE_PIN AJ14 [get_ports {CH0_LPDDR4_0_0_dqs_c_b[1]}]
set_property PACKAGE_PIN AM6 [get_ports {CH0_LPDDR4_0_0_ca_b[0]}]
set_property PACKAGE_PIN AL4 [get_ports {CH0_LPDDR4_0_0_ca_b[1]}]
set_property PACKAGE_PIN AH5 [get_ports {CH0_LPDDR4_0_0_ca_b[2]}]
set_property PACKAGE_PIN AJ5 [get_ports {CH0_LPDDR4_0_0_ca_b[3]}]
set_property PACKAGE_PIN AH6 [get_ports {CH0_LPDDR4_0_0_ca_b[4]}]
set_property PACKAGE_PIN AH7 [get_ports {CH0_LPDDR4_0_0_ca_b[5]}]
set_property PACKAGE_PIN AK13 [get_ports CH0_LPDDR4_0_0_cs_b]
set_property PACKAGE_PIN AJ4 [get_ports CH0_LPDDR4_0_0_ck_t_b]
set_property PACKAGE_PIN AK4 [get_ports CH0_LPDDR4_0_0_ck_c_b]
set_property PACKAGE_PIN AM5 [get_ports CH0_LPDDR4_0_0_cke_b]
set_property PACKAGE_PIN AT8 [get_ports {CH0_LPDDR4_0_0_dmi_b[0]}]
set_property PACKAGE_PIN AJ12 [get_ports {CH0_LPDDR4_0_0_dmi_b[1]}]
set_property PACKAGE_PIN AM7 [get_ports CH0_LPDDR4_0_0_reset_n]
set_property PACKAGE_PIN BD8 [get_ports {CH1_LPDDR4_0_0_dq_a[0]}]
set_property PACKAGE_PIN BF8 [get_ports {CH1_LPDDR4_0_0_dq_a[1]}]
set_property PACKAGE_PIN BF7 [get_ports {CH1_LPDDR4_0_0_dq_a[2]}]
set_property PACKAGE_PIN BE7 [get_ports {CH1_LPDDR4_0_0_dq_a[3]}]
set_property PACKAGE_PIN AY6 [get_ports {CH1_LPDDR4_0_0_dq_a[4]}]
set_property PACKAGE_PIN AY7 [get_ports {CH1_LPDDR4_0_0_dq_a[5]}]
set_property PACKAGE_PIN BB8 [get_ports {CH1_LPDDR4_0_0_dq_a[6]}]
set_property PACKAGE_PIN BA8 [get_ports {CH1_LPDDR4_0_0_dq_a[7]}]
set_property PACKAGE_PIN AW2 [get_ports {CH1_LPDDR4_0_0_dq_a[8]}]
set_property PACKAGE_PIN AV2 [get_ports {CH1_LPDDR4_0_0_dq_a[9]}]
set_property PACKAGE_PIN AV1 [get_ports {CH1_LPDDR4_0_0_dq_a[10]}]
set_property PACKAGE_PIN AU1 [get_ports {CH1_LPDDR4_0_0_dq_a[11]}]
set_property PACKAGE_PIN AW5 [get_ports {CH1_LPDDR4_0_0_dq_a[12]}]
set_property PACKAGE_PIN AW4 [get_ports {CH1_LPDDR4_0_0_dq_a[13]}]
set_property PACKAGE_PIN AV3 [get_ports {CH1_LPDDR4_0_0_dq_a[14]}]
set_property PACKAGE_PIN AW3 [get_ports {CH1_LPDDR4_0_0_dq_a[15]}]
set_property PACKAGE_PIN BD7 [get_ports {CH1_LPDDR4_0_0_dqs_t_a[0]}]
set_property PACKAGE_PIN BC6 [get_ports {CH1_LPDDR4_0_0_dqs_c_a[0]}]
set_property PACKAGE_PIN AT2 [get_ports {CH1_LPDDR4_0_0_dqs_t_a[1]}]
set_property PACKAGE_PIN AT1 [get_ports {CH1_LPDDR4_0_0_dqs_c_a[1]}]
set_property PACKAGE_PIN BG8 [get_ports {CH1_LPDDR4_0_0_ca_a[0]}]
set_property PACKAGE_PIN BG9 [get_ports {CH1_LPDDR4_0_0_ca_a[1]}]
set_property PACKAGE_PIN BB9 [get_ports {CH1_LPDDR4_0_0_ca_a[2]}]
set_property PACKAGE_PIN BC10 [get_ports {CH1_LPDDR4_0_0_ca_a[3]}]
set_property PACKAGE_PIN BB10 [get_ports {CH1_LPDDR4_0_0_ca_a[4]}]
set_property PACKAGE_PIN BA9 [get_ports {CH1_LPDDR4_0_0_ca_a[5]}]
set_property PACKAGE_PIN BE9 [get_ports CH1_LPDDR4_0_0_cs_a]
set_property PACKAGE_PIN BD10 [get_ports CH1_LPDDR4_0_0_ck_t_a]
set_property PACKAGE_PIN BD9 [get_ports CH1_LPDDR4_0_0_ck_c_a]
set_property PACKAGE_PIN BG10 [get_ports CH1_LPDDR4_0_0_cke_a]
set_property PACKAGE_PIN BC8 [get_ports {CH1_LPDDR4_0_0_dmi_a[0]}]
set_property PACKAGE_PIN AT3 [get_ports {CH1_LPDDR4_0_0_dmi_a[1]}]
set_property PACKAGE_PIN AW9 [get_ports {CH1_LPDDR4_0_0_dq_b[0]}]
set_property PACKAGE_PIN AY9 [get_ports {CH1_LPDDR4_0_0_dq_b[1]}]
set_property PACKAGE_PIN AV10 [get_ports {CH1_LPDDR4_0_0_dq_b[2]}]
set_property PACKAGE_PIN AY10 [get_ports {CH1_LPDDR4_0_0_dq_b[3]}]
set_property PACKAGE_PIN AU6 [get_ports {CH1_LPDDR4_0_0_dq_b[4]}]
set_property PACKAGE_PIN AV6 [get_ports {CH1_LPDDR4_0_0_dq_b[5]}]
set_property PACKAGE_PIN AW7 [get_ports {CH1_LPDDR4_0_0_dq_b[6]}]
set_property PACKAGE_PIN AV7 [get_ports {CH1_LPDDR4_0_0_dq_b[7]}]
set_property PACKAGE_PIN AY2 [get_ports {CH1_LPDDR4_0_0_dq_b[8]}]
set_property PACKAGE_PIN BA3 [get_ports {CH1_LPDDR4_0_0_dq_b[9]}]
set_property PACKAGE_PIN BA2 [get_ports {CH1_LPDDR4_0_0_dq_b[10]}]
set_property PACKAGE_PIN AY1 [get_ports {CH1_LPDDR4_0_0_dq_b[11]}]
set_property PACKAGE_PIN BF3 [get_ports {CH1_LPDDR4_0_0_dq_b[12]}]
set_property PACKAGE_PIN BD3 [get_ports {CH1_LPDDR4_0_0_dq_b[13]}]
set_property PACKAGE_PIN BD2 [get_ports {CH1_LPDDR4_0_0_dq_b[14]}]
set_property PACKAGE_PIN BE2 [get_ports {CH1_LPDDR4_0_0_dq_b[15]}]
set_property PACKAGE_PIN AU8 [get_ports {CH1_LPDDR4_0_0_dqs_t_b[0]}]
set_property PACKAGE_PIN AU9 [get_ports {CH1_LPDDR4_0_0_dqs_c_b[0]}]
set_property PACKAGE_PIN BA1 [get_ports {CH1_LPDDR4_0_0_dqs_t_b[1]}]
set_property PACKAGE_PIN BB1 [get_ports {CH1_LPDDR4_0_0_dqs_c_b[1]}]
set_property PACKAGE_PIN BF4 [get_ports {CH1_LPDDR4_0_0_ca_b[0]}]
set_property PACKAGE_PIN BE4 [get_ports {CH1_LPDDR4_0_0_ca_b[1]}]
set_property PACKAGE_PIN BA4 [get_ports {CH1_LPDDR4_0_0_ca_b[2]}]
set_property PACKAGE_PIN AY4 [get_ports {CH1_LPDDR4_0_0_ca_b[3]}]
set_property PACKAGE_PIN AY5 [get_ports {CH1_LPDDR4_0_0_ca_b[4]}]
set_property PACKAGE_PIN BB5 [get_ports {CH1_LPDDR4_0_0_ca_b[5]}]
set_property PACKAGE_PIN BC7 [get_ports CH1_LPDDR4_0_0_cs_b]
set_property PACKAGE_PIN BB3 [get_ports CH1_LPDDR4_0_0_ck_t_b]
set_property PACKAGE_PIN BB4 [get_ports CH1_LPDDR4_0_0_ck_c_b]
set_property PACKAGE_PIN BC3 [get_ports CH1_LPDDR4_0_0_cke_b]
set_property PACKAGE_PIN AV9 [get_ports {CH1_LPDDR4_0_0_dmi_b[0]}]
set_property PACKAGE_PIN BC2 [get_ports {CH1_LPDDR4_0_0_dmi_b[1]}]
set_property PACKAGE_PIN AL7 [get_ports CH1_LPDDR4_0_0_reset_n]
set_property PACKAGE_PIN AK8 [get_ports sys_clk0_1_clk_p]
set_property PACKAGE_PIN AK7 [get_ports sys_clk0_1_clk_n]
set_property PACKAGE_PIN BG31 [get_ports {lpddr4_rtl_0_dq_a[0]}]
set_property PACKAGE_PIN BF31 [get_ports {lpddr4_rtl_0_dq_a[1]}]
set_property PACKAGE_PIN BE32 [get_ports {lpddr4_rtl_0_dq_a[2]}]
set_property PACKAGE_PIN BF32 [get_ports {lpddr4_rtl_0_dq_a[3]}]
set_property PACKAGE_PIN BB33 [get_ports {lpddr4_rtl_0_dq_a[4]}]
set_property PACKAGE_PIN BB30 [get_ports {lpddr4_rtl_0_dq_a[5]}]
set_property PACKAGE_PIN BC32 [get_ports {lpddr4_rtl_0_dq_a[6]}]
set_property PACKAGE_PIN BB31 [get_ports {lpddr4_rtl_0_dq_a[7]}]
set_property PACKAGE_PIN AU25 [get_ports {lpddr4_rtl_0_dq_a[8]}]
set_property PACKAGE_PIN AV25 [get_ports {lpddr4_rtl_0_dq_a[9]}]
set_property PACKAGE_PIN AT26 [get_ports {lpddr4_rtl_0_dq_a[10]}]
set_property PACKAGE_PIN AT25 [get_ports {lpddr4_rtl_0_dq_a[11]}]
set_property PACKAGE_PIN AT29 [get_ports {lpddr4_rtl_0_dq_a[12]}]
set_property PACKAGE_PIN AR29 [get_ports {lpddr4_rtl_0_dq_a[13]}]
set_property PACKAGE_PIN AU29 [get_ports {lpddr4_rtl_0_dq_a[14]}]
set_property PACKAGE_PIN AT28 [get_ports {lpddr4_rtl_0_dq_a[15]}]
set_property PACKAGE_PIN BE31 [get_ports {lpddr4_rtl_0_dqs_t_a[0]}]
set_property PACKAGE_PIN BD32 [get_ports {lpddr4_rtl_0_dqs_c_a[0]}]
set_property PACKAGE_PIN AV26 [get_ports {lpddr4_rtl_0_dqs_t_a[1]}]
set_property PACKAGE_PIN AU27 [get_ports {lpddr4_rtl_0_dqs_c_a[1]}]
set_property PACKAGE_PIN BE29 [get_ports {lpddr4_rtl_0_ca_a[0]}]
set_property PACKAGE_PIN BE30 [get_ports {lpddr4_rtl_0_ca_a[1]}]
set_property PACKAGE_PIN BF29 [get_ports {lpddr4_rtl_0_ca_a[2]}]
set_property PACKAGE_PIN BF27 [get_ports {lpddr4_rtl_0_ca_a[3]}]
set_property PACKAGE_PIN BF26 [get_ports {lpddr4_rtl_0_ca_a[4]}]
set_property PACKAGE_PIN BG26 [get_ports {lpddr4_rtl_0_ca_a[5]}]
set_property PACKAGE_PIN BE26 [get_ports lpddr4_rtl_0_cs_a]
set_property PACKAGE_PIN BE27 [get_ports lpddr4_rtl_0_ck_t_a]
set_property PACKAGE_PIN BF28 [get_ports lpddr4_rtl_0_ck_c_a]
set_property PACKAGE_PIN BG30 [get_ports lpddr4_rtl_0_cke_a]
set_property PACKAGE_PIN BC31 [get_ports {lpddr4_rtl_0_dmi_a[0]}]
set_property PACKAGE_PIN AU28 [get_ports {lpddr4_rtl_0_dmi_a[1]}]
set_property PACKAGE_PIN AT31 [get_ports {lpddr4_rtl_0_dq_b[0]}]
set_property PACKAGE_PIN AV30 [get_ports {lpddr4_rtl_0_dq_b[1]}]
set_property PACKAGE_PIN AU31 [get_ports {lpddr4_rtl_0_dq_b[2]}]
set_property PACKAGE_PIN AV31 [get_ports {lpddr4_rtl_0_dq_b[3]}]
set_property PACKAGE_PIN AM30 [get_ports {lpddr4_rtl_0_dq_b[4]}]
set_property PACKAGE_PIN AN31 [get_ports {lpddr4_rtl_0_dq_b[5]}]
set_property PACKAGE_PIN AM33 [get_ports {lpddr4_rtl_0_dq_b[6]}]
set_property PACKAGE_PIN AM32 [get_ports {lpddr4_rtl_0_dq_b[7]}]
set_property PACKAGE_PIN AP25 [get_ports {lpddr4_rtl_0_dq_b[8]}]
set_property PACKAGE_PIN AN25 [get_ports {lpddr4_rtl_0_dq_b[9]}]
set_property PACKAGE_PIN AM27 [get_ports {lpddr4_rtl_0_dq_b[10]}]
set_property PACKAGE_PIN AM26 [get_ports {lpddr4_rtl_0_dq_b[11]}]
set_property PACKAGE_PIN AN29 [get_ports {lpddr4_rtl_0_dq_b[12]}]
set_property PACKAGE_PIN AM29 [get_ports {lpddr4_rtl_0_dq_b[13]}]
set_property PACKAGE_PIN AN26 [get_ports {lpddr4_rtl_0_dq_b[14]}]
set_property PACKAGE_PIN AN28 [get_ports {lpddr4_rtl_0_dq_b[15]}]
set_property PACKAGE_PIN AR30 [get_ports {lpddr4_rtl_0_dqs_t_b[0]}]
set_property PACKAGE_PIN AP30 [get_ports {lpddr4_rtl_0_dqs_c_b[0]}]
set_property PACKAGE_PIN AP28 [get_ports {lpddr4_rtl_0_dqs_t_b[1]}]
set_property PACKAGE_PIN AR27 [get_ports {lpddr4_rtl_0_dqs_c_b[1]}]
set_property PACKAGE_PIN BB29 [get_ports {lpddr4_rtl_0_ca_b[0]}]
set_property PACKAGE_PIN BD29 [get_ports {lpddr4_rtl_0_ca_b[1]}]
set_property PACKAGE_PIN BC26 [get_ports {lpddr4_rtl_0_ca_b[2]}]
set_property PACKAGE_PIN BB26 [get_ports {lpddr4_rtl_0_ca_b[3]}]
set_property PACKAGE_PIN BA27 [get_ports {lpddr4_rtl_0_ca_b[4]}]
set_property PACKAGE_PIN BA28 [get_ports {lpddr4_rtl_0_ca_b[5]}]
set_property PACKAGE_PIN AP27 [get_ports lpddr4_rtl_0_cs_b]
set_property PACKAGE_PIN BD27 [get_ports lpddr4_rtl_0_ck_t_b]
set_property PACKAGE_PIN BC27 [get_ports lpddr4_rtl_0_ck_c_b]
set_property PACKAGE_PIN BD30 [get_ports lpddr4_rtl_0_cke_b]
set_property PACKAGE_PIN AN32 [get_ports {lpddr4_rtl_0_dmi_b[0]}]
set_property PACKAGE_PIN AR26 [get_ports {lpddr4_rtl_0_dmi_b[1]}]
set_property PACKAGE_PIN AV29 [get_ports lpddr4_rtl_0_reset_n]
set_property PACKAGE_PIN AW39 [get_ports {lpddr4_rtl_1_dq_a[0]}]
set_property PACKAGE_PIN AY39 [get_ports {lpddr4_rtl_1_dq_a[1]}]
set_property PACKAGE_PIN AU37 [get_ports {lpddr4_rtl_1_dq_a[2]}]
set_property PACKAGE_PIN AU36 [get_ports {lpddr4_rtl_1_dq_a[3]}]
set_property PACKAGE_PIN AU35 [get_ports {lpddr4_rtl_1_dq_a[4]}]
set_property PACKAGE_PIN AV35 [get_ports {lpddr4_rtl_1_dq_a[5]}]
set_property PACKAGE_PIN AW35 [get_ports {lpddr4_rtl_1_dq_a[6]}]
set_property PACKAGE_PIN AY35 [get_ports {lpddr4_rtl_1_dq_a[7]}]
set_property PACKAGE_PIN BG35 [get_ports {lpddr4_rtl_1_dq_a[8]}]
set_property PACKAGE_PIN BE35 [get_ports {lpddr4_rtl_1_dq_a[9]}]
set_property PACKAGE_PIN BF34 [get_ports {lpddr4_rtl_1_dq_a[10]}]
set_property PACKAGE_PIN BG34 [get_ports {lpddr4_rtl_1_dq_a[11]}]
set_property PACKAGE_PIN BB34 [get_ports {lpddr4_rtl_1_dq_a[12]}]
set_property PACKAGE_PIN BC33 [get_ports {lpddr4_rtl_1_dq_a[13]}]
set_property PACKAGE_PIN BD34 [get_ports {lpddr4_rtl_1_dq_a[14]}]
set_property PACKAGE_PIN BD35 [get_ports {lpddr4_rtl_1_dq_a[15]}]
set_property PACKAGE_PIN AV38 [get_ports {lpddr4_rtl_1_dqs_t_a[0]}]
set_property PACKAGE_PIN AW37 [get_ports {lpddr4_rtl_1_dqs_c_a[0]}]
set_property PACKAGE_PIN BF33 [get_ports {lpddr4_rtl_1_dqs_t_a[1]}]
set_property PACKAGE_PIN BG33 [get_ports {lpddr4_rtl_1_dqs_c_a[1]}]
set_property PACKAGE_PIN AM35 [get_ports {lpddr4_rtl_1_ca_a[0]}]
set_property PACKAGE_PIN AM36 [get_ports {lpddr4_rtl_1_ca_a[1]}]
set_property PACKAGE_PIN AT35 [get_ports {lpddr4_rtl_1_ca_a[2]}]
set_property PACKAGE_PIN AR35 [get_ports {lpddr4_rtl_1_ca_a[3]}]
set_property PACKAGE_PIN AN35 [get_ports {lpddr4_rtl_1_ca_a[4]}]
set_property PACKAGE_PIN AP36 [get_ports {lpddr4_rtl_1_ca_a[5]}]
set_property PACKAGE_PIN AT38 [get_ports lpddr4_rtl_1_cs_a]
set_property PACKAGE_PIN AR36 [get_ports lpddr4_rtl_1_ck_t_a]
set_property PACKAGE_PIN AP37 [get_ports lpddr4_rtl_1_ck_c_a]
set_property PACKAGE_PIN AP38 [get_ports lpddr4_rtl_1_cke_a]
set_property PACKAGE_PIN AW36 [get_ports {lpddr4_rtl_1_dmi_a[0]}]
set_property PACKAGE_PIN BD33 [get_ports {lpddr4_rtl_1_dmi_a[1]}]
set_property PACKAGE_PIN BG40 [get_ports {lpddr4_rtl_1_dq_b[0]}]
set_property PACKAGE_PIN BE40 [get_ports {lpddr4_rtl_1_dq_b[1]}]
set_property PACKAGE_PIN BF37 [get_ports {lpddr4_rtl_1_dq_b[2]}]
set_property PACKAGE_PIN BF36 [get_ports {lpddr4_rtl_1_dq_b[3]}]
set_property PACKAGE_PIN BE36 [get_ports {lpddr4_rtl_1_dq_b[4]}]
set_property PACKAGE_PIN BG36 [get_ports {lpddr4_rtl_1_dq_b[5]}]
set_property PACKAGE_PIN BE39 [get_ports {lpddr4_rtl_1_dq_b[6]}]
set_property PACKAGE_PIN BG39 [get_ports {lpddr4_rtl_1_dq_b[7]}]
set_property PACKAGE_PIN AW33 [get_ports {lpddr4_rtl_1_dq_b[8]}]
set_property PACKAGE_PIN AV33 [get_ports {lpddr4_rtl_1_dq_b[9]}]
set_property PACKAGE_PIN AP33 [get_ports {lpddr4_rtl_1_dq_b[10]}]
set_property PACKAGE_PIN AN34 [get_ports {lpddr4_rtl_1_dq_b[11]}]
set_property PACKAGE_PIN AP34 [get_ports {lpddr4_rtl_1_dq_b[12]}]
set_property PACKAGE_PIN AR32 [get_ports {lpddr4_rtl_1_dq_b[13]}]
set_property PACKAGE_PIN AU33 [get_ports {lpddr4_rtl_1_dq_b[14]}]
set_property PACKAGE_PIN AV34 [get_ports {lpddr4_rtl_1_dq_b[15]}]
set_property PACKAGE_PIN BE37 [get_ports {lpddr4_rtl_1_dqs_t_b[0]}]
set_property PACKAGE_PIN BF38 [get_ports {lpddr4_rtl_1_dqs_c_b[0]}]
set_property PACKAGE_PIN AU32 [get_ports {lpddr4_rtl_1_dqs_t_b[1]}]
set_property PACKAGE_PIN AT32 [get_ports {lpddr4_rtl_1_dqs_c_b[1]}]
set_property PACKAGE_PIN BB38 [get_ports {lpddr4_rtl_1_ca_b[0]}]
set_property PACKAGE_PIN BC38 [get_ports {lpddr4_rtl_1_ca_b[1]}]
set_property PACKAGE_PIN BC36 [get_ports {lpddr4_rtl_1_ca_b[2]}]
set_property PACKAGE_PIN BC35 [get_ports {lpddr4_rtl_1_ca_b[3]}]
set_property PACKAGE_PIN BB35 [get_ports {lpddr4_rtl_1_ca_b[4]}]
set_property PACKAGE_PIN BB36 [get_ports {lpddr4_rtl_1_ca_b[5]}]
set_property PACKAGE_PIN AV37 [get_ports lpddr4_rtl_1_cs_b]
set_property PACKAGE_PIN BD37 [get_ports lpddr4_rtl_1_ck_t_b]
set_property PACKAGE_PIN BC37 [get_ports lpddr4_rtl_1_ck_c_b]
set_property PACKAGE_PIN BD38 [get_ports lpddr4_rtl_1_cke_b]
set_property PACKAGE_PIN BF39 [get_ports {lpddr4_rtl_1_dmi_b[0]}]
set_property PACKAGE_PIN AR33 [get_ports {lpddr4_rtl_1_dmi_b[1]}]
set_property PACKAGE_PIN AW28 [get_ports lpddr4_rtl_1_reset_n]
set_property PACKAGE_PIN AW27 [get_ports diff_clock_rtl_0_clk_p]
set_property PACKAGE_PIN AY27 [get_ports diff_clock_rtl_0_clk_n]
set_property PACKAGE_PIN AR47 [get_ports CH0_DDR4_0_0_act_n]
set_property PACKAGE_PIN AL46 [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property PACKAGE_PIN AU44 [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property PACKAGE_PIN AR44 [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property PACKAGE_PIN AM41 [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property PACKAGE_PIN AL41 [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property PACKAGE_PIN AL37 [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property PACKAGE_PIN AM38 [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property PACKAGE_PIN AP43 [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property PACKAGE_PIN AN47 [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property PACKAGE_PIN AT44 [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property PACKAGE_PIN AL42 [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property PACKAGE_PIN AK38 [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property PACKAGE_PIN AN42 [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property PACKAGE_PIN AU45 [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property PACKAGE_PIN AK39 [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property PACKAGE_PIN AK40 [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property PACKAGE_PIN AL44 [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property PACKAGE_PIN AN43 [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property PACKAGE_PIN AL47 [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property PACKAGE_PIN AP42 [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property PACKAGE_PIN AT47 [get_ports {CH0_DDR4_0_0_bg[1]}]
set_property PACKAGE_PIN AR46 [get_ports CH0_DDR4_0_0_ck_t]
set_property PACKAGE_PIN AT46 [get_ports CH0_DDR4_0_0_ck_c]
set_property PACKAGE_PIN AR45 [get_ports CH0_DDR4_0_0_cke]
set_property PACKAGE_PIN AL43 [get_ports CH0_DDR4_0_0_cs_n]
set_property PACKAGE_PIN BC41 [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property PACKAGE_PIN BB43 [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property PACKAGE_PIN BB44 [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property PACKAGE_PIN AR42 [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property PACKAGE_PIN AH46 [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property PACKAGE_PIN AH45 [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property PACKAGE_PIN AG41 [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property PACKAGE_PIN AG39 [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property PACKAGE_PIN BE41 [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property PACKAGE_PIN BF41 [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property PACKAGE_PIN AV41 [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property PACKAGE_PIN AU41 [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property PACKAGE_PIN BG41 [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property PACKAGE_PIN BF42 [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property PACKAGE_PIN AW41 [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property PACKAGE_PIN AW40 [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property PACKAGE_PIN BC42 [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property PACKAGE_PIN BC43 [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property PACKAGE_PIN AV42 [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property PACKAGE_PIN AV43 [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property PACKAGE_PIN BE42 [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property PACKAGE_PIN BD42 [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property PACKAGE_PIN AW43 [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property PACKAGE_PIN AW42 [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property PACKAGE_PIN BD45 [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property PACKAGE_PIN BC45 [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property PACKAGE_PIN AV45 [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property PACKAGE_PIN AW44 [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property PACKAGE_PIN BD44 [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property PACKAGE_PIN BE45 [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property PACKAGE_PIN AW45 [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property PACKAGE_PIN AY44 [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property PACKAGE_PIN AM37 [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property PACKAGE_PIN AN38 [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property PACKAGE_PIN AR39 [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property PACKAGE_PIN AT39 [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property PACKAGE_PIN AT40 [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property PACKAGE_PIN AT41 [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property PACKAGE_PIN AP39 [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property PACKAGE_PIN AN40 [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property PACKAGE_PIN AJ47 [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property PACKAGE_PIN AH47 [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property PACKAGE_PIN AE46 [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property PACKAGE_PIN AD45 [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property PACKAGE_PIN AK47 [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property PACKAGE_PIN AK46 [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property PACKAGE_PIN AE47 [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property PACKAGE_PIN AD47 [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property PACKAGE_PIN AJ45 [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property PACKAGE_PIN AJ44 [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property PACKAGE_PIN AE44 [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property PACKAGE_PIN AD44 [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property PACKAGE_PIN AK45 [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property PACKAGE_PIN AK44 [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property PACKAGE_PIN AE45 [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property PACKAGE_PIN AF44 [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property PACKAGE_PIN AH41 [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property PACKAGE_PIN AH40 [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property PACKAGE_PIN AD40 [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property PACKAGE_PIN AC39 [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property PACKAGE_PIN AH39 [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property PACKAGE_PIN AJ40 [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property PACKAGE_PIN AD41 [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property PACKAGE_PIN AE40 [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property PACKAGE_PIN AG37 [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property PACKAGE_PIN AH38 [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property PACKAGE_PIN AD37 [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property PACKAGE_PIN AC37 [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property PACKAGE_PIN AH37 [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property PACKAGE_PIN AJ38 [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property PACKAGE_PIN AD39 [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property PACKAGE_PIN AD38 [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property PACKAGE_PIN AY41 [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property PACKAGE_PIN BA41 [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property PACKAGE_PIN AY42 [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property PACKAGE_PIN BA43 [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property PACKAGE_PIN AY45 [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property PACKAGE_PIN BA44 [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property PACKAGE_PIN AP40 [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property PACKAGE_PIN AP41 [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property PACKAGE_PIN AF47 [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property PACKAGE_PIN AF46 [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property PACKAGE_PIN AH43 [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property PACKAGE_PIN AG44 [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property PACKAGE_PIN AF39 [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property PACKAGE_PIN AF40 [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property PACKAGE_PIN AE38 [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property PACKAGE_PIN AF37 [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property PACKAGE_PIN AM39 [get_ports CH0_DDR4_0_0_odt]
set_property PACKAGE_PIN AD42 [get_ports CH0_DDR4_0_0_reset_n]
set_property PACKAGE_PIN AE42 [get_ports sys_clk0_0_clk_p]
set_property PACKAGE_PIN AF43 [get_ports sys_clk0_0_clk_n]
set_property DIRECTION IN [get_ports sys_clk0_1_clk_n]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports sys_clk0_1_clk_n]
set_property ODT RTT_NONE [get_ports sys_clk0_1_clk_n]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports sys_clk0_1_clk_n]
set_property PRE_EMPHASIS RDRV_NONE [get_ports sys_clk0_1_clk_n]
set_property EQUALIZATION EQ_LEVEL3 [get_ports sys_clk0_1_clk_n]
set_property DIRECTION IN [get_ports sys_clk0_1_clk_p]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports sys_clk0_1_clk_p]
set_property ODT RTT_NONE [get_ports sys_clk0_1_clk_p]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports sys_clk0_1_clk_p]
set_property PRE_EMPHASIS RDRV_NONE [get_ports sys_clk0_1_clk_p]
set_property EQUALIZATION EQ_LEVEL3 [get_ports sys_clk0_1_clk_p]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dqs_t_b[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_0_dqs_t_b[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dqs_t_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dqs_t_b[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dqs_t_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dqs_t_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dqs_t_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dqs_t_b[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dqs_t_b[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_0_dqs_t_b[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dqs_t_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dqs_t_b[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dqs_t_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dqs_t_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dqs_t_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dqs_t_b[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dqs_c_b[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_0_dqs_c_b[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dqs_c_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dqs_c_b[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dqs_c_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dqs_c_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dqs_c_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dqs_c_b[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dqs_c_b[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_0_dqs_c_b[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dqs_c_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dqs_c_b[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dqs_c_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dqs_c_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dqs_c_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dqs_c_b[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dqs_t_a[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_0_dqs_t_a[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dqs_t_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dqs_t_a[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dqs_t_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dqs_t_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dqs_t_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dqs_t_a[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dqs_t_a[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_0_dqs_t_a[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dqs_t_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dqs_t_a[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dqs_t_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dqs_t_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dqs_t_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dqs_t_a[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dqs_c_a[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_0_dqs_c_a[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dqs_c_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dqs_c_a[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dqs_c_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dqs_c_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dqs_c_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dqs_c_a[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dqs_c_a[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_0_dqs_c_a[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dqs_c_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dqs_c_a[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dqs_c_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dqs_c_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dqs_c_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dqs_c_a[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dmi_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dmi_a[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dmi_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dmi_a[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dmi_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dmi_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dmi_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dmi_a[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dmi_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dmi_a[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dmi_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dmi_a[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dmi_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dmi_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dmi_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dmi_a[0]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_0_ca_b[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_ca_b[5]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_ca_b[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_ca_b[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_ca_b[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_ca_b[5]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_0_ca_b[5]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_0_ca_b[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_ca_b[4]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_ca_b[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_ca_b[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_ca_b[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_ca_b[4]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_0_ca_b[4]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_0_ca_b[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_ca_b[3]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_ca_b[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_ca_b[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_ca_b[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_ca_b[3]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_0_ca_b[3]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_0_ca_b[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_ca_b[2]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_ca_b[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_ca_b[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_ca_b[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_ca_b[2]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_0_ca_b[2]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_0_ca_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_ca_b[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_ca_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_ca_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_ca_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_ca_b[1]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_0_ca_b[1]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_0_ca_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_ca_b[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_ca_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_ca_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_ca_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_ca_b[0]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_0_ca_b[0]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_0_ca_a[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_ca_a[5]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_ca_a[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_ca_a[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_ca_a[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_ca_a[5]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_0_ca_a[5]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_0_ca_a[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_ca_a[4]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_ca_a[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_ca_a[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_ca_a[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_ca_a[4]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_0_ca_a[4]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_0_ca_a[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_ca_a[3]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_ca_a[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_ca_a[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_ca_a[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_ca_a[3]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_0_ca_a[3]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_0_ca_a[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_ca_a[2]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_ca_a[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_ca_a[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_ca_a[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_ca_a[2]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_0_ca_a[2]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_0_ca_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_ca_a[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_ca_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_ca_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_ca_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_ca_a[1]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_0_ca_a[1]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_0_ca_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_ca_a[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_ca_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_ca_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_ca_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_ca_a[0]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_0_ca_a[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dmi_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dmi_b[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dmi_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dmi_b[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dmi_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dmi_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dmi_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dmi_b[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dmi_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dmi_b[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dmi_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dmi_b[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dmi_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dmi_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dmi_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dmi_b[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[15]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[15]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[15]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[15]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[15]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[15]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[14]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[14]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[14]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[14]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[14]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[14]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[13]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[13]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[13]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[13]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[13]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[13]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[12]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[12]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[12]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[12]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[12]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[12]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[11]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[11]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[11]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[11]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[11]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[11]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[10]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[10]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[10]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[10]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[10]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[10]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[9]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[9]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[9]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[9]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[9]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[9]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[8]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[8]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[8]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[8]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[8]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[8]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[7]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[7]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[7]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[7]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[6]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[6]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[6]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[6]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[5]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[5]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[5]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[4]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[4]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[4]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[3]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[3]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[3]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[2]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[2]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[2]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_a[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_a[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_a[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[15]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[15]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[15]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[15]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[15]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[15]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[14]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[14]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[14]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[14]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[14]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[14]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[13]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[13]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[13]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[13]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[13]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[13]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[12]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[12]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[12]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[12]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[12]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[12]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[11]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[11]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[11]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[11]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[11]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[11]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[10]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[10]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[10]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[10]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[10]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[10]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[9]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[9]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[9]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[9]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[9]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[9]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[8]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[8]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[8]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[8]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[8]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[8]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[7]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[7]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[7]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[7]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[6]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[6]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[6]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[6]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[5]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[5]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[5]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[4]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[4]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[4]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[3]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[3]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[3]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[2]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[2]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[2]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_0_dq_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_0_dq_b[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_0_dq_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_0_dq_b[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_0_dq_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_0_dq_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_0_dq_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_0_dq_b[0]}]
set_property DIRECTION OUT [get_ports lpddr4_rtl_0_ck_c_a]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports lpddr4_rtl_0_ck_c_a]
set_property SLEW FAST [get_ports lpddr4_rtl_0_ck_c_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_0_ck_c_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_0_ck_c_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_0_ck_c_a]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_0_ck_c_a]
set_property DIRECTION OUT [get_ports lpddr4_rtl_0_ck_t_a]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports lpddr4_rtl_0_ck_t_a]
set_property SLEW FAST [get_ports lpddr4_rtl_0_ck_t_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_0_ck_t_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_0_ck_t_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_0_ck_t_a]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_0_ck_t_a]
set_property DIRECTION OUT [get_ports lpddr4_rtl_0_ck_c_b]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports lpddr4_rtl_0_ck_c_b]
set_property SLEW FAST [get_ports lpddr4_rtl_0_ck_c_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_0_ck_c_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_0_ck_c_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_0_ck_c_b]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_0_ck_c_b]
set_property DIRECTION OUT [get_ports lpddr4_rtl_0_ck_t_b]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports lpddr4_rtl_0_ck_t_b]
set_property SLEW FAST [get_ports lpddr4_rtl_0_ck_t_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_0_ck_t_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_0_ck_t_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_0_ck_t_b]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_0_ck_t_b]
set_property DIRECTION OUT [get_ports lpddr4_rtl_0_cke_a]
set_property IOSTANDARD LVSTL_11 [get_ports lpddr4_rtl_0_cke_a]
set_property SLEW FAST [get_ports lpddr4_rtl_0_cke_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_0_cke_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_0_cke_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_0_cke_a]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_0_cke_a]
set_property DIRECTION OUT [get_ports lpddr4_rtl_0_cke_b]
set_property IOSTANDARD LVSTL_11 [get_ports lpddr4_rtl_0_cke_b]
set_property SLEW FAST [get_ports lpddr4_rtl_0_cke_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_0_cke_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_0_cke_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_0_cke_b]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_0_cke_b]
set_property DIRECTION OUT [get_ports lpddr4_rtl_0_cs_a]
set_property IOSTANDARD LVSTL_11 [get_ports lpddr4_rtl_0_cs_a]
set_property SLEW FAST [get_ports lpddr4_rtl_0_cs_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_0_cs_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_0_cs_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_0_cs_a]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_0_cs_a]
set_property DIRECTION OUT [get_ports lpddr4_rtl_0_cs_b]
set_property IOSTANDARD LVSTL_11 [get_ports lpddr4_rtl_0_cs_b]
set_property SLEW FAST [get_ports lpddr4_rtl_0_cs_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_0_cs_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_0_cs_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_0_cs_b]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_0_cs_b]
set_property DIRECTION OUT [get_ports lpddr4_rtl_0_reset_n]
set_property IOSTANDARD LVSTL_11 [get_ports lpddr4_rtl_0_reset_n]
set_property SLEW FAST [get_ports lpddr4_rtl_0_reset_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_0_reset_n]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_0_reset_n]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_0_reset_n]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_0_reset_n]
set_property DIRECTION IN [get_ports sys_clk0_0_clk_n]
set_property IOSTANDARD LVDS15 [get_ports sys_clk0_0_clk_n]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports sys_clk0_0_clk_n]
set_property EQUALIZATION EQ_LEVEL2 [get_ports sys_clk0_0_clk_n]
set_property DIFF_TERM_ADV TERM_NONE [get_ports sys_clk0_0_clk_n]
set_property LVDS_PRE_EMPHASIS FALSE [get_ports sys_clk0_0_clk_n]
set_property DIRECTION IN [get_ports sys_clk0_0_clk_p]
set_property IOSTANDARD LVDS15 [get_ports sys_clk0_0_clk_p]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports sys_clk0_0_clk_p]
set_property EQUALIZATION EQ_LEVEL2 [get_ports sys_clk0_0_clk_p]
set_property DIFF_TERM_ADV TERM_NONE [get_ports sys_clk0_0_clk_p]
set_property LVDS_PRE_EMPHASIS FALSE [get_ports sys_clk0_0_clk_p]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property DIRECTION INOUT [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property ODT RTT_40 [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_bg[1]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_bg[1]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_bg[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_bg[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_bg[1]}]
set_property DIRECTION OUT [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property SLEW FAST [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_act_n]
set_property IOSTANDARD SSTL12 [get_ports CH0_DDR4_0_0_act_n]
set_property SLEW FAST [get_ports CH0_DDR4_0_0_act_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_DDR4_0_0_act_n]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_DDR4_0_0_act_n]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_ck_c]
set_property IOSTANDARD DIFF_SSTL12 [get_ports CH0_DDR4_0_0_ck_c]
set_property SLEW FAST [get_ports CH0_DDR4_0_0_ck_c]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_DDR4_0_0_ck_c]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_DDR4_0_0_ck_c]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_ck_t]
set_property IOSTANDARD DIFF_SSTL12 [get_ports CH0_DDR4_0_0_ck_t]
set_property SLEW FAST [get_ports CH0_DDR4_0_0_ck_t]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_DDR4_0_0_ck_t]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_DDR4_0_0_ck_t]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_cke]
set_property IOSTANDARD SSTL12 [get_ports CH0_DDR4_0_0_cke]
set_property SLEW FAST [get_ports CH0_DDR4_0_0_cke]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_DDR4_0_0_cke]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_DDR4_0_0_cke]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_cs_n]
set_property IOSTANDARD SSTL12 [get_ports CH0_DDR4_0_0_cs_n]
set_property SLEW FAST [get_ports CH0_DDR4_0_0_cs_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_DDR4_0_0_cs_n]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_DDR4_0_0_cs_n]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_odt]
set_property IOSTANDARD SSTL12 [get_ports CH0_DDR4_0_0_odt]
set_property SLEW FAST [get_ports CH0_DDR4_0_0_odt]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_DDR4_0_0_odt]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_DDR4_0_0_odt]
set_property DIRECTION OUT [get_ports CH0_DDR4_0_0_reset_n]
set_property IOSTANDARD LVCMOS12 [get_ports CH0_DDR4_0_0_reset_n]
set_property DRIVE 8 [get_ports CH0_DDR4_0_0_reset_n]
set_property SLEW SLOW [get_ports CH0_DDR4_0_0_reset_n]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dqs_t_b[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dqs_t_b[1]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dqs_t_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dqs_t_b[1]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dqs_t_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dqs_t_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dqs_t_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dqs_t_b[1]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dqs_t_b[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dqs_t_b[0]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dqs_t_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dqs_t_b[0]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dqs_t_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dqs_t_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dqs_t_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dqs_t_b[0]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dqs_c_b[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dqs_c_b[1]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dqs_c_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dqs_c_b[1]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dqs_c_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dqs_c_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dqs_c_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dqs_c_b[1]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dqs_c_b[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dqs_c_b[0]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dqs_c_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dqs_c_b[0]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dqs_c_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dqs_c_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dqs_c_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dqs_c_b[0]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dqs_t_a[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dqs_t_a[1]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dqs_t_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dqs_t_a[1]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dqs_t_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dqs_t_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dqs_t_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dqs_t_a[1]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dqs_t_a[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dqs_t_a[0]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dqs_t_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dqs_t_a[0]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dqs_t_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dqs_t_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dqs_t_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dqs_t_a[0]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dqs_c_a[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dqs_c_a[1]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dqs_c_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dqs_c_a[1]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dqs_c_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dqs_c_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dqs_c_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dqs_c_a[1]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dqs_c_a[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dqs_c_a[0]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dqs_c_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dqs_c_a[0]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dqs_c_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dqs_c_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dqs_c_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dqs_c_a[0]}]
set_property DIRECTION OUT [get_ports {CH0_LPDDR4_0_0_ca_b[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_ca_b[5]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_ca_b[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_ca_b[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[5]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[5]}]
set_property DIRECTION OUT [get_ports {CH0_LPDDR4_0_0_ca_b[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_ca_b[4]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_ca_b[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_ca_b[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[4]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[4]}]
set_property DIRECTION OUT [get_ports {CH0_LPDDR4_0_0_ca_b[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_ca_b[3]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_ca_b[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_ca_b[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[3]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[3]}]
set_property DIRECTION OUT [get_ports {CH0_LPDDR4_0_0_ca_b[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_ca_b[2]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_ca_b[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_ca_b[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[2]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[2]}]
set_property DIRECTION OUT [get_ports {CH0_LPDDR4_0_0_ca_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_ca_b[1]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_ca_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_ca_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[1]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[1]}]
set_property DIRECTION OUT [get_ports {CH0_LPDDR4_0_0_ca_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_ca_b[0]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_ca_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_ca_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[0]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH0_LPDDR4_0_0_ca_b[0]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dmi_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dmi_a[1]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dmi_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dmi_a[1]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dmi_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dmi_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dmi_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dmi_a[1]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dmi_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dmi_a[0]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dmi_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dmi_a[0]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dmi_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dmi_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dmi_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dmi_a[0]}]
set_property DIRECTION OUT [get_ports {CH0_LPDDR4_0_0_ca_a[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_ca_a[5]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_ca_a[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_ca_a[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[5]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[5]}]
set_property DIRECTION OUT [get_ports {CH0_LPDDR4_0_0_ca_a[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_ca_a[4]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_ca_a[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_ca_a[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[4]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[4]}]
set_property DIRECTION OUT [get_ports {CH0_LPDDR4_0_0_ca_a[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_ca_a[3]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_ca_a[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_ca_a[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[3]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[3]}]
set_property DIRECTION OUT [get_ports {CH0_LPDDR4_0_0_ca_a[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_ca_a[2]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_ca_a[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_ca_a[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[2]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[2]}]
set_property DIRECTION OUT [get_ports {CH0_LPDDR4_0_0_ca_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_ca_a[1]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_ca_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_ca_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[1]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[1]}]
set_property DIRECTION OUT [get_ports {CH0_LPDDR4_0_0_ca_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_ca_a[0]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_ca_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_ca_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[0]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH0_LPDDR4_0_0_ca_a[0]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dmi_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dmi_b[1]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dmi_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dmi_b[1]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dmi_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dmi_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dmi_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dmi_b[1]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dmi_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dmi_b[0]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dmi_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dmi_b[0]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dmi_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dmi_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dmi_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dmi_b[0]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[15]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[15]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[15]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[15]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[15]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[15]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[14]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[14]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[14]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[14]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[14]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[14]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[13]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[13]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[13]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[13]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[13]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[13]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[12]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[12]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[12]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[12]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[12]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[12]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[11]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[11]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[11]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[11]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[11]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[11]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[10]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[10]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[10]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[10]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[10]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[10]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[9]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[9]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[9]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[9]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[9]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[9]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[8]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[8]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[8]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[8]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[8]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[8]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[7]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[7]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[7]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[7]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[6]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[6]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[6]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[6]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[5]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[5]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[5]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[4]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[4]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[4]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[3]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[3]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[3]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[2]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[2]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[2]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[1]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[1]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[1]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_a[0]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_a[0]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_a[0]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[15]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[15]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[15]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[15]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[15]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[15]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[14]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[14]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[14]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[14]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[14]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[14]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[13]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[13]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[13]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[13]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[13]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[13]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[12]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[12]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[12]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[12]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[12]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[12]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[11]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[11]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[11]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[11]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[11]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[11]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[10]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[10]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[10]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[10]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[10]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[10]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[9]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[9]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[9]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[9]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[9]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[9]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[8]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[8]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[8]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[8]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[8]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[8]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[7]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[7]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[7]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[7]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[6]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[6]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[6]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[6]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[5]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[5]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[5]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[4]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[4]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[4]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[3]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[3]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[3]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[2]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[2]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[2]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[1]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[1]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[1]}]
set_property DIRECTION INOUT [get_ports {CH0_LPDDR4_0_0_dq_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH0_LPDDR4_0_0_dq_b[0]}]
set_property SLEW FAST [get_ports {CH0_LPDDR4_0_0_dq_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH0_LPDDR4_0_0_dq_b[0]}]
set_property ODT RTT_40 [get_ports {CH0_LPDDR4_0_0_dq_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH0_LPDDR4_0_0_dq_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH0_LPDDR4_0_0_dq_b[0]}]
set_property DIRECTION OUT [get_ports CH0_LPDDR4_0_0_ck_c_a]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports CH0_LPDDR4_0_0_ck_c_a]
set_property SLEW FAST [get_ports CH0_LPDDR4_0_0_ck_c_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_LPDDR4_0_0_ck_c_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_LPDDR4_0_0_ck_c_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH0_LPDDR4_0_0_ck_c_a]
set_property EQUALIZATION EQ_NONE [get_ports CH0_LPDDR4_0_0_ck_c_a]
set_property DIRECTION OUT [get_ports CH0_LPDDR4_0_0_ck_t_a]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports CH0_LPDDR4_0_0_ck_t_a]
set_property SLEW FAST [get_ports CH0_LPDDR4_0_0_ck_t_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_LPDDR4_0_0_ck_t_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_LPDDR4_0_0_ck_t_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH0_LPDDR4_0_0_ck_t_a]
set_property EQUALIZATION EQ_NONE [get_ports CH0_LPDDR4_0_0_ck_t_a]
set_property DIRECTION OUT [get_ports CH0_LPDDR4_0_0_ck_c_b]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports CH0_LPDDR4_0_0_ck_c_b]
set_property SLEW FAST [get_ports CH0_LPDDR4_0_0_ck_c_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_LPDDR4_0_0_ck_c_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_LPDDR4_0_0_ck_c_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH0_LPDDR4_0_0_ck_c_b]
set_property EQUALIZATION EQ_NONE [get_ports CH0_LPDDR4_0_0_ck_c_b]
set_property DIRECTION OUT [get_ports CH0_LPDDR4_0_0_ck_t_b]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports CH0_LPDDR4_0_0_ck_t_b]
set_property SLEW FAST [get_ports CH0_LPDDR4_0_0_ck_t_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_LPDDR4_0_0_ck_t_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_LPDDR4_0_0_ck_t_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH0_LPDDR4_0_0_ck_t_b]
set_property EQUALIZATION EQ_NONE [get_ports CH0_LPDDR4_0_0_ck_t_b]
set_property DIRECTION OUT [get_ports CH0_LPDDR4_0_0_cke_a]
set_property IOSTANDARD LVSTL_11 [get_ports CH0_LPDDR4_0_0_cke_a]
set_property SLEW FAST [get_ports CH0_LPDDR4_0_0_cke_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_LPDDR4_0_0_cke_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_LPDDR4_0_0_cke_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH0_LPDDR4_0_0_cke_a]
set_property EQUALIZATION EQ_NONE [get_ports CH0_LPDDR4_0_0_cke_a]
set_property DIRECTION OUT [get_ports CH0_LPDDR4_0_0_cke_b]
set_property IOSTANDARD LVSTL_11 [get_ports CH0_LPDDR4_0_0_cke_b]
set_property SLEW FAST [get_ports CH0_LPDDR4_0_0_cke_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_LPDDR4_0_0_cke_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_LPDDR4_0_0_cke_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH0_LPDDR4_0_0_cke_b]
set_property EQUALIZATION EQ_NONE [get_ports CH0_LPDDR4_0_0_cke_b]
set_property DIRECTION OUT [get_ports CH0_LPDDR4_0_0_cs_a]
set_property IOSTANDARD LVSTL_11 [get_ports CH0_LPDDR4_0_0_cs_a]
set_property SLEW FAST [get_ports CH0_LPDDR4_0_0_cs_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_LPDDR4_0_0_cs_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_LPDDR4_0_0_cs_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH0_LPDDR4_0_0_cs_a]
set_property EQUALIZATION EQ_NONE [get_ports CH0_LPDDR4_0_0_cs_a]
set_property DIRECTION OUT [get_ports CH0_LPDDR4_0_0_cs_b]
set_property IOSTANDARD LVSTL_11 [get_ports CH0_LPDDR4_0_0_cs_b]
set_property SLEW FAST [get_ports CH0_LPDDR4_0_0_cs_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_LPDDR4_0_0_cs_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_LPDDR4_0_0_cs_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH0_LPDDR4_0_0_cs_b]
set_property EQUALIZATION EQ_NONE [get_ports CH0_LPDDR4_0_0_cs_b]
set_property DIRECTION OUT [get_ports CH0_LPDDR4_0_0_reset_n]
set_property IOSTANDARD LVSTL_11 [get_ports CH0_LPDDR4_0_0_reset_n]
set_property SLEW FAST [get_ports CH0_LPDDR4_0_0_reset_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH0_LPDDR4_0_0_reset_n]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH0_LPDDR4_0_0_reset_n]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH0_LPDDR4_0_0_reset_n]
set_property EQUALIZATION EQ_NONE [get_ports CH0_LPDDR4_0_0_reset_n]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dqs_t_b[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_1_dqs_t_b[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dqs_t_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dqs_t_b[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dqs_t_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dqs_t_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dqs_t_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dqs_t_b[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dqs_t_b[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_1_dqs_t_b[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dqs_t_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dqs_t_b[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dqs_t_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dqs_t_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dqs_t_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dqs_t_b[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dqs_c_b[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_1_dqs_c_b[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dqs_c_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dqs_c_b[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dqs_c_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dqs_c_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dqs_c_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dqs_c_b[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dqs_c_b[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_1_dqs_c_b[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dqs_c_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dqs_c_b[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dqs_c_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dqs_c_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dqs_c_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dqs_c_b[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dqs_t_a[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_1_dqs_t_a[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dqs_t_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dqs_t_a[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dqs_t_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dqs_t_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dqs_t_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dqs_t_a[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dqs_t_a[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_1_dqs_t_a[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dqs_t_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dqs_t_a[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dqs_t_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dqs_t_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dqs_t_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dqs_t_a[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dqs_c_a[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_1_dqs_c_a[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dqs_c_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dqs_c_a[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dqs_c_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dqs_c_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dqs_c_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dqs_c_a[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dqs_c_a[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {lpddr4_rtl_1_dqs_c_a[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dqs_c_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dqs_c_a[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dqs_c_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dqs_c_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dqs_c_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dqs_c_a[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dmi_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dmi_a[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dmi_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dmi_a[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dmi_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dmi_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dmi_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dmi_a[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dmi_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dmi_a[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dmi_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dmi_a[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dmi_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dmi_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dmi_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dmi_a[0]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_1_ca_b[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_ca_b[5]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_ca_b[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_ca_b[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_ca_b[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_ca_b[5]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_1_ca_b[5]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_1_ca_b[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_ca_b[4]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_ca_b[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_ca_b[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_ca_b[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_ca_b[4]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_1_ca_b[4]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_1_ca_b[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_ca_b[3]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_ca_b[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_ca_b[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_ca_b[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_ca_b[3]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_1_ca_b[3]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_1_ca_b[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_ca_b[2]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_ca_b[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_ca_b[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_ca_b[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_ca_b[2]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_1_ca_b[2]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_1_ca_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_ca_b[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_ca_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_ca_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_ca_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_ca_b[1]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_1_ca_b[1]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_1_ca_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_ca_b[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_ca_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_ca_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_ca_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_ca_b[0]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_1_ca_b[0]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_1_ca_a[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_ca_a[5]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_ca_a[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_ca_a[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_ca_a[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_ca_a[5]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_1_ca_a[5]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_1_ca_a[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_ca_a[4]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_ca_a[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_ca_a[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_ca_a[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_ca_a[4]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_1_ca_a[4]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_1_ca_a[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_ca_a[3]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_ca_a[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_ca_a[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_ca_a[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_ca_a[3]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_1_ca_a[3]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_1_ca_a[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_ca_a[2]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_ca_a[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_ca_a[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_ca_a[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_ca_a[2]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_1_ca_a[2]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_1_ca_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_ca_a[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_ca_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_ca_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_ca_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_ca_a[1]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_1_ca_a[1]}]
set_property DIRECTION OUT [get_ports {lpddr4_rtl_1_ca_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_ca_a[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_ca_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_ca_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_ca_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_ca_a[0]}]
set_property EQUALIZATION EQ_NONE [get_ports {lpddr4_rtl_1_ca_a[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dmi_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dmi_b[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dmi_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dmi_b[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dmi_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dmi_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dmi_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dmi_b[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dmi_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dmi_b[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dmi_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dmi_b[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dmi_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dmi_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dmi_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dmi_b[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[15]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[15]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[15]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[15]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[15]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[15]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[14]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[14]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[14]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[14]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[14]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[14]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[13]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[13]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[13]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[13]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[13]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[13]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[12]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[12]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[12]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[12]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[12]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[12]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[11]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[11]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[11]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[11]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[11]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[11]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[10]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[10]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[10]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[10]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[10]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[10]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[9]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[9]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[9]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[9]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[9]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[9]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[8]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[8]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[8]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[8]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[8]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[8]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[7]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[7]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[7]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[7]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[6]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[6]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[6]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[6]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[5]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[5]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[5]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[4]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[4]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[4]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[3]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[3]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[3]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[2]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[2]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[2]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_a[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_a[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_a[0]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[15]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[15]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[15]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[15]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[15]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[15]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[14]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[14]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[14]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[14]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[14]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[14]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[13]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[13]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[13]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[13]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[13]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[13]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[12]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[12]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[12]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[12]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[12]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[12]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[11]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[11]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[11]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[11]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[11]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[11]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[10]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[10]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[10]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[10]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[10]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[10]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[9]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[9]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[9]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[9]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[9]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[9]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[8]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[8]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[8]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[8]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[8]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[8]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[7]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[7]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[7]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[7]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[6]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[6]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[6]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[6]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[5]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[5]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[5]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[4]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[4]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[4]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[3]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[3]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[3]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[2]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[2]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[2]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[1]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[1]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[1]}]
set_property DIRECTION INOUT [get_ports {lpddr4_rtl_1_dq_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {lpddr4_rtl_1_dq_b[0]}]
set_property SLEW FAST [get_ports {lpddr4_rtl_1_dq_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {lpddr4_rtl_1_dq_b[0]}]
set_property ODT RTT_40 [get_ports {lpddr4_rtl_1_dq_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {lpddr4_rtl_1_dq_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {lpddr4_rtl_1_dq_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {lpddr4_rtl_1_dq_b[0]}]
set_property DIRECTION OUT [get_ports lpddr4_rtl_1_ck_c_a]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports lpddr4_rtl_1_ck_c_a]
set_property SLEW FAST [get_ports lpddr4_rtl_1_ck_c_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_1_ck_c_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_1_ck_c_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_1_ck_c_a]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_1_ck_c_a]
set_property DIRECTION OUT [get_ports lpddr4_rtl_1_ck_t_a]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports lpddr4_rtl_1_ck_t_a]
set_property SLEW FAST [get_ports lpddr4_rtl_1_ck_t_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_1_ck_t_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_1_ck_t_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_1_ck_t_a]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_1_ck_t_a]
set_property DIRECTION OUT [get_ports lpddr4_rtl_1_ck_c_b]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports lpddr4_rtl_1_ck_c_b]
set_property SLEW FAST [get_ports lpddr4_rtl_1_ck_c_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_1_ck_c_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_1_ck_c_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_1_ck_c_b]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_1_ck_c_b]
set_property DIRECTION OUT [get_ports lpddr4_rtl_1_ck_t_b]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports lpddr4_rtl_1_ck_t_b]
set_property SLEW FAST [get_ports lpddr4_rtl_1_ck_t_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_1_ck_t_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_1_ck_t_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_1_ck_t_b]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_1_ck_t_b]
set_property DIRECTION OUT [get_ports lpddr4_rtl_1_cke_a]
set_property IOSTANDARD LVSTL_11 [get_ports lpddr4_rtl_1_cke_a]
set_property SLEW FAST [get_ports lpddr4_rtl_1_cke_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_1_cke_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_1_cke_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_1_cke_a]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_1_cke_a]
set_property DIRECTION OUT [get_ports lpddr4_rtl_1_cke_b]
set_property IOSTANDARD LVSTL_11 [get_ports lpddr4_rtl_1_cke_b]
set_property SLEW FAST [get_ports lpddr4_rtl_1_cke_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_1_cke_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_1_cke_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_1_cke_b]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_1_cke_b]
set_property DIRECTION OUT [get_ports lpddr4_rtl_1_cs_a]
set_property IOSTANDARD LVSTL_11 [get_ports lpddr4_rtl_1_cs_a]
set_property SLEW FAST [get_ports lpddr4_rtl_1_cs_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_1_cs_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_1_cs_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_1_cs_a]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_1_cs_a]
set_property DIRECTION OUT [get_ports lpddr4_rtl_1_cs_b]
set_property IOSTANDARD LVSTL_11 [get_ports lpddr4_rtl_1_cs_b]
set_property SLEW FAST [get_ports lpddr4_rtl_1_cs_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_1_cs_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_1_cs_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_1_cs_b]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_1_cs_b]
set_property DIRECTION OUT [get_ports lpddr4_rtl_1_reset_n]
set_property IOSTANDARD LVSTL_11 [get_ports lpddr4_rtl_1_reset_n]
set_property SLEW FAST [get_ports lpddr4_rtl_1_reset_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports lpddr4_rtl_1_reset_n]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports lpddr4_rtl_1_reset_n]
set_property PRE_EMPHASIS RDRV_NONE [get_ports lpddr4_rtl_1_reset_n]
set_property EQUALIZATION EQ_NONE [get_ports lpddr4_rtl_1_reset_n]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dqs_t_b[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dqs_t_b[1]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dqs_t_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dqs_t_b[1]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dqs_t_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dqs_t_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dqs_t_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dqs_t_b[1]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dqs_t_b[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dqs_t_b[0]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dqs_t_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dqs_t_b[0]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dqs_t_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dqs_t_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dqs_t_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dqs_t_b[0]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dqs_c_b[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dqs_c_b[1]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dqs_c_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dqs_c_b[1]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dqs_c_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dqs_c_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dqs_c_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dqs_c_b[1]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dqs_c_b[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dqs_c_b[0]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dqs_c_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dqs_c_b[0]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dqs_c_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dqs_c_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dqs_c_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dqs_c_b[0]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dqs_t_a[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dqs_t_a[1]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dqs_t_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dqs_t_a[1]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dqs_t_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dqs_t_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dqs_t_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dqs_t_a[1]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dqs_t_a[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dqs_t_a[0]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dqs_t_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dqs_t_a[0]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dqs_t_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dqs_t_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dqs_t_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dqs_t_a[0]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dqs_c_a[1]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dqs_c_a[1]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dqs_c_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dqs_c_a[1]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dqs_c_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dqs_c_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dqs_c_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dqs_c_a[1]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dqs_c_a[0]}]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dqs_c_a[0]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dqs_c_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dqs_c_a[0]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dqs_c_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dqs_c_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dqs_c_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dqs_c_a[0]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dmi_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dmi_a[1]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dmi_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dmi_a[1]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dmi_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dmi_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dmi_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dmi_a[1]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dmi_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dmi_a[0]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dmi_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dmi_a[0]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dmi_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dmi_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dmi_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dmi_a[0]}]
set_property DIRECTION OUT [get_ports {CH1_LPDDR4_0_0_ca_b[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_ca_b[5]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_ca_b[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_ca_b[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[5]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[5]}]
set_property DIRECTION OUT [get_ports {CH1_LPDDR4_0_0_ca_b[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_ca_b[4]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_ca_b[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_ca_b[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[4]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[4]}]
set_property DIRECTION OUT [get_ports {CH1_LPDDR4_0_0_ca_b[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_ca_b[3]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_ca_b[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_ca_b[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[3]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[3]}]
set_property DIRECTION OUT [get_ports {CH1_LPDDR4_0_0_ca_b[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_ca_b[2]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_ca_b[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_ca_b[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[2]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[2]}]
set_property DIRECTION OUT [get_ports {CH1_LPDDR4_0_0_ca_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_ca_b[1]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_ca_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_ca_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[1]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[1]}]
set_property DIRECTION OUT [get_ports {CH1_LPDDR4_0_0_ca_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_ca_b[0]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_ca_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_ca_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[0]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH1_LPDDR4_0_0_ca_b[0]}]
set_property DIRECTION OUT [get_ports {CH1_LPDDR4_0_0_ca_a[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_ca_a[5]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_ca_a[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_ca_a[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[5]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[5]}]
set_property DIRECTION OUT [get_ports {CH1_LPDDR4_0_0_ca_a[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_ca_a[4]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_ca_a[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_ca_a[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[4]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[4]}]
set_property DIRECTION OUT [get_ports {CH1_LPDDR4_0_0_ca_a[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_ca_a[3]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_ca_a[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_ca_a[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[3]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[3]}]
set_property DIRECTION OUT [get_ports {CH1_LPDDR4_0_0_ca_a[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_ca_a[2]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_ca_a[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_ca_a[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[2]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[2]}]
set_property DIRECTION OUT [get_ports {CH1_LPDDR4_0_0_ca_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_ca_a[1]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_ca_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_ca_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[1]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[1]}]
set_property DIRECTION OUT [get_ports {CH1_LPDDR4_0_0_ca_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_ca_a[0]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_ca_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_ca_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[0]}]
set_property EQUALIZATION EQ_NONE [get_ports {CH1_LPDDR4_0_0_ca_a[0]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dmi_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dmi_b[1]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dmi_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dmi_b[1]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dmi_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dmi_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dmi_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dmi_b[1]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dmi_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dmi_b[0]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dmi_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dmi_b[0]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dmi_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dmi_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dmi_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dmi_b[0]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[15]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[15]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[15]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[15]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[15]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[15]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[14]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[14]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[14]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[14]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[14]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[14]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[13]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[13]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[13]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[13]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[13]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[13]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[12]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[12]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[12]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[12]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[12]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[12]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[11]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[11]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[11]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[11]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[11]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[11]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[10]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[10]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[10]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[10]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[10]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[10]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[9]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[9]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[9]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[9]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[9]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[9]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[8]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[8]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[8]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[8]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[8]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[8]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[7]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[7]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[7]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[7]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[6]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[6]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[6]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[6]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[5]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[5]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[5]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[4]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[4]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[4]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[3]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[3]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[3]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[2]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[2]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[2]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[1]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[1]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[1]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_a[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_a[0]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_a[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_a[0]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_a[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_a[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_a[0]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[15]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[15]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[15]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[15]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[15]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[15]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[15]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[14]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[14]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[14]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[14]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[14]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[14]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[14]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[13]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[13]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[13]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[13]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[13]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[13]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[13]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[12]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[12]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[12]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[12]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[12]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[12]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[12]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[11]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[11]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[11]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[11]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[11]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[11]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[11]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[10]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[10]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[10]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[10]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[10]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[10]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[10]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[9]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[9]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[9]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[9]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[9]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[9]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[9]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[8]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[8]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[8]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[8]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[8]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[8]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[8]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[7]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[7]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[7]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[7]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[7]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[7]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[6]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[6]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[6]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[6]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[6]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[6]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[5]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[5]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[5]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[5]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[5]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[5]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[4]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[4]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[4]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[4]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[4]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[4]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[3]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[3]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[3]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[3]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[3]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[3]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[2]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[2]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[2]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[2]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[2]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[2]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[1]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[1]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[1]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[1]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[1]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[1]}]
set_property DIRECTION INOUT [get_ports {CH1_LPDDR4_0_0_dq_b[0]}]
set_property IOSTANDARD LVSTL_11 [get_ports {CH1_LPDDR4_0_0_dq_b[0]}]
set_property SLEW FAST [get_ports {CH1_LPDDR4_0_0_dq_b[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {CH1_LPDDR4_0_0_dq_b[0]}]
set_property ODT RTT_40 [get_ports {CH1_LPDDR4_0_0_dq_b[0]}]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[0]}]
set_property PRE_EMPHASIS RDRV_NONE [get_ports {CH1_LPDDR4_0_0_dq_b[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {CH1_LPDDR4_0_0_dq_b[0]}]
set_property DIRECTION OUT [get_ports CH1_LPDDR4_0_0_ck_c_a]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports CH1_LPDDR4_0_0_ck_c_a]
set_property SLEW FAST [get_ports CH1_LPDDR4_0_0_ck_c_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH1_LPDDR4_0_0_ck_c_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH1_LPDDR4_0_0_ck_c_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH1_LPDDR4_0_0_ck_c_a]
set_property EQUALIZATION EQ_NONE [get_ports CH1_LPDDR4_0_0_ck_c_a]
set_property DIRECTION OUT [get_ports CH1_LPDDR4_0_0_ck_t_a]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports CH1_LPDDR4_0_0_ck_t_a]
set_property SLEW FAST [get_ports CH1_LPDDR4_0_0_ck_t_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH1_LPDDR4_0_0_ck_t_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH1_LPDDR4_0_0_ck_t_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH1_LPDDR4_0_0_ck_t_a]
set_property EQUALIZATION EQ_NONE [get_ports CH1_LPDDR4_0_0_ck_t_a]
set_property DIRECTION OUT [get_ports CH1_LPDDR4_0_0_ck_c_b]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports CH1_LPDDR4_0_0_ck_c_b]
set_property SLEW FAST [get_ports CH1_LPDDR4_0_0_ck_c_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH1_LPDDR4_0_0_ck_c_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH1_LPDDR4_0_0_ck_c_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH1_LPDDR4_0_0_ck_c_b]
set_property EQUALIZATION EQ_NONE [get_ports CH1_LPDDR4_0_0_ck_c_b]
set_property DIRECTION OUT [get_ports CH1_LPDDR4_0_0_ck_t_b]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports CH1_LPDDR4_0_0_ck_t_b]
set_property SLEW FAST [get_ports CH1_LPDDR4_0_0_ck_t_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH1_LPDDR4_0_0_ck_t_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH1_LPDDR4_0_0_ck_t_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH1_LPDDR4_0_0_ck_t_b]
set_property EQUALIZATION EQ_NONE [get_ports CH1_LPDDR4_0_0_ck_t_b]
set_property DIRECTION OUT [get_ports CH1_LPDDR4_0_0_cke_a]
set_property IOSTANDARD LVSTL_11 [get_ports CH1_LPDDR4_0_0_cke_a]
set_property SLEW FAST [get_ports CH1_LPDDR4_0_0_cke_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH1_LPDDR4_0_0_cke_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH1_LPDDR4_0_0_cke_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH1_LPDDR4_0_0_cke_a]
set_property EQUALIZATION EQ_NONE [get_ports CH1_LPDDR4_0_0_cke_a]
set_property DIRECTION OUT [get_ports CH1_LPDDR4_0_0_cke_b]
set_property IOSTANDARD LVSTL_11 [get_ports CH1_LPDDR4_0_0_cke_b]
set_property SLEW FAST [get_ports CH1_LPDDR4_0_0_cke_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH1_LPDDR4_0_0_cke_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH1_LPDDR4_0_0_cke_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH1_LPDDR4_0_0_cke_b]
set_property EQUALIZATION EQ_NONE [get_ports CH1_LPDDR4_0_0_cke_b]
set_property DIRECTION OUT [get_ports CH1_LPDDR4_0_0_cs_a]
set_property IOSTANDARD LVSTL_11 [get_ports CH1_LPDDR4_0_0_cs_a]
set_property SLEW FAST [get_ports CH1_LPDDR4_0_0_cs_a]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH1_LPDDR4_0_0_cs_a]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH1_LPDDR4_0_0_cs_a]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH1_LPDDR4_0_0_cs_a]
set_property EQUALIZATION EQ_NONE [get_ports CH1_LPDDR4_0_0_cs_a]
set_property DIRECTION OUT [get_ports CH1_LPDDR4_0_0_cs_b]
set_property IOSTANDARD LVSTL_11 [get_ports CH1_LPDDR4_0_0_cs_b]
set_property SLEW FAST [get_ports CH1_LPDDR4_0_0_cs_b]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH1_LPDDR4_0_0_cs_b]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH1_LPDDR4_0_0_cs_b]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH1_LPDDR4_0_0_cs_b]
set_property EQUALIZATION EQ_NONE [get_ports CH1_LPDDR4_0_0_cs_b]
set_property DIRECTION OUT [get_ports CH1_LPDDR4_0_0_reset_n]
set_property IOSTANDARD LVSTL_11 [get_ports CH1_LPDDR4_0_0_reset_n]
set_property SLEW FAST [get_ports CH1_LPDDR4_0_0_reset_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports CH1_LPDDR4_0_0_reset_n]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports CH1_LPDDR4_0_0_reset_n]
set_property PRE_EMPHASIS RDRV_NONE [get_ports CH1_LPDDR4_0_0_reset_n]
set_property EQUALIZATION EQ_NONE [get_ports CH1_LPDDR4_0_0_reset_n]
set_property DIRECTION IN [get_ports diff_clock_rtl_0_clk_n]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports diff_clock_rtl_0_clk_n]
set_property ODT RTT_NONE [get_ports diff_clock_rtl_0_clk_n]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports diff_clock_rtl_0_clk_n]
set_property PRE_EMPHASIS RDRV_NONE [get_ports diff_clock_rtl_0_clk_n]
set_property EQUALIZATION EQ_LEVEL3 [get_ports diff_clock_rtl_0_clk_n]
set_property DIRECTION IN [get_ports diff_clock_rtl_0_clk_p]
set_property IOSTANDARD DIFF_LVSTL_11 [get_ports diff_clock_rtl_0_clk_p]
set_property ODT RTT_NONE [get_ports diff_clock_rtl_0_clk_p]
set_property OFFSET_CNTRL CNTRL_NONE [get_ports diff_clock_rtl_0_clk_p]
set_property PRE_EMPHASIS RDRV_NONE [get_ports diff_clock_rtl_0_clk_p]
set_property EQUALIZATION EQ_LEVEL3 [get_ports diff_clock_rtl_0_clk_p]
#revert back to original instance
current_instance -quiet
