<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>system_ADC_To_FIFO_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>i_rstn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.I_RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.I_RSTN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>fifo_wr_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_wr_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.FIFO_WR_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.FIFO_WR_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.FIFO_WR_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.FIFO_WR_CLK.CLK_DOMAIN">system_ADC_To_FIFO_0_0_fifo_wr_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.FIFO_WR_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.FIFO_WR_CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.FIFO_WR_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.FIFO_WR_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>FIFO_WRITE</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="fifo_write" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="fifo_write_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WR_DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_din</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WR_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_wr_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>FULL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_full</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>data_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.FREQ_HZ">153600000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>ADC_To_FIFO</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 15 08:18:55 UTC 2026</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:99bb396d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:99bb396d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_ADC_To_FIFO_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 15 08:18:55 UTC 2026</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:99bb396d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>ADC_To_FIFO</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 15 08:18:55 UTC 2026</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:03994c87</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>system_ADC_To_FIFO_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 15 08:18:55 UTC 2026</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:03994c87</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jan 15 08:19:46 UTC 2026</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:99bb396d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>data_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_rstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_full</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_din</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FS_start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_trans_start</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FS_Number</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FS_Div</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mixed_datax_q_channel1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mixed_datax_i_channel1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mixed_datax_q_channel2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mixed_datax_i_channel2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mixed_datax_q_channel3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mixed_datax_i_channel3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mixed_datax_q_channel4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mixed_datax_i_channel4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/30f3/ADC_To_FIFO.srcs/sources_1/imports/imports/ADC_To_FIFO.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/system_ADC_To_FIFO_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/30f3/ADC_To_FIFO.srcs/sources_1/imports/imports/ADC_To_FIFO.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/system_ADC_To_FIFO_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>system_ADC_To_FIFO_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_ADC_To_FIFO_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_ADC_To_FIFO_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_ADC_To_FIFO_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>system_ADC_To_FIFO_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ADC_To_FIFO_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">system_ADC_To_FIFO_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>ADC_To_FIFO_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>35</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c0c736b_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32259587_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@517a4074_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4faa492c_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1630351b_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4146cf56_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d94b5ae_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59d558bb_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49a1f8c4_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1caffc78_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4af474d7_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79c9fd05_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c68769b_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dd709f5_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ce6d779_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e74b2b5_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e5f0e3c_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@575d0ecf_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@332044ed_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62082dd_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7be41546_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@155f5f37_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b6fb397_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@422c4bd_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e0e9a3a_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b9ce15b_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46e36f0a_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c7dd18b_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74577ea6_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fe580dd_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c4b6e60_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c6c53d3_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b01be91_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c0e9cb9_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41d53d14_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@262cda46_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c48af75_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69aa00b7_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19d1f584_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@225b701a_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f5eee8c_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37ec2f31_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c88c522_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c3fc483_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@784ed742_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72b82172_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39fdc1c5_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6040bef4_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3800913b_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@706159d4_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25ed95c1_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@199e1bf6_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@663d7b41_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c0d59e4_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7685adc4_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3811a54a_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@343a753c_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@737fec1d_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67c2af9e_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b27dab9_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aced3c7_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58a372c6_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fb51dd6_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54075736_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6db42e31_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43bf00ee_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b9a6d57_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b3377f8_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6724a8f9_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43089f84_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5710f81e_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f95abc7_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52ba78d8_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56fff157_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a988ed3_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13c604e_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30dcf21_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c7e1c69_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7913843a_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16543da_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@194b0a2e_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@da1fff0_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@510a2e20_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f4b17ba_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ecd836f_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3aac63ef_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e30eb54_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10870cb1_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@627af0b0_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57b04134_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28c7d818_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68560103_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@324e9f61_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9fd803e_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a521309_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a7509f5_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@506f4855_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@101de359_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@475ab0d7_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39ffcdec_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25a925e6_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f6b3794_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6effff70_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@631cd69b_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ecba114_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3506c5c_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62c3cf21_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48af9b7e_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bcf930e_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19950cbe_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2939ec76_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a85a7d7_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21e26095_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e443cec_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71509011_ARCHIVE_LOCATION">f:/fpga_code/my_ip/adc_to_fifo</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DATA_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DATA_CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DATA_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DATA_CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DATA_CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DATA_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DATA_CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.FIFO_WR_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.FIFO_WR_CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.FIFO_WR_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.FIFO_WR_CLK.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.FIFO_WR_CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.FIFO_WR_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.FIFO_WR_CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.I_RSTN.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="98b55b06"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ba17677d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f2171370"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4e4c99cc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
