$date
	Wed Mar 05 11:53:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 1 ! ZeroFlag $end
$var wire 32 " ALU_Out [31:0] $end
$var reg 32 # A [31:0] $end
$var reg 4 $ ALU_Sel [3:0] $end
$var reg 32 % B [31:0] $end
$scope module uut $end
$var wire 32 & A [31:0] $end
$var wire 4 ' ALU_Sel [3:0] $end
$var wire 32 ( B [31:0] $end
$var wire 1 ! ZeroFlag $end
$var reg 32 ) ALU_Out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 )
b11 (
b10 '
b101 &
b11 %
b10 $
b101 #
b1000 "
0!
$end
#10000
b101 "
b101 )
b100 $
b100 '
b100 %
b100 (
b1001 #
b1001 &
#20000
1!
b0 "
b0 )
b0 $
b0 '
b11110000 %
b11110000 (
b1111 #
b1111 &
#30000
0!
b11111111 "
b11111111 )
b1 $
b1 '
#40000
b111 $
b111 '
#50000
b10000 "
b10000 )
b11 $
b11 '
b100 %
b100 (
b1 #
b1 &
#60000
b100 "
b100 )
b101 $
b101 '
b10 %
b10 (
b10000 #
b10000 &
#70000
b110 "
b110 )
b110 $
b110 '
b11 #
b11 &
#80000
1!
b0 "
b0 )
b100 $
b100 '
b101 %
b101 (
b101 #
b101 &
#190000
