Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: A:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "A:/Vivado Projects/MIPS_final/MIPS_final.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "A:/Vivado Projects/MIPS_final/MIPS_final.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SUM
Compiling module xil_defaultlib.SHIFT_REG
Compiling module xil_defaultlib.MUX2_1
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.MUX2_1(N=5)
Compiling module xil_defaultlib.REGISTERS_BANK
Compiling module xil_defaultlib.EXT_SIGN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MAIN_CONTROL
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
