// Seed: 3129480595
module module_0;
  wire id_2 = id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input wire id_6
);
  always id_1 = #1 1;
  module_0 modCall_1 ();
  assign id_5 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_5(
      .id_0(1), .id_1(1'b0)
  );
  module_0 modCall_1 ();
  wire id_6;
endmodule
