#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 27 03:12:59 2022
# Process ID: 13704
# Current directory: D:/Sahiru/Lab9/NanoProcessor/NanoProcessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14460 D:\Sahiru\Lab9\NanoProcessor\NanoProcessor\NanoProcessor.xpr
# Log file: D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/vivado.log
# Journal file: D:/Sahiru/Lab9/NanoProcessor/NanoProcessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ufisuyh/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NanoProcessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 935.012 ; gain = 75.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:43]
INFO: [Synth 8-3491] module 'instrctuion_decoder' declared at 'D:/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd:34' bound to instance 'instruction_decoder' of component 'instrctuion_decoder' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:173]
INFO: [Synth 8-638] synthesizing module 'instrctuion_decoder' [D:/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'instrctuion_decoder' (1#1) [D:/Sahiru/Lab9/In_decoder/In_decoder/In_decoder.srcs/sources_1/new/instrctuion_decoder.vhd:47]
INFO: [Synth 8-3491] module 'register_bank' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:34' bound to instance 'register_bank_0' of component 'register_bank' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:188]
INFO: [Synth 8-638] synthesizing module 'register_bank' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:42]
INFO: [Synth 8-3491] module 'Decode_3_to_8' declared at 'D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd:34' bound to instance 'Decoder' of component 'Decode_3_to_8' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:62]
INFO: [Synth 8-638] synthesizing module 'Decode_3_to_8' [D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decode_3_to_8' (3#1) [D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg0' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'bit4reg' (4#1) [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:41]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg1' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:79]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg2' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:90]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg3' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:99]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg4' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:108]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg5' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:118]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg6' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:128]
INFO: [Synth 8-3491] module 'bit4reg' declared at 'D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/bit4reg.vhd:34' bound to instance 'bit4reg7' of component 'bit4reg' [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'register_bank' (5#1) [D:/Sahiru/Lab9/bit4reg/bit4reg/bit4reg.srcs/sources_1/new/register_bank.vhd:42]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Mux_8way_4bit_A' of component 'Mux_8way_4bit' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:204]
INFO: [Synth 8-638] synthesizing module 'Mux_8way_4bit' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:61]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decode_3_to_8' declared at 'D:/Sahiru/LabFiles/New folder/Lab4/Lab4.srcs/sources_1/new/Decode_3_to_8.vhd:34' bound to instance 'Decode_3_to_8_0' of component 'Decode_3_to_8' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (6#1) [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:76]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:91]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'Mux_8way_4bit' (7#1) [D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux_8way_4bit/Mux_8way_4bit.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Mux_8way_4bit_B' of component 'Mux_8way_4bit' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:218]
INFO: [Synth 8-3491] module 'add_sub_4bit' declared at 'D:/Sahiru/Lab9/Add_sub_4bit/add_sub_4bit/add_sub_4bit.srcs/sources_1/new/add_sub_4bit.vhd:34' bound to instance 'fourbit_adder' of component 'add_sub_4bit' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:233]
INFO: [Synth 8-638] synthesizing module 'add_sub_4bit' [D:/Sahiru/Lab9/Add_sub_4bit/add_sub_4bit/add_sub_4bit.srcs/sources_1/new/add_sub_4bit.vhd:43]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:34' bound to instance 'RCA_4_0' of component 'RCA_4' [D:/Sahiru/Lab9/Add_sub_4bit/add_sub_4bit/add_sub_4bit.srcs/sources_1/new/add_sub_4bit.vhd:56]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/HA.vhd:33' bound to instance 'HA_0' of component 'HA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/HA.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'HA' (8#1) [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/HA.vhd:40]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/HA.vhd:33' bound to instance 'HA_1' of component 'HA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FA' (9#1) [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (10#1) [D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'add_sub_4bit' (11#1) [D:/Sahiru/Lab9/Add_sub_4bit/add_sub_4bit/add_sub_4bit.srcs/sources_1/new/add_sub_4bit.vhd:43]
INFO: [Synth 8-3491] module 'Adder_3_bit' declared at 'D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd:34' bound to instance 'threebit_adder' of component 'Adder_3_bit' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Adder_3_bit' [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd:65]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Sahiru/LabFiles/New folder/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Adder_3_bit' (12#1) [D:/Sahiru/Lab9/Pamudu/3-bit adder/3-bit adder.srcs/sources_1/new/Adder_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2way_3bit' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd:34' bound to instance 'Mux_2way_3bit_0' of component 'Mux_2way_3bit' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:249]
INFO: [Synth 8-638] synthesizing module 'Mux_2way_3bit' [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_0' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1' (13#1) [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:40]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_1' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_2' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Mux_2way_3bit' (14#1) [D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'LUT_8_12' declared at 'D:/Sahiru/Lab9/NanoProcessor/ProgramRom/ProgramRom.srcs/sources_1/new/LUT_8_12.vhd:35' bound to instance 'rom_o' of component 'LUT_8_12' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:257]
INFO: [Synth 8-638] synthesizing module 'LUT_8_12' [D:/Sahiru/Lab9/NanoProcessor/ProgramRom/ProgramRom.srcs/sources_1/new/LUT_8_12.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_8_12' (15#1) [D:/Sahiru/Lab9/NanoProcessor/ProgramRom/ProgramRom.srcs/sources_1/new/LUT_8_12.vhd:40]
INFO: [Synth 8-3491] module 'PC' declared at 'D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd:34' bound to instance 'p_counter' of component 'PC' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:263]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd:58]
INFO: [Synth 8-638] synthesizing module 'D_FF' [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (16#1) [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd:66]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'PC' (17#1) [D:/Sahiru/Lab9/Pamudu/Program Counter/programcounter.srcs/sources_1/new/PC.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2way_4bit' declared at 'D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:34' bound to instance 'mux' of component 'Mux_2way_4bit' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:271]
INFO: [Synth 8-638] synthesizing module 'Mux_2way_4bit' [D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_0' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:54]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_1' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:62]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_2' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:70]
INFO: [Synth 8-3491] module 'Mux_2_to_1' declared at 'D:/Sahiru/Lab9/NanoProcessor/Lab9_10/Lab9_10.srcs/sources_1/new/Mux_2_to_1.vhd:34' bound to instance 'Mux_2_to_1_3' of component 'Mux_2_to_1' [D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Mux_2way_4bit' (18#1) [D:/Sahiru/Lab9/NanoProcessor/Mux2way4bit/Mux2way4bit.srcs/sources_1/new/Mux_2way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'LUT_seven_seg' of component 'LUT_16_7' [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:279]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (19#1) [D:/Sahiru/LabFiles/New folder/L7/L7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (20#1) [D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.srcs/sources_1/new/NanoProcessor.vhd:43]
WARNING: [Synth 8-3331] design Decode_3_to_8 has unconnected port EN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 978.711 ; gain = 118.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 978.711 ; gain = 118.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 978.711 ; gain = 118.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Sahiru/LabFiles/New folder/Basys3Labs.xdc]
Finished Parsing XDC File [D:/Sahiru/LabFiles/New folder/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1333.879 ; gain = 473.914
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1333.879 ; gain = 473.914
write_schematic -format pdf -orientation portrait D:/Sahiru/LabFiles/New folder/schematic.pdf
ERROR: [Common 17-165] Too many positional options when parsing 'folder/schematic.pdf', please type 'write_schematic -help' for usage info.
write_schematic -format pdf -orientation portrait D:/Sahiru/Lab9/schematic.pdf
D:/Sahiru/Lab9/schematic.pdf
write_schematic -format pdf -orientation landscape -force D:/Sahiru/Lab9/schematic.pdf
D:/Sahiru/Lab9/schematic.pdf
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jul 27 03:20:01 2022] Launched synth_1...
Run output will be captured here: D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Sahiru/LabFiles/New folder/Basys3Labs.xdc]
Finished Parsing XDC File [D:/Sahiru/LabFiles/New folder/Basys3Labs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

launch_runs impl_1 -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
[Wed Jul 27 03:21:44 2022] Launched impl_1...
Run output will be captured here: D:/Sahiru/Lab9/NanoProcessor/NanoProcessor/NanoProcessor.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 27 03:25:00 2022...
