=====
SETUP
0.322
23.752
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n592_s2
22.653
23.752
u_freq_gen/counter_10_s0
23.752
=====
SETUP
0.322
23.752
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n590_s4
22.653
23.752
u_freq_gen/counter_12_s0
23.752
=====
SETUP
0.369
24.061
24.430
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/freq_out_s120
21.513
22.539
u_freq_gen/freq_out_s1
24.061
=====
SETUP
0.752
23.322
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n574_s2
22.290
23.322
u_freq_gen/counter_28_s0
23.322
=====
SETUP
0.799
23.275
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n591_s4
22.649
23.275
u_freq_gen/counter_11_s0
23.275
=====
SETUP
0.799
23.275
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n573_s4
22.649
23.275
u_freq_gen/counter_29_s0
23.275
=====
SETUP
0.804
23.270
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n588_s4
22.644
23.270
u_freq_gen/counter_14_s0
23.270
=====
SETUP
0.811
23.263
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n599_s4
22.164
23.263
u_freq_gen/counter_3_s0
23.263
=====
SETUP
0.918
23.155
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n571_s4
22.333
23.155
u_freq_gen/counter_31_s0
23.155
=====
SETUP
0.977
23.097
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n597_s4
21.998
23.097
u_freq_gen/counter_5_s0
23.097
=====
SETUP
0.977
23.097
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n595_s4
21.998
23.097
u_freq_gen/counter_7_s0
23.097
=====
SETUP
0.986
23.088
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n587_s4
21.989
23.088
u_freq_gen/counter_15_s0
23.088
=====
SETUP
1.039
23.034
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n572_s2
22.002
23.034
u_freq_gen/counter_30_s0
23.034
=====
SETUP
1.121
22.953
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n575_s4
21.854
22.953
u_freq_gen/counter_27_s0
22.953
=====
SETUP
1.178
22.896
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n581_s4
21.864
22.896
u_freq_gen/counter_21_s0
22.896
=====
SETUP
1.249
22.824
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n598_s2
22.002
22.824
u_freq_gen/counter_4_s0
22.824
=====
SETUP
1.412
22.662
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n584_s6
21.840
22.662
u_freq_gen/counter_18_s0
22.662
=====
SETUP
1.461
22.612
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n582_s4
21.513
22.612
u_freq_gen/counter_20_s0
22.612
=====
SETUP
1.461
22.612
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n580_s5
21.513
22.612
u_freq_gen/counter_22_s0
22.612
=====
SETUP
1.466
22.608
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n585_s4
21.509
22.608
u_freq_gen/counter_17_s0
22.608
=====
SETUP
1.533
22.541
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n601_s2
21.509
22.541
u_freq_gen/counter_1_s0
22.541
=====
SETUP
1.584
22.490
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n583_s2
21.864
22.490
u_freq_gen/counter_19_s0
22.490
=====
SETUP
1.584
22.490
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n578_s2
21.864
22.490
u_freq_gen/counter_24_s0
22.490
=====
SETUP
1.594
22.480
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n576_s4
21.854
22.480
u_freq_gen/counter_26_s0
22.480
=====
SETUP
1.613
22.461
24.074
clk_ibuf
0.000
4.230
u_freq_gen/duty_high_reg_0_s1
4.474
4.932
u_freq_gen/freq_out_s59
8.497
9.558
u_freq_gen/freq_out_s30
9.993
11.092
u_freq_gen/freq_out_s73
12.441
13.473
u_freq_gen/freq_out_s37
14.298
15.397
u_freq_gen/freq_out_s17
16.691
17.317
u_freq_gen/freq_out_s8
18.138
19.199
u_freq_gen/freq_out_s5
19.618
20.650
u_freq_gen/n596_s2
21.835
22.461
u_freq_gen/counter_6_s0
22.461
=====
HOLD
0.432
3.903
3.471
clk_ibuf
0.000
3.126
u_buffer/read_addr_12_s1
3.311
3.644
u_buffer/mem_mem_0_0_s
3.903
=====
HOLD
0.486
3.883
3.397
clk_ibuf
0.000
3.126
u_sampler/data_out_3_s0
3.311
3.644
u_buffer/mem_mem_2_3_s
3.883
=====
HOLD
0.533
3.919
3.386
clk_ibuf
0.000
3.126
u_buffer/write_addr_10_s1
3.311
3.644
u_buffer/mem_mem_0_0_s
3.919
=====
HOLD
0.682
4.153
3.471
clk_ibuf
0.000
3.126
u_buffer/read_addr_2_s1
3.311
3.644
u_buffer/mem_mem_0_0_s
4.153
=====
HOLD
0.683
4.154
3.471
clk_ibuf
0.000
3.126
u_buffer/read_addr_1_s1
3.311
3.644
u_buffer/mem_mem_0_0_s
4.154
=====
HOLD
0.685
4.156
3.471
clk_ibuf
0.000
3.126
u_buffer/read_addr_3_s1
3.311
3.644
u_buffer/mem_mem_0_0_s
4.156
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
u_freq_gen/counter_16_s0
3.311
3.644
u_freq_gen/n586_s2
3.647
4.019
u_freq_gen/counter_16_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
u_controller/transmit_count_3_s1
3.311
3.644
u_controller/n1073_s13
3.647
4.019
u_controller/transmit_count_3_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
u_controller/freq_byte_count_1_s1
3.311
3.644
u_controller/n320_s10
3.647
4.019
u_controller/freq_byte_count_1_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
u_uart_tx_ext/baud_counter_6_s1
3.311
3.644
u_uart_tx_ext/n131_s6
3.647
4.019
u_uart_tx_ext/baud_counter_6_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
u_uart_tx_ext/baud_counter_8_s1
3.311
3.644
u_uart_tx_ext/n129_s6
3.647
4.019
u_uart_tx_ext/baud_counter_8_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
u_uart_tx/baud_counter_3_s1
3.311
3.644
u_uart_tx/n134_s6
3.647
4.019
u_uart_tx/baud_counter_3_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
u_uart_tx/baud_counter_7_s1
3.311
3.644
u_uart_tx/n130_s6
3.647
4.019
u_uart_tx/baud_counter_7_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
u_uart_tx/baud_counter_8_s1
3.311
3.644
u_uart_tx/n129_s6
3.647
4.019
u_uart_tx/baud_counter_8_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
u_startup_tx/delay_counter_0_s0
3.311
3.644
u_startup_tx/n60_s1
3.647
4.019
u_startup_tx/delay_counter_0_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
u_startup_tx/delay_counter_12_s0
3.311
3.644
u_startup_tx/n48_s1
3.647
4.019
u_startup_tx/delay_counter_12_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
u_uart_rx/bit_index_2_s1
3.311
3.644
u_uart_rx/n186_s6
3.647
4.019
u_uart_rx/bit_index_2_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
u_uart_rx/baud_counter_7_s1
3.311
3.644
u_uart_rx/n170_s6
3.647
4.019
u_uart_rx/baud_counter_7_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
u_buffer/write_addr_14_s1
3.311
3.644
u_buffer/n146_s2
3.647
4.019
u_buffer/write_addr_14_s1
4.019
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
u_freq_gen/freq_out_s1
3.311
3.644
u_freq_gen/n304_s2
3.648
4.020
u_freq_gen/freq_out_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
u_freq_gen/counter_4_s0
3.311
3.644
u_freq_gen/n598_s2
3.648
4.020
u_freq_gen/counter_4_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
u_freq_gen/counter_30_s0
3.311
3.644
u_freq_gen/n572_s2
3.648
4.020
u_freq_gen/counter_30_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
u_controller/transmit_count_0_s1
3.311
3.644
u_controller/n1076_s13
3.648
4.020
u_controller/transmit_count_0_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
u_controller/transmit_count_4_s1
3.311
3.644
u_controller/n1072_s13
3.648
4.020
u_controller/transmit_count_4_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
u_controller/transmit_count_9_s1
3.311
3.644
u_controller/n1067_s13
3.648
4.020
u_controller/transmit_count_9_s1
4.020
