synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Mon Apr 08 01:56:00 2024


Command Line:  synthesis -f alu_fetch_implAluFetch_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
The -top option is not used.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Cassandra/Desktop/Arqui2/implAluFetch (searchpath added)
-p C:/Users/Cassandra/Desktop/Arqui2 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/AdderSub12.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/alu.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/FA.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/multi6.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/ROM.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/bcdDisplay.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/binarioBCD.vhd
VHDL design file = C:/Users/Cassandra/Desktop/Arqui2/RPG24_4.vhd
NGD file = alu_fetch_implAluFetch.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: Setting alu_fetch as the top-level module. To specify the top-level module explicitly, use the -top option.
INFO - synthesis: The default VHDL library search path is now "C:/Users/Cassandra/Desktop/Arqui2/implAluFetch". VHDL-1504
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/addersub12.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/addersub12.vhd(4): analyzing entity add_sub_12. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/addersub12.vhd(12): analyzing architecture a_add_sub_12. VHDL-1010
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/addersub12.vhd(28): actual for formal port b is neither a static name nor a globally static expression. VHDL-1443
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/alu.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu.vhd(4): analyzing entity alu. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu.vhd(13): analyzing architecture a_alu. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/alu_fetch.vhd. VHDL-1481
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(7): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(11): analyzing entity alu_fetch. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(20): analyzing architecture behavior. VHDL-1010
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(20): overwriting existing secondary unit behavior. VHDL-1178
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/fa.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/fa.vhd(4): analyzing entity fa. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/fa.vhd(10): analyzing architecture a_fa. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/multi6.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/multi6.vhd(4): analyzing entity multi6. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/multi6.vhd(10): analyzing architecture a_multi6. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/rom.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rom.vhd(6): analyzing entity rom. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rom.vhd(16): analyzing architecture a_rom. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/bcddisplay.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/bcddisplay.vhd(4): analyzing entity bcddisplay. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/bcddisplay.vhd(13): analyzing architecture behavior. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/binariobcd.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/binariobcd.vhd(6): analyzing entity bin2bcd. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/binariobcd.vhd(14): analyzing architecture behavioral. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/rpg24_4.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rpg24_4.vhd(5): analyzing entity registrospg. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rpg24_4.vhd(14): analyzing architecture behavioral. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/addersub12.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/addersub12.vhd(4): analyzing entity add_sub_12. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/addersub12.vhd(12): analyzing architecture a_add_sub_12. VHDL-1010
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/addersub12.vhd(28): actual for formal port b is neither a static name nor a globally static expression. VHDL-1443
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/alu.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu.vhd(4): analyzing entity alu. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu.vhd(13): analyzing architecture a_alu. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/alu_fetch.vhd. VHDL-1481
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(7): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(11): analyzing entity alu_fetch. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(20): analyzing architecture behavior. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/fa.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/fa.vhd(4): analyzing entity fa. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/fa.vhd(10): analyzing architecture a_fa. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/multi6.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/multi6.vhd(4): analyzing entity multi6. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/multi6.vhd(10): analyzing architecture a_multi6. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/rom.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rom.vhd(6): analyzing entity rom. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rom.vhd(16): analyzing architecture a_rom. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/bcddisplay.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/bcddisplay.vhd(4): analyzing entity bcddisplay. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/bcddisplay.vhd(13): analyzing architecture behavior. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/binariobcd.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/binariobcd.vhd(6): analyzing entity bin2bcd. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/binariobcd.vhd(14): analyzing architecture behavioral. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/cassandra/desktop/arqui2/rpg24_4.vhd. VHDL-1481
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rpg24_4.vhd(5): analyzing entity registrospg. VHDL-1012
INFO - synthesis: c:/users/cassandra/desktop/arqui2/rpg24_4.vhd(14): analyzing architecture behavioral. VHDL-1010
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
unit alu_fetch is not yet analyzed. VHDL-1485
c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(11): executing alu_fetch(behavior)

INFO - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(216): others clause is never selected. VHDL-1172
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(85): net ACC[23] does not have a driver. VDB-1002
WARNING - synthesis: c:/users/cassandra/desktop/arqui2/alu_fetch.vhd(18): replacing existing netlist alu_fetch(behavior). VHDL-1205
Top module name (VHDL): alu_fetch
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = alu_fetch.
@Inferred RAM (selector_1__I_0) from primitives

WARNING - synthesis: I/O Port stop_run 's net has no driver and is unused.
######## Missing driver on net ACC[23]. Patching with GND.
######## Missing driver on net ACC[22]. Patching with GND.
######## Missing driver on net ACC[21]. Patching with GND.
######## Missing driver on net ACC[20]. Patching with GND.
######## Missing driver on net ACC[19]. Patching with GND.
######## Missing driver on net ACC[18]. Patching with GND.
######## Missing driver on net ACC[17]. Patching with GND.
######## Missing driver on net ACC[16]. Patching with GND.
######## Missing driver on net ACC[15]. Patching with GND.
######## Missing driver on net ACC[14]. Patching with GND.
######## Missing driver on net ACC[13]. Patching with GND.
######## Missing driver on net ACC[12]. Patching with GND.
INFO - synthesis: Extracted state machine for register 'temp_control' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 0000 -> 00001

 0001 -> 00010

 0010 -> 00100

 0100 -> 01000

 1000 -> 10000

INFO - synthesis: Extracted state machine for register 'state' with one-hot encoding
original encoding -> new encoding (one-hot encoding)

 0000 -> 00000000000001

 0001 -> 00000000000010

 0010 -> 00000000000100

 0011 -> 00000000001000

 0100 -> 00000000010000

 0101 -> 00000000100000

 0110 -> 00000001000000

 0111 -> 00000010000000

 1000 -> 00000100000000

 1001 -> 00001000000000

 1010 -> 00010000000000

 1011 -> 00100000000000

 1100 -> 01000000000000

 1101 -> 10000000000000




WARNING - synthesis: Bit 15 of Register state_FSM is stuck at Zero
WARNING - synthesis: Bit 14 of Register state_FSM is stuck at Zero
WARNING - synthesis: Bit 15 of Register temp_control_FSM is stuck at Zero
WARNING - synthesis: Bit 14 of Register temp_control_FSM is stuck at Zero
WARNING - synthesis: Bit 13 of Register temp_control_FSM is stuck at Zero
WARNING - synthesis: Bit 12 of Register temp_control_FSM is stuck at Zero
WARNING - synthesis: Bit 11 of Register temp_control_FSM is stuck at Zero
WARNING - synthesis: Bit 10 of Register temp_control_FSM is stuck at Zero
WARNING - synthesis: Bit 9 of Register temp_control_FSM is stuck at Zero
WARNING - synthesis: Bit 7 of Register temp_control_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register temp_control_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register temp_control_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register temp_control_FSM is stuck at Zero
Core reset RAM implemented for net \RPG/selector_1__I_0.
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \RPG/selector_1__I_0 to 6 Distributed blocks in SINGLE_PORT Mode

WARNING - synthesis: c:/users/cassandra/desktop/arqui2/rpg24_4.vhd(43): Register creset_2156 is stuck at Zero. VDB-5013
WARNING - synthesis: I/O Port stop_run 's net has no driver and is unused.
GSR instance connected to net n4259.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in alu_fetch_drc.log.
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'stop_run' has no load.
WARNING - synthesis: input pad net 'stop_run' has no legal load.
WARNING - synthesis: DRC complete with 2 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file alu_fetch_implAluFetch.ngd.

################### Begin Area Report (alu_fetch)######################
Number of register bits => 254 of 7209 (3 % )
CCU2D => 17
FD1P3AX => 30
FD1P3AY => 2
FD1P3IX => 24
FD1S1A => 48
FD1S1I => 121
FD1S3AX => 5
FD1S3AY => 4
FD1S3JX => 20
GSR => 1
IB => 1
LUT4 => 537
OB => 35
PDPW8KC => 2
PFUMX => 48
SPR16X4C => 4
################### End Area Report ##################

################### Begin BlackBox Report ######################
OSCH("26.60")(1,5) => 1
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 15
  Net : clk, loads : 63
  Net : CI_23__N_36, loads : 35
  Net : clk_0, loads : 29
  Net : A_11__N_156, loads : 27
  Net : MBR_23__N_106, loads : 26
  Net : ALU_imp/control_3_derived_24, loads : 24
  Net : MAR_7__N_81, loads : 19
  Net : Rdisplay_13__N_51, loads : 16
  Net : rpg_in_23__N_131, loads : 16
  Net : ALU_imp/logic_result_11__N_847, loads : 12
  Net : control_3__N_173, loads : 8
  Net : PC_7__N_72, loads : 8
  Net : address_bus_7__N_143, loads : 8
  Net : control_3__N_173_derived_2, loads : 2
  Net : ALU_imp/substract_N_886, loads : 1
Clock Enable Nets
Number of Clock Enables: 8
Top 8 highest fanout Clock Enables:
  Net : clk_enable_46, loads : 26
  Net : clk_enable_43, loads : 24
  Net : clk_enable_56, loads : 23
  Net : clk_enable_8, loads : 7
  Net : clk_enable_10, loads : 1
  Net : clk_enable_17, loads : 1
  Net : clk_enable_9, loads : 1
  Net : clk_enable_11, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset_c, loads : 62
  Net : control_1, loads : 51
  Net : control_2, loads : 49
  Net : control_0, loads : 39
  Net : control_3, loads : 29
  Net : clk_enable_46, loads : 26
  Net : clk_enable_43, loads : 24
  Net : n5081, loads : 24
  Net : n5078, loads : 24
  Net : ROM_imp/data_out_23__N_488, loads : 24
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets \ALU_imp/substract_N_886]|            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets clk_0]                   |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets                          |             |             |
\ALU_imp/control[3]_derived_24]         |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets PC_7__N_72]              |  200.000 MHz|  185.874 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets address_bus_7__N_143]    |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets rpg_in_23__N_131]        |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |  200.000 MHz|   93.197 MHz|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 104.438  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.500  secs
--------------------------------------------------------------
