#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 24 17:19:51 2020
# Process ID: 10380
# Current directory: E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/system_wrapper.vds
# Journal file: E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 322.891 ; gain = 45.641
Command: synth_design -top system_wrapper -part xc7z035ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13764 
WARNING: [Synth 8-2611] redeclaration of ansi port dac_data is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:127]
WARNING: [Synth 8-2611] redeclaration of ansi port dac_data is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:138]
WARNING: [Synth 8-976] dac_data has already been declared [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:138]
WARNING: [Synth 8-2654] second declaration of dac_data ignored [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:138]
INFO: [Synth 8-994] dac_data is declared here [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:127]
WARNING: [Synth 8-976] Read_Fifo_rst has already been declared [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:402]
WARNING: [Synth 8-2654] second declaration of Read_Fifo_rst ignored [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:402]
INFO: [Synth 8-994] Read_Fifo_rst is declared here [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:395]
WARNING: [Synth 8-992] ddr3write_en is already implicitly declared earlier [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:437]
WARNING: [Synth 8-2611] redeclaration of ansi port ProcessOver is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:451]
WARNING: [Synth 8-2611] redeclaration of ansi port ProcessNum is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:453]
WARNING: [Synth 8-2611] redeclaration of ansi port FeatureExtraction_flag_reg is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:652]
WARNING: [Synth 8-2611] redeclaration of ansi port Front_area is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:660]
WARNING: [Synth 8-2611] redeclaration of ansi port Behind_area is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:661]
WARNING: [Synth 8-2611] redeclaration of ansi port Total_area is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:662]
WARNING: [Synth 8-2611] redeclaration of ansi port Front_Width is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:663]
WARNING: [Synth 8-2611] redeclaration of ansi port Behind_Width is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:664]
WARNING: [Synth 8-2611] redeclaration of ansi port Total_Width is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:665]
WARNING: [Synth 8-2611] redeclaration of ansi port Peak_value is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:666]
WARNING: [Synth 8-2611] redeclaration of ansi port Second_moment is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:667]
WARNING: [Synth 8-2611] redeclaration of ansi port Third_moment is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:668]
WARNING: [Synth 8-2611] redeclaration of ansi port Fourth_moment is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:669]
WARNING: [Synth 8-2611] redeclaration of ansi port Monopulse_num is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:671]
WARNING: [Synth 8-2611] redeclaration of ansi port Period_condition is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:679]
WARNING: [Synth 8-2611] redeclaration of ansi port MonopulsePosition is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:681]
WARNING: [Synth 8-2611] redeclaration of ansi port MonopulseExThreshould is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:686]
WARNING: [Synth 8-2611] redeclaration of ansi port MonopulseExHold is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:687]
WARNING: [Synth 8-2611] redeclaration of ansi port MonopulseMultiThreshould is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:688]
WARNING: [Synth 8-2611] redeclaration of ansi port MonopulseEndHold is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:689]
WARNING: [Synth 8-992] Period_count is already implicitly declared earlier [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:746]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_addr is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:92]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_ba is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:93]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_cas_n is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:94]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_ck_n is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:95]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_ck_p is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:96]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_cke is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:97]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_cs_n is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:98]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_dm is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:99]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_dq is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:100]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_dqs_n is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:101]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_dqs_p is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:102]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_odt is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:103]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_ras_n is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:104]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_reset_n is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:105]
WARNING: [Synth 8-2611] redeclaration of ansi port DDR_we_n is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:106]
WARNING: [Synth 8-2611] redeclaration of ansi port FIXED_IO_ddr_vrn is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:108]
WARNING: [Synth 8-2611] redeclaration of ansi port FIXED_IO_ddr_vrp is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:109]
WARNING: [Synth 8-2611] redeclaration of ansi port FIXED_IO_mio is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:110]
WARNING: [Synth 8-2611] redeclaration of ansi port FIXED_IO_ps_clk is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:111]
WARNING: [Synth 8-2611] redeclaration of ansi port FIXED_IO_ps_porb is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:112]
WARNING: [Synth 8-2611] redeclaration of ansi port FIXED_IO_ps_srstb is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:113]
WARNING: [Synth 8-2611] redeclaration of ansi port GPIO2_0_tri_o is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:114]
WARNING: [Synth 8-2611] redeclaration of ansi port GPIO_0_tri_o is not allowed [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:115]
WARNING: [Synth 8-992] StopOrder is already implicitly declared earlier [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:444]
WARNING: [Synth 8-992] StartSample1 is already implicitly declared earlier [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:512]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 491.293 ; gain = 117.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:115]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:188]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:189]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:206]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:207]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:208]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:222]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:433]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:510]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:511]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:512]
INFO: [Synth 8-638] synthesizing module 'system' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-638] synthesizing module 'system_axi_emc_0_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/synth/system_axi_emc_0_0.vhd:115]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_emc_inst - type: string 
	Parameter C_AXI_CLK_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_LFLASH_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_LINEAR_FLASH_SYNC_BURST bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_PORT_DIFF bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_EN_REG bound to: 0 - type: integer 
	Parameter C_S_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_MEM0_BASEADDR bound to: 32'b01100000000000000000000000000000 
	Parameter C_S_AXI_MEM0_HIGHADDR bound to: 32'b01100001111111111111111111111111 
	Parameter C_S_AXI_MEM1_BASEADDR bound to: 32'b10110000000000000000000000000000 
	Parameter C_S_AXI_MEM1_HIGHADDR bound to: 32'b10111111111111111111111111111111 
	Parameter C_S_AXI_MEM2_BASEADDR bound to: 32'b11000000000000000000000000000000 
	Parameter C_S_AXI_MEM2_HIGHADDR bound to: 32'b11001111111111111111111111111111 
	Parameter C_S_AXI_MEM3_BASEADDR bound to: 32'b11010000000000000000000000000000 
	Parameter C_S_AXI_MEM3_HIGHADDR bound to: 32'b11011111111111111111111111111111 
	Parameter C_INCLUDE_NEGEDGE_IOREGS bound to: 0 - type: integer 
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_MEM0_TYPE bound to: 0 - type: integer 
	Parameter C_MEM1_TYPE bound to: 0 - type: integer 
	Parameter C_MEM2_TYPE bound to: 0 - type: integer 
	Parameter C_MEM3_TYPE bound to: 0 - type: integer 
	Parameter C_MEM0_WIDTH bound to: 32 - type: integer 
	Parameter C_MEM1_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM2_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM3_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 32 - type: integer 
	Parameter C_PAGE_SIZE bound to: 16 - type: integer 
	Parameter C_MEM_A_MSB bound to: 31 - type: integer 
	Parameter C_MEM_A_LSB bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_0 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_1 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_2 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_3 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_0 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_3 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_0 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_0 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_0 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_0 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_0 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_0 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_0 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_0 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_1 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_1 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_1 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_1 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_2 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_2 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_2 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_2 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_3 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_3 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_3 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_3 bound to: 27000 - type: integer 
INFO: [Synth 8-3491] module 'axi_emc' declared at 'e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:3428' bound to instance 'U0' of component 'axi_emc' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/synth/system_axi_emc_0_0.vhd:364]
INFO: [Synth 8-638] synthesizing module 'axi_emc' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:3742]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_emc_inst - type: string 
	Parameter C_AXI_CLK_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_LFLASH_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_LINEAR_FLASH_SYNC_BURST bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_PORT_DIFF bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_EN_REG bound to: 0 - type: integer 
	Parameter C_S_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_MEM0_BASEADDR bound to: 1610612736 - type: integer 
	Parameter C_S_AXI_MEM0_HIGHADDR bound to: 1644167167 - type: integer 
	Parameter C_S_AXI_MEM1_BASEADDR bound to: -1342177280 - type: integer 
	Parameter C_S_AXI_MEM1_HIGHADDR bound to: -1073741825 - type: integer 
	Parameter C_S_AXI_MEM2_BASEADDR bound to: -1073741824 - type: integer 
	Parameter C_S_AXI_MEM2_HIGHADDR bound to: -805306369 - type: integer 
	Parameter C_S_AXI_MEM3_BASEADDR bound to: -805306368 - type: integer 
	Parameter C_S_AXI_MEM3_HIGHADDR bound to: -536870913 - type: integer 
	Parameter C_INCLUDE_NEGEDGE_IOREGS bound to: 0 - type: integer 
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_MEM0_TYPE bound to: 0 - type: integer 
	Parameter C_MEM1_TYPE bound to: 0 - type: integer 
	Parameter C_MEM2_TYPE bound to: 0 - type: integer 
	Parameter C_MEM3_TYPE bound to: 0 - type: integer 
	Parameter C_MEM0_WIDTH bound to: 32 - type: integer 
	Parameter C_MEM1_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM2_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM3_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 32 - type: integer 
	Parameter C_PAGE_SIZE bound to: 16 - type: integer 
	Parameter C_MEM_A_MSB bound to: 31 - type: integer 
	Parameter C_MEM_A_LSB bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_0 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_1 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_2 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_MEM_3 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_0 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_3 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_0 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_0 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_0 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_0 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_0 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_0 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_0 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_0 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_1 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_1 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_1 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_1 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_2 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_2 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_2 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_2 bound to: 27000 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_3 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_3 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_3 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_3 bound to: 27000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:3549]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:3550]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:3551]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:4179]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:4218]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:4219]
INFO: [Synth 8-638] synthesizing module 'axi_emc_native_interface' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:1827]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_MEM0_BASEADDR bound to: 1610612736 - type: integer 
	Parameter C_S_AXI_MEM0_HIGHADDR bound to: 1644167167 - type: integer 
	Parameter C_S_AXI_MEM1_BASEADDR bound to: -1342177280 - type: integer 
	Parameter C_S_AXI_MEM1_HIGHADDR bound to: -1073741825 - type: integer 
	Parameter C_S_AXI_MEM2_BASEADDR bound to: -1073741824 - type: integer 
	Parameter C_S_AXI_MEM2_HIGHADDR bound to: -805306369 - type: integer 
	Parameter C_S_AXI_MEM3_BASEADDR bound to: -805306368 - type: integer 
	Parameter C_S_AXI_MEM3_HIGHADDR bound to: -536870913 - type: integer 
	Parameter AXI_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001100001111111111111111111111111 
	Parameter AXI_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_emc_addr_gen' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:614]
	Parameter C_S_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MEM_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_emc_addr_gen' (1#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:614]
INFO: [Synth 8-638] synthesizing module 'axi_emc_address_decode' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:1250]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_DECODE_BITS bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001100001111111111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_emc_address_decode' (2#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:1250]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (3#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (4#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (5#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'counter_f' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:241]
	Parameter C_NUM_BITS bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (6#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:241]
WARNING: [Synth 8-6014] Unused sequential element last_rd_data_reg_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:2434]
WARNING: [Synth 8-6014] Unused sequential element single_transfer_reg_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_emc_native_interface' (7#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:1827]
INFO: [Synth 8-638] synthesizing module 'EMC' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:8238]
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_PAGE_SIZE bound to: 16 - type: integer 
	Parameter C_MEM0_BASEADDR bound to: 1610612736 - type: integer 
	Parameter C_MEM0_HIGHADDR bound to: 1644167167 - type: integer 
	Parameter C_MEM1_BASEADDR bound to: -1342177280 - type: integer 
	Parameter C_MEM1_HIGHADDR bound to: -1073741825 - type: integer 
	Parameter C_MEM2_BASEADDR bound to: -1073741824 - type: integer 
	Parameter C_MEM2_HIGHADDR bound to: -805306369 - type: integer 
	Parameter C_MEM3_BASEADDR bound to: -805306368 - type: integer 
	Parameter C_MEM3_HIGHADDR bound to: -536870913 - type: integer 
	Parameter C_INCLUDE_NEGEDGE_IOREGS bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_0 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_1 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_2 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_3 bound to: 0 - type: integer 
	Parameter C_MEM0_WIDTH bound to: 32 - type: integer 
	Parameter C_MEM1_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM2_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM3_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 32 - type: integer 
	Parameter C_MEM0_TYPE bound to: 0 - type: integer 
	Parameter C_MEM1_TYPE bound to: 0 - type: integer 
	Parameter C_MEM2_TYPE bound to: 0 - type: integer 
	Parameter C_MEM3_TYPE bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_0 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_1 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_2 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_3 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_0 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_3 bound to: 1 - type: integer 
	Parameter C_BUS_CLOCK_PERIOD_PS bound to: 10000 - type: integer 
	Parameter C_SYNCH_MEM_0 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_0 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_0 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_0 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_0 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_0 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_0 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_0 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_0 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_0 bound to: 27000 - type: integer 
	Parameter C_SYNCH_MEM_1 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_1 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_1 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_1 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_1 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_1 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_1 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_1 bound to: 27000 - type: integer 
	Parameter C_SYNCH_MEM_2 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_2 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_2 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_2 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_2 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_2 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_2 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_2 bound to: 27000 - type: integer 
	Parameter C_SYNCH_MEM_3 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_3 bound to: 1 - type: integer 
	Parameter C_TCEDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TAVDV_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TPACC_PS_FLASH_3 bound to: 25000 - type: integer 
	Parameter C_THZCE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_THZOE_PS_MEM_3 bound to: 7000 - type: integer 
	Parameter C_TWC_PS_MEM_3 bound to: 15000 - type: integer 
	Parameter C_TWP_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TWPH_PS_MEM_3 bound to: 12000 - type: integer 
	Parameter C_TLZWE_PS_MEM_3 bound to: 0 - type: integer 
	Parameter C_WR_REC_TIME_MEM_3 bound to: 27000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipic_if' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:580]
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 8 - type: integer 
	Parameter C_RESET_VALUE bound to: 8'b00000000 
	Parameter C_LD_WIDTH bound to: 8 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-638] synthesizing module 'MULT_AND' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600]
INFO: [Synth 8-256] done synthesizing module 'MULT_AND' (8#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (9#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-638] synthesizing module 'XORCY' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (10#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (11#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg' (12#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:161]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_mem_cs_reg_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:668]
WARNING: [Synth 8-6014] Unused sequential element pr_state_wait_temp_reg_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:669]
INFO: [Synth 8-256] done synthesizing module 'ipic_if' (13#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:580]
INFO: [Synth 8-638] synthesizing module 'mem_state_machine' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:2190]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "30" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:2225]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "30" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:2290]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "30" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:2291]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
WARNING: [Synth 8-6014] Unused sequential element mem_cen_reg_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3184]
WARNING: [Synth 8-6014] Unused sequential element mem_oen_reg_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3185]
WARNING: [Synth 8-6014] Unused sequential element mem_wen_reg_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3186]
WARNING: [Synth 8-6014] Unused sequential element addr_cnt_ce_reg_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3213]
WARNING: [Synth 8-6014] Unused sequential element addr_cnt_rst_reg_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3214]
WARNING: [Synth 8-6014] Unused sequential element Bus2IP_RdReq_d2_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3263]
WARNING: [Synth 8-6014] Unused sequential element last_addr1_d1_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3309]
WARNING: [Synth 8-6014] Unused sequential element last_addr1_d2_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3310]
WARNING: [Synth 8-6014] Unused sequential element last_addr1_d3_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3311]
WARNING: [Synth 8-3848] Net addressData_strobe_cmb in module/entity mem_state_machine does not have driver. [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:2238]
INFO: [Synth 8-256] done synthesizing module 'mem_state_machine' (14#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:2190]
INFO: [Synth 8-638] synthesizing module 'addr_counter_mux' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4466]
	Parameter C_ADDR_CNTR_WIDTH bound to: 2 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_OFFSET bound to: 2 - type: integer 
	Parameter PARITY_TYPE_MEMORY bound to: 0 - type: integer 
	Parameter C_GLOBAL_DATAWIDTH_MATCH bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4578]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4578]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4578]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4578]
WARNING: [Synth 8-3848] Net Addr_align in module/entity addr_counter_mux does not have driver. [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4441]
WARNING: [Synth 8-3848] Net par_error_addr in module/entity addr_counter_mux does not have driver. [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4449]
INFO: [Synth 8-256] done synthesizing module 'addr_counter_mux' (15#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:4466]
INFO: [Synth 8-638] synthesizing module 'counters' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1669]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 5 - type: integer 
	Parameter C_RESET_VALUE bound to: 5'b11111 
	Parameter C_LD_WIDTH bound to: 5 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-638] synthesizing module 'FDSE' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4100]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDSE' (16#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized0' (16#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized1' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 5 - type: integer 
	Parameter C_RESET_VALUE bound to: 5'b00000 
	Parameter C_LD_WIDTH bound to: 5 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized1' (16#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized2' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:161]
	Parameter C_ADD_SUB_NOT bound to: 0 - type: bool 
	Parameter C_REG_WIDTH bound to: 16 - type: integer 
	Parameter C_RESET_VALUE bound to: 16'b1111111111111111 
	Parameter C_LD_WIDTH bound to: 16 - type: integer 
	Parameter C_LD_OFFSET bound to: 0 - type: integer 
	Parameter C_AD_WIDTH bound to: 1 - type: integer 
	Parameter C_AD_OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26600' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611' bound to instance 'MUXCY_i1' of component 'MUXCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_i1' of component 'XORCY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized2' (16#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'counters' (17#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1669]
INFO: [Synth 8-638] synthesizing module 'select_param' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3638]
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_PAGE_SIZE bound to: 16 - type: integer 
	Parameter C_GLOBAL_SYNC_MEM bound to: 1 - type: integer 
	Parameter C_SYNCH_MEM_0 bound to: 1 - type: integer 
	Parameter C_SYNCH_MEM_1 bound to: 1 - type: integer 
	Parameter C_SYNCH_MEM_2 bound to: 1 - type: integer 
	Parameter C_SYNCH_MEM_3 bound to: 1 - type: integer 
	Parameter C_MEM0_WIDTH bound to: 32 - type: integer 
	Parameter C_MEM1_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM2_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM3_WIDTH bound to: 16 - type: integer 
	Parameter C_PAGEMODE_FLASH bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_0 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_1 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_2 bound to: 0 - type: integer 
	Parameter C_PAGEMODE_FLASH_3 bound to: 0 - type: integer 
	Parameter PARITY_TYPE_MEMORY bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_0 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_1 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_2 bound to: 0 - type: integer 
	Parameter C_PARITY_TYPE_3 bound to: 0 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_0 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_1 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_2 bound to: 1 - type: integer 
	Parameter C_SYNCH_PIPEDELAY_3 bound to: 1 - type: integer 
	Parameter C_GLOBAL_DATAWIDTH_MATCH bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_0 bound to: 0 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DATAWIDTH_MATCHING_3 bound to: 1 - type: integer 
	Parameter TRDCNT_0 bound to: 5'b00010 
	Parameter TRDCNT_1 bound to: 5'b00010 
	Parameter TRDCNT_2 bound to: 5'b00010 
	Parameter TRDCNT_3 bound to: 5'b00010 
	Parameter THZCNT_0 bound to: 5'b00001 
	Parameter THZCNT_1 bound to: 5'b00001 
	Parameter THZCNT_2 bound to: 5'b00001 
	Parameter THZCNT_3 bound to: 5'b00001 
	Parameter TWRCNT_0 bound to: 5'b00001 
	Parameter TWRCNT_1 bound to: 5'b00001 
	Parameter TWRCNT_2 bound to: 5'b00001 
	Parameter TWRCNT_3 bound to: 5'b00001 
	Parameter TWPHCNT_0 bound to: 5'b00010 
	Parameter TWPHCNT_1 bound to: 5'b00010 
	Parameter TWPHCNT_2 bound to: 5'b00010 
	Parameter TWPHCNT_3 bound to: 5'b00010 
	Parameter TPACC_0 bound to: 5'b00011 
	Parameter TPACC_1 bound to: 5'b00011 
	Parameter TPACC_2 bound to: 5'b00011 
	Parameter TPACC_3 bound to: 5'b00011 
	Parameter TLZCNT_0 bound to: 5'b00001 
	Parameter TLZCNT_1 bound to: 5'b00001 
	Parameter TLZCNT_2 bound to: 5'b00001 
	Parameter TLZCNT_3 bound to: 5'b00001 
	Parameter TP_WR_REC_CNT_0 bound to: 16'b0000000000000011 
	Parameter TP_WR_REC_CNT_1 bound to: 16'b0000000000000011 
	Parameter TP_WR_REC_CNT_2 bound to: 16'b0000000000000011 
	Parameter TP_WR_REC_CNT_3 bound to: 16'b0000000000000011 
INFO: [Synth 8-256] done synthesizing module 'select_param' (18#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:3638]
INFO: [Synth 8-638] synthesizing module 'mem_steer' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5350]
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 32 - type: integer 
	Parameter C_MIN_MEM_WIDTH bound to: 8 - type: integer 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_PARITY_TYPE_MEMORY bound to: 0 - type: integer 
	Parameter C_ADDR_CNTR_WIDTH bound to: 2 - type: integer 
	Parameter C_GLOBAL_DATAWIDTH_MATCH bound to: 0 - type: integer 
	Parameter C_GLOBAL_SYNC_MEM bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'OEN_PIPE' to cell 'FDS' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5574]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'OEN_PIPE' to cell 'FDS' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDACK_PIPE_SYNC' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5678]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDACK_PIPE_SYNC' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5678]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDACK_PIPE_SYNC' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5678]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDACK_PIPE_SYNC' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5678]
INFO: [Synth 8-226] default block is never used [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5940]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ALIGN_PIPE' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5973]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ALIGN_PIPE' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5973]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ALIGN_PIPE' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5973]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ALIGN_PIPE' to cell 'FDR' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5973]
INFO: [Synth 8-226] default block is never used [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5997]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'DQT_REG' to cell 'FDS' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6991]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'DQT_REG' to cell 'FDS' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6991]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'DQT_REG' to cell 'FDS' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6991]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element SYNC_MEM_WRITE_DATA.Read_req_ack_reg_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6872]
WARNING: [Synth 8-6014] Unused sequential element mem_dqt_parity_t_d_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:6966]
WARNING: [Synth 8-3848] Net write_data_parity_cmb in module/entity mem_steer does not have driver. [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5373]
WARNING: [Synth 8-3848] Net MemSteer_Mem_DQ_prty_T in module/entity mem_steer does not have driver. [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5310]
INFO: [Synth 8-256] done synthesizing module 'mem_steer' (19#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:5350]
INFO: [Synth 8-638] synthesizing module 'io_registers' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1226]
	Parameter C_INCLUDE_NEGEDGE_IOREGS bound to: 0 - type: integer 
	Parameter C_IPIF_AWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_MEM_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_BANKS_MEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1245]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1248]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1249]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1249]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1250]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1251]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1252]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1253]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1254]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1255]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1256]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1257]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1265]
INFO: [Synth 8-256] done synthesizing module 'io_registers' (20#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1226]
INFO: [Synth 8-256] done synthesizing module 'EMC' (21#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:8238]
WARNING: [Synth 8-6014] Unused sequential element mem_wait_io_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:4266]
WARNING: [Synth 8-6014] Unused sequential element or_reduced_rdce_d1_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:6333]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_wrreq_reg_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:6334]
WARNING: [Synth 8-3848] Net mem_cre_int in module/entity axi_emc does not have driver. [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:4218]
WARNING: [Synth 8-3848] Net cfgclk in module/entity axi_emc does not have driver. [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:3668]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity axi_emc does not have driver. [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:3669]
WARNING: [Synth 8-3848] Net eos in module/entity axi_emc does not have driver. [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:3670]
INFO: [Synth 8-256] done synthesizing module 'axi_emc' (22#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:3742]
INFO: [Synth 8-256] done synthesizing module 'system_axi_emc_0_0' (23#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/synth/system_axi_emc_0_0.vhd:115]
WARNING: [Synth 8-350] instance 'axi_emc_0' of module 'system_axi_emc_0_0' requires 51 connections, but only 41 given [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/synth/system.v:207]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1295]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (24#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (24#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (24#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (24#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (25#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (26#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (27#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (28#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:882]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio2_Data_In_reg was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:920]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (29#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (30#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (31#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'system_axi_smc_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/synth/system_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_44e3' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:10]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_1LX95IS' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1319]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_one_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_0/synth/bd_44e3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (32#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_one_0' (33#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_0/synth/bd_44e3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_psr_aclk_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/synth/bd_44e3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (34#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (34#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (35#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (36#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (37#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (38#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_psr_aclk_0' (39#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/synth/bd_44e3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_44e3_psr_aclk_0' requires 10 connections, but only 6 given [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1360]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1LX95IS does not have driver. [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1339]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_1LX95IS' (40#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1319]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_B7U41B' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1369]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m00e_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_22/synth/bd_44e3_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m00e_0' (49#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_22/synth/bd_44e3_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_B7U41B' (50#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1369]
INFO: [Synth 8-638] synthesizing module 'm00_nodes_imp_XE3MPV' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1740]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m00arn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_17/synth/bd_44e3_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (54#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram' (55#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized0' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5152 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 161 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 161 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 161 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 161 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 161 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 161 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 161 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 161 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 161 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 161 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (59#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized0' (59#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m00arn_0' (65#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_17/synth/bd_44e3_m00arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m00awn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_19/synth/bd_44e3_m00awn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m00awn_0' (66#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_19/synth/bd_44e3_m00awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m00bn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_21/synth/bd_44e3_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized1' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (66#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized1' (66#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized2' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 224 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 7 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 7 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (66#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized2' (66#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m00bn_0' (67#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_21/synth/bd_44e3_m00bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m00rn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_18/synth/bd_44e3_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized3' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1696 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 53 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 53 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 53 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 53 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 53 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 53 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 53 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 53 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 53 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 53 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 53 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 53 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 53 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (67#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized3' (67#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m00rn_0' (68#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_18/synth/bd_44e3_m00rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m00wn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_20/synth/bd_44e3_m00wn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized4' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2272 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 71 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 71 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 71 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 71 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 71 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 71 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 71 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 71 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 71 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 71 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 71 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 71 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 71 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (68#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized4' (68#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m00wn_0' (69#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_20/synth/bd_44e3_m00wn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'm00_nodes_imp_XE3MPV' (70#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:1740]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m00s2a_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_16/synth/bd_44e3_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m00s2a_0' (72#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_16/synth/bd_44e3_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'm01_exit_pipeline_imp_HK02SV' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2036]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m01e_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_29/synth/bd_44e3_m01e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m01e_0' (88#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_29/synth/bd_44e3_m01e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm01_exit_pipeline_imp_HK02SV' (89#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2036]
INFO: [Synth 8-638] synthesizing module 'm01_nodes_imp_1RMTSC5' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2337]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m01arn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_24/synth/bd_44e3_m01arn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m01arn_0' (90#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_24/synth/bd_44e3_m01arn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m01awn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/synth/bd_44e3_m01awn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m01awn_0' (91#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_26/synth/bd_44e3_m01awn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m01bn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_28/synth/bd_44e3_m01bn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m01bn_0' (92#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_28/synth/bd_44e3_m01bn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m01rn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_25/synth/bd_44e3_m01rn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m01rn_0' (93#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_25/synth/bd_44e3_m01rn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m01wn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_27/synth/bd_44e3_m01wn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m01wn_0' (94#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_27/synth/bd_44e3_m01wn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'm01_nodes_imp_1RMTSC5' (95#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2337]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_m01s2a_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_23/synth/bd_44e3_m01s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_m01s2a_0' (96#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_23/synth/bd_44e3_m01s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_s00a2s_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_10/synth/bd_44e3_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_s00a2s_0' (98#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_10/synth/bd_44e3_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_1BIQ3N0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2633]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_s00mmu_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/synth/bd_44e3_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_s00mmu_0' (103#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/synth/bd_44e3_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_s00sic_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/synth/bd_44e3_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_s00sic_0' (109#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/synth/bd_44e3_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_s00tr_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/synth/bd_44e3_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_s00tr_0' (112#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/synth/bd_44e3_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_44e3_s00tr_0' requires 86 connections, but only 84 given [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3194]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_1BIQ3N0' (113#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:2633]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_1GZQO6U' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3281]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_sarn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_11/synth/bd_44e3_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized5' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (113#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized5' (113#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized6' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 143 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 143 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 143 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 143 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 143 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 143 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 143 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 143 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 143 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 143 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 143 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 143 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 143 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (113#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized6' (113#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_sarn_0' (114#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_11/synth/bd_44e3_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_sawn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_13/synth/bd_44e3_sawn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_sawn_0' (115#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_13/synth/bd_44e3_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_sbn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_15/synth/bd_44e3_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized7' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized7' [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 800 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 25 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 25 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 25 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized7' (116#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized7' (116#1) [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_sbn_0' (117#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_15/synth/bd_44e3_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_srn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_12/synth/bd_44e3_srn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_srn_0' (118#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_12/synth/bd_44e3_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_swn_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_14/synth/bd_44e3_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_swn_0' (119#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_14/synth/bd_44e3_swn_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_1GZQO6U' (120#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3281]
INFO: [Synth 8-638] synthesizing module 'switchboards_imp_1N40MOY' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3577]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_arsw_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/synth/bd_44e3_arsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_arsw_0' (123#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/synth/bd_44e3_arsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_awsw_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/synth/bd_44e3_awsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_awsw_0' (124#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/synth/bd_44e3_awsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_bsw_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/synth/bd_44e3_bsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_bsw_0' (125#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/synth/bd_44e3_bsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_rsw_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/synth/bd_44e3_rsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_rsw_0' (126#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/synth/bd_44e3_rsw_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'bd_44e3_wsw_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/synth/bd_44e3_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3_wsw_0' (127#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/synth/bd_44e3_wsw_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'switchboards_imp_1N40MOY' (128#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:3577]
INFO: [Synth 8-256] done synthesizing module 'bd_44e3' (129#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/synth/bd_44e3.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_axi_smc_0' (130#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/synth/system_axi_smc_0.v:57]
WARNING: [Synth 8-350] instance 'axi_smc' of module 'system_axi_smc_0' requires 92 connections, but only 88 given [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/synth/system.v:271]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: ffg676 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (131#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (132#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (133#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (134#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:317]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (135#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_100M_0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (135#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (135#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_100M_0' (136#1) [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'system_rst_ps7_0_100M_0' requires 10 connections, but only 6 given [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/synth/system.v:424]
INFO: [Synth 8-256] done synthesizing module 'system' (137#1) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (138#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'AD9481' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:22]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:85]
INFO: [Synth 8-256] done synthesizing module 'AD9481' (139#1) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:22]
INFO: [Synth 8-638] synthesizing module 'example_top' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:4]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
	Parameter TEST_DATA_RANGE bound to: 26'b10000000000000000000000000 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter TG_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASK_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:168]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:169]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:252]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:254]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:256]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:260]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:264]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:265]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:266]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:269]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:278]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:368]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:369]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:370]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:371]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:394]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:395]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:396]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:397]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:398]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:399]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:400]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:401]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:425]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:426]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:427]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:428]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:429]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:430]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:431]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:436]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:437]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:438]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:650]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:651]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:653]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:656]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:657]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:661]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:663]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:664]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:665]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:667]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:668]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:669]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:671]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:677]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:678]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:682]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:683]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:687]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (140#1) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'mig_7series_0' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_0' (141#1) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (142#1) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-350] instance 'FIFO_INST' of module 'fifo_generator_0' requires 11 connections, but only 10 given [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:380]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_1' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_1' (143#1) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'MonopulseEx_Arithmetic' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/MonopulseEx_Arithmetic.v:1]
INFO: [Synth 8-638] synthesizing module 'Monopulse_extraction_1' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:1]
	Parameter PositionIDLE bound to: 3'b000 
	Parameter Period_end bound to: 3'b001 
	Parameter PositionGet1 bound to: 3'b010 
	Parameter PositionGet2 bound to: 3'b011 
	Parameter IDLE bound to: 2'b00 
	Parameter RiseEdge bound to: 2'b01 
	Parameter FallingEdge bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:315]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[0] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[1] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[2] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[3] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[4] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[5] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[6] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[7] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[8] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[9] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[10] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[11] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[12] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[13] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[14] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[15] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[16] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[17] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[18] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[19] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[20] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[21] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[22] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[23] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[24] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[25] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[26] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[27] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[28] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[29] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[30] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[31] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[32] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[33] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[34] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[35] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[36] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[37] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[38] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[39] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[40] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[41] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[42] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[43] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[44] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[45] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[46] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[47] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[48] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[49] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[50] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[51] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[52] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[53] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[54] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[55] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[56] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[57] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[58] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[59] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[60] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[61] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[62] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[63] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[64] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[65] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[66] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[67] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[68] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[69] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[70] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[71] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[72] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[73] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[74] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[75] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[76] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[77] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[78] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[79] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[80] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[81] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[82] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[83] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[84] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[85] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[86] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[87] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[88] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[89] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[90] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[91] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[92] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[93] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[94] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[95] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[96] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[97] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[98] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
WARNING: [Synth 8-5788] Register Monopulse_data_reg[99] in module Monopulse_extraction_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:268]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net Monopulse_num in module/entity Monopulse_extraction_1 does not have driver. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:49]
INFO: [Synth 8-256] done synthesizing module 'Monopulse_extraction_1' (144#1) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'Period_condition' does not match port width (6) of module 'Monopulse_extraction_1' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/MonopulseEx_Arithmetic.v:130]
WARNING: [Synth 8-350] instance 'Monopulse_extraction_1' of module 'Monopulse_extraction_1' requires 26 connections, but only 25 given [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/MonopulseEx_Arithmetic.v:107]
INFO: [Synth 8-638] synthesizing module 'Arithmetic1' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:1]
	Parameter IDLE1 bound to: 3'b000 
	Parameter IDLE2 bound to: 3'b001 
	Parameter Begin bound to: 3'b011 
	Parameter Start bound to: 3'b010 
	Parameter Total_Over bound to: 3'b110 
	Parameter Remainder_Over bound to: 3'b111 
	Parameter Mean_Over bound to: 3'b101 
	Parameter Multiple_Over bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:250]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:407]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:408]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:410]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:412]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:409]
INFO: [Synth 8-226] default block is never used [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:116]
WARNING: [Synth 8-567] referenced signal 'StartOverNum' should be on the sensitivity list [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:114]
WARNING: [Synth 8-567] referenced signal 'MeanOverNum' should be on the sensitivity list [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:114]
INFO: [Synth 8-226] default block is never used [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:163]
INFO: [Synth 8-226] default block is never used [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:220]
WARNING: [Synth 8-3848] Net Read_num in module/entity Arithmetic1 does not have driver. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:75]
WARNING: [Synth 8-3848] Net Read_Over_flag in module/entity Arithmetic1 does not have driver. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:68]
WARNING: [Synth 8-3848] Net time_cnt_n in module/entity Arithmetic1 does not have driver. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:92]
INFO: [Synth 8-256] done synthesizing module 'Arithmetic1' (145#1) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:1]
INFO: [Synth 8-256] done synthesizing module 'MonopulseEx_Arithmetic' (146#1) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/MonopulseEx_Arithmetic.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'ReadPosition' does not match port width (32) of module 'MonopulseEx_Arithmetic' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:717]
WARNING: [Synth 8-350] instance 'MonopulseEx_Arithmetic1' of module 'MonopulseEx_Arithmetic' requires 46 connections, but only 45 given [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:694]
INFO: [Synth 8-638] synthesizing module 'Phase' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/new/Phase.v:1]
	Parameter PERIOD_10K bound to: 13'b1001110001000 
	Parameter ONESAMPLECOUNT bound to: 6'b011001 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/new/Phase.v:22]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/new/Phase.v:24]
INFO: [Synth 8-256] done synthesizing module 'Phase' (147#1) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/new/Phase.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_mig_7series_0'. This will prevent further optimization [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:310]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'MonopulseEx_Arithmetic1'. This will prevent further optimization [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:694]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'FIFO_INST'. This will prevent further optimization [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:380]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'READ_FIFO_INST'. This will prevent further optimization [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:406]
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:124]
WARNING: [Synth 8-6014] Unused sequential element ddr3_allwr_flag_reg was removed.  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:516]
WARNING: [Synth 8-6014] Unused sequential element ddr3_onewr_flag_reg was removed.  [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:517]
WARNING: [Synth 8-3848] Net tg_compare_error in module/entity example_top does not have driver. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:69]
WARNING: [Synth 8-3848] Net ProcessNum_reg in module/entity example_top does not have driver. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:454]
WARNING: [Synth 8-3848] Net ReadPosition in module/entity example_top does not have driver. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:717]
INFO: [Synth 8-256] done synthesizing module 'example_top' (148#1) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'ProcessNum' does not match port width (8) of module 'example_top' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:492]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_i'. This will prevent further optimization [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:326]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (149#1) [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design Phase has unconnected port StartSample
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[15]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[14]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[13]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[12]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[11]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[10]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[9]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[8]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[7]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[6]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[5]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[4]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[3]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[2]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[1]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_num[0]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port Read_Over_flag
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[15]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[14]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[13]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[12]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[11]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[10]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[9]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[8]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[7]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[6]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[5]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[4]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[3]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[2]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[1]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port time_cnt_n[0]
WARNING: [Synth 8-3331] design Arithmetic1 has unconnected port clk_arith
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port Monopulse_num[5]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port Monopulse_num[4]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port Monopulse_num[3]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port Monopulse_num[2]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port Monopulse_num[1]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port Monopulse_num[0]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port Period_count[5]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port Period_count[4]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port Period_count[3]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port Period_count[2]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port Period_count[1]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port Period_count[0]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port MonopulseEndHold[7]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port MonopulseEndHold[6]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port MonopulseEndHold[5]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port MonopulseEndHold[4]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port MonopulseEndHold[3]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port MonopulseEndHold[2]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port MonopulseEndHold[1]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port MonopulseEndHold[0]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port Read_Over_flag
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[31]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[30]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[29]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[28]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[27]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[26]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[25]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[24]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[23]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[22]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[21]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[20]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[19]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[18]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[17]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[16]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[15]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[14]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[13]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[12]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[11]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[10]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[9]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[8]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[7]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[6]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[5]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[4]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[3]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[2]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[1]
WARNING: [Synth 8-3331] design Monopulse_extraction_1 has unconnected port ReadPosition[0]
WARNING: [Synth 8-3331] design example_top has unconnected port tg_compare_error
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 787.551 ; gain = 413.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MonopulseEx_Arithmetic1:ReadPosition[0] to constant 0 [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:694]
WARNING: [Synth 8-3295] tying undriven pin MonopulseEx_Arithmetic1:clk_arith to constant 0 [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:694]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 787.551 ; gain = 413.492
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp4/clk_wiz_0_in_context.xdc] for cell 'example_top/CLK_WIZ_DDR'
Finished Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp4/clk_wiz_0_in_context.xdc] for cell 'example_top/CLK_WIZ_DDR'
Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc] for cell 'example_top/u_mig_7series_0'
Finished Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc] for cell 'example_top/u_mig_7series_0'
Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp6/fifo_generator_0_in_context.xdc] for cell 'example_top/FIFO_INST'
Finished Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp6/fifo_generator_0_in_context.xdc] for cell 'example_top/FIFO_INST'
Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp7/fifo_generator_1_in_context.xdc] for cell 'example_top/READ_FIFO_INST'
Finished Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp7/fifo_generator_1_in_context.xdc] for cell 'example_top/READ_FIFO_INST'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0_board.xdc] for cell 'system_i/axi_emc_0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0_board.xdc] for cell 'system_i/axi_emc_0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc] for cell 'system_i/axi_emc_0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc] for cell 'system_i/axi_emc_0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'SendIRQ[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'SendIRQ[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_tri_io[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_tri_io[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'GPIO2_0_tri_io[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'GPIO2_0_tri_io[0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:160]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:174]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:174]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_clk_wiz_0'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:174]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:174]
WARNING: [Vivado 12-627] No clocks matched 'clk_out3_clk_wiz_0'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:174]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:174]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_clk_wiz_0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:174]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out2_clk_wiz_0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:174]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out3_clk_wiz_0]'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:174]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:177]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:178]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:179]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:180]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:181]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:182]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:183]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:184]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:185]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:186]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:187]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:188]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:189]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:190]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:191]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:192]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:193]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:194]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:195]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:196]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:197]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:198]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:199]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:200]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:201]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:202]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:203]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:204]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:205]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:206]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:207]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:208]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:209]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:210]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:211]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:212]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:213]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:214]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:215]
WARNING: [Vivado 12-508] No pins matched 'example_top/CLK_WIZ_DDR/inst/mmcm_adv_inst/CLKOUT1'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:216]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:217]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:218]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:219]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:220]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:221]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:222]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:223]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:224]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:225]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:226]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:227]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:228]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:229]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:230]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:231]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:232]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:233]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:234]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:235]
WARNING: [Vivado 12-508] No pins matched 'example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'. [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc:236]
Finished Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/constrs_1/imports/imports/example_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  FDR => FDRE: 51 instances
  FDS => FDSE: 5 instances
  MULT_AND => LUT2: 62 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.318 . Memory (MB): peak = 1880.664 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'example_top/FIFO_INST' at clock pin 'wr_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'example_top/READ_FIFO_INST' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:32 ; elapsed = 00:02:29 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:32 ; elapsed = 00:02:29 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/.Xil/Vivado-10380-LZY/dcp5/mig_7series_0_in_context.xdc, line 99).
WARNING: set_property IOB could not find object (constraint file  e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc, line 48).
WARNING: set_property IOB could not find object (constraint file  e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc, line 49).
WARNING: set_property IOB could not find object (constraint file  e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc, line 50).
WARNING: set_property IOB could not find object (constraint file  e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc, line 52).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0/inst. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/dont_touch.xdc, line 118).
Applied set_property DONT_TOUCH = true for system_i/rst_ps7_0_100M/U0. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/dont_touch.xdc, line 183).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_0/U0. (constraint file  E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/dont_touch.xdc, line 191).
Applied set_property DONT_TOUCH = true for example_top/CLK_WIZ_DDR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for example_top/FIFO_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for example_top/READ_FIFO_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for example_top/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_emc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:33 ; elapsed = 00:02:30 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[4] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[5] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[6] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[7] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[8] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[9] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[10] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[11] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[12] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[13] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[14] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[15] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[16] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[17] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[18] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[19] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[20] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[21] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[22] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[23] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[24] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[25] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[26] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[27] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[28] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[29] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[30] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[31] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[32] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[33] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[34] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[35] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[36] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[37] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[38] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[39] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[40] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[41] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[42] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[43] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[44] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[45] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[46] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[47] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[48] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[49] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[50] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[51] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[52] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[53] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[54] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[55] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[56] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[57] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[58] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[59] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[60] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[61] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[62] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[63] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[64] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[65] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[66] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[67] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[68] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[69] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[70] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[71] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[72] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[73] was removed.  [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:269]
INFO: [Synth 8-802] inferred FSM for state register 'emc_addr_ps_reg' in module 'axi_emc_native_interface'
INFO: [Synth 8-5544] ROM "addr_sm_ns_IDLE_cmb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_sm_ps_idle_cmb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bus2ip_rd_req_cmb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bus2ip_wr_req_cmb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'crnt_state_reg' in module 'mem_state_machine'
INFO: [Synth 8-5546] ROM "ns_idle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pr_state_wait_temp_cmb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pr_idle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_exit_v1_0_6_null_bt_supress'
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_null" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_accum_continue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_shelve" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "w_beat_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_fill_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_unshelve" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5544] ROM "gen_pipelined.next0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_transaction_regulator_v1_0_6_multithread'
INFO: [Synth 8-5545] ROM "refresh_pipe" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "init_push" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pipe_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/AD9481.v:117]
INFO: [Synth 8-5546] ROM "up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'PositionState_reg' in module 'Monopulse_extraction_1'
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Monopulse_data_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "PositionState_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ii_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:505]
INFO: [Synth 8-5544] ROM "in00" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Write_Fifo_rst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ProsessIn_reg0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CountWrite_tem_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 rd_last |                              001 |                              010
                      rd |                              010 |                              001
                      wr |                              011 |                              011
                 wr_wait |                              100 |                              100
                 wr_last |                              101 |                              110
                    resp |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'emc_addr_ps_reg' using encoding 'sequential' in module 'axi_emc_native_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             address_set |                            00001 |                            00010
            deassert_cen |                            00010 |                            00011
                   write |                            00011 |                            00001
             dassert_wen |                            00100 |                            00110
               wait_temp |                            00101 |                            01001
              write_wait |                            00110 |                            01000
              assert_cen |                            00111 |                            01011
          wait_write_ack |                            01000 |                            00111
           wr_rec_period |                            01001 |                            01010
            address_rset |                            01010 |                            00100
           deassert_rcen |                            01011 |                            00101
    linear_flash_sync_rd |                            01100 |                            01101
                    read |                            01101 |                            01100
               page_read |                            01110 |                            01110
            deassert_oen |                            01111 |                            01111
         wait_rddata_ack |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'crnt_state_reg' using encoding 'sequential' in module 'mem_state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                              000 |                              000
         SM_SUPRESS_BEAT |                              001 |                              100
        SM_GEN_NULL_BEAT |                              010 |                              101
            SM_PASS_BEAT |                              011 |                              001
     SM_WAIT_FOR_AWREADY |                              100 |                              010
      SM_WAIT_FOR_WREADY |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_6_null_bt_supress'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 | 00000000000000000000000000000000
                    IDLE |                              001 | 00000000000000000000000000000001
                ALLOCATE |                              010 | 00000000000000000000000000000011
                DEADLOCK |                              011 | 00000000000000000000000000000010
                 REFRESH |                              100 | 00000000000000000000000000000101
                OVERFLOW |                              101 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_transaction_regulator_v1_0_6_multithread'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            PositionIDLE |                               00 |                              000
              Period_end |                               01 |                              001
            PositionGet1 |                               10 |                              010
            PositionGet2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PositionState_reg' using encoding 'sequential' in module 'Monopulse_extraction_1'
WARNING: [Synth 8-327] inferring latch for variable 'Period_condition_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:161]
WARNING: [Synth 8-327] inferring latch for variable 'WaveState_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:196]
WARNING: [Synth 8-327] inferring latch for variable 'ii_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:478]
WARNING: [Synth 8-327] inferring latch for variable 'Square_data_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:481]
WARNING: [Synth 8-327] inferring latch for variable 'Cube_data_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:482]
WARNING: [Synth 8-327] inferring latch for variable 'Biquadrate_data_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:483]
WARNING: [Synth 8-327] inferring latch for variable 'Mean_value_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:315]
WARNING: [Synth 8-327] inferring latch for variable 'Mean_value_remainders_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:316]
WARNING: [Synth 8-327] inferring latch for variable 'SubtractionMean_data1_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:487]
WARNING: [Synth 8-327] inferring latch for variable 'Cube_data_n_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:480]
WARNING: [Synth 8-327] inferring latch for variable 'Sign_bit3_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:486]
WARNING: [Synth 8-327] inferring latch for variable 'Monopulse_num_half_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:317]
WARNING: [Synth 8-327] inferring latch for variable 'SubtractionMean_data_n_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:479]
WARNING: [Synth 8-327] inferring latch for variable 'SubtractionMean_data2_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:488]
WARNING: [Synth 8-327] inferring latch for variable 'Sign_bit2_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:485]
WARNING: [Synth 8-327] inferring latch for variable 'Sign_bit1_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:484]
WARNING: [Synth 8-327] inferring latch for variable 'ProcessOver_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:549]
WARNING: [Synth 8-327] inferring latch for variable 'CountWrite_tem_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:542]
WARNING: [Synth 8-327] inferring latch for variable 'CountRead_tem_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:543]
WARNING: [Synth 8-327] inferring latch for variable 'ddr3_oneperiod_flag_reg_reg' [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/example_top.v:544]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:58 ; elapsed = 00:02:58 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------+------------+----------+
|      |RTL Partition                                    |Replication |Instances |
+------+-------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall                     |          20|      6601|
|2     |sc_exit_v1_0_6_top__GC0                          |           1|       485|
|3     |sc_exit_v1_0_6_top__parameterized0__GC0          |           1|     10289|
|4     |sc_mmu_v1_0_5_top__GC0                           |           1|      7616|
|5     |sc_si_converter_v1_0_5_wrap_narrow__GC0          |           1|      7135|
|6     |sc_si_converter_v1_0_5_top__GC0                  |           1|      2305|
|7     |sc_transaction_regulator_v1_0_6_multithread__GC0 |           1|      3341|
|8     |sc_transaction_regulator_v1_0_6_top__GC0         |           1|         2|
|9     |bd_44e3__GC0                                     |           1|     13911|
|10    |system__GC0                                      |           1|      4601|
|11    |system_wrapper__GC0                              |           1|     30143|
+------+-------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 14    
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 27    
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 195   
	   3 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 30    
	   3 Input      5 Bit       Adders := 5     
	   4 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 23    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 19    
	   3 Input      1 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 268   
+---Registers : 
	             2178 Bit    Registers := 44    
	             1068 Bit    Registers := 2     
	             1062 Bit    Registers := 1     
	             1029 Bit    Registers := 1     
	             1024 Bit    Registers := 1     
	              143 Bit    Registers := 4     
	              128 Bit    Registers := 1     
	              104 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               53 Bit    Registers := 3     
	               47 Bit    Registers := 2     
	               42 Bit    Registers := 4     
	               41 Bit    Registers := 7     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 27    
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 18    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 289   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 106   
	                5 Bit    Registers := 29    
	                4 Bit    Registers := 54    
	                3 Bit    Registers := 34    
	                2 Bit    Registers := 55    
	                1 Bit    Registers := 712   
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 21    
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input    143 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 2     
	   7 Input    128 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 3     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 4     
	   2 Input     41 Bit        Muxes := 8     
	   2 Input     33 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 29    
	   5 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 3     
	   7 Input     29 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 15    
	   4 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 20    
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 10    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 72    
	   6 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 16    
	   4 Input      6 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 36    
	   2 Input      5 Bit        Muxes := 46    
	  17 Input      5 Bit        Muxes := 3     
	  58 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 78    
	   3 Input      4 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 60    
	   5 Input      3 Bit        Muxes := 20    
	   9 Input      3 Bit        Muxes := 18    
	   4 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 194   
	   4 Input      2 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 9     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 180   
	   4 Input      1 Bit        Muxes := 316   
	  10 Input      1 Bit        Muxes := 42    
	   7 Input      1 Bit        Muxes := 81    
	  12 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 1170  
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 35    
	   8 Input      1 Bit        Muxes := 17    
	  19 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
Module sc_util_v1_0_2_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_2_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_6_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_6_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_6_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_6_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_6_null_bt_supress 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 3     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module sc_exit_v1_0_6_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sc_exit_v1_0_6_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_6_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module sc_exit_v1_0_6_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module sc_exit_v1_0_6_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sc_exit_v1_0_6_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	             1068 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_6_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	             1029 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_6_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	             1068 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_6_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	             1062 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_6_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_6_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_util_v1_0_2_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_exit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_6_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axi_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_5_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module sc_mmu_v1_0_5_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module sc_mmu_v1_0_5_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_5_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 4     
Module sc_si_converter_v1_0_5_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_offset_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_offset_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_offset_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_offset_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_offset_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module sc_si_converter_v1_0_5_wrap_narrow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 1     
	               42 Bit    Registers := 4     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     42 Bit        Muxes := 4     
	   2 Input     41 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 43    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 21    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 23    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 127   
	   3 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_5_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_transaction_regulator_v1_0_6_multithread 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	             2178 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 9     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
	   6 Input      1 Bit        Muxes := 11    
Module sc_transaction_regulator_v1_0_6_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_2_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized3__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized4__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized3__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized3__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized1__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized3__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized4__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_7_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized5__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_7_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_si_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_si_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_7_reg_slice3__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized0__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_7_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    143 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	              143 Bit    Registers := 1     
Module sc_util_v1_0_2_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    143 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	              143 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    143 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	              143 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    143 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	              143 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module sc_util_v1_0_2_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
Module sc_util_v1_0_2_pipeline__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 1     
Module axi_emc_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_emc_address_decode 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_emc_native_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 12    
Module ld_arith_reg__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ld_arith_reg 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ipic_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module mem_state_machine 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 24    
	  17 Input      5 Bit        Muxes := 3     
	  58 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
	  17 Input      1 Bit        Muxes := 35    
Module ld_arith_reg__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ld_arith_reg__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ld_arith_reg__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ld_arith_reg__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ld_arith_reg__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module ld_arith_reg__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module ld_arith_reg__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mem_steer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module io_registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module EMC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module axi_emc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module AD9481 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Monopulse_extraction_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 256   
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      6 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 257   
	   2 Input      1 Bit        Muxes := 508   
Module Arithmetic1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 11    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               41 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 19    
Module Phase 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module example_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   7 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 3     
	   7 Input     29 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "aw_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_fixed_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ar_wrap_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'U0/EMC_CTRL_I/IPIC_IF_I/bus2Mem_CS_reduce_reg_reg' into 'U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/Bus2IP_Mem_CS_d1_reg' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:681]
INFO: [Synth 8-4471] merging register 'U0/EMC_CTRL_I/IO_REGISTERS_I/mem_lbon_reg_reg' into 'U0/EMC_CTRL_I/IO_REGISTERS_I/mem_adv_ldn_reg_reg' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1321]
INFO: [Synth 8-4471] merging register 'U0/EMC_CTRL_I/IO_REGISTERS_I/mem_cken_reg_reg' into 'U0/EMC_CTRL_I/IO_REGISTERS_I/mem_adv_ldn_reg_reg' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/d806/hdl/emc_common_v3_0_vh_rfs.vhd:1322]
INFO: [Synth 8-4471] merging register 'U0/AXI_EMC_NATIVE_INTERFACE_I/active_high_rst_reg' into 'U0/bus2ip_reset_reg' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/187c/hdl/axi_emc_v3_0_vh_rfs.vhd:2065]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [e:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
DSP Report: Generating DSP Square_data_reg0, operation Mode is: A*B.
DSP Report: operator Square_data_reg0 is absorbed into DSP Square_data_reg0.
DSP Report: Generating DSP Biquadrate_data_reg0, operation Mode is: A*B.
DSP Report: operator Biquadrate_data_reg0 is absorbed into DSP Biquadrate_data_reg0.
DSP Report: operator Biquadrate_data_reg0 is absorbed into DSP Biquadrate_data_reg0.
DSP Report: Generating DSP Biquadrate_data_reg0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Biquadrate_data_reg0 is absorbed into DSP Biquadrate_data_reg0.
DSP Report: operator Biquadrate_data_reg0 is absorbed into DSP Biquadrate_data_reg0.
DSP Report: Generating DSP Cube_data_n_reg0, operation Mode is: A*B.
DSP Report: operator Cube_data_n_reg0 is absorbed into DSP Cube_data_n_reg0.
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/i_0/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/i_0/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/i_0/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/i_0/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_smc/\inst/m01_exit_pipeline/m01_exit/inst /i_0/\splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/m_buser_r_reg[100] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/i_0/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/i_0/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/i_0/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]' (FDR) to 'system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/i_0/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/i_0/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/i_0/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/i_0/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/i_0/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_0/w_accum_reg[user][0]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_0/w_accum_reg[user][1]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_0/w_accum_reg[user][1]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_0/w_accum_reg[user][2]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_0/w_accum_reg[user][2]' (FDRE) to 'system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_insti_0/w_accum_reg[user][3]'
INFO: [Synth 8-3332] Sequential element (fifoaddr_afull_reg) is unused and will be removed from module sc_si_converter_v1_0_5_offset_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (last_reg_reg) is unused and will be removed from module sc_si_converter_v1_0_5_offset_fifo__1.
INFO: [Synth 8-3332] Sequential element (last_reg_reg) is unused and will be removed from module sc_si_converter_v1_0_5_offset_fifo__2.
INFO: [Synth 8-3332] Sequential element (last_reg_reg) is unused and will be removed from module sc_si_converter_v1_0_5_offset_fifo__3.
INFO: [Synth 8-3332] Sequential element (last_reg_reg) is unused and will be removed from module sc_si_converter_v1_0_5_offset_fifo.
INFO: [Synth 8-3886] merging instance 'system_i/axi_smc/insti_0/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'system_i/axi_smc/insti_0/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_wr_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_wr_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_wr_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_rd_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.sel_wr_reg) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized4.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized6.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized7.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized7.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized7.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized7.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized7.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized7.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized8.
WARNING: [Synth 8-3332] Sequential element (gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_switchboard_v1_0_4_top.
WARNING: [Synth 8-3332] Sequential element (gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_switchboard_v1_0_4_top.
WARNING: [Synth 8-3332] Sequential element (gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_switchboard_v1_0_4_top__1.
WARNING: [Synth 8-3332] Sequential element (gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_switchboard_v1_0_4_top__1.
WARNING: [Synth 8-3332] Sequential element (gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_switchboard_v1_0_4_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_switchboard_v1_0_4_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_switchboard_v1_0_4_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_switchboard_v1_0_4_top__parameterized2.
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[7]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[6]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[5]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[4]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[3]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[2]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[1]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[0]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[15]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[14]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[13]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[12]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[11]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[10]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[9]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[8]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[23]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[22]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[21]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[20]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[19]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[18]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[17]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[16]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[31]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[30]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[29]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[28]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[27]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[26]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[25]' (FDS) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_WRITE_DATA.write_data_d2_reg[7]' (FDR) to 'system_i/i_0/axi_emc_0/U0/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[4].READ_COMPLETE_PIPE) is unused and will be removed from module system_axi_emc_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:54 ; elapsed = 00:10:12 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+------------------------------------------------------------+
|Module Name                                                                                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives                                                 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+------------------------------------------------------------+
|system_i/axi_smc/insti_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27                                                | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27                                                | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3                                                 | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2                                                 | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3                                                 | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 53              | RAM32M x 9                                                 | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 71              | RAM32M x 12                                                | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27                                                | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27                                                | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3                                                 | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2                                                 | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3                                                 | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 53              | RAM32M x 9                                                 | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 71              | RAM32M x 12                                                | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4                                                 | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 143             | RAM32M x 24                                                | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4                                                 | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 143             | RAM32M x 24                                                | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5                                                 | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 71              | RAM32M x 12                                                | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4                                                 | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 53              | RAM32M x 9                                                 | 
|i_0/example_top/MonopulseEx_Arithmetic1/Arithmetic1                                                                                                                                                              | Monopulse_data_reg               | Implied        | 256 x 8              | RAM16X1D x 16  RAM32X1D x 8  RAM64X1D x 8  RAM128X1D x 8   | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Arithmetic1 | A*B            | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Arithmetic1 | A*B            | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Arithmetic1 | (PCIN>>17)+A*B | 22     | 5      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Arithmetic1 | A*B            | 21     | 10     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall                        |           2|       193|
|2     |sc_exit_v1_0_6_top__GC0                             |           1|       271|
|3     |sc_exit_v1_0_6_top__parameterized0__GC0             |           1|      1311|
|4     |sc_mmu_v1_0_5_top__GC0                              |           1|       527|
|5     |sc_si_converter_v1_0_5_wrap_narrow__GC0             |           1|      5057|
|6     |sc_si_converter_v1_0_5_top__GC0                     |           1|       143|
|7     |sc_transaction_regulator_v1_0_6_multithread__GC0    |           1|       950|
|8     |sc_transaction_regulator_v1_0_6_top__GC0            |           1|         2|
|9     |bd_44e3__GC0                                        |           1|     10562|
|10    |system__GC0                                         |           1|      2562|
|11    |system_wrapper__GC0                                 |           1|     11338|
|12    |sc_util_v1_0_2_axi_reg_stall__1                     |           2|       151|
|13    |sc_util_v1_0_2_axi_reg_stall__2                     |           1|       145|
|14    |sc_util_v1_0_2_axi_reg_stall__3                     |           2|        46|
|15    |sc_util_v1_0_2_axi_reg_stall__4                     |           2|        76|
|16    |sc_util_v1_0_2_axi_reg_stall__5                     |           1|       148|
|17    |sc_util_v1_0_2_axi_reg_stall__6                     |           1|       142|
|18    |sc_util_v1_0_2_axi_reg_stall__7                     |           2|       244|
|19    |sc_util_v1_0_2_axi_reg_stall__8                     |           2|       226|
|20    |sc_util_v1_0_2_axi_reg_stall__9                     |           1|       181|
|21    |sc_util_v1_0_2_axi_reg_stall__10                    |           1|        82|
|22    |sc_util_v1_0_2_axi_reg_stall__11                    |           1|       250|
|23    |sc_util_v1_0_2_axi_reg_stall__12                    |           1|       244|
|24    |sc_transaction_regulator_v1_0_6_multithread__GC0__1 |           1|       948|
|25    |sc_util_v1_0_2_axi_reg_stall__13                    |           1|       244|
|26    |sc_util_v1_0_2_axi_reg_stall__14                    |           1|       223|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'example_top/CLK_WIZ_DDR/clk_out1' to pin 'example_top/CLK_WIZ_DDR/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'example_top/CLK_WIZ_DDR/clk_out2' to pin 'example_top/CLK_WIZ_DDR/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'example_top/CLK_WIZ_DDR/clk_out3' to pin 'example_top/CLK_WIZ_DDR/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'example_top/u_mig_7series_0/ui_clk' to pin 'example_top/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:17 ; elapsed = 00:10:36 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:27 ; elapsed = 00:10:46 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+------------------------------------------------------------+
|Module Name                                                                                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives                                                 | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+------------------------------------------------------------+
|system_i/axi_smc/insti_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27                                                | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27                                                | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3                                                 | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2                                                 | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3                                                 | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 53              | RAM32M x 9                                                 | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 71              | RAM32M x 12                                                | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27                                                | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 161             | RAM32M x 27                                                | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3                                                 | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2                                                 | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3                                                 | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 53              | RAM32M x 9                                                 | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\m01_nodes/m01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 71              | RAM32M x 12                                                | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4                                                 | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 143             | RAM32M x 24                                                | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4                                                 | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 143             | RAM32M x 24                                                | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5                                                 | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1                                               | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 71              | RAM32M x 12                                                | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4                                                 | 
|system_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 53              | RAM32M x 9                                                 | 
|i_0/example_top/MonopulseEx_Arithmetic1/Arithmetic1                                                                                                                                                              | Monopulse_data_reg               | Implied        | 256 x 8              | RAM16X1D x 16  RAM32X1D x 8  RAM64X1D x 8  RAM128X1D x 8   | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall                        |           2|       193|
|2     |sc_exit_v1_0_6_top__GC0                             |           1|       271|
|3     |sc_exit_v1_0_6_top__parameterized0__GC0             |           1|      1311|
|4     |sc_mmu_v1_0_5_top__GC0                              |           1|       520|
|5     |sc_si_converter_v1_0_5_wrap_narrow__GC0             |           1|      5044|
|6     |sc_si_converter_v1_0_5_top__GC0                     |           1|       143|
|7     |sc_transaction_regulator_v1_0_6_multithread__GC0    |           1|       950|
|8     |sc_transaction_regulator_v1_0_6_top__GC0            |           1|         2|
|9     |bd_44e3__GC0                                        |           1|     10562|
|10    |system__GC0                                         |           1|      2562|
|11    |system_wrapper__GC0                                 |           1|     11142|
|12    |sc_util_v1_0_2_axi_reg_stall__1                     |           2|       151|
|13    |sc_util_v1_0_2_axi_reg_stall__2                     |           1|       145|
|14    |sc_util_v1_0_2_axi_reg_stall__3                     |           2|        46|
|15    |sc_util_v1_0_2_axi_reg_stall__4                     |           2|        76|
|16    |sc_util_v1_0_2_axi_reg_stall__5                     |           1|       148|
|17    |sc_util_v1_0_2_axi_reg_stall__6                     |           1|       142|
|18    |sc_util_v1_0_2_axi_reg_stall__7                     |           2|       244|
|19    |sc_util_v1_0_2_axi_reg_stall__8                     |           2|       226|
|20    |sc_util_v1_0_2_axi_reg_stall__9                     |           1|       181|
|21    |sc_util_v1_0_2_axi_reg_stall__10                    |           1|        82|
|22    |sc_util_v1_0_2_axi_reg_stall__11                    |           1|       220|
|23    |sc_util_v1_0_2_axi_reg_stall__12                    |           1|       244|
|24    |sc_transaction_regulator_v1_0_6_multithread__GC0__1 |           1|       948|
|25    |sc_util_v1_0_2_axi_reg_stall__13                    |           1|       244|
|26    |sc_util_v1_0_2_axi_reg_stall__14                    |           1|       220|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:452]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Arithmetic1.v:452]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:49 ; elapsed = 00:11:09 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MonopulseEx_Arithmetic1:clk_arith to constant 0
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.srcs/sources_1/imports/imports/Monopulse_extraction_1.v:161]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:52 ; elapsed = 00:11:13 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:52 ; elapsed = 00:11:13 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:56 ; elapsed = 00:11:17 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:56 ; elapsed = 00:11:17 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:57 ; elapsed = 00:11:18 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:57 ; elapsed = 00:11:18 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                   | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[255] | 256    | 33         | 0      | 264     | 132    | 66     | 0      | 
|dsrl__1     | shift_reg_reg              | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[3]              | 4      | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[3]              | 4      | 1026       | 1026   | 0       | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[31]             | 32     | 1058       | 0      | 1058    | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[31]             | 32     | 4          | 0      | 4       | 0      | 0      | 0      | 
|dsrl__6     | shift_reg_reg              | 4      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |mig_7series_0    |         1|
|3     |fifo_generator_0 |         1|
|4     |fifo_generator_1 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0        |     1|
|2     |fifo_generator_0 |     1|
|3     |fifo_generator_1 |     1|
|4     |mig_7series_0    |     1|
|5     |BIBUF            |   130|
|6     |BUFG             |     4|
|7     |CARRY4           |   369|
|8     |DSP48E1          |     4|
|9     |LUT1             |   477|
|10    |LUT2             |  1842|
|11    |LUT3             |  1189|
|12    |LUT4             |  1873|
|13    |LUT5             |  1096|
|14    |LUT6             |  2710|
|15    |MULT_AND         |    14|
|16    |MUXCY            |    14|
|17    |MUXF7            |   425|
|18    |MUXF8            |   187|
|19    |PS7              |     1|
|20    |RAM128X1D        |     8|
|21    |RAM16X1D         |    16|
|22    |RAM32M           |   252|
|23    |RAM32X1D         |    16|
|24    |RAM64X1D         |     8|
|25    |SRL16            |     2|
|26    |SRL16E           |    21|
|27    |SRLC32E          |   634|
|28    |XORCY            |    16|
|29    |FDCE             |   681|
|30    |FDPE             |     3|
|31    |FDR              |    19|
|32    |FDRE             |  7619|
|33    |FDS              |     2|
|34    |FDSE             |   229|
|35    |LD               |   276|
|36    |LDC              |     1|
|37    |IBUF             |    20|
|38    |IBUFDS           |     2|
|39    |OBUF             |    30|
|40    |OBUFT            |     1|
+------+-----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                    |Cells |
+------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------+------+
|1     |top                                                                                                 |                                                          | 20560|
|2     |  system_i                                                                                          |system                                                    | 12810|
|3     |    axi_smc                                                                                         |system_axi_smc_0                                          | 11088|
|4     |      inst                                                                                          |bd_44e3                                                   | 11088|
|5     |        clk_map                                                                                     |clk_map_imp_1LX95IS                                       |    41|
|6     |          psr_aclk                                                                                  |bd_44e3_psr_aclk_0                                        |    41|
|7     |            U0                                                                                      |proc_sys_reset                                            |    41|
|8     |              EXT_LPF                                                                               |lpf                                                       |     9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync__parameterized0_500                              |     5|
|10    |              SEQ                                                                                   |sequence_psr_498                                          |    31|
|11    |                SEQ_COUNTER                                                                         |upcnt_n_499                                               |    13|
|12    |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_B7U41B                              |   712|
|13    |          m00_exit                                                                                  |bd_44e3_m00e_0                                            |   712|
|14    |            inst                                                                                    |sc_exit_v1_0_6_top                                        |   712|
|15    |              ar_reg                                                                                |sc_util_v1_0_2_axi_reg_stall_471                          |   163|
|16    |              aw_reg                                                                                |sc_util_v1_0_2_axi_reg_stall_472                          |   163|
|17    |              b_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_473                          |    16|
|18    |              exit_inst                                                                             |sc_exit_v1_0_6_exit                                       |   133|
|19    |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo_476                      |    94|
|20    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_481                                |     2|
|21    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_482                                |     2|
|22    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_483                                |     2|
|23    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_484                                |     2|
|24    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_485                                |     2|
|25    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_486                                |     2|
|26    |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_487                                |     2|
|27    |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_488                                |     3|
|28    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_489                                |     2|
|29    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_490                                |     2|
|30    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_491                                |     2|
|31    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_492                                |     2|
|32    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_493                                |     2|
|33    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_494                                |     2|
|34    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_495                                |     2|
|35    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_496                                |     2|
|36    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_497                                |     2|
|37    |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0_477      |    38|
|38    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_478                                |     1|
|39    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_479                                |     1|
|40    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_480                                |     2|
|41    |              r_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_474                          |   115|
|42    |              w_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_475                          |   119|
|43    |        m00_nodes                                                                                   |m00_nodes_imp_XE3MPV                                      |   782|
|44    |          m00_ar_node                                                                               |bd_44e3_m00arn_0                                          |   162|
|45    |            inst                                                                                    |sc_node_v1_0_7_top__xdcDup__1                             |   162|
|46    |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__xdcDup__1                      |   158|
|47    |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__1                            |    68|
|48    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__1                 |    68|
|49    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                         |     2|
|50    |                      xpm_memory_base_inst                                                          |xpm_memory_base                                           |     2|
|51    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_468                                |    13|
|52    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_469                                |    13|
|53    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_470                |    32|
|54    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized0__xdcDup__1            |    85|
|55    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized0__xdcDup__1 |    85|
|56    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                         |    28|
|57    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                           |    28|
|58    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_465                                |    14|
|59    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_466                                |    13|
|60    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_467                |    23|
|61    |                inst_ingress                                                                        |sc_node_v1_0_7_ingress_463                                |     2|
|62    |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_464                               |     2|
|63    |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler_461                             |     3|
|64    |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_462                               |     3|
|65    |          m00_aw_node                                                                               |bd_44e3_m00awn_0                                          |   162|
|66    |            inst                                                                                    |sc_node_v1_0_7_top__parameterized0__xdcDup__1             |   162|
|67    |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized0__xdcDup__1      |   158|
|68    |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__2                            |    68|
|69    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__2                 |    68|
|70    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__14                                     |     2|
|71    |                      xpm_memory_base_inst                                                          |xpm_memory_base__14                                       |     2|
|72    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_458                                |    13|
|73    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_459                                |    13|
|74    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_460                |    32|
|75    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized0__xdcDup__2            |    85|
|76    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized0__xdcDup__2 |    85|
|77    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__6                      |    28|
|78    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0__6                        |    28|
|79    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_455                                |    14|
|80    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_456                                |    13|
|81    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_457                |    23|
|82    |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized0_453                |     2|
|83    |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_454                               |     2|
|84    |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized0_451             |     3|
|85    |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_452                               |     3|
|86    |          m00_b_node                                                                                |bd_44e3_m00bn_0                                           |   151|
|87    |            inst                                                                                    |sc_node_v1_0_7_top__parameterized1__xdcDup__1             |   151|
|88    |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized1__xdcDup__1      |   145|
|89    |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized1__xdcDup__1            |    59|
|90    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized1__xdcDup__1 |    59|
|91    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                         |     4|
|92    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                           |     4|
|93    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_448                                |    14|
|94    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_449                                |    13|
|95    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_450                |    22|
|96    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized2__xdcDup__1            |    72|
|97    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized2__xdcDup__1 |    72|
|98    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                         |     3|
|99    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                           |     3|
|100   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_445                                |    13|
|101   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_446                                |    13|
|102   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_447                |    33|
|103   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized0_444             |    11|
|104   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized1_442             |     5|
|105   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_443                               |     5|
|106   |          m00_r_node                                                                                |bd_44e3_m00rn_0                                           |   159|
|107   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized2__xdcDup__1             |   159|
|108   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized2__xdcDup__1      |   153|
|109   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized1__xdcDup__2            |    60|
|110   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized1__xdcDup__2 |    60|
|111   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__6                      |     4|
|112   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1__6                        |     4|
|113   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_439                                |    14|
|114   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_440                                |    13|
|115   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_441                |    22|
|116   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized3__xdcDup__1            |    79|
|117   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized3__xdcDup__1 |    79|
|118   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3                         |    10|
|119   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3                           |    10|
|120   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_436                                |    13|
|121   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_437                                |    13|
|122   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_438                |    33|
|123   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized0_435             |    11|
|124   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized2_433             |     5|
|125   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_434                               |     5|
|126   |          m00_w_node                                                                                |bd_44e3_m00wn_0                                           |   148|
|127   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized3__xdcDup__1             |   148|
|128   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized3__xdcDup__1      |   144|
|129   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__3                            |    68|
|130   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__3                 |    68|
|131   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__13                                     |     2|
|132   |                      xpm_memory_base_inst                                                          |xpm_memory_base__13                                       |     2|
|133   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_430                                |    13|
|134   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_431                                |    13|
|135   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_432                |    32|
|136   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized4__xdcDup__1            |    71|
|137   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized4__xdcDup__1 |    71|
|138   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4                         |    13|
|139   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4                           |    13|
|140   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_427                                |    14|
|141   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_428                                |    13|
|142   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_429                |    23|
|143   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized3_425                |     2|
|144   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_426                               |     2|
|145   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized3_423             |     3|
|146   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_424                               |     3|
|147   |        m01_exit_pipeline                                                                           |m01_exit_pipeline_imp_HK02SV                              |  1026|
|148   |          m01_exit                                                                                  |bd_44e3_m01e_0                                            |  1026|
|149   |            inst                                                                                    |sc_exit_v1_0_6_top__parameterized0                        |  1026|
|150   |              ar_reg                                                                                |sc_util_v1_0_2_axi_reg_stall_401                          |    38|
|151   |              aw_reg                                                                                |sc_util_v1_0_2_axi_reg_stall_402                          |    44|
|152   |              b_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_403                          |    15|
|153   |              exit_inst                                                                             |sc_exit_v1_0_6_exit__parameterized0                       |    94|
|154   |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo                          |    68|
|155   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_409                                |     2|
|156   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_410                                |     2|
|157   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_411                                |     2|
|158   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_412                                |     2|
|159   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_413                                |     3|
|160   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_414                                |     2|
|161   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_415                                |     2|
|162   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_416                                |     2|
|163   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_417                                |     2|
|164   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_418                                |     2|
|165   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_419                                |     2|
|166   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_420                                |     2|
|167   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_421                                |     2|
|168   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_422                                |     2|
|169   |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0          |    26|
|170   |              r_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_404                          |   110|
|171   |              splitter_inst                                                                         |sc_exit_v1_0_6_splitter__parameterized0                   |   604|
|172   |                \gen_axi4lite.axilite_b2s                                                           |sc_exit_v1_0_6_b2s                                        |   595|
|173   |                  \RD.ar_channel_0                                                                  |sc_exit_v1_0_6_b2s_ar_channel                             |    76|
|174   |                    ar_cmd_fsm_0                                                                    |sc_exit_v1_0_6_b2s_rd_cmd_fsm                             |    15|
|175   |                    cmd_translator_0                                                                |sc_exit_v1_0_6_b2s_cmd_translator_407                     |    58|
|176   |                      incr_cmd_0                                                                    |sc_exit_v1_0_6_b2s_incr_cmd_408                           |    56|
|177   |                  \RD.r_channel_0                                                                   |sc_exit_v1_0_6_b2s_r_channel                              |    86|
|178   |                    rd_data_fifo_0                                                                  |sc_exit_v1_0_6_b2s_simple_fifo__parameterized1            |    63|
|179   |                    transaction_fifo_0                                                              |sc_exit_v1_0_6_b2s_simple_fifo__parameterized2            |    18|
|180   |                  SI_REG                                                                            |sc_exit_v1_0_6_axi_register_slice                         |   159|
|181   |                    ar_pipe                                                                         |sc_exit_v1_0_6_axic_register_slice                        |    38|
|182   |                    aw_pipe                                                                         |sc_exit_v1_0_6_axic_register_slice_406                    |    37|
|183   |                    b_pipe                                                                          |sc_exit_v1_0_6_axic_register_slice__parameterized1        |    10|
|184   |                    r_pipe                                                                          |sc_exit_v1_0_6_axic_register_slice__parameterized2        |    74|
|185   |                  \WR.aw_channel_0                                                                  |sc_exit_v1_0_6_b2s_aw_channel                             |   200|
|186   |                    aw_cmd_fsm_0                                                                    |sc_exit_v1_0_6_b2s_wr_cmd_fsm                             |    14|
|187   |                    cmd_translator_0                                                                |sc_exit_v1_0_6_b2s_cmd_translator                         |    50|
|188   |                      incr_cmd_0                                                                    |sc_exit_v1_0_6_b2s_incr_cmd                               |    50|
|189   |                    null_beat_supress_0                                                             |sc_exit_v1_0_6_null_bt_supress                            |   136|
|190   |                  \WR.b_channel_0                                                                   |sc_exit_v1_0_6_b2s_b_channel                              |    73|
|191   |                    \gen_b_fifo.bid_fifo_0                                                          |sc_exit_v1_0_6_b2s_simple_fifo                            |    34|
|192   |                    \gen_b_fifo.bresp_fifo_0                                                        |sc_exit_v1_0_6_b2s_simple_fifo__parameterized0            |    10|
|193   |              w_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_405                          |   118|
|194   |        m01_nodes                                                                                   |m01_nodes_imp_1RMTSC5                                     |   782|
|195   |          m01_ar_node                                                                               |bd_44e3_m01arn_0                                          |   162|
|196   |            inst                                                                                    |sc_node_v1_0_7_top                                        |   162|
|197   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler                                 |   158|
|198   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__4                            |    68|
|199   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__4                 |    68|
|200   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__12                                     |     2|
|201   |                      xpm_memory_base_inst                                                          |xpm_memory_base__12                                       |     2|
|202   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_398                                |    13|
|203   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_399                                |    13|
|204   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_400                |    32|
|205   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized0__xdcDup__3            |    85|
|206   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized0__xdcDup__3 |    85|
|207   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__5                      |    28|
|208   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0__5                        |    28|
|209   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_395                                |    14|
|210   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_396                                |    13|
|211   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_397                |    23|
|212   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress                                    |     2|
|213   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_394                               |     2|
|214   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler_392                             |     3|
|215   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_393                               |     3|
|216   |          m01_aw_node                                                                               |bd_44e3_m01awn_0                                          |   162|
|217   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized0                        |   162|
|218   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized0                 |   158|
|219   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__5                            |    68|
|220   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__5                 |    68|
|221   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__11                                     |     2|
|222   |                      xpm_memory_base_inst                                                          |xpm_memory_base__11                                       |     2|
|223   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_389                                |    13|
|224   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_390                                |    13|
|225   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_391                |    32|
|226   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized0                       |    85|
|227   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized0            |    85|
|228   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__4                      |    28|
|229   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0__4                        |    28|
|230   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_386                                |    14|
|231   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_387                                |    13|
|232   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_388                |    23|
|233   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized0                    |     2|
|234   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_385                               |     2|
|235   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized0_383             |     3|
|236   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_384                               |     3|
|237   |          m01_b_node                                                                                |bd_44e3_m01bn_0                                           |   151|
|238   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized1                        |   151|
|239   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized1                 |   145|
|240   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized1__xdcDup__3            |    59|
|241   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized1__xdcDup__3 |    59|
|242   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__5                      |     4|
|243   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1__5                        |     4|
|244   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_380                                |    14|
|245   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_381                                |    13|
|246   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_382                |    22|
|247   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized2                       |    72|
|248   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized2            |    72|
|249   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2__2                      |     3|
|250   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2__2                        |     3|
|251   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_377                                |    13|
|252   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_378                                |    13|
|253   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_379                |    33|
|254   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized0_376             |    11|
|255   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized1                 |     5|
|256   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_375                               |     5|
|257   |          m01_r_node                                                                                |bd_44e3_m01rn_0                                           |   159|
|258   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized2                        |   159|
|259   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized2                 |   153|
|260   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized1                       |    60|
|261   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized1            |    60|
|262   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__4                      |     4|
|263   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1__4                        |     4|
|264   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_372                                |    14|
|265   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_373                                |    13|
|266   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_374                |    22|
|267   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized3__xdcDup__2            |    79|
|268   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized3__xdcDup__2 |    79|
|269   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3__4                      |    10|
|270   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3__4                        |    10|
|271   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_369                                |    13|
|272   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_370                                |    13|
|273   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_371                |    33|
|274   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized0                 |    11|
|275   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized2                 |     5|
|276   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_368                               |     5|
|277   |          m01_w_node                                                                                |bd_44e3_m01wn_0                                           |   148|
|278   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized3                        |   148|
|279   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized3                 |   144|
|280   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__6                            |    68|
|281   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__6                 |    68|
|282   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__10                                     |     2|
|283   |                      xpm_memory_base_inst                                                          |xpm_memory_base__10                                       |     2|
|284   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_365                                |    13|
|285   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_366                                |    13|
|286   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_367                |    32|
|287   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized4__xdcDup__2            |    71|
|288   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized4__xdcDup__2 |    71|
|289   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4__4                      |    13|
|290   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__4                        |    13|
|291   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_362                                |    14|
|292   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_363                                |    13|
|293   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_364                |    23|
|294   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized3                    |     2|
|295   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_361                               |     2|
|296   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized3_359             |     3|
|297   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_360                               |     3|
|298   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_1BIQ3N0                            |  5439|
|299   |          s00_mmu                                                                                   |bd_44e3_s00mmu_0                                          |  1390|
|300   |            inst                                                                                    |sc_mmu_v1_0_5_top                                         |  1390|
|301   |              ar_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall_350                          |   210|
|302   |              ar_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall_351                          |   213|
|303   |              aw_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall_352                          |   210|
|304   |              aw_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall_353                          |   215|
|305   |              b_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_354                          |    57|
|306   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_5_decerr_slave                                |    98|
|307   |              \gen_wroute_fifo.wroute_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1          |    32|
|308   |                \gen_srls[0].srl_nx1                                                                |sc_util_v1_0_2_srl_rtl_357                                |     2|
|309   |                \gen_srls[1].srl_nx1                                                                |sc_util_v1_0_2_srl_rtl_358                                |     3|
|310   |              \gen_wroute_fifo.wroute_split                                                         |sc_util_v1_0_2_axi_splitter                               |     8|
|311   |              r_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_355                          |   184|
|312   |              w_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_356                          |   126|
|313   |          s00_si_converter                                                                          |bd_44e3_s00sic_0                                          |  2753|
|314   |            inst                                                                                    |sc_si_converter_v1_0_5_top                                |  2753|
|315   |              \converter.wrap_narrow_inst                                                           |sc_si_converter_v1_0_5_wrap_narrow                        |  2663|
|316   |                ar_reg_slice                                                                        |sc_util_v1_0_2_axi_reg_stall_70                           |   219|
|317   |                aw_reg_slice                                                                        |sc_util_v1_0_2_axi_reg_stall_71                           |   203|
|318   |                \gen_thread_arb.r_thread_arb                                                        |sc_si_converter_v1_0_5_arb_alg_rr                         |   119|
|319   |                \gen_thread_loop[0].r_cmd_fifo                                                      |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2          |    63|
|320   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_342                                |     2|
|321   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_343                                |     2|
|322   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_344                                |     3|
|323   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_345                                |     2|
|324   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_346                                |     2|
|325   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_347                                |     2|
|326   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_348                                |     2|
|327   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_349                                |     2|
|328   |                \gen_thread_loop[0].r_payld_fifo                                                    |sc_si_converter_v1_0_5_offset_fifo                        |   237|
|329   |                  cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3_297      |    81|
|330   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_334                                |     2|
|331   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_335                                |     3|
|332   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_336                                |     4|
|333   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_337                                |     2|
|334   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_338                                |     2|
|335   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_339                                |     2|
|336   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_340                                |     3|
|337   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_341                                |     3|
|338   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_298                                |     1|
|339   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_299                                |     1|
|340   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_300                                |     1|
|341   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_301                                |     1|
|342   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_302                                |     1|
|343   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_303                                |     1|
|344   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_304                                |     1|
|345   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_305                                |     1|
|346   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_306                                |     1|
|347   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_307                                |     1|
|348   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_308                                |     1|
|349   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_309                                |     1|
|350   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_310                                |     1|
|351   |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_311                                |     1|
|352   |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_312                                |     1|
|353   |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_313                                |     1|
|354   |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_314                                |     1|
|355   |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_315                                |     1|
|356   |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_316                                |     1|
|357   |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_317                                |     1|
|358   |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_318                                |     1|
|359   |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_319                                |     1|
|360   |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_320                                |     1|
|361   |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_321                                |     1|
|362   |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_322                                |     1|
|363   |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_323                                |     1|
|364   |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_324                                |     1|
|365   |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_325                                |     1|
|366   |                  \gen_srls[39].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_326                                |     1|
|367   |                  \gen_srls[40].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_327                                |     8|
|368   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_328                                |     1|
|369   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_329                                |     1|
|370   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_330                                |     1|
|371   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_331                                |     1|
|372   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_332                                |     1|
|373   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_333                                |     1|
|374   |                \gen_thread_loop[1].r_cmd_fifo                                                      |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2_72       |    64|
|375   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_289                                |     2|
|376   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_290                                |     2|
|377   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_291                                |     3|
|378   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_292                                |     2|
|379   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_293                                |     2|
|380   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_294                                |     2|
|381   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_295                                |     2|
|382   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_296                                |     2|
|383   |                \gen_thread_loop[1].r_payld_fifo                                                    |sc_si_converter_v1_0_5_offset_fifo_73                     |   265|
|384   |                  cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3_244      |    78|
|385   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_281                                |     2|
|386   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_282                                |     2|
|387   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_283                                |     3|
|388   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_284                                |     2|
|389   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_285                                |     2|
|390   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_286                                |     2|
|391   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_287                                |     2|
|392   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_288                                |     2|
|393   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_245                                |     1|
|394   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_246                                |     1|
|395   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_247                                |     1|
|396   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_248                                |     1|
|397   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_249                                |     1|
|398   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_250                                |     1|
|399   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_251                                |     1|
|400   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_252                                |     1|
|401   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_253                                |     1|
|402   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_254                                |     1|
|403   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_255                                |     1|
|404   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_256                                |     1|
|405   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_257                                |     1|
|406   |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_258                                |     1|
|407   |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_259                                |     1|
|408   |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_260                                |     1|
|409   |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_261                                |     1|
|410   |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_262                                |     1|
|411   |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_263                                |     1|
|412   |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_264                                |     1|
|413   |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_265                                |     1|
|414   |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_266                                |     1|
|415   |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_267                                |     1|
|416   |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_268                                |     1|
|417   |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_269                                |     1|
|418   |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_270                                |     1|
|419   |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_271                                |     1|
|420   |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_272                                |     1|
|421   |                  \gen_srls[39].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_273                                |     1|
|422   |                  \gen_srls[40].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_274                                |     8|
|423   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_275                                |     1|
|424   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_276                                |     1|
|425   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_277                                |     1|
|426   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_278                                |     1|
|427   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_279                                |     1|
|428   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_280                                |     1|
|429   |                \gen_thread_loop[2].r_cmd_fifo                                                      |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2_74       |    64|
|430   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_236                                |     2|
|431   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_237                                |     2|
|432   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_238                                |     3|
|433   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_239                                |     2|
|434   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_240                                |     2|
|435   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_241                                |     2|
|436   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_242                                |     2|
|437   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_243                                |     2|
|438   |                \gen_thread_loop[2].r_payld_fifo                                                    |sc_si_converter_v1_0_5_offset_fifo_75                     |   234|
|439   |                  cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3_191      |    77|
|440   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_228                                |     2|
|441   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_229                                |     2|
|442   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_230                                |     3|
|443   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_231                                |     2|
|444   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_232                                |     2|
|445   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_233                                |     2|
|446   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_234                                |     2|
|447   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_235                                |     2|
|448   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_192                                |     1|
|449   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_193                                |     1|
|450   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_194                                |     1|
|451   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_195                                |     1|
|452   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_196                                |     1|
|453   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_197                                |     1|
|454   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_198                                |     1|
|455   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_199                                |     1|
|456   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_200                                |     1|
|457   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_201                                |     1|
|458   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_202                                |     1|
|459   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_203                                |     1|
|460   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_204                                |     1|
|461   |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_205                                |     1|
|462   |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_206                                |     1|
|463   |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_207                                |     1|
|464   |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_208                                |     1|
|465   |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_209                                |     1|
|466   |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_210                                |     1|
|467   |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_211                                |     1|
|468   |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_212                                |     1|
|469   |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_213                                |     1|
|470   |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_214                                |     1|
|471   |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_215                                |     1|
|472   |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_216                                |     1|
|473   |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_217                                |     1|
|474   |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_218                                |     1|
|475   |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_219                                |     1|
|476   |                  \gen_srls[39].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_220                                |     1|
|477   |                  \gen_srls[40].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_221                                |     8|
|478   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_222                                |     1|
|479   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_223                                |     1|
|480   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_224                                |     1|
|481   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_225                                |     1|
|482   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_226                                |     1|
|483   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_227                                |     1|
|484   |                \gen_thread_loop[3].r_cmd_fifo                                                      |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2_76       |    65|
|485   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_183                                |     2|
|486   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_184                                |     2|
|487   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_185                                |     3|
|488   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_186                                |     2|
|489   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_187                                |     2|
|490   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_188                                |     2|
|491   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_189                                |     2|
|492   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_190                                |     2|
|493   |                \gen_thread_loop[3].r_payld_fifo                                                    |sc_si_converter_v1_0_5_offset_fifo_77                     |   267|
|494   |                  cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3_138      |    77|
|495   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_175                                |     2|
|496   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_176                                |     2|
|497   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_177                                |     3|
|498   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_178                                |     2|
|499   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_179                                |     2|
|500   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_180                                |     2|
|501   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_181                                |     2|
|502   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_182                                |     2|
|503   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_139                                |     1|
|504   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_140                                |     1|
|505   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_141                                |     1|
|506   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_142                                |     1|
|507   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_143                                |     1|
|508   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_144                                |     1|
|509   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_145                                |     1|
|510   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_146                                |     1|
|511   |                  \gen_srls[18].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_147                                |     1|
|512   |                  \gen_srls[19].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_148                                |     1|
|513   |                  \gen_srls[20].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_149                                |     1|
|514   |                  \gen_srls[21].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_150                                |     1|
|515   |                  \gen_srls[22].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_151                                |     1|
|516   |                  \gen_srls[23].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_152                                |     1|
|517   |                  \gen_srls[24].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_153                                |     1|
|518   |                  \gen_srls[25].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_154                                |     1|
|519   |                  \gen_srls[26].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_155                                |     1|
|520   |                  \gen_srls[27].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_156                                |     1|
|521   |                  \gen_srls[28].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_157                                |     1|
|522   |                  \gen_srls[29].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_158                                |     1|
|523   |                  \gen_srls[30].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_159                                |     1|
|524   |                  \gen_srls[31].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_160                                |     1|
|525   |                  \gen_srls[32].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_161                                |     1|
|526   |                  \gen_srls[33].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_162                                |     1|
|527   |                  \gen_srls[34].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_163                                |     1|
|528   |                  \gen_srls[35].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_164                                |     1|
|529   |                  \gen_srls[37].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_165                                |     1|
|530   |                  \gen_srls[38].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_166                                |     1|
|531   |                  \gen_srls[39].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_167                                |     1|
|532   |                  \gen_srls[40].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_168                                |     8|
|533   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_169                                |     1|
|534   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_170                                |     1|
|535   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_171                                |     1|
|536   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_172                                |     1|
|537   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_173                                |     1|
|538   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_174                                |     1|
|539   |                w_cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4          |   100|
|540   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_128                                |     2|
|541   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_129                                |     2|
|542   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_130                                |     2|
|543   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_131                                |     2|
|544   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_132                                |     2|
|545   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_133                                |     2|
|546   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_134                                |     1|
|547   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_135                                |     1|
|548   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_136                                |     1|
|549   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_137                                |     1|
|550   |                w_payld_fifo                                                                        |sc_si_converter_v1_0_5_offset_fifo__parameterized0        |   273|
|551   |                  cmd_fifo                                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3          |   102|
|552   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_116                                |     2|
|553   |                    \gen_srls[10].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_117                                |     4|
|554   |                    \gen_srls[11].srl_nx1                                                           |sc_util_v1_0_2_srl_rtl_118                                |     8|
|555   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_119                                |     2|
|556   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_120                                |     2|
|557   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_121                                |     2|
|558   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_122                                |     1|
|559   |                    \gen_srls[5].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_123                                |     1|
|560   |                    \gen_srls[6].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_124                                |     1|
|561   |                    \gen_srls[7].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_125                                |     1|
|562   |                    \gen_srls[8].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_126                                |     3|
|563   |                    \gen_srls[9].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_127                                |     3|
|564   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_78                                 |     3|
|565   |                  \gen_srls[100].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_79                                 |     1|
|566   |                  \gen_srls[101].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_80                                 |     1|
|567   |                  \gen_srls[102].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_81                                 |     1|
|568   |                  \gen_srls[103].srl_nx1                                                            |sc_util_v1_0_2_srl_rtl_82                                 |     6|
|569   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_83                                 |     1|
|570   |                  \gen_srls[68].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_84                                 |     1|
|571   |                  \gen_srls[69].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_85                                 |     1|
|572   |                  \gen_srls[70].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_86                                 |     1|
|573   |                  \gen_srls[71].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_87                                 |     1|
|574   |                  \gen_srls[72].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_88                                 |     1|
|575   |                  \gen_srls[73].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_89                                 |     1|
|576   |                  \gen_srls[74].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_90                                 |     1|
|577   |                  \gen_srls[75].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_91                                 |     1|
|578   |                  \gen_srls[76].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_92                                 |     1|
|579   |                  \gen_srls[77].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_93                                 |     1|
|580   |                  \gen_srls[78].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_94                                 |     1|
|581   |                  \gen_srls[79].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_95                                 |     1|
|582   |                  \gen_srls[80].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_96                                 |     1|
|583   |                  \gen_srls[81].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_97                                 |     1|
|584   |                  \gen_srls[82].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_98                                 |     1|
|585   |                  \gen_srls[83].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_99                                 |     1|
|586   |                  \gen_srls[84].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_100                                |     1|
|587   |                  \gen_srls[85].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_101                                |     1|
|588   |                  \gen_srls[86].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_102                                |     1|
|589   |                  \gen_srls[87].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_103                                |     1|
|590   |                  \gen_srls[88].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_104                                |     1|
|591   |                  \gen_srls[89].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_105                                |     1|
|592   |                  \gen_srls[90].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_106                                |     1|
|593   |                  \gen_srls[91].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_107                                |     1|
|594   |                  \gen_srls[92].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_108                                |     1|
|595   |                  \gen_srls[93].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_109                                |     1|
|596   |                  \gen_srls[94].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_110                                |     1|
|597   |                  \gen_srls[95].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_111                                |     1|
|598   |                  \gen_srls[96].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_112                                |     1|
|599   |                  \gen_srls[97].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_113                                |     1|
|600   |                  \gen_srls[98].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_114                                |     1|
|601   |                  \gen_srls[99].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_115                                |     1|
|602   |              splitter_inst                                                                         |sc_si_converter_v1_0_5_splitter                           |    88|
|603   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized5          |    87|
|604   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl                                    |     2|
|605   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_57                                 |     2|
|606   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_58                                 |     2|
|607   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_59                                 |     2|
|608   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_60                                 |     3|
|609   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_61                                 |     2|
|610   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_62                                 |     2|
|611   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_63                                 |     2|
|612   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_64                                 |     2|
|613   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_65                                 |     2|
|614   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_66                                 |     2|
|615   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_67                                 |     2|
|616   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_68                                 |     2|
|617   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_69                                 |     2|
|618   |          s00_transaction_regulator                                                                 |bd_44e3_s00tr_0                                           |  1296|
|619   |            inst                                                                                    |sc_transaction_regulator_v1_0_6_top                       |  1296|
|620   |              \gen_endpoint.gen_r_multithread.r_multithread                                         |sc_transaction_regulator_v1_0_6_multithread               |   645|
|621   |                aid_encode                                                                          |sc_util_v1_0_2_onehot_to_binary__parameterized0_50        |     2|
|622   |                allocate_queue                                                                      |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized6_51       |    49|
|623   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__parameterized0_53                 |     3|
|624   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__parameterized0_54                 |     3|
|625   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__parameterized0_55                 |     3|
|626   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__parameterized0_56                 |     6|
|627   |                cmd_reg                                                                             |sc_util_v1_0_2_axi_reg_stall_52                           |   313|
|628   |              \gen_endpoint.gen_w_multithread.w_multithread                                         |sc_transaction_regulator_v1_0_6_multithread_46            |   649|
|629   |                aid_encode                                                                          |sc_util_v1_0_2_onehot_to_binary__parameterized0           |     2|
|630   |                allocate_queue                                                                      |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized6          |    49|
|631   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__parameterized0                    |     3|
|632   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__parameterized0_47                 |     3|
|633   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__parameterized0_48                 |     3|
|634   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl__parameterized0_49                 |     6|
|635   |                cmd_reg                                                                             |sc_util_v1_0_2_axi_reg_stall                              |   317|
|636   |        s00_nodes                                                                                   |s00_nodes_imp_1GZQO6U                                     |   840|
|637   |          s00_ar_node                                                                               |bd_44e3_sarn_0                                            |   180|
|638   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized4                        |   180|
|639   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized4                 |   175|
|640   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized5__xdcDup__1            |    59|
|641   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized5__xdcDup__1 |    59|
|642   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5                         |     5|
|643   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5                           |     5|
|644   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_43                                 |    13|
|645   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_44                                 |    13|
|646   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_45                 |    22|
|647   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized6__xdcDup__1            |    90|
|648   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized6__xdcDup__1 |    90|
|649   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6                         |    25|
|650   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6                           |    25|
|651   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_40                                 |    13|
|652   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_41                                 |    13|
|653   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_42                 |    32|
|654   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1_39              |    23|
|655   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler                                 |     4|
|656   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_38                                |     4|
|657   |          s00_aw_node                                                                               |bd_44e3_sawn_0                                            |   180|
|658   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized5                        |   180|
|659   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized5                 |   175|
|660   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized5__xdcDup__2            |    59|
|661   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized5__xdcDup__2 |    59|
|662   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__4                      |     5|
|663   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5__4                        |     5|
|664   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_35                                 |    13|
|665   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_36                                 |    13|
|666   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_37                 |    22|
|667   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized6                       |    90|
|668   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized6            |    90|
|669   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__2                      |    25|
|670   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6__2                        |    25|
|671   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_32                                 |    13|
|672   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_33                                 |    13|
|673   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_34                 |    32|
|674   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1_31              |    23|
|675   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized0                 |     4|
|676   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_30                                |     4|
|677   |          s00_b_node                                                                                |bd_44e3_sbn_0                                             |   153|
|678   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized6                        |   153|
|679   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized6                 |   129|
|680   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo__xdcDup__7                            |    63|
|681   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__7                 |    63|
|682   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__9                                      |     2|
|683   |                      xpm_memory_base_inst                                                          |xpm_memory_base__9                                        |     2|
|684   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_27                                 |    13|
|685   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_28                                 |    12|
|686   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_29                 |    29|
|687   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized7                       |    60|
|688   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized7            |    60|
|689   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7                         |     6|
|690   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7                           |     6|
|691   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_24                                 |    14|
|692   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_25                                 |    13|
|693   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_26                 |    21|
|694   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized6                    |     3|
|695   |                  inst_pipeline_recv                                                                |sc_util_v1_0_2_pipeline__parameterized5_22                |     1|
|696   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_23                                |     2|
|697   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized4                 |    23|
|698   |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_7_arb_alg_rr_19                              |    11|
|699   |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_2_counter__parameterized2_20                 |     6|
|700   |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_2_counter__parameterized2_21                 |     6|
|701   |          s00_r_node                                                                                |bd_44e3_srn_0                                             |   161|
|702   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized7                        |   161|
|703   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized7                 |   137|
|704   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_7_fifo                                       |    63|
|705   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo                            |    63|
|706   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__8                                      |     2|
|707   |                      xpm_memory_base_inst                                                          |xpm_memory_base__8                                        |     2|
|708   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_16                                 |    13|
|709   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_17                                 |    12|
|710   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_18                 |    29|
|711   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized4                       |    68|
|712   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized4            |    68|
|713   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4__3                      |    13|
|714   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__3                        |    13|
|715   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_13                                 |    14|
|716   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_14                                 |    13|
|717   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_15                 |    21|
|718   |                inst_ingress                                                                        |sc_node_v1_0_7_ingress__parameterized7                    |     3|
|719   |                  inst_pipeline_recv                                                                |sc_util_v1_0_2_pipeline__parameterized5                   |     1|
|720   |                  inst_pipeline_valid                                                               |sc_util_v1_0_2_pipeline_12                                |     2|
|721   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized5                 |    23|
|722   |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_7_arb_alg_rr                                 |    11|
|723   |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_2_counter__parameterized2                    |     6|
|724   |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_2_counter__parameterized2_11                 |     6|
|725   |          s00_w_node                                                                                |bd_44e3_swn_0                                             |   166|
|726   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized8                        |   166|
|727   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized8                 |   161|
|728   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_7_fifo__parameterized5                       |    60|
|729   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized5            |    60|
|730   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__3                      |     5|
|731   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5__3                        |     5|
|732   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_8                                  |    13|
|733   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_9                                  |    13|
|734   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_10                 |    22|
|735   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized3                       |    75|
|736   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized3            |    75|
|737   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3__3                      |    10|
|738   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3__3                        |    10|
|739   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter                                    |    13|
|740   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_7                                  |    13|
|741   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0                    |    32|
|742   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_7_reg_slice3__parameterized1                 |    23|
|743   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized3                 |     4|
|744   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline                                   |     4|
|745   |        switchboards                                                                                |switchboards_imp_1N40MOY                                  |  1466|
|746   |          ar_switchboard                                                                            |bd_44e3_arsw_0                                            |   570|
|747   |            inst                                                                                    |sc_switchboard_v1_0_4_top                                 |   570|
|748   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized8_5                 |   284|
|749   |              \gen_mi[1].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized8_6                 |   284|
|750   |          aw_switchboard                                                                            |bd_44e3_awsw_0                                            |   570|
|751   |            inst                                                                                    |sc_switchboard_v1_0_4_top__1                              |   570|
|752   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized8                   |   284|
|753   |              \gen_mi[1].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized8_4                 |   284|
|754   |          b_switchboard                                                                             |bd_44e3_bsw_0                                             |    12|
|755   |            inst                                                                                    |sc_switchboard_v1_0_4_top__parameterized0                 |    12|
|756   |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_2_mux__parameterized0                        |     6|
|757   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized10                  |     6|
|758   |          r_switchboard                                                                             |bd_44e3_rsw_0                                             |   104|
|759   |            inst                                                                                    |sc_switchboard_v1_0_4_top__parameterized1                 |   104|
|760   |              \gen_mi[0].inst_mux_payld                                                             |sc_util_v1_0_2_mux__parameterized1                        |    52|
|761   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized12_3                |    52|
|762   |          w_switchboard                                                                             |bd_44e3_wsw_0                                             |   210|
|763   |            inst                                                                                    |sc_switchboard_v1_0_4_top__parameterized2                 |   210|
|764   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized12                  |   104|
|765   |              \gen_mi[1].inst_opipe_payld                                                           |sc_util_v1_0_2_pipeline__parameterized12_2                |   104|
|766   |    axi_emc_0                                                                                       |system_axi_emc_0_0                                        |  1332|
|767   |      U0                                                                                            |axi_emc                                                   |  1332|
|768   |        AXI_EMC_NATIVE_INTERFACE_I                                                                  |axi_emc_native_interface                                  |   863|
|769   |          AXI_EMC_ADDRESS_DECODE_INSTANCE_I                                                         |axi_emc_address_decode                                    |    35|
|770   |          AXI_EMC_ADDR_GEN_INSTANCE_I                                                               |axi_emc_addr_gen                                          |    93|
|771   |          RDATA_FIFO_I                                                                              |srl_fifo_rbu_f                                            |   532|
|772   |            CNTR_INCR_DECR_ADDN_F_I                                                                 |cntr_incr_decr_addn_f                                     |    32|
|773   |            DYNSHREG_F_I                                                                            |dynshreg_f                                                |   495|
|774   |        EMC_CTRL_I                                                                                  |EMC                                                       |   436|
|775   |          ADDR_COUNTER_MUX_I                                                                        |addr_counter_mux                                          |    36|
|776   |          IO_REGISTERS_I                                                                            |io_registers                                              |    79|
|777   |          IPIC_IF_I                                                                                 |ipic_if                                                   |   127|
|778   |            BURST_CNT                                                                               |ld_arith_reg                                              |    33|
|779   |            BURST_CNT_RDACK                                                                         |ld_arith_reg_1                                            |    52|
|780   |          MEM_STATE_MACHINE_I                                                                       |mem_state_machine                                         |    88|
|781   |          MEM_STEER_I                                                                               |mem_steer                                                 |   106|
|782   |    axi_gpio_0                                                                                      |system_axi_gpio_0_0                                       |    80|
|783   |      U0                                                                                            |axi_gpio                                                  |    80|
|784   |        AXI_LITE_IPIF_I                                                                             |axi_lite_ipif                                             |    63|
|785   |          I_SLAVE_ATTACHMENT                                                                        |slave_attachment                                          |    63|
|786   |            I_DECODER                                                                               |address_decoder                                           |    23|
|787   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |axi_lite_ipif_v3_0_4_pselect_f                            |     1|
|788   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                        |axi_lite_ipif_v3_0_4_pselect_f__parameterized1            |     1|
|789   |        gpio_core_1                                                                                 |GPIO_Core                                                 |    13|
|790   |    processing_system7_0                                                                            |system_processing_system7_0_0                             |   244|
|791   |      inst                                                                                          |processing_system7_v5_5_processing_system7                |   244|
|792   |    rst_ps7_0_100M                                                                                  |system_rst_ps7_0_100M_0                                   |    66|
|793   |      U0                                                                                            |proc_sys_reset__parameterized1                            |    66|
|794   |        EXT_LPF                                                                                     |lpf__parameterized0                                       |    23|
|795   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync__parameterized0                                  |     6|
|796   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync__parameterized0_0                                |     6|
|797   |        SEQ                                                                                         |sequence_psr                                              |    38|
|798   |          SEQ_COUNTER                                                                               |upcnt_n                                                   |    13|
|799   |  example_top                                                                                       |example_top                                               |  7375|
|800   |    MonopulseEx_Arithmetic1                                                                         |MonopulseEx_Arithmetic                                    |  6285|
|801   |      Arithmetic1                                                                                   |Arithmetic1                                               |  2504|
|802   |      Monopulse_extraction_1                                                                        |Monopulse_extraction_1                                    |  3781|
|803   |    Phase                                                                                           |Phase                                                     |    76|
|804   |  AD9481_1                                                                                          |AD9481                                                    |    75|
+------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:57 ; elapsed = 00:11:18 . Memory (MB): peak = 1881.902 ; gain = 1507.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5071 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:37 ; elapsed = 00:09:57 . Memory (MB): peak = 1881.902 ; gain = 413.492
Synthesis Optimization Complete : Time (s): cpu = 00:10:58 ; elapsed = 00:11:19 . Memory (MB): peak = 1881.902 ; gain = 1507.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1651 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 618 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 4 instances
  FDR => FDRE: 19 instances
  FDS => FDSE: 2 instances
  LD => LDCE: 276 instances
  LDC => LDCE: 1 instances
  MULT_AND => LUT2: 14 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 8 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 252 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1139 Infos, 604 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:13 ; elapsed = 00:11:37 . Memory (MB): peak = 1881.902 ; gain = 1507.844
INFO: [Common 17-1381] The checkpoint 'E:/CE/FPGA/PD/Code/My/WaveWidth1-Comments/PLToPS1.runs/synth_1/system_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1881.902 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1881.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 17:32:05 2020...
