Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Program Files\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Valery Garibay\Desktop\Project3CM2MachX02\bcd00\uc00.vhd":6:7:6:10|Top entity is set to uc00.
@W: CD433 :"C:/Users/Valery Garibay/Desktop/Project3CM2MachX02/bcd00/progMem00.vhd":0:0:0:0|No design units in file
@E: CD178 :"C:/Users/Valery Garibay/Desktop/Project3CM2MachX02/bcd00/bcd00.vhd":67:20:67:27|Can't find formal outled12su
1 error parsing file C:/Users/Valery Garibay/Desktop/Project3CM2MachX02/bcd00/bcd00.vhd
@END
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 13 08:30:20 2019

###########################################################]
