
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
begin 

   ph1 = 1'b0;
   ph2 = 1'b0;
   reset = 1'b0;
   test_in = 1'b0;
   io_MemData[14:0] = 15'bzzzzzzzzzzzzzzz;

end 
