Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Jun 27 14:03:54 2024
| Host         : OSUTeststand2 running 64-bit Ubuntu 24.04 LTS
| Command      : report_bus_skew -warn_on_violation -file GBCR2_SEU_Test_bus_skew_routed.rpt -pb GBCR2_SEU_Test_bus_skew_routed.pb -rpx GBCR2_SEU_Test_bus_skew_routed.rpx
| Design       : GBCR2_SEU_Test
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   118       [get_cells [list {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              8.000       0.407      7.593
2   120       [get_cells [list {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              8.000       0.521      7.479
3   122       [get_cells [list {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.374      7.626
4   124       [get_cells [list {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]]
                                              [get_cells [list {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              8.000       0.473      7.527
5   126       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.618      4.382
6   128       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.502      4.498
7   130       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.494      4.506
8   132       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.559      4.441
9   134       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.447      4.553
10  136       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.553      4.447
11  138       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.490      4.510
12  140       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.513      4.487
13  142       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.458      4.542
14  144       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.538      4.462
15  146       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.549      4.451
16  148       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.539      4.461
17  150       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.473      4.527
18  152       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.505      4.495
19  154       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.600      4.400
20  156       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.534      4.466
21  158       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.673      4.327
22  160       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.407      4.593
23  162       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              5.000       0.610      4.390
24  164       [get_cells [list {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[16]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]}]]
                                              [get_cells [list {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][16]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]]
                                                                              Slow              5.000       0.492      4.508
25  220       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             20.000       0.379     19.621
26  222       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             20.000       0.470     19.530
27  225       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             20.000       0.747     19.253
28  227       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow             20.000       0.570     19.430


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 8.000
Requirement: 8.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sgmii_clock           clk_out3_clockwiz     control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                                                            Slow         0.407      7.593


Slack (MET) :             7.593ns  (requirement - actual skew)
  Endpoint Source:        control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock)
  Endpoint Destination:   control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz)
  Reference Source:       control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock)
  Reference Destination:  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.337ns
  Reference Relative Delay:  -0.521ns
  Relative CRPR:              1.451ns
  Actual Bus Skew:            0.407ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.382     4.949    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X72Y130        FDRE                                         r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y130        FDRE (Prop_fdre_C_Q)         0.204     5.153 r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.366     5.519    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X74Y130        FDRE                                         r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.249     4.240    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y130        FDRE                                         r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.240    
    SLICE_X74Y130        FDRE (Setup_fdre_C_D)       -0.058     4.182    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.519    
                         clock arrival                          4.182    
  -------------------------------------------------------------------
                         relative delay                         1.337    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044     2.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.252     3.797    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X73Y130        FDRE                                         r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.178     3.975 r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.226     4.202    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X73Y131        FDRE                                         r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.381     4.605    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y131        FDRE                                         r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.000     4.605    
    SLICE_X73Y131        FDRE (Hold_fdre_C_D)         0.118     4.723    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           4.202    
                         clock arrival                          4.723    
  -------------------------------------------------------------------
                         relative delay                        -0.521    



Id: 2
set_bus_skew -from [get_cells [list {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 8.000
Requirement: 8.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_clockwiz     sgmii_clock           control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.521      7.479


Slack (MET) :             7.479ns  (requirement - actual skew)
  Endpoint Source:        control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz)
  Endpoint Destination:   control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock)
  Reference Source:       control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz)
  Reference Destination:  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.546ns
  Reference Relative Delay:  -0.445ns
  Relative CRPR:              1.470ns
  Actual Bus Skew:            0.521ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.379     4.603    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X73Y129        FDRE                                         r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y129        FDRE (Prop_fdre_C_Q)         0.204     4.807 r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.447     5.253    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X72Y129        FDRE                                         r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044     2.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.251     3.796    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X72Y129        FDRE                                         r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     3.796    
    SLICE_X72Y129        FDRE (Setup_fdre_C_D)       -0.089     3.707    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.253    
                         clock arrival                          3.707    
  -------------------------------------------------------------------
                         relative delay                         1.546    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.250     4.241    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X73Y131        FDRE                                         r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y131        FDRE (Prop_fdre_C_Q)         0.162     4.403 r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.152     4.556    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X73Y130        FDRE                                         r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.382     4.949    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y130        FDRE                                         r  control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     4.949    
    SLICE_X73Y130        FDRE (Hold_fdre_C_D)         0.052     5.001    control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           4.556    
                         clock arrival                          5.001    
  -------------------------------------------------------------------
                         relative delay                        -0.445    



Id: 3
set_bus_skew -from [get_cells [list {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
sgmii_clock           clk_out3_clockwiz     gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.374      7.626


Slack (MET) :             7.626ns  (requirement - actual skew)
  Endpoint Source:        gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock)
  Endpoint Destination:   gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz)
  Reference Source:       gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sgmii_clock)
  Reference Destination:  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.295ns
  Reference Relative Delay:  -0.548ns
  Relative CRPR:              1.470ns
  Actual Bus Skew:            0.374ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.407     4.974    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X92Y140        FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y140        FDRE (Prop_fdre_C_Q)         0.204     5.178 r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.287     5.465    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X91Y140        FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.270     4.261    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y140        FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.261    
    SLICE_X91Y140        FDRE (Setup_fdre_C_D)       -0.092     4.169    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           5.465    
                         clock arrival                          4.169    
  -------------------------------------------------------------------
                         relative delay                         1.295    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044     2.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.273     3.818    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X92Y139        FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y139        FDRE (Prop_fdre_C_Q)         0.178     3.996 r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.233     4.229    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X90Y138        FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.401     4.625    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X90Y138        FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     4.625    
    SLICE_X90Y138        FDRE (Hold_fdre_C_D)         0.153     4.778    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           4.229    
                         clock arrival                          4.778    
  -------------------------------------------------------------------
                         relative delay                        -0.548    



Id: 4
set_bus_skew -from [get_cells [list {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]] -to [get_cells [list {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]] 8.000
Requirement: 8.000ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_clockwiz     sgmii_clock           gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.473      7.527


Slack (MET) :             7.527ns  (requirement - actual skew)
  Endpoint Source:        gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz)
  Endpoint Destination:   gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock)
  Reference Source:       gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz)
  Reference Destination:  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sgmii_clock)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.504ns
  Reference Relative Delay:  -0.399ns
  Relative CRPR:              1.430ns
  Actual Bus Skew:            0.473ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.401     4.625    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X87Y140        FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y140        FDRE (Prop_fdre_C_Q)         0.223     4.848 r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.462     5.310    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X87Y139        FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.044     2.462    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     2.545 r  BUFG_inst/O
                         net (fo=2972, routed)        1.269     3.814    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X87Y139        FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     3.814    
    SLICE_X87Y139        FDRE (Setup_fdre_C_D)       -0.009     3.805    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.310    
                         clock arrival                          3.805    
  -------------------------------------------------------------------
                         relative delay                         1.504    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.269     4.260    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X88Y139        FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.178     4.438 r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.251     4.689    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X88Y138        FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sgmii_clock rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  SGMIICLK_Q0_P (IN)
                         net (fo=0)                   0.000     0.000    SGMIICLK_Q0_P
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  SGMIICLK_Q0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    SGMIICLK_Q0_P_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  IBUFDS_GTE2_inst/O
                         net (fo=1, routed)           1.119     3.474    clk_sgmii_i
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.567 r  BUFG_inst/O
                         net (fo=2972, routed)        1.403     4.970    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X88Y138        FDRE                                         r  gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     4.970    
    SLICE_X88Y138        FDRE (Hold_fdre_C_D)         0.118     5.088    gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.689    
                         clock arrival                          5.088    
  -------------------------------------------------------------------
                         relative delay                        -0.399    



Id: 5
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out5_clockwiz     gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                                            Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.618      4.382


Slack (MET) :             4.382ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    3.246ns
  Reference Relative Delay:   2.140ns
  Relative CRPR:              0.487ns
  Actual Bus Skew:            0.618ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.204     4.428    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y173        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y173        FDRE (Prop_fdre_C_Q)         0.236     4.664 r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.480     5.144    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X57Y174        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.076     1.988    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y174        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.988    
    SLICE_X57Y174        FDRE (Setup_fdre_C_D)       -0.090     1.898    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           5.144    
                         clock arrival                          1.898    
  -------------------------------------------------------------------
                         relative delay                         3.246    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.076     4.067    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y174        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y174        FDRE (Prop_fdre_C_Q)         0.178     4.245 r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.225     4.470    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X56Y174        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.203     2.178    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y174        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.178    
    SLICE_X56Y174        FDRE (Hold_fdre_C_D)         0.152     2.330    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.470    
                         clock arrival                          2.330    
  -------------------------------------------------------------------
                         relative delay                         2.140    



Id: 6
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out5_clockwiz     gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                                            Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                                                            Slow         0.502      4.498


Slack (MET) :             4.498ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    3.112ns
  Reference Relative Delay:   2.142ns
  Relative CRPR:              0.467ns
  Actual Bus Skew:            0.502ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.209     4.433    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X56Y179        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y179        FDRE (Prop_fdre_C_Q)         0.259     4.692 r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.404     5.096    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X57Y179        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.081     1.993    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y179        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.993    
    SLICE_X57Y179        FDRE (Setup_fdre_C_D)       -0.009     1.984    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.096    
                         clock arrival                          1.984    
  -------------------------------------------------------------------
                         relative delay                         3.112    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.081     4.072    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X59Y179        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y179        FDRE (Prop_fdre_C_Q)         0.162     4.234 r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.179     4.413    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X58Y179        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.209     2.184    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X58Y179        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     2.184    
    SLICE_X58Y179        FDRE (Hold_fdre_C_D)         0.087     2.271    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           4.413    
                         clock arrival                          2.271    
  -------------------------------------------------------------------
                         relative delay                         2.142    



Id: 7
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out5_clockwiz     gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                                            Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.494      4.506


Slack (MET) :             4.506ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    3.131ns
  Reference Relative Delay:   2.170ns
  Relative CRPR:              0.467ns
  Actual Bus Skew:            0.494ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.217     4.441    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X66Y187        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y187        FDRE (Prop_fdre_C_Q)         0.236     4.677 r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.362     5.038    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X67Y187        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.085     1.997    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X67Y187        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                         clock pessimism              0.000     1.997    
    SLICE_X67Y187        FDRE (Setup_fdre_C_D)       -0.090     1.907    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         data arrival                           5.038    
                         clock arrival                          1.907    
  -------------------------------------------------------------------
                         relative delay                         3.131    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.085     4.076    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X62Y185        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y185        FDRE (Prop_fdre_C_Q)         0.206     4.282 r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.227     4.509    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X62Y183        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.212     2.187    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y183        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.187    
    SLICE_X62Y183        FDRE (Hold_fdre_C_D)         0.152     2.339    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.509    
                         clock arrival                          2.339    
  -------------------------------------------------------------------
                         relative delay                         2.170    



Id: 8
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out5_clockwiz     gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                                            Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                                                                                                            Slow         0.559      4.441


Slack (MET) :             4.441ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    3.219ns
  Reference Relative Delay:   2.193ns
  Relative CRPR:              0.467ns
  Actual Bus Skew:            0.559ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.215     4.439    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X50Y185        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185        FDRE (Prop_fdre_C_Q)         0.236     4.675 r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.452     5.126    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X51Y185        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.086     1.998    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y185        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     1.998    
    SLICE_X51Y185        FDRE (Setup_fdre_C_D)       -0.091     1.907    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           5.126    
                         clock arrival                          1.907    
  -------------------------------------------------------------------
                         relative delay                         3.219    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.148     4.139    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X45Y186        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y186        FDRE (Prop_fdre_C_Q)         0.178     4.317 r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.248     4.565    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X44Y186        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.279     2.254    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y186        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                         clock pessimism              0.000     2.254    
    SLICE_X44Y186        FDRE (Hold_fdre_C_D)         0.118     2.372    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         data arrival                           4.565    
                         clock arrival                          2.372    
  -------------------------------------------------------------------
                         relative delay                         2.193    



Id: 9
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out5_clockwiz     gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                                            Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                                                            Slow         0.447      4.553


Slack (MET) :             4.553ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    3.068ns
  Reference Relative Delay:   2.135ns
  Relative CRPR:              0.487ns
  Actual Bus Skew:            0.447ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.231     4.455    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X84Y196        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y196        FDRE (Prop_fdre_C_Q)         0.223     4.678 r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.392     5.069    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X83Y196        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.098     2.010    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y196        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                         clock pessimism              0.000     2.010    
    SLICE_X83Y196        FDRE (Setup_fdre_C_D)       -0.009     2.001    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         data arrival                           5.069    
                         clock arrival                          2.001    
  -------------------------------------------------------------------
                         relative delay                         3.068    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.100     4.091    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X86Y196        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y196        FDRE (Prop_fdre_C_Q)         0.206     4.297 r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.162     4.460    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X89Y196        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.233     2.208    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X89Y196        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.000     2.208    
    SLICE_X89Y196        FDRE (Hold_fdre_C_D)         0.117     2.325    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           4.460    
                         clock arrival                          2.325    
  -------------------------------------------------------------------
                         relative delay                         2.135    



Id: 10
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out5_clockwiz     gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                                            Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.553      4.447


Slack (MET) :             4.447ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    3.120ns
  Reference Relative Delay:   2.085ns
  Relative CRPR:              0.481ns
  Actual Bus Skew:            0.553ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.208     4.432    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X75Y208        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y208        FDRE (Prop_fdre_C_Q)         0.223     4.655 r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.468     5.123    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X74Y208        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.070     1.982    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y208        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                         clock pessimism              0.000     1.982    
    SLICE_X74Y208        FDRE (Setup_fdre_C_D)        0.021     2.003    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         data arrival                           5.123    
                         clock arrival                          2.003    
  -------------------------------------------------------------------
                         relative delay                         3.120    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.073     4.064    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X71Y205        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y205        FDRE (Prop_fdre_C_Q)         0.178     4.242 r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.182     4.424    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X70Y205        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.211     2.186    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X70Y205        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     2.186    
    SLICE_X70Y205        FDRE (Hold_fdre_C_D)         0.153     2.339    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           4.424    
                         clock arrival                          2.339    
  -------------------------------------------------------------------
                         relative delay                         2.085    



Id: 11
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out5_clockwiz     gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                                            Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.490      4.510


Slack (MET) :             4.510ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    3.116ns
  Reference Relative Delay:   2.158ns
  Relative CRPR:              0.467ns
  Actual Bus Skew:            0.490ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.244     4.468    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X120Y188       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y188       FDRE (Prop_fdre_C_Q)         0.259     4.727 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.404     5.131    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X121Y188       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.112     2.024    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X121Y188       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.000     2.024    
    SLICE_X121Y188       FDRE (Setup_fdre_C_D)       -0.009     2.015    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           5.131    
                         clock arrival                          2.015    
  -------------------------------------------------------------------
                         relative delay                         3.116    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.160     4.151    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X123Y191       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y191       FDRE (Prop_fdre_C_Q)         0.178     4.329 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.249     4.578    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X122Y191       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.293     2.268    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X122Y191       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.268    
    SLICE_X122Y191       FDRE (Hold_fdre_C_D)         0.152     2.420    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.578    
                         clock arrival                          2.420    
  -------------------------------------------------------------------
                         relative delay                         2.158    



Id: 12
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out5_clockwiz     gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                                            Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.513      4.487


Slack (MET) :             4.487ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    3.123ns
  Reference Relative Delay:   2.143ns
  Relative CRPR:              0.467ns
  Actual Bus Skew:            0.513ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.248     4.472    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X118Y199       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y199       FDRE (Prop_fdre_C_Q)         0.236     4.708 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.385     5.093    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X118Y196       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.116     2.028    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X118Y196       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.028    
    SLICE_X118Y196       FDRE (Setup_fdre_C_D)       -0.058     1.970    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.093    
                         clock arrival                          1.970    
  -------------------------------------------------------------------
                         relative delay                         3.123    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.115     4.106    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X117Y197       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y197       FDRE (Prop_fdre_C_Q)         0.178     4.284 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.234     4.519    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X116Y194       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.248     2.223    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X116Y194       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     2.223    
    SLICE_X116Y194       FDRE (Hold_fdre_C_D)         0.153     2.376    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.519    
                         clock arrival                          2.376    
  -------------------------------------------------------------------
                         relative delay                         2.143    



Id: 13
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out5_clockwiz     clk_out4_clockwiz     Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.458      4.542


Slack (MET) :             4.542ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    0.930ns
  Reference Relative Delay:   0.000ns
  Relative CRPR:              0.472ns
  Actual Bus Skew:            0.458ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.243     4.467    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X115Y187       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y187       FDRE (Prop_fdre_C_Q)         0.204     4.671 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.377     5.048    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X115Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.111     4.102    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X115Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.105     4.208    
    SLICE_X115Y186       FDRE (Setup_fdre_C_D)       -0.090     4.118    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           5.048    
                         clock arrival                          4.118    
  -------------------------------------------------------------------
                         relative delay                         0.930    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.111     4.102    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X115Y187       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y187       FDRE (Prop_fdre_C_Q)         0.178     4.280 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.234     4.515    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X116Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.243     4.467    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X116Y186       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism             -0.105     4.361    
    SLICE_X116Y186       FDRE (Hold_fdre_C_D)         0.153     4.514    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           4.515    
                         clock arrival                          4.514    
  -------------------------------------------------------------------
                         relative delay                         0.000    



Id: 14
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                      clk_out5_clockwiz     Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.538      4.462


Slack (MET) :             4.462ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.152ns
  Reference Relative Delay:  -2.158ns
  Relative CRPR:              0.467ns
  Actual Bus Skew:            0.538ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.206     2.181    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X61Y172        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.204     2.385 r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.443     2.828    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y172        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.078     4.069    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y172        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     4.069    
    SLICE_X60Y172        FDRE (Setup_fdre_C_D)       -0.089     3.980    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.828    
                         clock arrival                          3.980    
  -------------------------------------------------------------------
                         relative delay                        -1.152    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.077     1.989    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X62Y172        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y172        FDRE (Prop_fdre_C_Q)         0.206     2.195 r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.226     2.421    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X62Y173        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.203     4.427    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X62Y173        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     4.427    
    SLICE_X62Y173        FDRE (Hold_fdre_C_D)         0.152     4.579    Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.421    
                         clock arrival                          4.579    
  -------------------------------------------------------------------
                         relative delay                        -2.158    



Id: 15
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                      clk_out5_clockwiz     Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                                                            Slow         0.549      4.451


Slack (MET) :             4.451ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.173ns
  Reference Relative Delay:  -2.190ns
  Relative CRPR:              0.467ns
  Actual Bus Skew:            0.549ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.211     2.186    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X59Y181        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y181        FDRE (Prop_fdre_C_Q)         0.204     2.390 r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.453     2.843    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X58Y181        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.082     4.073    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y181        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     4.073    
    SLICE_X58Y181        FDRE (Setup_fdre_C_D)       -0.057     4.016    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           2.843    
                         clock arrival                          4.016    
  -------------------------------------------------------------------
                         relative delay                        -1.173    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.083     1.995    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y182        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y182        FDRE (Prop_fdre_C_Q)         0.178     2.173 r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.225     2.398    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X56Y182        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.212     4.436    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y182        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.000     4.436    
    SLICE_X56Y182        FDRE (Hold_fdre_C_D)         0.152     4.588    Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           2.398    
                         clock arrival                          4.588    
  -------------------------------------------------------------------
                         relative delay                        -2.190    



Id: 16
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                      clk_out5_clockwiz     Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.539      4.461


Slack (MET) :             4.461ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.157ns
  Reference Relative Delay:  -2.184ns
  Relative CRPR:              0.488ns
  Actual Bus Skew:            0.539ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.217     2.192    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X69Y188        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y188        FDRE (Prop_fdre_C_Q)         0.204     2.396 r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.434     2.830    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X68Y188        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.085     4.076    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y188        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     4.076    
    SLICE_X68Y188        FDRE (Setup_fdre_C_D)       -0.089     3.987    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.830    
                         clock arrival                          3.987    
  -------------------------------------------------------------------
                         relative delay                        -1.157    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.087     1.999    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X69Y191        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y191        FDRE (Prop_fdre_C_Q)         0.178     2.177 r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.232     2.409    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X70Y191        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.218     4.442    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X70Y191        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     4.442    
    SLICE_X70Y191        FDRE (Hold_fdre_C_D)         0.152     4.594    Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.409    
                         clock arrival                          4.594    
  -------------------------------------------------------------------
                         relative delay                        -2.184    



Id: 17
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                      clk_out5_clockwiz     Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.473      4.527


Slack (MET) :             4.527ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.210ns
  Reference Relative Delay:  -2.214ns
  Relative CRPR:              0.531ns
  Actual Bus Skew:            0.473ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.217     2.192    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X60Y186        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y186        FDRE (Prop_fdre_C_Q)         0.204     2.396 r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.381     2.777    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X60Y187        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.087     4.078    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y187        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     4.078    
    SLICE_X60Y187        FDRE (Setup_fdre_C_D)       -0.092     3.986    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.777    
                         clock arrival                          3.986    
  -------------------------------------------------------------------
                         relative delay                        -1.210    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.087     1.999    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X60Y186        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y186        FDRE (Prop_fdre_C_Q)         0.178     2.177 r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.169     2.346    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X60Y188        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.218     4.442    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y188        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     4.442    
    SLICE_X60Y188        FDRE (Hold_fdre_C_D)         0.118     4.560    Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           2.346    
                         clock arrival                          4.560    
  -------------------------------------------------------------------
                         relative delay                        -2.214    



Id: 18
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                      clk_out5_clockwiz     Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.505      4.495


Slack (MET) :             4.495ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.228ns
  Reference Relative Delay:  -2.200ns
  Relative CRPR:              0.467ns
  Actual Bus Skew:            0.505ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.228     2.203    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X96Y183        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y183        FDRE (Prop_fdre_C_Q)         0.204     2.407 r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.362     2.769    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X97Y183        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.098     4.089    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X97Y183        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     4.089    
    SLICE_X97Y183        FDRE (Setup_fdre_C_D)       -0.093     3.996    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.769    
                         clock arrival                          3.996    
  -------------------------------------------------------------------
                         relative delay                        -1.228    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.100     2.012    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X101Y183       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y183       FDRE (Prop_fdre_C_Q)         0.178     2.190 r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.181     2.371    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X100Y183       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.229     4.453    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X100Y183       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     4.453    
    SLICE_X100Y183       FDRE (Hold_fdre_C_D)         0.118     4.571    Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.371    
                         clock arrival                          4.571    
  -------------------------------------------------------------------
                         relative delay                        -2.200    



Id: 19
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                      clk_out5_clockwiz     Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                                                                                                            Slow         0.600      4.400


Slack (MET) :             4.400ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.153ns
  Reference Relative Delay:  -2.141ns
  Relative CRPR:              0.388ns
  Actual Bus Skew:            0.600ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.229     2.204    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X82Y199        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y199        FDRE (Prop_fdre_C_Q)         0.236     2.440 r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.423     2.863    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X82Y200        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.082     4.073    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X82Y200        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     4.073    
    SLICE_X82Y200        FDRE (Setup_fdre_C_D)       -0.058     4.015    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.863    
                         clock arrival                          4.015    
  -------------------------------------------------------------------
                         relative delay                        -1.153    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.084     1.996    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X86Y202        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y202        FDRE (Prop_fdre_C_Q)         0.206     2.202 r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.221     2.423    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X85Y202        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.222     4.446    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X85Y202        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                         clock pessimism              0.000     4.446    
    SLICE_X85Y202        FDRE (Hold_fdre_C_D)         0.118     4.564    Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         data arrival                           2.423    
                         clock arrival                          4.564    
  -------------------------------------------------------------------
                         relative delay                        -2.141    



Id: 20
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                      clk_out5_clockwiz     Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                                                            Slow         0.534      4.466


Slack (MET) :             4.466ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.150ns
  Reference Relative Delay:  -2.173ns
  Relative CRPR:              0.489ns
  Actual Bus Skew:            0.534ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.248     2.223    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X116Y194       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y194       FDRE (Prop_fdre_C_Q)         0.236     2.459 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.406     2.865    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X117Y194       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.115     4.106    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X117Y194       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     4.106    
    SLICE_X117Y194       FDRE (Setup_fdre_C_D)       -0.092     4.014    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.865    
                         clock arrival                          4.014    
  -------------------------------------------------------------------
                         relative delay                        -1.150    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.115     2.027    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X113Y196       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y196       FDRE (Prop_fdre_C_Q)         0.178     2.205 r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.247     2.452    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X116Y196       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.248     4.472    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X116Y196       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.000     4.472    
    SLICE_X116Y196       FDRE (Hold_fdre_C_D)         0.153     4.625    Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           2.452    
                         clock arrival                          4.625    
  -------------------------------------------------------------------
                         relative delay                        -2.173    



Id: 21
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                      clk_out5_clockwiz     Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.673      4.327


Slack (MET) :             4.327ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:   -1.178ns
  Reference Relative Delay:  -2.146ns
  Relative CRPR:              0.295ns
  Actual Bus Skew:            0.673ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.882     0.882    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.975 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.248     2.223    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X118Y198       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y198       FDRE (Prop_fdre_C_Q)         0.236     2.459 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.408     2.867    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X118Y199       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.116     4.107    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X118Y199       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.107    
    SLICE_X118Y199       FDRE (Setup_fdre_C_D)       -0.063     4.044    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.867    
                         clock arrival                          4.044    
  -------------------------------------------------------------------
                         relative delay                        -1.178    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.829     0.829    gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.912 r  gtwizard_0_exdes_inst/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=6030, routed)        1.099     2.011    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X112Y200       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y200       FDRE (Prop_fdre_C_Q)         0.178     2.189 r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.244     2.433    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X113Y200       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.238     4.462    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X113Y200       FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     4.462    
    SLICE_X113Y200       FDRE (Hold_fdre_C_D)         0.118     4.580    Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.433    
                         clock arrival                          4.580    
  -------------------------------------------------------------------
                         relative delay                        -2.146    



Id: 22
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out4_clockwiz     clk_out5_clockwiz     Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.407      4.593


Slack (MET) :             4.593ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clockwiz)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    0.848ns
  Reference Relative Delay:   0.016ns
  Relative CRPR:              0.426ns
  Actual Bus Skew:            0.407ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.234     4.458    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X93Y192        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y192        FDRE (Prop_fdre_C_Q)         0.223     4.681 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.358     5.039    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X95Y192        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.103     4.094    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y192        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.105     4.200    
    SLICE_X95Y192        FDRE (Setup_fdre_C_D)       -0.009     4.191    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           5.039    
                         clock arrival                          4.191    
  -------------------------------------------------------------------
                         relative delay                         0.848    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out4_clockwiz
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout4_buf/O
                         net (fo=243, routed)         1.104     4.095    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X99Y193        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y193        FDRE (Prop_fdre_C_Q)         0.178     4.273 r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.249     4.522    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X98Y193        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.236     4.460    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X98Y193        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism             -0.105     4.354    
    SLICE_X98Y193        FDRE (Hold_fdre_C_D)         0.152     4.506    Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           4.522    
                         clock arrival                          4.506    
  -------------------------------------------------------------------
                         relative delay                         0.016    



Id: 23
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 5.000
Requirement: 5.000ns
Endpoints: 14

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out5_clockwiz     clk_out3_clockwiz     Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                                                                                                            Slow         0.610      4.390


Slack (MET) :             4.390ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    0.997ns
  Reference Relative Delay:  -0.064ns
  Relative CRPR:              0.451ns
  Actual Bus Skew:            0.610ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.455     4.679    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y142        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_fdre_C_Q)         0.236     4.915 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.408     5.323    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X43Y142        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.321     4.312    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y142        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.105     4.418    
    SLICE_X43Y142        FDRE (Setup_fdre_C_D)       -0.092     4.326    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           5.323    
                         clock arrival                          4.326    
  -------------------------------------------------------------------
                         relative delay                         0.997    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.322     4.313    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X45Y145        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.178     4.491 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.169     4.661    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X46Y145        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.454     4.678    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X46Y145        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                         clock pessimism             -0.105     4.572    
    SLICE_X46Y145        FDRE (Hold_fdre_C_D)         0.152     4.724    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         data arrival                           4.661    
                         clock arrival                          4.724    
  -------------------------------------------------------------------
                         relative delay                        -0.064    



Id: 24
set_bus_skew -from [get_cells [list {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[16]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]}]] -to [get_cells [list {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][16]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]] 5.000
Requirement: 5.000ns
Endpoints: 14

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out3_clockwiz     clk_out5_clockwiz     Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
                                                                                                            Slow         0.492      4.508


Slack (MET) :             4.508ns  (requirement - actual skew)
  Endpoint Source:        Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz)
  Endpoint Destination:   Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Reference Source:       Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clockwiz)
  Reference Destination:  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            5.000ns
  Endpoint Relative Delay:    0.971ns
  Reference Relative Delay:   0.029ns
  Relative CRPR:              0.450ns
  Actual Bus Skew:            0.492ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.383     4.607    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X52Y130        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y130        FDRE (Prop_fdre_C_Q)         0.259     4.866 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.440     5.306    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X59Y126        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.247     4.238    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y126        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.105     4.344    
    SLICE_X59Y126        FDRE (Setup_fdre_C_D)       -0.009     4.335    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           5.306    
                         clock arrival                          4.335    
  -------------------------------------------------------------------
                         relative delay                         0.971    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out3_clockwiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout3_buf/O
                         net (fo=3135, routed)        1.252     4.243    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X56Y130        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_fdre_C_Q)         0.206     4.449 r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[16]/Q
                         net (fo=1, routed)           0.233     4.683    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[16]
    SLICE_X58Y130        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out5_clockwiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout5_buf/O
                         net (fo=1353, routed)        1.382     4.606    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X58Y130        FDRE                                         r  Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/C
                         clock pessimism             -0.105     4.500    
    SLICE_X58Y130        FDRE (Hold_fdre_C_D)         0.153     4.653    Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][16]
  -------------------------------------------------------------------
                         data arrival                           4.683    
                         clock arrival                          4.653    
  -------------------------------------------------------------------
                         relative delay                         0.029    



Id: 25
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      clk_out2_clockwiz     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                                                                                                            Slow         0.379     19.621


Slack (MET) :             19.621ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    0.658ns
  Reference Relative Delay:  -0.572ns
  Relative CRPR:              0.851ns
  Actual Bus Skew:            0.379ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y155        FDCE (Prop_fdce_C_Q)         0.204     4.363 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.289     4.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X51Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.091     4.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X51Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     4.082    
    SLICE_X51Y154        FDCE (Setup_fdce_C_D)       -0.089     3.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.652    
                         clock arrival                          3.993    
  -------------------------------------------------------------------
                         relative delay                         0.658    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407     2.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.150     3.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X48Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDCE (Prop_fdce_C_Q)         0.178     3.818 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.234     4.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.282     4.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X48Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     4.506    
    SLICE_X48Y154        FDCE (Hold_fdce_C_D)         0.118     4.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.052    
                         clock arrival                          4.624    
  -------------------------------------------------------------------
                         relative delay                        -0.572    



Id: 26
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clockwiz     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                                                                                                            Slow         0.470     19.530


Slack (MET) :             19.530ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.601ns
  Reference Relative Delay:   0.235ns
  Relative CRPR:              0.895ns
  Actual Bus Skew:            0.470ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.222     4.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X50Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154        FDCE (Prop_fdce_C_Q)         0.236     4.682 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.440     5.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X50Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407     2.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.090     3.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.000     3.580    
    SLICE_X50Y156        FDCE (Setup_fdce_C_D)       -0.059     3.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         data arrival                           5.122    
                         clock arrival                          3.521    
  -------------------------------------------------------------------
                         relative delay                         1.601    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.091     4.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X51Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDCE (Prop_fdce_C_Q)         0.178     4.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.252     4.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X51Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     4.159    
    SLICE_X51Y155        FDCE (Hold_fdce_C_D)         0.118     4.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.512    
                         clock arrival                          4.277    
  -------------------------------------------------------------------
                         relative delay                         0.235    



Id: 27
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out2_clockwiz     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.747     19.253


Slack (MET) :             19.253ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    1.780ns
  Reference Relative Delay:   0.255ns
  Relative CRPR:              0.778ns
  Actual Bus Skew:            0.747ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.394     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y149        FDCE (Prop_fdce_C_Q)         0.236     4.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.419     5.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X51Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407     2.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     3.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X51Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     3.581    
    SLICE_X51Y150        FDCE (Setup_fdce_C_D)       -0.089     3.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           5.272    
                         clock arrival                          3.492    
  -------------------------------------------------------------------
                         relative delay                         1.780    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.091     4.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y150        FDCE (Prop_fdce_C_Q)         0.206     4.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.306     4.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X49Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.282     4.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X49Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     4.219    
    SLICE_X49Y150        FDCE (Hold_fdce_C_D)         0.121     4.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           4.595    
                         clock arrival                          4.340    
  -------------------------------------------------------------------
                         relative delay                         0.255    



Id: 28
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                      clk_out2_clockwiz     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                                                                                                            Slow         0.570     19.430


Slack (MET) :             19.430ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clockwiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    0.645ns
  Reference Relative Delay:  -0.749ns
  Relative CRPR:              0.823ns
  Actual Bus Skew:            0.570ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.844     2.844    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.222     4.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X51Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y150        FDCE (Prop_fdce_C_Q)         0.223     4.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.366     4.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X50Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.173     2.908    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.083     2.991 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.436     4.427    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.193     1.234 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.674     2.908    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     2.991 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.091     4.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X50Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     4.082    
    SLICE_X50Y150        FDCE (Setup_fdce_C_D)        0.021     4.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.748    
                         clock arrival                          4.103    
  -------------------------------------------------------------------
                         relative delay                         0.645    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.407     2.407    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.091     3.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X51Y150        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y150        FDCE (Prop_fdce_C_Q)         0.178     3.759 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.228     3.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X51Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clockwiz rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    global_clock_reset_inst/SYS_CLK_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  global_clock_reset_inst/IBUFDS_inst/O
                         net (fo=2, routed)           2.299     3.131    global_clock_reset_inst_n_12
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.093     3.224 r  clockwiz_inst_i_1/O
                         net (fo=20, routed)          1.592     4.816    global_clock_reset_inst/clockwiz_inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.476     1.340 r  global_clock_reset_inst/clockwiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.131    global_clock_reset_inst/clockwiz_inst/inst/clk_out2_clockwiz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.224 r  global_clock_reset_inst/clockwiz_inst/inst/clkout2_buf/O
                         net (fo=3509, routed)        1.394     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     4.618    
    SLICE_X51Y149        FDCE (Hold_fdce_C_D)         0.118     4.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.987    
                         clock arrival                          4.736    
  -------------------------------------------------------------------
                         relative delay                        -0.749    



