<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3704" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3704{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3704{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3704{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3704{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_3704{left:154px;bottom:1084px;letter-spacing:-0.09px;word-spacing:0.02px;}
#t6_3704{left:69px;bottom:1062px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3704{left:69px;bottom:1045px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#t8_3704{left:69px;bottom:1028px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t9_3704{left:69px;bottom:1011px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3704{left:69px;bottom:995px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_3704{left:69px;bottom:936px;letter-spacing:0.13px;}
#tc_3704{left:151px;bottom:936px;letter-spacing:0.16px;word-spacing:0.01px;}
#td_3704{left:69px;bottom:886px;letter-spacing:-0.09px;}
#te_3704{left:155px;bottom:886px;letter-spacing:-0.09px;word-spacing:0.02px;}
#tf_3704{left:69px;bottom:864px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tg_3704{left:69px;bottom:847px;letter-spacing:-0.13px;word-spacing:-0.66px;}
#th_3704{left:69px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_3704{left:69px;bottom:813px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tj_3704{left:69px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#tk_3704{left:69px;bottom:774px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_3704{left:69px;bottom:757px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tm_3704{left:69px;bottom:740px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#tn_3704{left:69px;bottom:723px;letter-spacing:-0.19px;word-spacing:-0.47px;}
#to_3704{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3704{left:69px;bottom:684px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_3704{left:69px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_3704{left:69px;bottom:644px;letter-spacing:-0.19px;}
#ts_3704{left:69px;bottom:594px;letter-spacing:-0.09px;}
#tt_3704{left:155px;bottom:594px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tu_3704{left:69px;bottom:571px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tv_3704{left:69px;bottom:554px;letter-spacing:-0.14px;}
#tw_3704{left:69px;bottom:232px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tx_3704{left:69px;bottom:215px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_3704{left:69px;bottom:165px;letter-spacing:-0.09px;}
#tz_3704{left:154px;bottom:165px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t10_3704{left:69px;bottom:143px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3704{left:69px;bottom:126px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t12_3704{left:69px;bottom:109px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_3704{left:202px;bottom:507px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t14_3704{left:288px;bottom:507px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t15_3704{left:75px;bottom:484px;letter-spacing:-0.14px;}
#t16_3704{left:314px;bottom:484px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t17_3704{left:75px;bottom:460px;letter-spacing:-0.17px;}
#t18_3704{left:314px;bottom:460px;letter-spacing:-0.18px;}
#t19_3704{left:75px;bottom:435px;letter-spacing:-0.16px;}
#t1a_3704{left:314px;bottom:435px;letter-spacing:-0.15px;}
#t1b_3704{left:75px;bottom:411px;letter-spacing:-0.17px;}
#t1c_3704{left:314px;bottom:411px;letter-spacing:-0.15px;}
#t1d_3704{left:75px;bottom:386px;letter-spacing:-0.16px;}
#t1e_3704{left:314px;bottom:386px;letter-spacing:-0.15px;}
#t1f_3704{left:75px;bottom:362px;letter-spacing:-0.16px;}
#t1g_3704{left:314px;bottom:362px;letter-spacing:-0.15px;}
#t1h_3704{left:75px;bottom:338px;letter-spacing:-0.17px;}
#t1i_3704{left:314px;bottom:338px;letter-spacing:-0.16px;}
#t1j_3704{left:75px;bottom:313px;letter-spacing:-0.16px;}
#t1k_3704{left:314px;bottom:313px;letter-spacing:-0.14px;}
#t1l_3704{left:75px;bottom:289px;letter-spacing:-0.17px;}
#t1m_3704{left:314px;bottom:289px;letter-spacing:-0.16px;}

.s1_3704{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3704{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3704{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3704{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3704{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3704{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3704{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3704{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3704" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3704Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3704" style="-webkit-user-select: none;"><object width="935" height="1210" data="3704/3704.svg" type="image/svg+xml" id="pdf3704" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3704" class="t s1_3704">19-4 </span><span id="t2_3704" class="t s1_3704">Vol. 3B </span>
<span id="t3_3704" class="t s2_3704">LAST BRANCH RECORDS </span>
<span id="t4_3704" class="t s3_3704">19.1.2.5 </span><span id="t5_3704" class="t s3_3704">CPL Filtering </span>
<span id="t6_3704" class="t s4_3704">Software must opt in to which CPL(s) will have branches recorded. If IA32_LBR_CTL.OS=1, then branches in </span>
<span id="t7_3704" class="t s4_3704">CPL=0 can be recorded. If IA32_LBR_CTL.USR=1, then branches in CPL&gt;0 can be recorded. For operations which </span>
<span id="t8_3704" class="t s4_3704">change the CPL, the operation is recorded in LBRs only if the CPL at the end of the operation is enabled for LBR </span>
<span id="t9_3704" class="t s4_3704">recording. In cases where the CPL transitions from a value that is filtered out to a value that is enabled for LBR </span>
<span id="ta_3704" class="t s4_3704">recording, the FROM_IP address for the recorded CPL transition branch or event will be 0FFFFFFFFFFFFFFFFH. </span>
<span id="tb_3704" class="t s5_3704">19.1.3 </span><span id="tc_3704" class="t s5_3704">Record Data </span>
<span id="td_3704" class="t s3_3704">19.1.3.1 </span><span id="te_3704" class="t s3_3704">IP Fields </span>
<span id="tf_3704" class="t s4_3704">The source and destination IP values in IA32_LBR_x_[FROM|TO]_IP and IA32_LER_x_[FROM|TO]_IP may hold </span>
<span id="tg_3704" class="t s4_3704">effective IPs or linear IPs (LIPs), depending on the processor generation. The effective IP is the offset from the CS </span>
<span id="th_3704" class="t s4_3704">base address, while LIP includes the CS base address. Which IP type is used is indicated in CPUID.(EAX=01CH, </span>
<span id="ti_3704" class="t s4_3704">ECX=0):EAX[bit 31]. </span>
<span id="tj_3704" class="t s4_3704">The value read from this field will always be canonical. Note that this includes the case where a canonical violation </span>
<span id="tk_3704" class="t s4_3704">(#GP) results from executing sequential code that runs precisely to the end of the lower canonical address space </span>
<span id="tl_3704" class="t s4_3704">(where IP[63:MAXLINADDR-1] is 0, but IP[MAXLINADDR-2:0] is all ones). In this case, the FROM_IP will hold the </span>
<span id="tm_3704" class="t s4_3704">lowest canonical address in the upper canonical space, such that IP[63:MAXLINADDR-1] is all ones, and IP[MAXLI- </span>
<span id="tn_3704" class="t s4_3704">NADDR-2:0] is 0. </span>
<span id="to_3704" class="t s4_3704">In some cases, due to CPL filtering, the FROM_IP of the recorded operation may be filtered out. In this case </span>
<span id="tp_3704" class="t s4_3704">0FFFFFFFFFFFFFFFFH will be recorded. See Section 19.1.2.5 for details. </span>
<span id="tq_3704" class="t s4_3704">Writes of these fields will be forced canonical, such that the processor ignores the value written to the upper bits </span>
<span id="tr_3704" class="t s4_3704">(IP[63:MAXLINADDR-1]). </span>
<span id="ts_3704" class="t s3_3704">19.1.3.2 </span><span id="tt_3704" class="t s3_3704">Branch Types </span>
<span id="tu_3704" class="t s4_3704">The IA32_LBR_x_INFO.BR_TYPE and IA32_LER_INFO.BR_TYPE fields encode the branch types as shown in Table </span>
<span id="tv_3704" class="t s4_3704">19-3. </span>
<span id="tw_3704" class="t s4_3704">For a list of branch operations that fall into the categories above, see Table 19-2. In future generations, BR_TYPE </span>
<span id="tx_3704" class="t s4_3704">bits 2:0 may be used to distinguish between differing types of OTHER_BRANCH. </span>
<span id="ty_3704" class="t s3_3704">19.1.3.3 </span><span id="tz_3704" class="t s3_3704">Cycle Time </span>
<span id="t10_3704" class="t s4_3704">Each time an operation is recorded in an LBR, the value of the LBR cycle timer is recorded in </span>
<span id="t11_3704" class="t s4_3704">IA32_LBR_x_INFO.CYC_CNT. The LBR cycle timer is a saturating counter that counts at the processor clock rate. </span>
<span id="t12_3704" class="t s4_3704">Each time an operation is recorded in an LBR, the counter is reset but continues counting. </span>
<span id="t13_3704" class="t s6_3704">Table 19-3. </span><span id="t14_3704" class="t s6_3704">IA32_LBR_x_INFO and IA32_LER_INFO Branch Type Encodings </span>
<span id="t15_3704" class="t s7_3704">Encoding </span><span id="t16_3704" class="t s7_3704">Branch Type </span>
<span id="t17_3704" class="t s8_3704">0000B </span><span id="t18_3704" class="t s8_3704">COND </span>
<span id="t19_3704" class="t s8_3704">0001B </span><span id="t1a_3704" class="t s8_3704">NEAR_IND_JMP </span>
<span id="t1b_3704" class="t s8_3704">0010B </span><span id="t1c_3704" class="t s8_3704">NEAR_REL_JMP </span>
<span id="t1d_3704" class="t s8_3704">0011B </span><span id="t1e_3704" class="t s8_3704">NEAR_IND_CALL </span>
<span id="t1f_3704" class="t s8_3704">0100B </span><span id="t1g_3704" class="t s8_3704">NEAR_REL_CALL </span>
<span id="t1h_3704" class="t s8_3704">0101B </span><span id="t1i_3704" class="t s8_3704">NEAR_RET </span>
<span id="t1j_3704" class="t s8_3704">011xB </span><span id="t1k_3704" class="t s8_3704">Reserved </span>
<span id="t1l_3704" class="t s8_3704">1xxxB </span><span id="t1m_3704" class="t s8_3704">OTHER_BRANCH </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
