// Seed: 108807891
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = -1'h0 & id_1;
  assign module_3.type_15 = 0;
endmodule
module module_1;
  always $display(id_1);
  uwire id_2, id_3, id_4, id_5;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_1 = 0;
  always_comb $display;
  assign id_4 = -1;
endmodule
module module_2 (
    output tri0 id_0,
    input  tri0 id_1,
    output tri0 id_2
);
  wire id_4 = id_4;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    output supply1 id_0,
    output tri1 id_1,
    output wor id_2,
    output wor id_3
);
  supply0 id_6;
  xor primCall (id_3, id_6, id_8, id_7);
  wire id_7;
  wire id_8;
  assign id_6 = 1;
  module_0 modCall_1 (id_6);
  assign id_3 = 1;
  wire id_9, id_10;
  wire id_11;
endmodule
