Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cycloneive
Quartus root          :  /opt/intelFPGA/18.1_lite/quartus/linux64/
Quartus sim root      :  /opt/intelFPGA/18.1_lite/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script /opt/intelFPGA/18.1_lite/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File projet_vhdl_run_msim_rtl_verilog.do already exists - backing up current file as projet_vhdl_run_msim_rtl_verilog.do.bak
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
