#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc368403b80 .scope module, "RegFile_sim" "RegFile_sim" 2 5;
 .timescale 0 0;
v0x7fc368618360_0 .var "CLK", 0 0;
v0x7fc368618420_0 .var "DBDataSrc", 0 0;
v0x7fc3686184b0_0 .net "Data1", 31 0, L_0x7fc3686194d0;  1 drivers
v0x7fc368618540_0 .net "Data2", 31 0, L_0x7fc368619840;  1 drivers
v0x7fc3686185d0_0 .var "Opcode", 5 0;
v0x7fc3686186a0_0 .var "RegDst", 0 0;
v0x7fc368618750_0 .var "RegWre", 0 0;
v0x7fc368618800_0 .var "dataFromALU", 31 0;
v0x7fc3686188b0_0 .var "dataFromRW", 31 0;
v0x7fc3686189e0_0 .var "im", 10 0;
v0x7fc368618a70_0 .var "rd", 4 0;
v0x7fc368618b00_0 .var "rs", 4 0;
v0x7fc368618bb0_0 .var "rt", 4 0;
S_0x7fc368408f60 .scope module, "uut" "RegisterFile" 2 17, 3 1 0, S_0x7fc368403b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RegDst"
    .port_info 2 /INPUT 1 "RegWre"
    .port_info 3 /INPUT 1 "DBDataSrc"
    .port_info 4 /INPUT 6 "Opcode"
    .port_info 5 /INPUT 5 "rs"
    .port_info 6 /INPUT 5 "rt"
    .port_info 7 /INPUT 5 "rd"
    .port_info 8 /INPUT 11 "im"
    .port_info 9 /INPUT 32 "dataFromALU"
    .port_info 10 /INPUT 32 "dataFromRW"
    .port_info 11 /OUTPUT 32 "Data1"
    .port_info 12 /OUTPUT 32 "Data2"
L_0x7fc368619840 .functor BUFZ 32, L_0x7fc368619670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc368409270_0 .net "CLK", 0 0, v0x7fc368618360_0;  1 drivers
v0x7fc368616e90_0 .net "DBDataSrc", 0 0, v0x7fc368618420_0;  1 drivers
v0x7fc368616f40_0 .net "Data1", 31 0, L_0x7fc3686194d0;  alias, 1 drivers
v0x7fc368616ff0_0 .net "Data2", 31 0, L_0x7fc368619840;  alias, 1 drivers
v0x7fc368617080_0 .net "Opcode", 5 0, v0x7fc3686185d0_0;  1 drivers
v0x7fc368617170_0 .net "RegDst", 0 0, v0x7fc3686186a0_0;  1 drivers
v0x7fc368617210_0 .net "RegWre", 0 0, v0x7fc368618750_0;  1 drivers
v0x7fc3686172b0_0 .net *"_s10", 31 0, L_0x7fc368619100;  1 drivers
L_0x10513f050 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc368617360_0 .net *"_s13", 26 0, L_0x10513f050;  1 drivers
v0x7fc368617470_0 .net *"_s14", 31 0, L_0x7fc368619250;  1 drivers
v0x7fc368617520_0 .net *"_s16", 6 0, L_0x7fc368619310;  1 drivers
L_0x10513f098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc3686175d0_0 .net *"_s19", 1 0, L_0x10513f098;  1 drivers
v0x7fc368617680_0 .net *"_s22", 31 0, L_0x7fc368619670;  1 drivers
v0x7fc368617730_0 .net *"_s24", 6 0, L_0x7fc368619760;  1 drivers
L_0x10513f0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc3686177e0_0 .net *"_s27", 1 0, L_0x10513f0e0;  1 drivers
L_0x10513f008 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7fc368617890_0 .net/2u *"_s4", 5 0, L_0x10513f008;  1 drivers
v0x7fc368617940_0 .net *"_s6", 0 0, L_0x7fc368618f40;  1 drivers
v0x7fc368617ad0_0 .net *"_s9", 4 0, L_0x7fc368619060;  1 drivers
v0x7fc368617b60_0 .net "dataFromALU", 31 0, v0x7fc368618800_0;  1 drivers
v0x7fc368617c00_0 .net "dataFromRW", 31 0, v0x7fc3686188b0_0;  1 drivers
v0x7fc368617cb0_0 .var/i "i", 31 0;
v0x7fc368617d60_0 .net "im", 10 0, v0x7fc3686189e0_0;  1 drivers
v0x7fc368617e10_0 .net "rd", 4 0, v0x7fc368618a70_0;  1 drivers
v0x7fc368617ec0 .array "register", 31 0, 31 0;
v0x7fc368617f60_0 .net "rs", 4 0, v0x7fc368618b00_0;  1 drivers
v0x7fc368618010_0 .net "rt", 4 0, v0x7fc368618bb0_0;  1 drivers
v0x7fc3686180c0_0 .net "writeData", 31 0, L_0x7fc368618de0;  1 drivers
v0x7fc368618170_0 .net "writeReg", 4 0, L_0x7fc368618c60;  1 drivers
E_0x7fc368402cd0/0 .event edge, v0x7fc3686180c0_0, v0x7fc368618170_0, v0x7fc368616e90_0, v0x7fc368617210_0;
E_0x7fc368402cd0/1 .event edge, v0x7fc368617170_0;
E_0x7fc368402cd0/2 .event negedge, v0x7fc368409270_0;
E_0x7fc368402cd0 .event/or E_0x7fc368402cd0/0, E_0x7fc368402cd0/1, E_0x7fc368402cd0/2;
L_0x7fc368618c60 .functor MUXZ 5, v0x7fc368618bb0_0, v0x7fc368618a70_0, v0x7fc3686186a0_0, C4<>;
L_0x7fc368618de0 .functor MUXZ 32, v0x7fc368618800_0, v0x7fc3686188b0_0, v0x7fc368618420_0, C4<>;
L_0x7fc368618f40 .cmp/eq 6, v0x7fc3686185d0_0, L_0x10513f008;
L_0x7fc368619060 .part v0x7fc3686189e0_0, 6, 5;
L_0x7fc368619100 .concat [ 5 27 0 0], L_0x7fc368619060, L_0x10513f050;
L_0x7fc368619250 .array/port v0x7fc368617ec0, L_0x7fc368619310;
L_0x7fc368619310 .concat [ 5 2 0 0], v0x7fc368618b00_0, L_0x10513f098;
L_0x7fc3686194d0 .functor MUXZ 32, L_0x7fc368619250, L_0x7fc368619100, L_0x7fc368618f40, C4<>;
L_0x7fc368619670 .array/port v0x7fc368617ec0, L_0x7fc368619760;
L_0x7fc368619760 .concat [ 5 2 0 0], v0x7fc368618bb0_0, L_0x10513f0e0;
    .scope S_0x7fc368408f60;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc368617cb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fc368617cb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fc368617cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc368617ec0, 0, 4;
    %load/vec4 v0x7fc368617cb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fc368617cb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7fc368408f60;
T_1 ;
    %wait E_0x7fc368402cd0;
    %load/vec4 v0x7fc368617210_0;
    %load/vec4 v0x7fc368618170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fc3686180c0_0;
    %load/vec4 v0x7fc368618170_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc368617ec0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc368403b80;
T_2 ;
    %delay 15, 0;
    %load/vec4 v0x7fc368618360_0;
    %nor/r;
    %store/vec4 v0x7fc368618360_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc368403b80;
T_3 ;
    %vpi_call 2 38 "$dumpfile", "RegisterFile.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc368403b80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc368618360_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc368618360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc3686186a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc368618750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc368618420_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fc3686185d0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc368618b00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fc368618bb0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fc368618a70_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7fc3686189e0_0, 0, 11;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc368618800_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fc3686188b0_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc3686186a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc368618750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc368618420_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fc3686185d0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fc368618b00_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fc368618bb0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fc368618a70_0, 0, 5;
    %pushi/vec4 10, 0, 11;
    %store/vec4 v0x7fc3686189e0_0, 0, 11;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fc368618800_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fc3686188b0_0, 0, 32;
    %vpi_call 2 72 "$stop" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterFile_Test.v";
    "./RegisterFile.v";
