{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 13:58:33 2020 " "Info: Processing started: Tue Sep 29 13:58:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab_2 -c lab_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab_2 -c lab_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "block2.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/block2.bdf" { { 152 -88 80 168 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter9:inst15\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] register lpm_counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_cvi:auto_generated\|safe_q\[2\] 296.03 MHz 3.378 ns Internal " "Info: Clock \"clk\" has Internal fmax of 296.03 MHz between source register \"lpm_counter9:inst15\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]\" and destination register \"lpm_counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_cvi:auto_generated\|safe_q\[2\]\" (period= 3.378 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.505 ns + Longest register register " "Info: + Longest register to register delay is 1.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter9:inst15\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] 1 REG LCFF_X27_Y17_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y17_N21; Fanout = 4; REG Node = 'lpm_counter9:inst15\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.272 ns) 0.535 ns inst16 2 COMB LCCOMB_X27_Y17_N26 3 " "Info: 2: + IC(0.263 ns) + CELL(0.272 ns) = 0.535 ns; Loc. = LCCOMB_X27_Y17_N26; Fanout = 3; COMB Node = 'inst16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] inst16 } "NODE_NAME" } } { "block2.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/block2.bdf" { { 384 392 456 432 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.746 ns) 1.505 ns lpm_counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_cvi:auto_generated\|safe_q\[2\] 3 REG LCFF_X27_Y17_N5 3 " "Info: 3: + IC(0.224 ns) + CELL(0.746 ns) = 1.505 ns; Loc. = LCFF_X27_Y17_N5; Fanout = 3; REG Node = 'lpm_counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_cvi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { inst16 lpm_counter8:inst14|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_cvi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/db/cntr_cvi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 67.64 % ) " "Info: Total cell delay = 1.018 ns ( 67.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.487 ns ( 32.36 % ) " "Info: Total interconnect delay = 0.487 ns ( 32.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] inst16 lpm_counter8:inst14|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.505 ns" { lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} inst16 {} lpm_counter8:inst14|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[2] {} } { 0.000ns 0.263ns 0.224ns } { 0.000ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.478 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "block2.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/block2.bdf" { { 152 -88 80 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "block2.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/block2.bdf" { { 152 -88 80 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns lpm_counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_cvi:auto_generated\|safe_q\[2\] 3 REG LCFF_X27_Y17_N5 3 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X27_Y17_N5; Fanout = 3; REG Node = 'lpm_counter8:inst14\|lpm_counter:lpm_counter_component\|cntr_cvi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl lpm_counter8:inst14|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_cvi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/db/cntr_cvi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl lpm_counter8:inst14|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter8:inst14|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.478 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "block2.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/block2.bdf" { { 152 -88 80 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "block2.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/block2.bdf" { { 152 -88 80 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns lpm_counter9:inst15\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\] 3 REG LCFF_X27_Y17_N21 4 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X27_Y17_N21; Fanout = 4; REG Node = 'lpm_counter9:inst15\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl lpm_counter8:inst14|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter8:inst14|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_cvi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/db/cntr_cvi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/db/cntr_poi.tdf" 61 8 0 } } { "db/cntr_cvi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/db/cntr_cvi.tdf" 61 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] inst16 lpm_counter8:inst14|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.505 ns" { lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} inst16 {} lpm_counter8:inst14|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[2] {} } { 0.000ns 0.263ns 0.224ns } { 0.000ns 0.272ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl lpm_counter8:inst14|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter8:inst14|lpm_counter:lpm_counter_component|cntr_cvi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk end10 lpm_counter9:inst15\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[1\] 6.506 ns register " "Info: tco from clock \"clk\" to destination pin \"end10\" through register \"lpm_counter9:inst15\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[1\]\" is 6.506 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "block2.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/block2.bdf" { { 152 -88 80 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "block2.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/block2.bdf" { { 152 -88 80 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns lpm_counter9:inst15\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[1\] 3 REG LCFF_X27_Y17_N19 5 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X27_Y17_N19; Fanout = 5; REG Node = 'lpm_counter9:inst15\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_poi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.934 ns + Longest register pin " "Info: + Longest register to pin delay is 3.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter9:inst15\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[1\] 1 REG LCFF_X27_Y17_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y17_N19; Fanout = 5; REG Node = 'lpm_counter9:inst15\|lpm_counter:lpm_counter_component\|cntr_poi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_poi.tdf" "" { Text "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/db/cntr_poi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.378 ns) 0.814 ns inst18 2 COMB LCCOMB_X27_Y17_N8 4 " "Info: 2: + IC(0.436 ns) + CELL(0.378 ns) = 0.814 ns; Loc. = LCCOMB_X27_Y17_N8; Fanout = 4; COMB Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] inst18 } "NODE_NAME" } } { "block2.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/block2.bdf" { { 312 1096 1160 360 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(1.982 ns) 3.934 ns end10 3 PIN PIN_A8 0 " "Info: 3: + IC(1.138 ns) + CELL(1.982 ns) = 3.934 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'end10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.120 ns" { inst18 end10 } "NODE_NAME" } } { "block2.bdf" "" { Schematic "C:/Users/mipro/Desktop/labs5thSem/SIFO/lab_2/block2.bdf" { { 328 1264 1440 344 "end10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.360 ns ( 59.99 % ) " "Info: Total cell delay = 2.360 ns ( 59.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.574 ns ( 40.01 % ) " "Info: Total interconnect delay = 1.574 ns ( 40.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] inst18 end10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.934 ns" { lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] {} inst18 {} end10 {} } { 0.000ns 0.436ns 1.138ns } { 0.000ns 0.378ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] inst18 end10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.934 ns" { lpm_counter9:inst15|lpm_counter:lpm_counter_component|cntr_poi:auto_generated|safe_q[1] {} inst18 {} end10 {} } { 0.000ns 0.436ns 1.138ns } { 0.000ns 0.378ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 13:58:33 2020 " "Info: Processing ended: Tue Sep 29 13:58:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
