{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1652525558973 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TKLLS EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"TKLLS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652525559063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652525559092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652525559092 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652525559439 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652525559468 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652525560231 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1652525560231 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652525560231 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 25465 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652525560276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 25466 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652525560276 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 25467 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1652525560276 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652525560276 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[7\] " "Pin O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[7] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 640 776 792 816 "O" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8602 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[6\] " "Pin O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[6] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 640 776 792 816 "O" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8603 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[5\] " "Pin O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[5] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 640 776 792 816 "O" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8604 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[4\] " "Pin O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[4] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 640 776 792 816 "O" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8605 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[3\] " "Pin O\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[3] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 640 776 792 816 "O" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8606 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[2\] " "Pin O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[2] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 640 776 792 816 "O" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8607 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[1\] " "Pin O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[1] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 640 776 792 816 "O" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8608 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "O\[0\] " "Pin O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { O[0] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 640 776 792 816 "O" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8609 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Empty " "Pin Empty not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Empty } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 832 520 696 848 "Empty" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8618 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Full " "Pin Full not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Full } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 1112 520 696 1128 "Full" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Full } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8621 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN " "Pin EN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EN } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 560 -464 -296 576 "EN" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8619 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Push/Pop " "Pin Push/Pop not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Push/Pop } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 488 -456 -288 504 "Push/Pop" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Push/Pop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8620 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 448 -80 88 464 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8623 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 280 -80 88 296 "Reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8622 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[7\] " "Pin I\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I[7] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 288 776 792 456 "I" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8610 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[6\] " "Pin I\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I[6] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 288 776 792 456 "I" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8611 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[5\] " "Pin I\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I[5] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 288 776 792 456 "I" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8612 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[4\] " "Pin I\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I[4] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 288 776 792 456 "I" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8613 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[3\] " "Pin I\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I[3] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 288 776 792 456 "I" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8614 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[2\] " "Pin I\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I[2] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 288 776 792 456 "I" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8615 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[1\] " "Pin I\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I[1] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 288 776 792 456 "I" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8616 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[0\] " "Pin I\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { I[0] } } } { "TKLLS.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/TKLLS.bdf" { { 288 776 792 456 "I" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8617 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1652525560708 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1652525560708 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8064 " "TimeQuest Timing Analyzer is analyzing 8064 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1652525561844 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TKLLS.sdc " "Synopsys Design Constraints File file not found: 'TKLLS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652525561878 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652525561885 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\[0\]~3  from: datac  to: combout " "Cell: inst3\|inst3\[0\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1652525562089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\[1\]~7  from: datac  to: combout " "Cell: inst3\|inst3\[1\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1652525562089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\[2\]~5  from: datac  to: combout " "Cell: inst3\|inst3\[2\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1652525562089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\[3\]~11  from: datac  to: combout " "Cell: inst3\|inst3\[3\]~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1652525562089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\[4\]~9  from: datac  to: combout " "Cell: inst3\|inst3\[4\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1652525562089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\[5\]~15  from: datac  to: combout " "Cell: inst3\|inst3\[5\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1652525562089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\[6\]~13  from: datac  to: combout " "Cell: inst3\|inst3\[6\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1652525562089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\[7\]~19  from: datac  to: combout " "Cell: inst3\|inst3\[7\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1652525562089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\[8\]~17  from: datac  to: combout " "Cell: inst3\|inst3\[8\]~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1652525562089 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1652525562089 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652525562258 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst17\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst17\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562947 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst2|MemoryCell:inst17|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 18991 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst1\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst1\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562947 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst2|MemoryCell:inst1|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 19004 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst25\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst25\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562947 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst2|MemoryCell:inst25|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 18993 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst41\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst41\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562948 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst2|MemoryCell:inst41|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 18997 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst49\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst49\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562948 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst2|MemoryCell:inst49|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 18999 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst57\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst57\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562948 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst2|MemoryCell:inst57|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 19001 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst9\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst2\|MemoryCell:inst9\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562948 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst2|MemoryCell:inst9|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 18989 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst17\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst17\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562948 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst4|MemoryCell:inst17|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 19073 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst1\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst1\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562948 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst4|MemoryCell:inst1|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 19086 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst25\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst25\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562948 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst4|MemoryCell:inst25|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 19075 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst41\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst41\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562949 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst4|MemoryCell:inst41|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 19079 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562949 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst49\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst49\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562949 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst4|MemoryCell:inst49|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 19081 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562949 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst57\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst57\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562949 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst4|MemoryCell:inst57|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 19083 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562949 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst9\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst4\|MemoryCell:inst9\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562949 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst4|MemoryCell:inst9|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 19071 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562949 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst5\|MemoryCell:inst17\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst5\|MemoryCell:inst17\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562949 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst5|MemoryCell:inst17|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 19156 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562949 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst5\|MemoryCell:inst1\|inst1  " "Automatically promoted node 1024x8_RAM:inst2\|512x8_RAM:inst12\|128x8_RAM:inst11\|32x8_RAM:inst2\|8x8_RAM:inst5\|MemoryCell:inst1\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1652525562949 ""}  } { { "MemoryCell.bdf" "" { Schematic "C:/Users/huukh/Downloads/TKLLS/MemoryCell.bdf" { { 232 400 464 280 "inst1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1024x8_RAM:inst2|512x8_RAM:inst12|128x8_RAM:inst11|32x8_RAM:inst2|8x8_RAM:inst5|MemoryCell:inst1|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 0 { 0 ""} 0 8637 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652525562949 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652525564324 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652525564329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652525564329 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652525564334 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652525564340 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652525564345 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652525564345 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652525564350 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652525564350 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1652525564365 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652525564365 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 12 10 0 " "Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 12 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1652525564372 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1652525564372 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1652525564372 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652525564374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652525564374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652525564374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652525564374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652525564374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652525564374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652525564374 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1652525564374 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1652525564374 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1652525564374 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652525564537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652525567307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652525580928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652525581007 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652525606941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652525606941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652525608839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/huukh/Downloads/TKLLS/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1652525633297 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652525633297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:17 " "Fitter routing operations ending: elapsed time is 00:02:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652525746805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1652525746810 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652525746810 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "10.19 " "Total time spent on timing analysis during the Fitter is 10.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1652525747196 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652525747226 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[7\] 0 " "Pin \"O\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652525747551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[6\] 0 " "Pin \"O\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652525747551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[5\] 0 " "Pin \"O\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652525747551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[4\] 0 " "Pin \"O\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652525747551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[3\] 0 " "Pin \"O\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652525747551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[2\] 0 " "Pin \"O\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652525747551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[1\] 0 " "Pin \"O\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652525747551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O\[0\] 0 " "Pin \"O\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652525747551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Empty 0 " "Pin \"Empty\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652525747551 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Full 0 " "Pin \"Full\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1652525747551 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1652525747551 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652525750854 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652525751898 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652525755583 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652525756551 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1652525756960 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/huukh/Downloads/TKLLS/output_files/TKLLS.fit.smsg " "Generated suppressed messages file C:/Users/huukh/Downloads/TKLLS/output_files/TKLLS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652525758476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5046 " "Peak virtual memory: 5046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652525761167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 14 17:56:01 2022 " "Processing ended: Sat May 14 17:56:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652525761167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:24 " "Elapsed time: 00:03:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652525761167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:22 " "Total CPU time (on all processors): 00:03:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652525761167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652525761167 ""}
