#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 22 19:59:47 2020
# Process ID: 10836
# Current directory: D:/Projects/Xilinx/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13188 D:\Projects\Xilinx\CPU\CPU.xpr
# Log file: D:/Projects/Xilinx/CPU/vivado.log
# Journal file: D:/Projects/Xilinx/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Xilinx/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 872.453 ; gain = 217.691
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj alu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ===========  TESTING STARTED  ===========
Time: 0 ps  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Error: This will always fail!
Time: 10 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Note: ===========  TESTING FINISHED  ===========
Time: 410 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 920.578 ; gain = 45.105
run all
add_bp {D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd} 53
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 924.680 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj alu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder [ripple_carry_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.and_func [and_func_default]
Compiling architecture behavioral of entity xil_defaultlib.or_func [or_func_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_func [xor_func_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture bench of entity xil_defaultlib.alu_tb
Built simulation snapshot alu_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/alu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/alu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 22 20:02:47 2020. For additional details about this file, please refer to the WebTalk help file at D:/Programs/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 22 20:02:47 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 924.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 924.680 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
Note: ===========  TESTING STARTED  ===========
Time: 0 ps  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" Line 53
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 924.680 ; gain = 0.000
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" Line 53
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" Line 53
step
Error: This will always fail!
Time: 10 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" Line 55
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" Line 56
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" Line 57
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" Line 58
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 65
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd" Line 99
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 45
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 46
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd" Line 96
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 45
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 46
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd" Line 91
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd" Line 96
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 45
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 46
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd" Line 91
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd" Line 96
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 45
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 46
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd" Line 91
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd" Line 96
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 45
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 46
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd" Line 91
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd" Line 44
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 45
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 46
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 60
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 49
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 57
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 51
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 59
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 52
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 49
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 57
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 45
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 46
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 65
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 65
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 49
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 57
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 45
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 46
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 65
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 49
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 57
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 45
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd" Line 46
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 65
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 49
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 57
step
Stopped at time : 10 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd" Line 65
step
Stopped at time : 20 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" Line 59
step
Stopped at time : 20 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" Line 59
step
Stopped at time : 20 ns : File "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" Line 29
remove_bps -file {D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd} -line 53
run all
Error: 3.1.1 TC failed! Actual: 10010000   Expected: 00000000
Time: 20 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Note: ===========  TESTING FINISHED  ===========
Time: 420 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj alu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Note: ===========  TESTING STARTED  ===========
Time: 0 ps  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Error: This will always fail!
Time: 10 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Error: 3.1.1 TC failed! Actual: 10010000   Expected: 00000000
Time: 20 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Note: ===========  TESTING FINISHED  ===========
Time: 420 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 924.680 ; gain = 0.000
clear
invalid command name "clear"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj alu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder [ripple_carry_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.and_func [and_func_default]
Compiling architecture behavioral of entity xil_defaultlib.or_func [or_func_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_func [xor_func_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture bench of entity xil_defaultlib.alu_tb
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Note: ===========  TESTING STARTED  ===========
Time: 0 ps  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Error: This will always fail!
Time: 10 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Note: ===========  TESTING FINISHED  ===========
Time: 420 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.680 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj alu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder [ripple_carry_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.and_func [and_func_default]
Compiling architecture behavioral of entity xil_defaultlib.or_func [or_func_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_func [xor_func_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture bench of entity xil_defaultlib.alu_tb
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Note: ===========  TESTING STARTED  ===========
Time: 0 ps  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Error: This will always fail!
Time: 10 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Error: 3.1.2 TC failed! Actual: '0'   Expected: 0
Time: 20 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Note: ===========  TESTING FINISHED  ===========
Time: 420 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 934.184 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Programs/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj alu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1251d43c61504baca10dddb3db166cad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder [ripple_carry_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.add_sub [add_sub_default]
Compiling architecture behavioral of entity xil_defaultlib.mux [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.and_func [and_func_default]
Compiling architecture behavioral of entity xil_defaultlib.or_func [or_func_default]
Compiling architecture behavioral of entity xil_defaultlib.xor_func [xor_func_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture bench of entity xil_defaultlib.alu_tb
Built simulation snapshot alu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Xilinx/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ===========  TESTING STARTED  ===========
Time: 0 ps  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Error: This will always fail!
Time: 10 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
Note: ===========  TESTING FINISHED  ===========
Time: 420 ns  Iteration: 0  Process: /alu_tb/stimulus  File: D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/alu_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 984.484 ; gain = 2.316
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 21:43:59 2020...
