<bitstream_block name="grid_io_left_0__1_" hierarchy_level="1">
		<bitstream_block name="logical_tile_io_mode_io__0" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="GPIO_CCDFF_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top" />
						<instance level="1" name="grid_io_left_0__1_" />
						<instance level="2" name="logical_tile_io_mode_io__0" />
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0" />
						<instance level="4" name="GPIO_CCDFF_mem" />
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1" />
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__1" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="GPIO_CCDFF_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top" />
						<instance level="1" name="grid_io_left_0__1_" />
						<instance level="2" name="logical_tile_io_mode_io__1" />
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0" />
						<instance level="4" name="GPIO_CCDFF_mem" />
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1" />
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__2" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="GPIO_CCDFF_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top" />
						<instance level="1" name="grid_io_left_0__1_" />
						<instance level="2" name="logical_tile_io_mode_io__2" />
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0" />
						<instance level="4" name="GPIO_CCDFF_mem" />
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1" />
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__3" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="GPIO_CCDFF_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top" />
						<instance level="1" name="grid_io_left_0__1_" />
						<instance level="2" name="logical_tile_io_mode_io__3" />
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0" />
						<instance level="4" name="GPIO_CCDFF_mem" />
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1" />
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__4" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="GPIO_CCDFF_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top" />
						<instance level="1" name="grid_io_left_0__1_" />
						<instance level="2" name="logical_tile_io_mode_io__4" />
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0" />
						<instance level="4" name="GPIO_CCDFF_mem" />
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1" />
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__5" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="GPIO_CCDFF_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top" />
						<instance level="1" name="grid_io_left_0__1_" />
						<instance level="2" name="logical_tile_io_mode_io__5" />
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0" />
						<instance level="4" name="GPIO_CCDFF_mem" />
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1" />
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__6" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="GPIO_CCDFF_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top" />
						<instance level="1" name="grid_io_left_0__1_" />
						<instance level="2" name="logical_tile_io_mode_io__6" />
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0" />
						<instance level="4" name="GPIO_CCDFF_mem" />
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1" />
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
		<bitstream_block name="logical_tile_io_mode_io__7" hierarchy_level="2">
			<bitstream_block name="logical_tile_io_mode_physical__iopad_0" hierarchy_level="3">
				<bitstream_block name="GPIO_CCDFF_mem" hierarchy_level="4">
					<hierarchy>
						<instance level="0" name="fpga_top" />
						<instance level="1" name="grid_io_left_0__1_" />
						<instance level="2" name="logical_tile_io_mode_io__7" />
						<instance level="3" name="logical_tile_io_mode_physical__iopad_0" />
						<instance level="4" name="GPIO_CCDFF_mem" />
					</hierarchy>
					<bitstream>
						<bit memory_port="mem_out[0]" value="1" />
					</bitstream>
				</bitstream_block>
			</bitstream_block>
		</bitstream_block>
	</bitstream_block>
	