;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 14/10/2024 08:18:49 a. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x03B50000  	949
0x0008	0x03690000  	873
0x000C	0x03690000  	873
0x0010	0x03690000  	873
0x0014	0x03690000  	873
0x0018	0x03690000  	873
0x001C	0x03690000  	873
0x0020	0x03690000  	873
0x0024	0x03690000  	873
0x0028	0x03690000  	873
0x002C	0x03690000  	873
0x0030	0x03690000  	873
0x0034	0x03690000  	873
0x0038	0x03690000  	873
0x003C	0x03690000  	873
0x0040	0x03690000  	873
0x0044	0x03690000  	873
0x0048	0x03690000  	873
0x004C	0x03690000  	873
0x0050	0x03690000  	873
0x0054	0x03690000  	873
0x0058	0x03690000  	873
0x005C	0x03690000  	873
0x0060	0x03690000  	873
0x0064	0x03690000  	873
0x0068	0x03690000  	873
0x006C	0x03690000  	873
0x0070	0x03690000  	873
0x0074	0x03690000  	873
0x0078	0x03690000  	873
0x007C	0x03690000  	873
0x0080	0x03690000  	873
0x0084	0x03690000  	873
0x0088	0x03690000  	873
0x008C	0x03690000  	873
0x0090	0x03690000  	873
0x0094	0x03690000  	873
0x0098	0x03690000  	873
0x009C	0x03690000  	873
0x00A0	0x03690000  	873
0x00A4	0x03690000  	873
0x00A8	0x03690000  	873
0x00AC	0x03690000  	873
0x00B0	0x03690000  	873
0x00B4	0x03690000  	873
0x00B8	0x03690000  	873
0x00BC	0x03690000  	873
0x00C0	0x03690000  	873
0x00C4	0x03690000  	873
0x00C8	0x03690000  	873
0x00CC	0x03690000  	873
0x00D0	0x03690000  	873
0x00D4	0x03710000  	881
0x00D8	0x03690000  	873
0x00DC	0x03690000  	873
0x00E0	0x03690000  	873
0x00E4	0x03690000  	873
0x00E8	0x03690000  	873
0x00EC	0x03690000  	873
0x00F0	0x03690000  	873
0x00F4	0x03690000  	873
0x00F8	0x03690000  	873
0x00FC	0x03690000  	873
0x0100	0x03690000  	873
0x0104	0x03690000  	873
0x0108	0x03690000  	873
0x010C	0x03690000  	873
0x0110	0x03690000  	873
0x0114	0x03690000  	873
0x0118	0x03690000  	873
0x011C	0x03690000  	873
0x0120	0x03690000  	873
0x0124	0x03690000  	873
0x0128	0x03690000  	873
0x012C	0x03690000  	873
0x0130	0x03690000  	873
0x0134	0x03690000  	873
0x0138	0x03690000  	873
0x013C	0x03690000  	873
0x0140	0x03690000  	873
0x0144	0x03690000  	873
0x0148	0x03690000  	873
0x014C	0x03690000  	873
0x0150	0x03690000  	873
0x0154	0x03690000  	873
0x0158	0x03690000  	873
0x015C	0x03690000  	873
0x0160	0x03690000  	873
0x0164	0x03690000  	873
0x0168	0x03690000  	873
0x016C	0x03690000  	873
0x0170	0x03690000  	873
0x0174	0x03690000  	873
0x0178	0x03690000  	873
0x017C	0x03690000  	873
0x0180	0x03690000  	873
0x0184	0x03690000  	873
0x0188	0x03690000  	873
0x018C	0x03690000  	873
0x0190	0x03690000  	873
0x0194	0x03690000  	873
; end of ____SysVT
_main:
;serie1.c, 5 :: 		void main()
0x03B4	0xF000F80A  BL	972
0x03B8	0xF7FFFFE6  BL	904
0x03BC	0xF000F9C8  BL	1872
0x03C0	0xF000F9B4  BL	1836
;serie1.c, 7 :: 		ini_uarts();
0x03C4	0xF7FFFF72  BL	_ini_uarts+0
;serie1.c, 9 :: 		while(1);
L_main0:
0x03C8	0xE7FE    B	L_main0
;serie1.c, 10 :: 		}
L_end_main:
L__main_end_loop:
0x03CA	0xE7FE    B	L__main_end_loop
; end of _main
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x0270	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x0272	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x0276	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x027A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x027E	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x0280	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x0284	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x0286	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x0288	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x028A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x028E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x0292	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x0294	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x0298	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x029A	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x029C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x02A0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x02A4	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x02A6	0xB001    ADD	SP, SP, #4
0x02A8	0x4770    BX	LR
; end of ___FillZeros
_ini_uarts:
;serie1.c, 12 :: 		void ini_uarts(void)
0x02AC	0xB081    SUB	SP, SP, #4
0x02AE	0xF8CDE000  STR	LR, [SP, #0]
;serie1.c, 14 :: 		RCC_AHB1ENRbits.GPIOAEN = 1;  // no necesario en ini_puertos se activa
0x02B2	0x2301    MOVS	R3, #1
0x02B4	0xB25B    SXTB	R3, R3
0x02B6	0x481F    LDR	R0, [PC, #124]
0x02B8	0x6003    STR	R3, [R0, #0]
;serie1.c, 15 :: 		GPIOA_MODERbits.MODER9 = 0b10;  // PA9 sera funcion alterna
0x02BA	0x2202    MOVS	R2, #2
0x02BC	0x491E    LDR	R1, [PC, #120]
0x02BE	0x6808    LDR	R0, [R1, #0]
0x02C0	0xF3624093  BFI	R0, R2, #18, #2
0x02C4	0x6008    STR	R0, [R1, #0]
;serie1.c, 16 :: 		GPIOA_MODERbits.MODER10 = 0b10;  // PA10 sera funcion alterna
0x02C6	0x2202    MOVS	R2, #2
0x02C8	0x491B    LDR	R1, [PC, #108]
0x02CA	0x6808    LDR	R0, [R1, #0]
0x02CC	0xF3625015  BFI	R0, R2, #20, #2
0x02D0	0x6008    STR	R0, [R1, #0]
;serie1.c, 17 :: 		GPIOA_AFRHbits.AFRH9 = 0b0111;  // PA9 es funcion alterna AF7
0x02D2	0x2207    MOVS	R2, #7
0x02D4	0x4919    LDR	R1, [PC, #100]
0x02D6	0x7808    LDRB	R0, [R1, #0]
0x02D8	0xF3621007  BFI	R0, R2, #4, #4
0x02DC	0x7008    STRB	R0, [R1, #0]
;serie1.c, 18 :: 		GPIOA_AFRHbits.AFRH10 = 0b0111;  // PA10 es funcion alterna AF7
0x02DE	0x2207    MOVS	R2, #7
0x02E0	0x4916    LDR	R1, [PC, #88]
0x02E2	0x8808    LDRH	R0, [R1, #0]
0x02E4	0xF362200B  BFI	R0, R2, #8, #4
0x02E8	0x8008    STRH	R0, [R1, #0]
;serie1.c, 19 :: 		GPIOA_PUPDRbits.PUPDR10 = 0b01;  // PA10 tendra res. pull-up
0x02EA	0x2201    MOVS	R2, #1
0x02EC	0x4914    LDR	R1, [PC, #80]
0x02EE	0x6808    LDR	R0, [R1, #0]
0x02F0	0xF3625015  BFI	R0, R2, #20, #2
0x02F4	0x6008    STR	R0, [R1, #0]
;serie1.c, 21 :: 		RCC_APB2ENRbits.USART1EN = 1;  // se activa el reloj
0x02F6	0x4813    LDR	R0, [PC, #76]
0x02F8	0x6003    STR	R3, [R0, #0]
;serie1.c, 22 :: 		USART1_CR1bits.UE = 1;
0x02FA	0x4813    LDR	R0, [PC, #76]
0x02FC	0x6003    STR	R3, [R0, #0]
;serie1.c, 23 :: 		USART1_CR1bits.M = 0;  // modo 8 bits
0x02FE	0x2100    MOVS	R1, #0
0x0300	0xB249    SXTB	R1, R1
0x0302	0x4812    LDR	R0, [PC, #72]
0x0304	0x6001    STR	R1, [R0, #0]
;serie1.c, 24 :: 		USART1_CR2bits.STOP = 0b00;  // 1 bit de paro
0x0306	0x2200    MOVS	R2, #0
0x0308	0x4911    LDR	R1, [PC, #68]
0x030A	0x8808    LDRH	R0, [R1, #0]
0x030C	0xF362300D  BFI	R0, R2, #12, #2
0x0310	0x8008    STRH	R0, [R1, #0]
;serie1.c, 25 :: 		USART1_BRR = (24ul << 4) + 7;
0x0312	0x4910    LDR	R1, [PC, #64]
0x0314	0x4810    LDR	R0, [PC, #64]
0x0316	0x6001    STR	R1, [R0, #0]
;serie1.c, 26 :: 		USART1_CR1bits.TE = 1;
0x0318	0x4810    LDR	R0, [PC, #64]
0x031A	0x6003    STR	R3, [R0, #0]
;serie1.c, 27 :: 		USART1_CR1bits.RE = 1;
0x031C	0x4810    LDR	R0, [PC, #64]
0x031E	0x6003    STR	R3, [R0, #0]
;serie1.c, 28 :: 		USART1_CR1bits.RXNEIE = 1;  // se habilita la interrupcion por recepcion
0x0320	0x4810    LDR	R0, [PC, #64]
0x0322	0x6003    STR	R3, [R0, #0]
;serie1.c, 29 :: 		NVIC_IntEnable(IVT_INT_USART1);  // se incluye en el NVIC
0x0324	0xF2400035  MOVW	R0, #53
0x0328	0xF7FFFF36  BL	_NVIC_IntEnable+0
;serie1.c, 30 :: 		}
L_end_ini_uarts:
0x032C	0xF8DDE000  LDR	LR, [SP, #0]
0x0330	0xB001    ADD	SP, SP, #4
0x0332	0x4770    BX	LR
0x0334	0x06004247  	RCC_AHB1ENRbits+0
0x0338	0x00004002  	GPIOA_MODERbits+0
0x033C	0x00244002  	GPIOA_AFRHbits+0
0x0340	0x000C4002  	GPIOA_PUPDRbits+0
0x0344	0x08904247  	RCC_APB2ENRbits+0
0x0348	0x01B44222  	USART1_CR1bits+0
0x034C	0x01B04222  	USART1_CR1bits+0
0x0350	0x10104001  	USART1_CR2bits+0
0x0354	0x01870000  	#391
0x0358	0x10084001  	USART1_BRR+0
0x035C	0x018C4222  	USART1_CR1bits+0
0x0360	0x01884222  	USART1_CR1bits+0
0x0364	0x01944222  	USART1_CR1bits+0
; end of _ini_uarts
_NVIC_IntEnable:
;__Lib_System_4XX.c, 172 :: 		
; ivt start address is: 0 (R0)
0x0198	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 184 :: 		
0x019A	0x2804    CMP	R0, #4
0x019C	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 189 :: 		
0x019E	0x4919    LDR	R1, [PC, #100]
0x01A0	0x6809    LDR	R1, [R1, #0]
0x01A2	0xF4413280  ORR	R2, R1, #65536
0x01A6	0x4917    LDR	R1, [PC, #92]
0x01A8	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 190 :: 		
0x01AA	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 191 :: 		
; ivt start address is: 0 (R0)
0x01AC	0x2805    CMP	R0, #5
0x01AE	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 196 :: 		
0x01B0	0x4914    LDR	R1, [PC, #80]
0x01B2	0x6809    LDR	R1, [R1, #0]
0x01B4	0xF4413200  ORR	R2, R1, #131072
0x01B8	0x4912    LDR	R1, [PC, #72]
0x01BA	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 197 :: 		
0x01BC	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 198 :: 		
; ivt start address is: 0 (R0)
0x01BE	0x2806    CMP	R0, #6
0x01C0	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 203 :: 		
0x01C2	0x4910    LDR	R1, [PC, #64]
0x01C4	0x6809    LDR	R1, [R1, #0]
0x01C6	0xF4412280  ORR	R2, R1, #262144
0x01CA	0x490E    LDR	R1, [PC, #56]
0x01CC	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 204 :: 		
0x01CE	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 205 :: 		
; ivt start address is: 0 (R0)
0x01D0	0x280F    CMP	R0, #15
0x01D2	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 210 :: 		
0x01D4	0x490C    LDR	R1, [PC, #48]
0x01D6	0x6809    LDR	R1, [R1, #0]
0x01D8	0xF0410202  ORR	R2, R1, #2
0x01DC	0x490A    LDR	R1, [PC, #40]
0x01DE	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 211 :: 		
0x01E0	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 212 :: 		
; ivt start address is: 0 (R0)
0x01E2	0x2810    CMP	R0, #16
0x01E4	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 217 :: 		
0x01E6	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x01EA	0x0961    LSRS	R1, R4, #5
0x01EC	0x008A    LSLS	R2, R1, #2
0x01EE	0x4907    LDR	R1, [PC, #28]
0x01F0	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 218 :: 		
0x01F2	0xF004021F  AND	R2, R4, #31
0x01F6	0xF04F0101  MOV	R1, #1
0x01FA	0x4091    LSLS	R1, R2
0x01FC	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 219 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 220 :: 		
L_end_NVIC_IntEnable:
0x01FE	0xB001    ADD	SP, SP, #4
0x0200	0x4770    BX	LR
0x0202	0xBF00    NOP
0x0204	0xED24E000  	SCB_SHCRS+0
0x0208	0xE010E000  	STK_CTRL+0
0x020C	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x0210	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x0212	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x0216	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x021A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x021E	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x0220	0xB001    ADD	SP, SP, #4
0x0222	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 465 :: 		
0x03CC	0xB082    SUB	SP, SP, #8
0x03CE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 468 :: 		
; ulRCC_CR start address is: 8 (R2)
0x03D2	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 469 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x03D4	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 470 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x03D6	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 471 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x03D8	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 472 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03DA	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 474 :: 		
0x03DC	0x2803    CMP	R0, #3
0x03DE	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC234
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 475 :: 		
0x03E2	0x4893    LDR	R0, [PC, #588]
0x03E4	0x4281    CMP	R1, R0
0x03E6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x03E8	0x4892    LDR	R0, [PC, #584]
0x03EA	0x6800    LDR	R0, [R0, #0]
0x03EC	0xF0400105  ORR	R1, R0, #5
0x03F0	0x4890    LDR	R0, [PC, #576]
0x03F2	0x6001    STR	R1, [R0, #0]
0x03F4	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x03F6	0x4890    LDR	R0, [PC, #576]
0x03F8	0x4281    CMP	R1, R0
0x03FA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x03FC	0x488D    LDR	R0, [PC, #564]
0x03FE	0x6800    LDR	R0, [R0, #0]
0x0400	0xF0400104  ORR	R1, R0, #4
0x0404	0x488B    LDR	R0, [PC, #556]
0x0406	0x6001    STR	R1, [R0, #0]
0x0408	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x040A	0x488C    LDR	R0, [PC, #560]
0x040C	0x4281    CMP	R1, R0
0x040E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x0410	0x4888    LDR	R0, [PC, #544]
0x0412	0x6800    LDR	R0, [R0, #0]
0x0414	0xF0400103  ORR	R1, R0, #3
0x0418	0x4886    LDR	R0, [PC, #536]
0x041A	0x6001    STR	R1, [R0, #0]
0x041C	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 481 :: 		
; Fosc_kHz start address is: 4 (R1)
0x041E	0xF64E2060  MOVW	R0, #60000
0x0422	0x4281    CMP	R1, R0
0x0424	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 482 :: 		
0x0426	0x4883    LDR	R0, [PC, #524]
0x0428	0x6800    LDR	R0, [R0, #0]
0x042A	0xF0400102  ORR	R1, R0, #2
0x042E	0x4881    LDR	R0, [PC, #516]
0x0430	0x6001    STR	R1, [R0, #0]
0x0432	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 483 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0434	0xF2475030  MOVW	R0, #30000
0x0438	0x4281    CMP	R1, R0
0x043A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 484 :: 		
0x043C	0x487D    LDR	R0, [PC, #500]
0x043E	0x6800    LDR	R0, [R0, #0]
0x0440	0xF0400101  ORR	R1, R0, #1
0x0444	0x487B    LDR	R0, [PC, #492]
0x0446	0x6001    STR	R1, [R0, #0]
0x0448	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 486 :: 		
0x044A	0x487A    LDR	R0, [PC, #488]
0x044C	0x6801    LDR	R1, [R0, #0]
0x044E	0xF06F0007  MVN	R0, #7
0x0452	0x4001    ANDS	R1, R0
0x0454	0x4877    LDR	R0, [PC, #476]
0x0456	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 487 :: 		
0x0458	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 488 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x045A	0x2802    CMP	R0, #2
0x045C	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC246
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 489 :: 		
0x0460	0x4877    LDR	R0, [PC, #476]
0x0462	0x4281    CMP	R1, R0
0x0464	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x0466	0x4873    LDR	R0, [PC, #460]
0x0468	0x6800    LDR	R0, [R0, #0]
0x046A	0xF0400106  ORR	R1, R0, #6
0x046E	0x4871    LDR	R0, [PC, #452]
0x0470	0x6001    STR	R1, [R0, #0]
0x0472	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0474	0x4870    LDR	R0, [PC, #448]
0x0476	0x4281    CMP	R1, R0
0x0478	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x047A	0x486E    LDR	R0, [PC, #440]
0x047C	0x6800    LDR	R0, [R0, #0]
0x047E	0xF0400105  ORR	R1, R0, #5
0x0482	0x486C    LDR	R0, [PC, #432]
0x0484	0x6001    STR	R1, [R0, #0]
0x0486	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0488	0x486E    LDR	R0, [PC, #440]
0x048A	0x4281    CMP	R1, R0
0x048C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x048E	0x4869    LDR	R0, [PC, #420]
0x0490	0x6800    LDR	R0, [R0, #0]
0x0492	0xF0400104  ORR	R1, R0, #4
0x0496	0x4867    LDR	R0, [PC, #412]
0x0498	0x6001    STR	R1, [R0, #0]
0x049A	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x049C	0x486A    LDR	R0, [PC, #424]
0x049E	0x4281    CMP	R1, R0
0x04A0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x04A2	0x4864    LDR	R0, [PC, #400]
0x04A4	0x6800    LDR	R0, [R0, #0]
0x04A6	0xF0400103  ORR	R1, R0, #3
0x04AA	0x4862    LDR	R0, [PC, #392]
0x04AC	0x6001    STR	R1, [R0, #0]
0x04AE	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 497 :: 		
; Fosc_kHz start address is: 4 (R1)
0x04B0	0xF64B3080  MOVW	R0, #48000
0x04B4	0x4281    CMP	R1, R0
0x04B6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 498 :: 		
0x04B8	0x485E    LDR	R0, [PC, #376]
0x04BA	0x6800    LDR	R0, [R0, #0]
0x04BC	0xF0400102  ORR	R1, R0, #2
0x04C0	0x485C    LDR	R0, [PC, #368]
0x04C2	0x6001    STR	R1, [R0, #0]
0x04C4	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 499 :: 		
; Fosc_kHz start address is: 4 (R1)
0x04C6	0xF64550C0  MOVW	R0, #24000
0x04CA	0x4281    CMP	R1, R0
0x04CC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 500 :: 		
0x04CE	0x4859    LDR	R0, [PC, #356]
0x04D0	0x6800    LDR	R0, [R0, #0]
0x04D2	0xF0400101  ORR	R1, R0, #1
0x04D6	0x4857    LDR	R0, [PC, #348]
0x04D8	0x6001    STR	R1, [R0, #0]
0x04DA	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 502 :: 		
0x04DC	0x4855    LDR	R0, [PC, #340]
0x04DE	0x6801    LDR	R1, [R0, #0]
0x04E0	0xF06F0007  MVN	R0, #7
0x04E4	0x4001    ANDS	R1, R0
0x04E6	0x4853    LDR	R0, [PC, #332]
0x04E8	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 503 :: 		
0x04EA	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x04EC	0x2801    CMP	R0, #1
0x04EE	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC260
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 505 :: 		
0x04F2	0x4851    LDR	R0, [PC, #324]
0x04F4	0x4281    CMP	R1, R0
0x04F6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x04F8	0x484E    LDR	R0, [PC, #312]
0x04FA	0x6800    LDR	R0, [R0, #0]
0x04FC	0xF0400107  ORR	R1, R0, #7
0x0500	0x484C    LDR	R0, [PC, #304]
0x0502	0x6001    STR	R1, [R0, #0]
0x0504	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0506	0x4851    LDR	R0, [PC, #324]
0x0508	0x4281    CMP	R1, R0
0x050A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x050C	0x4849    LDR	R0, [PC, #292]
0x050E	0x6800    LDR	R0, [R0, #0]
0x0510	0xF0400106  ORR	R1, R0, #6
0x0514	0x4847    LDR	R0, [PC, #284]
0x0516	0x6001    STR	R1, [R0, #0]
0x0518	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x051A	0x4848    LDR	R0, [PC, #288]
0x051C	0x4281    CMP	R1, R0
0x051E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x0520	0x4844    LDR	R0, [PC, #272]
0x0522	0x6800    LDR	R0, [R0, #0]
0x0524	0xF0400105  ORR	R1, R0, #5
0x0528	0x4842    LDR	R0, [PC, #264]
0x052A	0x6001    STR	R1, [R0, #0]
0x052C	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x052E	0x4846    LDR	R0, [PC, #280]
0x0530	0x4281    CMP	R1, R0
0x0532	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x0534	0x483F    LDR	R0, [PC, #252]
0x0536	0x6800    LDR	R0, [R0, #0]
0x0538	0xF0400104  ORR	R1, R0, #4
0x053C	0x483D    LDR	R0, [PC, #244]
0x053E	0x6001    STR	R1, [R0, #0]
0x0540	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0542	0xF24D20F0  MOVW	R0, #54000
0x0546	0x4281    CMP	R1, R0
0x0548	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x054A	0x483A    LDR	R0, [PC, #232]
0x054C	0x6800    LDR	R0, [R0, #0]
0x054E	0xF0400103  ORR	R1, R0, #3
0x0552	0x4838    LDR	R0, [PC, #224]
0x0554	0x6001    STR	R1, [R0, #0]
0x0556	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 515 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0558	0xF64840A0  MOVW	R0, #36000
0x055C	0x4281    CMP	R1, R0
0x055E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 516 :: 		
0x0560	0x4834    LDR	R0, [PC, #208]
0x0562	0x6800    LDR	R0, [R0, #0]
0x0564	0xF0400102  ORR	R1, R0, #2
0x0568	0x4832    LDR	R0, [PC, #200]
0x056A	0x6001    STR	R1, [R0, #0]
0x056C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 517 :: 		
; Fosc_kHz start address is: 4 (R1)
0x056E	0xF2446050  MOVW	R0, #18000
0x0572	0x4281    CMP	R1, R0
0x0574	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 518 :: 		
0x0576	0x482F    LDR	R0, [PC, #188]
0x0578	0x6800    LDR	R0, [R0, #0]
0x057A	0xF0400101  ORR	R1, R0, #1
0x057E	0x482D    LDR	R0, [PC, #180]
0x0580	0x6001    STR	R1, [R0, #0]
0x0582	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC273:
;__Lib_System_4XX.c, 520 :: 		
0x0584	0x482B    LDR	R0, [PC, #172]
0x0586	0x6801    LDR	R1, [R0, #0]
0x0588	0xF06F0007  MVN	R0, #7
0x058C	0x4001    ANDS	R1, R0
0x058E	0x4829    LDR	R0, [PC, #164]
0x0590	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 521 :: 		
0x0592	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0594	0x2800    CMP	R0, #0
0x0596	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC276
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 523 :: 		
0x059A	0x482D    LDR	R0, [PC, #180]
0x059C	0x4281    CMP	R1, R0
0x059E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x05A0	0x4824    LDR	R0, [PC, #144]
0x05A2	0x6800    LDR	R0, [R0, #0]
0x05A4	0xF0400107  ORR	R1, R0, #7
0x05A8	0x4822    LDR	R0, [PC, #136]
0x05AA	0x6001    STR	R1, [R0, #0]
0x05AC	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05AE	0x4825    LDR	R0, [PC, #148]
0x05B0	0x4281    CMP	R1, R0
0x05B2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x05B4	0x481F    LDR	R0, [PC, #124]
0x05B6	0x6800    LDR	R0, [R0, #0]
0x05B8	0xF0400106  ORR	R1, R0, #6
0x05BC	0x481D    LDR	R0, [PC, #116]
0x05BE	0x6001    STR	R1, [R0, #0]
0x05C0	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05C2	0x4824    LDR	R0, [PC, #144]
0x05C4	0x4281    CMP	R1, R0
0x05C6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x05C8	0x481A    LDR	R0, [PC, #104]
0x05CA	0x6800    LDR	R0, [R0, #0]
0x05CC	0xF0400105  ORR	R1, R0, #5
0x05D0	0x4818    LDR	R0, [PC, #96]
0x05D2	0x6001    STR	R1, [R0, #0]
0x05D4	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05D6	0xF5B14F7A  CMP	R1, #64000
0x05DA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x05DC	0x4815    LDR	R0, [PC, #84]
0x05DE	0x6800    LDR	R0, [R0, #0]
0x05E0	0xF0400104  ORR	R1, R0, #4
0x05E4	0x4813    LDR	R0, [PC, #76]
0x05E6	0x6001    STR	R1, [R0, #0]
0x05E8	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05EA	0xF64B3080  MOVW	R0, #48000
0x05EE	0x4281    CMP	R1, R0
0x05F0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x05F2	0x4810    LDR	R0, [PC, #64]
0x05F4	0x6800    LDR	R0, [R0, #0]
0x05F6	0xF0400103  ORR	R1, R0, #3
0x05FA	0x480E    LDR	R0, [PC, #56]
0x05FC	0x6001    STR	R1, [R0, #0]
0x05FE	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 533 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0600	0xF5B14FFA  CMP	R1, #32000
0x0604	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 534 :: 		
0x0606	0x480B    LDR	R0, [PC, #44]
0x0608	0x6800    LDR	R0, [R0, #0]
0x060A	0xF0400102  ORR	R1, R0, #2
0x060E	0x4809    LDR	R0, [PC, #36]
0x0610	0x6001    STR	R1, [R0, #0]
0x0612	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 535 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0614	0xF5B15F7A  CMP	R1, #16000
0x0618	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC289
0x061A	0xE01D    B	#58
0x061C	0x00800101  	#16842880
0x0620	0x64190441  	#71394329
0x0624	0x10020000  	#4098
0x0628	0x00030000  	#3
0x062C	0x86A00001  	#100000
0x0630	0x49F00002  	#150000
0x0634	0x3C004002  	FLASH_ACR+0
0x0638	0xD4C00001  	#120000
0x063C	0x5F900001  	#90000
0x0640	0x32800002  	#144000
0x0644	0x77000001  	#96000
0x0648	0x19400001  	#72000
0x064C	0xA5E00001  	#108000
0x0650	0xB5800001  	#112000
0x0654	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 536 :: 		
0x0658	0x482D    LDR	R0, [PC, #180]
0x065A	0x6800    LDR	R0, [R0, #0]
0x065C	0xF0400101  ORR	R1, R0, #1
0x0660	0x482B    LDR	R0, [PC, #172]
0x0662	0x6001    STR	R1, [R0, #0]
0x0664	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 538 :: 		
0x0666	0x482A    LDR	R0, [PC, #168]
0x0668	0x6801    LDR	R1, [R0, #0]
0x066A	0xF06F0007  MVN	R0, #7
0x066E	0x4001    ANDS	R1, R0
0x0670	0x4827    LDR	R0, [PC, #156]
0x0672	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC290:
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 539 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC276:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 541 :: 		
0x0674	0x2101    MOVS	R1, #1
0x0676	0xB249    SXTB	R1, R1
0x0678	0x4826    LDR	R0, [PC, #152]
0x067A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 542 :: 		
0x067C	0x4826    LDR	R0, [PC, #152]
0x067E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x0680	0xF7FFFDD0  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 546 :: 		
0x0684	0x4825    LDR	R0, [PC, #148]
0x0686	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 547 :: 		
0x0688	0x4825    LDR	R0, [PC, #148]
0x068A	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 548 :: 		
0x068C	0x4825    LDR	R0, [PC, #148]
0x068E	0xEA020100  AND	R1, R2, R0, LSL #0
0x0692	0x4825    LDR	R0, [PC, #148]
0x0694	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 550 :: 		
0x0696	0xF0020001  AND	R0, R2, #1
0x069A	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x069C	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x069E	0x4822    LDR	R0, [PC, #136]
0x06A0	0x6800    LDR	R0, [R0, #0]
0x06A2	0xF0000002  AND	R0, R0, #2
0x06A6	0x2800    CMP	R0, #0
0x06A8	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 552 :: 		
0x06AA	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 553 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x06AC	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 550 :: 		
0x06AE	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 553 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x06B0	0xF4023080  AND	R0, R2, #65536
0x06B4	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2103
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 556 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x06B6	0x481C    LDR	R0, [PC, #112]
0x06B8	0x6800    LDR	R0, [R0, #0]
0x06BA	0xF4003000  AND	R0, R0, #131072
0x06BE	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 557 :: 		
0x06C0	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 558 :: 		
0x06C2	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x06C4	0x460A    MOV	R2, R1
0x06C6	0x9901    LDR	R1, [SP, #4]
0x06C8	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2103:
;__Lib_System_4XX.c, 555 :: 		
0x06CA	0x9101    STR	R1, [SP, #4]
0x06CC	0x4611    MOV	R1, R2
0x06CE	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 560 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x06D0	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x06D4	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2104
;__Lib_System_4XX.c, 561 :: 		
0x06D6	0x4814    LDR	R0, [PC, #80]
0x06D8	0x6800    LDR	R0, [R0, #0]
0x06DA	0xF0407180  ORR	R1, R0, #16777216
0x06DE	0x4812    LDR	R0, [PC, #72]
0x06E0	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x06E2	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 562 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 4 (R1)
0x06E4	0x4810    LDR	R0, [PC, #64]
0x06E6	0x6800    LDR	R0, [R0, #0]
0x06E8	0xF0007000  AND	R0, R0, #33554432
0x06EC	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 563 :: 		
0x06EE	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 564 :: 		
0x06F0	0x460A    MOV	R2, R1
0x06F2	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2104:
;__Lib_System_4XX.c, 560 :: 		
;__Lib_System_4XX.c, 564 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 567 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
; ulRCC_CFGR start address is: 8 (R2)
0x06F4	0x480A    LDR	R0, [PC, #40]
0x06F6	0x6800    LDR	R0, [R0, #0]
0x06F8	0xF000010C  AND	R1, R0, #12
0x06FC	0x0090    LSLS	R0, R2, #2
0x06FE	0xF000000C  AND	R0, R0, #12
0x0702	0x4281    CMP	R1, R0
0x0704	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 568 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0706	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC2100
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 570 :: 		
L_end_InitialSetUpRCCRCC2:
0x0708	0xF8DDE000  LDR	LR, [SP, #0]
0x070C	0xB002    ADD	SP, SP, #8
0x070E	0x4770    BX	LR
0x0710	0x3C004002  	FLASH_ACR+0
0x0714	0x80204247  	FLASH_ACR+0
0x0718	0x80244247  	FLASH_ACR+0
0x071C	0x38044002  	RCC_PLLCFGR+0
0x0720	0x38084002  	RCC_CFGR+0
0x0724	0xFFFF000F  	#1048575
0x0728	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 444 :: 		
0x0224	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 447 :: 		
0x0226	0x480D    LDR	R0, [PC, #52]
0x0228	0x6800    LDR	R0, [R0, #0]
0x022A	0xF0400101  ORR	R1, R0, #1
0x022E	0x480B    LDR	R0, [PC, #44]
0x0230	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
0x0232	0x2100    MOVS	R1, #0
0x0234	0x480A    LDR	R0, [PC, #40]
0x0236	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 453 :: 		
0x0238	0x4808    LDR	R0, [PC, #32]
0x023A	0x6801    LDR	R1, [R0, #0]
0x023C	0x4809    LDR	R0, [PC, #36]
0x023E	0x4001    ANDS	R1, R0
0x0240	0x4806    LDR	R0, [PC, #24]
0x0242	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 456 :: 		
0x0244	0x4908    LDR	R1, [PC, #32]
0x0246	0x4809    LDR	R0, [PC, #36]
0x0248	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
0x024A	0x4804    LDR	R0, [PC, #16]
0x024C	0x6801    LDR	R1, [R0, #0]
0x024E	0xF46F2080  MVN	R0, #262144
0x0252	0x4001    ANDS	R1, R0
0x0254	0x4801    LDR	R0, [PC, #4]
0x0256	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 463 :: 		
L_end_SystemClockSetDefault:
0x0258	0xB001    ADD	SP, SP, #4
0x025A	0x4770    BX	LR
0x025C	0x38004002  	RCC_CR+0
0x0260	0x38084002  	RCC_CFGR+0
0x0264	0xFFFFFEF6  	#-17367041
0x0268	0x30102400  	#603992080
0x026C	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 382 :: 		
0x072C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 383 :: 		
0x072E	0x4904    LDR	R1, [PC, #16]
0x0730	0x4804    LDR	R0, [PC, #16]
0x0732	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 384 :: 		
0x0734	0x4904    LDR	R1, [PC, #16]
0x0736	0x4805    LDR	R0, [PC, #20]
0x0738	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 385 :: 		
L_end_InitialSetUpFosc:
0x073A	0xB001    ADD	SP, SP, #4
0x073C	0x4770    BX	LR
0x073E	0xBF00    NOP
0x0740	0x86A00001  	#100000
0x0744	0x00002000  	___System_CLOCK_IN_KHZ+0
0x0748	0x00030000  	#3
0x074C	0x00042000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 327 :: 		
0x0368	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 328 :: 		
L___GenExcept30:
0x036A	0xE7FE    B	L___GenExcept30
;__Lib_System_4XX.c, 329 :: 		
L_end___GenExcept:
0x036C	0xB001    ADD	SP, SP, #4
0x036E	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 360 :: 		
0x0388	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 363 :: 		
0x038A	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 364 :: 		
0x038E	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 366 :: 		
0x0392	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x0394	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 370 :: 		
0x0398	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
0x039A	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x039C	0xBF00    NOP
;__Lib_System_4XX.c, 374 :: 		
0x039E	0xBF00    NOP
;__Lib_System_4XX.c, 375 :: 		
0x03A0	0xBF00    NOP
;__Lib_System_4XX.c, 377 :: 		
0x03A2	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 378 :: 		
0x03A6	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 379 :: 		
0x03AA	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 380 :: 		
L_end___EnableFPU:
0x03AE	0xB001    ADD	SP, SP, #4
0x03B0	0x4770    BX	LR
; end of ___EnableFPU
0x0750	0xB500    PUSH	(R14)
0x0752	0xF8DFB010  LDR	R11, [PC, #16]
0x0756	0xF8DFA010  LDR	R10, [PC, #16]
0x075A	0xF7FFFD89  BL	624
0x075E	0xBD00    POP	(R15)
0x0760	0x4770    BX	LR
0x0762	0xBF00    NOP
0x0764	0x00002000  	#536870912
0x0768	0x000C2000  	#536870924
_recibe8:
;serie1.c, 32 :: 		void recibe8(void) iv IVT_INT_USART1 ics ICS_AUTO
;serie1.c, 34 :: 		temp = USART1_DR;
0x0370	0x4803    LDR	R0, [PC, #12]
0x0372	0x6801    LDR	R1, [R0, #0]
0x0374	0x4803    LDR	R0, [PC, #12]
0x0376	0x8001    STRH	R1, [R0, #0]
;serie1.c, 35 :: 		USART1_DR = temp;
0x0378	0x8801    LDRH	R1, [R0, #0]
0x037A	0x4801    LDR	R0, [PC, #4]
0x037C	0x6001    STR	R1, [R0, #0]
;serie1.c, 36 :: 		}
L_end_recibe8:
0x037E	0x4770    BX	LR
0x0380	0x10044001  	USART1_DR+0
0x0384	0x00082000  	_temp+0
; end of _recibe8
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0198     [120]    _NVIC_IntEnable
0x0210      [20]    ___CC2DW
0x0224      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0270      [58]    ___FillZeros
0x02AC     [188]    _ini_uarts
0x0368       [8]    ___GenExcept
0x0370      [24]    _recibe8
0x0388      [42]    ___EnableFPU
0x03B4      [24]    _main
0x03CC     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x072C      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
0x20000004       [4]    __VOLTAGE_RANGE
0x20000008       [2]    _temp
