
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '5.15.153.1-microsoft-standard-WSL2' is not supported.
  Supported versions are 2.4* or 2.6*.

Command: vcs -f ../filelist/inc.lst -f ../filelist/hdl.lst -f ../filelist/hvl.lst \
-timescale=1ns/1ps +define+UVM_REG_GET_BASE_RESPONSE_WITHOUT_REQ_ID -full64 +vc +v2k \
-sverilog +seed=20240801235429 -debug_access+all -fsdb -top ifu_test_tb -R -l /mnt/e/Desktop/mxrvcpu/run/../sim/mcdf_full_random_test.log \

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Thu Aug  1 23:54:31 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/define.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/csr_reg.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/ctrl.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/pc_reg.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/reg.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/ifu.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/id.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/ex.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/rom.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hdl/core/soc_core_top.v'
Parsing design file '/mnt/e/Desktop/mxrvcpu/run/../hvl/core/ifu_test_tb.sv'

Warning-[IPDW] Identifier previously declared
/mnt/e/Desktop/mxrvcpu/run/../hvl/core/ifu_test_tb.sv, 41
  Second declaration for identifier 'rs1_reg_data' ignored
  Identifier 'rs1_reg_data' previously declared as wire. 
  [/mnt/e/Desktop/mxrvcpu/run/../hvl/core/ifu_test_tb.sv, 34]


Warning-[IPDW] Identifier previously declared
/mnt/e/Desktop/mxrvcpu/run/../hvl/core/ifu_test_tb.sv, 41
  Second declaration for identifier 'rs2_reg_data' ignored
  Identifier 'rs2_reg_data' previously declared as wire. 
  [/mnt/e/Desktop/mxrvcpu/run/../hvl/core/ifu_test_tb.sv, 34]

Top Level Modules:
       ifu_test_tb
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
/mnt/e/Desktop/mxrvcpu/run/../hvl/core/ifu_test_tb.sv, 69
ifu_test_tb, "pc_reg u_pc_reg( .clk (clk),  .rst_n (rst_n),  .pc_o (pc));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
/mnt/e/Desktop/mxrvcpu/run/../hvl/core/ifu_test_tb.sv, 76
ifu_test_tb, "id u_id( .inst_data_i (inst_data_ifu),  .opcode (opcode),  .rd (rd),  .funct3 (funct3),  .rs1 (rs1),  .rs2 (rs2),  .funct7 (funct7),  .shamt (shamt),  .L_or_A_flag (L_or_A_flag),  .zimm (zimm),  .imm (imm),  .rs1_req_rd_valid_o (rs1_req_rd_valid),  .rs2_req_rd_valid_o (rs2_req_rd_valid));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
/mnt/e/Desktop/mxrvcpu/run/../hvl/core/ifu_test_tb.sv, 76
"id u_id( .inst_data_i (inst_data_ifu),  .opcode (opcode),  .rd (rd),  .funct3 (funct3),  .rs1 (rs1),  .rs2 (rs2),  .funct7 (funct7),  .shamt (shamt),  .L_or_A_flag (L_or_A_flag),  .zimm (zimm),  .imm (imm),  .rs1_req_rd_valid_o (rs1_req_rd_valid),  .rs2_req_rd_valid_o (rs2_req_rd_valid));"
  The following 1-bit expression is connected to 7-bit port "funct7" of module
  "id", instance "u_id".
  Expression: funct7
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/mnt/e/Desktop/mxrvcpu/run/../hvl/core/ifu_test_tb.sv, 93
"ex u_ex( .clk (clk),  .rst_n (rst_n),  .opcode_i (opcode),  .rd_i (rd),  .funct3_i (funct3),  .rs1_i (rs1),  .rs2_i (rs2),  .funct7_i (funct7),  .shamt_i (shamt),  .L_or_A_flag_i (L_or_A_flag),  .zimm_i (zimm),  .imm_i (imm),  .rs1_reg_data_i (rs1_reg_data),  .rs2_reg_data_i (rs2_reg_data),  .rd_wr_en_o (rd_wr_en),  .rd_reg_data_o (rd_reg_data),  .Hold_flag_i (Hold_flag),  .div_busy_i (div_busy));"
  The following 1-bit expression is connected to 7-bit port "funct7_i" of 
  module "ex", instance "u_ex".
  Expression: funct7
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/mnt/e/Desktop/mxrvcpu/run/../hvl/core/ifu_test_tb.sv, 114
"regu u_regu( .clk (clk),  .rst_n (rst_n),  .rs1_addr_i (rs1),  .rs2_addr_i (rs2),  .rs1_req_rd_valid_i (rs1_req_rd_valid),  .rs2_req_rd_valid_i (rs2_req_rd_valid),  .rs1_reg_data_o (rs1_reg_data),  .rs2_reg_data_o (rs2_reg_data),  .rd_addr_i (rd_addr),  .rd_data_i (rd_data),  .rd_req_wr_valid_i (rd_req_wr_valid));"
  The following 5-bit expression is connected to 32-bit port "rs1_addr_i" of 
  module "regu", instance "u_regu".
  Expression: rs1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/mnt/e/Desktop/mxrvcpu/run/../hvl/core/ifu_test_tb.sv, 114
"regu u_regu( .clk (clk),  .rst_n (rst_n),  .rs1_addr_i (rs1),  .rs2_addr_i (rs2),  .rs1_req_rd_valid_i (rs1_req_rd_valid),  .rs2_req_rd_valid_i (rs2_req_rd_valid),  .rs1_reg_data_o (rs1_reg_data),  .rs2_reg_data_o (rs2_reg_data),  .rd_addr_i (rd_addr),  .rd_data_i (rd_data),  .rd_req_wr_valid_i (rd_req_wr_valid));"
  The following 5-bit expression is connected to 32-bit port "rs2_addr_i" of 
  module "regu", instance "u_regu".
  Expression: rs2
  	use +lint=PCWM for more details

Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module ifu_test_tb
make[1]: Entering directory '/mnt/e/Desktop/mxrvcpu/run/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -Wl,--no-as-needed    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ \
-Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu \
-L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/miaoxiang/synopsys/vcs/O-2018.09-SP2/linux64/lib \
-L/home/miaoxiang/synopsys/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o  _2282_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/miaoxiang/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive       _vcs_pli_stub_.o   /home/miaoxiang/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/miaoxiang/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl \
-lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/mnt/e/Desktop/mxrvcpu/run/csrc'
Command: /mnt/e/Desktop/mxrvcpu/run/./simv +define+UVM_REG_GET_BASE_RESPONSE_WITHOUT_REQ_ID +vc +v2k +seed=20240801235429 -a /mnt/e/Desktop/mxrvcpu/run/../sim/mcdf_full_random_test.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Aug  1 23:54 2024

Warning-[STASKW_RMIEAFL] Illegal entry
/mnt/e/Desktop/mxrvcpu/run/../hvl/core/ifu_test_tb.sv, 130
  Illegal entry found at file inst.data line 129 while executing $readmem.
  Please ensure that the file has proper entries.

Time Out.
$finish called from file "/mnt/e/Desktop/mxrvcpu/run/../hvl/core/ifu_test_tb.sv", line 158.
$finish at simulation time             10000000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 10000000 ps
CPU Time:      0.210 seconds;       Data structure size:   0.0Mb
Thu Aug  1 23:54:34 2024
