# ODESA

<p align="center">
  <a href="#Description">Description</a> •
  <a href="#Example-Outputs">Outputs</a> •
  <a href="#Motivation">Motivation</a> •
  <a href="#Install-the-Julia-module">Install</a> •
  <a href="#Development-Plans">Plans</a> •
  <a href="#Why-Not-Optimize-Small-SNNs-With-Bigger-SNNs">Why Not Optimize Small SNNs With Bigger SNNs</a>
</p>

## Description 

FPGA implementation of the Odesa algorithm: a supervised spiking and time surface machine learning algorithm.

## Verification


<p align="center">
	<img src="https://user-images.githubusercontent.com/53887767/174504252-cd42a9eb-fe8f-4900-8fdc-23cec215f9eb.png" width="250" height="200">
</p>


### TODO:  
- [x] Some Verilator Output
- [ ] CI verilator. Demonstrate that HDL engineers can automate and do code integration in the cloud just like the rest of the software world.
- [ ] verilator GTK wave verification of SNN signals
- [ ] Command line scripts lend themselves to automation, GUIs lend themselves to human intervention.
- [ ] Command line installation and execution of Lattice Ice Breaker for a relatively small network.

