<?xml version="1.0" encoding="utf-8"?>
<!--
  L2 Sleep Low Power Resource/Mode definitions

  Copyright (c) 2013-2015 Qualcomm Technologies, Inc. (QTI).
  All Rights Reserved.
  Qualcomm Technologies Confidential and Proprietary
-->

<!--
Format of Enter/Exit/Backoff latency fields:
"<Fixed>,<Scaled>"
Fixed - Unscaled value that is always added to each frequency table entry
Scaled - Value that will be scaled at 1:1 ratio according to frequency table entries
         and the initial base profile frequency given via ProfileFreq

Bitwise attribute values (see sleep_mode_attribute enum for full description):
  0x01 - No reference count
  0x02 - No function lock
  0x04 - Force LPRM to contribute to QR event; All synth modes containing the component will be updated
  0x08 - No automatic latency tracking
  0x10 - LPRM is cacheable
-->

<LPRDefinition>
  <LPR Name="l2" CoreMask="0xFFFFFFFF" ProfileFreq="384000">
    <Mode Name="noret"
          Dependency="cpu_vdd.pc_noret | cpu_vdd.pc_l2_noret"
          Order=""
          PowerSavings="0,1"
          EnterLat="5000,1600"
          ExitLat="75,536"
          Backoff="75,110"
          EnterFn="cacheLPR_L2NonRetentionEnter"
          ExitFn="cacheLPR_L2NonRetentionExit"
          Supported="TRUE"
          >
    </Mode>
    <!-- l2.ret is not synthesized with cpu_vdd.pc_* modes since APCR
         modes are more efficient when l2 retention is required -->
    <Mode Name="ret"
          Dependency="cpu_vdd.pc_ret"
          Order=""
          PowerSavings="0,1"
          EnterLat="120,10"
          ExitLat="120,10"
          Backoff="120,10"
          EnterFn="cacheLPR_L2RetentionEnter"
          ExitFn="cacheLPR_commonExit"
          Attributes="16"
          Supported="TRUE"
          >
    </Mode>
  </LPR>

  <LPR Name="tcm" CoreMask="0xFFFFFFFF" ProfileFreq="384000">
    <Mode Name="noret"
          Dependency="cpu_vdd.pc_noret"
          Order=""
          PowerSavings="0,1"
          EnterLat="175,150"
          ExitLat="75,536"
          Backoff="75,110"
          EnterFn="cacheLPR_TCMNonRetentionEnter"
          ExitFn="cacheLPR_TCMNonRetentionExit"
          Supported="TRUE"
          >
    </Mode>
    <Mode Name="ret"
          Dependency="cpu_vdd.pc_ret"
          Order=""
          PowerSavings="0,1"
          EnterLat="120,10"
          ExitLat="120,10"
          Backoff="120,10"
          EnterFn="cacheLPR_TCMRetentionEnter"
          ExitFn="cacheLPR_commonExit"
          Attributes="16"
          Supported="TRUE"
          >
    </Mode>
  </LPR>
</LPRDefinition>
