
node1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000246  00800100  000011a6  0000123a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000011a6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  00800346  00800346  00001480  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001480  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000014dc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000250  00000000  00000000  00001518  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000023aa  00000000  00000000  00001768  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001108  00000000  00000000  00003b12  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000138a  00000000  00000000  00004c1a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000588  00000000  00000000  00005fa4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000815  00000000  00000000  0000652c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001143  00000000  00000000  00006d41  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000240  00000000  00000000  00007e84  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 38 00 	jmp	0x70	; 0x70 <__ctors_end>
       4:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
       8:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
       c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      10:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      14:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      18:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      1c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      20:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      24:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      28:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      2c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      30:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      34:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      38:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      3c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      40:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      44:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      48:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      4c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      50:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      54:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      58:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      5c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      60:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      64:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      68:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      6c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>

00000070 <__ctors_end>:
      70:	11 24       	eor	r1, r1
      72:	1f be       	out	0x3f, r1	; 63
      74:	cf ef       	ldi	r28, 0xFF	; 255
      76:	d4 e0       	ldi	r29, 0x04	; 4
      78:	de bf       	out	0x3e, r29	; 62
      7a:	cd bf       	out	0x3d, r28	; 61

0000007c <__do_copy_data>:
      7c:	13 e0       	ldi	r17, 0x03	; 3
      7e:	a0 e0       	ldi	r26, 0x00	; 0
      80:	b1 e0       	ldi	r27, 0x01	; 1
      82:	e6 ea       	ldi	r30, 0xA6	; 166
      84:	f1 e1       	ldi	r31, 0x11	; 17
      86:	02 c0       	rjmp	.+4      	; 0x8c <__do_copy_data+0x10>
      88:	05 90       	lpm	r0, Z+
      8a:	0d 92       	st	X+, r0
      8c:	a6 34       	cpi	r26, 0x46	; 70
      8e:	b1 07       	cpc	r27, r17
      90:	d9 f7       	brne	.-10     	; 0x88 <__do_copy_data+0xc>

00000092 <__do_clear_bss>:
      92:	23 e0       	ldi	r18, 0x03	; 3
      94:	a6 e4       	ldi	r26, 0x46	; 70
      96:	b3 e0       	ldi	r27, 0x03	; 3
      98:	01 c0       	rjmp	.+2      	; 0x9c <.do_clear_bss_start>

0000009a <.do_clear_bss_loop>:
      9a:	1d 92       	st	X+, r1

0000009c <.do_clear_bss_start>:
      9c:	a0 35       	cpi	r26, 0x50	; 80
      9e:	b2 07       	cpc	r27, r18
      a0:	e1 f7       	brne	.-8      	; 0x9a <.do_clear_bss_loop>
      a2:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <main>
      a6:	0c 94 d1 08 	jmp	0x11a2	; 0x11a2 <_exit>

000000aa <__bad_interrupt>:
      aa:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ae <adc_init>:
	//TCCR3A |= (1 << WGM31);
	//TCCR3A |= (1 << WGM30);

void adc_init() {
	//All code in function inits pwm
	OCR3A = 0x02;
      ae:	82 e0       	ldi	r24, 0x02	; 2
      b0:	90 e0       	ldi	r25, 0x00	; 0
      b2:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7fc087>
      b6:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7fc086>
	DDRD |= (1 << PD4);
      ba:	81 b3       	in	r24, 0x11	; 17
      bc:	80 61       	ori	r24, 0x10	; 16
      be:	81 bb       	out	0x11, r24	; 17
	//TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS00);
	TCCR3B |= (1 << WGM32); //Setting CTC
      c0:	ea e8       	ldi	r30, 0x8A	; 138
      c2:	f0 e0       	ldi	r31, 0x00	; 0
      c4:	80 81       	ld	r24, Z
      c6:	88 60       	ori	r24, 0x08	; 8
      c8:	80 83       	st	Z, r24
	TCCR3A |= (1 << COM3A0); //Clear OC3A on Compare Match, set OC3A at TOP. or toggle or smth.
      ca:	ab e8       	ldi	r26, 0x8B	; 139
      cc:	b0 e0       	ldi	r27, 0x00	; 0
      ce:	8c 91       	ld	r24, X
      d0:	80 64       	ori	r24, 0x40	; 64
      d2:	8c 93       	st	X, r24
	TCCR3B |= (1 << CS30);
      d4:	80 81       	ld	r24, Z
      d6:	81 60       	ori	r24, 0x01	; 1
      d8:	80 83       	st	Z, r24
	printf("-PWM init-\n");
      da:	85 e1       	ldi	r24, 0x15	; 21
      dc:	91 e0       	ldi	r25, 0x01	; 1
      de:	0e 94 32 04 	call	0x864	; 0x864 <puts>
      e2:	08 95       	ret

000000e4 <can_init>:
#include <stdint.h>
#include "mcp.h"
#include <stdio.h>


int can_init() {
      e4:	cf 93       	push	r28
      e6:	df 93       	push	r29
    int err = 0;
    err = mcp2515_init();	
      e8:	0e 94 92 01 	call	0x324	; 0x324 <mcp2515_init>
      ec:	ec 01       	movw	r28, r24
	mcp2515_mode_select(MODE_NORMAL);
      ee:	80 e0       	ldi	r24, 0x00	; 0
      f0:	0e 94 cf 01 	call	0x39e	; 0x39e <mcp2515_mode_select>
	mcp2515_bit_modify(MCP_CANINTE, 0b11111111, 0b00000001); //rx interrupt enable
      f4:	41 e0       	ldi	r20, 0x01	; 1
      f6:	6f ef       	ldi	r22, 0xFF	; 255
      f8:	8b e2       	ldi	r24, 0x2B	; 43
      fa:	0e 94 b3 01 	call	0x366	; 0x366 <mcp2515_bit_modify>
    return err;
}
      fe:	ce 01       	movw	r24, r28
     100:	df 91       	pop	r29
     102:	cf 91       	pop	r28
     104:	08 95       	ret

00000106 <can_write>:

void can_write(struct Message *msg) {
     106:	0f 93       	push	r16
     108:	1f 93       	push	r17
     10a:	cf 93       	push	r28
     10c:	df 93       	push	r29
     10e:	8c 01       	movw	r16, r24
    if (msg->length > 8) {
     110:	fc 01       	movw	r30, r24
     112:	82 81       	ldd	r24, Z+2	; 0x02
     114:	89 30       	cpi	r24, 0x09	; 9
     116:	20 f0       	brcs	.+8      	; 0x120 <can_write+0x1a>
        printf("ERROR, message length value to high \r\n");
     118:	81 e4       	ldi	r24, 0x41	; 65
     11a:	91 e0       	ldi	r25, 0x01	; 1
     11c:	0e 94 32 04 	call	0x864	; 0x864 <puts>
    }
	mcp2515_bit_modify(MCP_TXB0CTRL, 0b00001000, 0b000001000); //remove on normal mode?
     120:	48 e0       	ldi	r20, 0x08	; 8
     122:	68 e0       	ldi	r22, 0x08	; 8
     124:	80 e3       	ldi	r24, 0x30	; 48
     126:	0e 94 b3 01 	call	0x366	; 0x366 <mcp2515_bit_modify>
	mcp2515_write(MCP_TXB0SIDH, msg->id / 8);
     12a:	f8 01       	movw	r30, r16
     12c:	60 81       	ld	r22, Z
     12e:	71 81       	ldd	r23, Z+1	; 0x01
     130:	76 95       	lsr	r23
     132:	67 95       	ror	r22
     134:	76 95       	lsr	r23
     136:	67 95       	ror	r22
     138:	76 95       	lsr	r23
     13a:	67 95       	ror	r22
     13c:	81 e3       	ldi	r24, 0x31	; 49
     13e:	0e 94 5e 01 	call	0x2bc	; 0x2bc <mcp2515_write>
	mcp2515_write(MCP_TXB0SIDL, (msg->id % 8) << 5);
     142:	f8 01       	movw	r30, r16
     144:	60 81       	ld	r22, Z
     146:	62 95       	swap	r22
     148:	66 0f       	add	r22, r22
     14a:	60 7e       	andi	r22, 0xE0	; 224
     14c:	82 e3       	ldi	r24, 0x32	; 50
     14e:	0e 94 5e 01 	call	0x2bc	; 0x2bc <mcp2515_write>
	mcp2515_write(MCP_TXB0DLC, msg->length); 
     152:	f8 01       	movw	r30, r16
     154:	62 81       	ldd	r22, Z+2	; 0x02
     156:	85 e3       	ldi	r24, 0x35	; 53
     158:	0e 94 5e 01 	call	0x2bc	; 0x2bc <mcp2515_write>
	
    for (int i = 0; i < msg->length; i++) {
     15c:	c0 e0       	ldi	r28, 0x00	; 0
     15e:	d0 e0       	ldi	r29, 0x00	; 0
     160:	09 c0       	rjmp	.+18     	; 0x174 <can_write+0x6e>
	    mcp2515_write(MCP_TXB0D0+i, msg->data[i]);
     162:	f8 01       	movw	r30, r16
     164:	ec 0f       	add	r30, r28
     166:	fd 1f       	adc	r31, r29
     168:	63 81       	ldd	r22, Z+3	; 0x03
     16a:	8c 2f       	mov	r24, r28
     16c:	8a 5c       	subi	r24, 0xCA	; 202
     16e:	0e 94 5e 01 	call	0x2bc	; 0x2bc <mcp2515_write>
	mcp2515_bit_modify(MCP_TXB0CTRL, 0b00001000, 0b000001000); //remove on normal mode?
	mcp2515_write(MCP_TXB0SIDH, msg->id / 8);
	mcp2515_write(MCP_TXB0SIDL, (msg->id % 8) << 5);
	mcp2515_write(MCP_TXB0DLC, msg->length); 
	
    for (int i = 0; i < msg->length; i++) {
     172:	21 96       	adiw	r28, 0x01	; 1
     174:	f8 01       	movw	r30, r16
     176:	82 81       	ldd	r24, Z+2	; 0x02
     178:	90 e0       	ldi	r25, 0x00	; 0
     17a:	c8 17       	cp	r28, r24
     17c:	d9 07       	cpc	r29, r25
     17e:	8c f3       	brlt	.-30     	; 0x162 <can_write+0x5c>
	    mcp2515_write(MCP_TXB0D0+i, msg->data[i]);
    }
	if (mcp2515_read(MCP_CANINTF) & 0b10100000) {
     180:	8c e2       	ldi	r24, 0x2C	; 44
     182:	0e 94 74 01 	call	0x2e8	; 0x2e8 <mcp2515_read>
     186:	80 7a       	andi	r24, 0xA0	; 160
     188:	21 f0       	breq	.+8      	; 0x192 <can_write+0x8c>
		printf("Message error \r\n");
     18a:	87 e6       	ldi	r24, 0x67	; 103
     18c:	91 e0       	ldi	r25, 0x01	; 1
     18e:	0e 94 32 04 	call	0x864	; 0x864 <puts>
	}
}
     192:	df 91       	pop	r29
     194:	cf 91       	pop	r28
     196:	1f 91       	pop	r17
     198:	0f 91       	pop	r16
     19a:	08 95       	ret

0000019c <can_read>:

struct Message can_read() {
     19c:	ff 92       	push	r15
     19e:	0f 93       	push	r16
     1a0:	1f 93       	push	r17
     1a2:	cf 93       	push	r28
     1a4:	df 93       	push	r29
     1a6:	8c 01       	movw	r16, r24
    struct Message msg_read;
	uint8_t low = mcp2515_read(MCP_RXB0SIDL)/0b100000;
     1a8:	82 e6       	ldi	r24, 0x62	; 98
     1aa:	0e 94 74 01 	call	0x2e8	; 0x2e8 <mcp2515_read>
     1ae:	c8 2f       	mov	r28, r24
     1b0:	c2 95       	swap	r28
     1b2:	c6 95       	lsr	r28
     1b4:	c7 70       	andi	r28, 0x07	; 7
	uint8_t high = mcp2515_read(MCP_RXB0SIDH);
     1b6:	81 e6       	ldi	r24, 0x61	; 97
     1b8:	0e 94 74 01 	call	0x2e8	; 0x2e8 <mcp2515_read>
    msg_read.id = high * 0b1000 + low;
     1bc:	90 e0       	ldi	r25, 0x00	; 0
     1be:	88 0f       	add	r24, r24
     1c0:	99 1f       	adc	r25, r25
     1c2:	88 0f       	add	r24, r24
     1c4:	99 1f       	adc	r25, r25
     1c6:	88 0f       	add	r24, r24
     1c8:	99 1f       	adc	r25, r25
     1ca:	8c 0f       	add	r24, r28
     1cc:	91 1d       	adc	r25, r1
     1ce:	f8 01       	movw	r30, r16
     1d0:	91 83       	std	Z+1, r25	; 0x01
     1d2:	80 83       	st	Z, r24
    msg_read.length = mcp2515_read(MCP_RXB0DLC);
     1d4:	85 e6       	ldi	r24, 0x65	; 101
     1d6:	0e 94 74 01 	call	0x2e8	; 0x2e8 <mcp2515_read>
     1da:	f8 2e       	mov	r15, r24
     1dc:	f8 01       	movw	r30, r16
     1de:	82 83       	std	Z+2, r24	; 0x02
    for (int i = 0; i < msg_read.length; i++) {
     1e0:	c0 e0       	ldi	r28, 0x00	; 0
     1e2:	d0 e0       	ldi	r29, 0x00	; 0
     1e4:	09 c0       	rjmp	.+18     	; 0x1f8 <can_read+0x5c>
	    msg_read.data[i] = mcp2515_read(MCP_RXB0D0+i); //Bruke alle 8 registre RXB0D0-8
     1e6:	8c 2f       	mov	r24, r28
     1e8:	8a 59       	subi	r24, 0x9A	; 154
     1ea:	0e 94 74 01 	call	0x2e8	; 0x2e8 <mcp2515_read>
     1ee:	f8 01       	movw	r30, r16
     1f0:	ec 0f       	add	r30, r28
     1f2:	fd 1f       	adc	r31, r29
     1f4:	83 83       	std	Z+3, r24	; 0x03
    struct Message msg_read;
	uint8_t low = mcp2515_read(MCP_RXB0SIDL)/0b100000;
	uint8_t high = mcp2515_read(MCP_RXB0SIDH);
    msg_read.id = high * 0b1000 + low;
    msg_read.length = mcp2515_read(MCP_RXB0DLC);
    for (int i = 0; i < msg_read.length; i++) {
     1f6:	21 96       	adiw	r28, 0x01	; 1
     1f8:	8f 2d       	mov	r24, r15
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	c8 17       	cp	r28, r24
     1fe:	d9 07       	cpc	r29, r25
     200:	94 f3       	brlt	.-28     	; 0x1e6 <can_read+0x4a>
	    msg_read.data[i] = mcp2515_read(MCP_RXB0D0+i); //Bruke alle 8 registre RXB0D0-8
    }
    return msg_read;
}
     202:	c8 01       	movw	r24, r16
     204:	df 91       	pop	r29
     206:	cf 91       	pop	r28
     208:	1f 91       	pop	r17
     20a:	0f 91       	pop	r16
     20c:	ff 90       	pop	r15
     20e:	08 95       	ret

00000210 <can_loopback_test>:


void can_loopback_test() {
     210:	0f 93       	push	r16
     212:	1f 93       	push	r17
     214:	cf 93       	push	r28
     216:	df 93       	push	r29
     218:	cd b7       	in	r28, 0x3d	; 61
     21a:	de b7       	in	r29, 0x3e	; 62
     21c:	a1 97       	sbiw	r28, 0x21	; 33
     21e:	0f b6       	in	r0, 0x3f	; 63
     220:	f8 94       	cli
     222:	de bf       	out	0x3e, r29	; 62
     224:	0f be       	out	0x3f, r0	; 63
     226:	cd bf       	out	0x3d, r28	; 61
	mcp2515_reset();
     228:	0e 94 88 01 	call	0x310	; 0x310 <mcp2515_reset>
	mcp2515_mode_select(MODE_LOOPBACK);
     22c:	80 e4       	ldi	r24, 0x40	; 64
     22e:	0e 94 cf 01 	call	0x39e	; 0x39e <mcp2515_mode_select>
    struct Message m_w = {
     232:	8b e0       	ldi	r24, 0x0B	; 11
     234:	ea e0       	ldi	r30, 0x0A	; 10
     236:	f1 e0       	ldi	r31, 0x01	; 1
     238:	de 01       	movw	r26, r28
     23a:	11 96       	adiw	r26, 0x01	; 1
     23c:	01 90       	ld	r0, Z+
     23e:	0d 92       	st	X+, r0
     240:	8a 95       	dec	r24
     242:	e1 f7       	brne	.-8      	; 0x23c <can_loopback_test+0x2c>
        .id = 10,
        .length = 8,
        .data = "FUCKYOUU"
    };
    struct Message m_r = {0};
     244:	8e 01       	movw	r16, r28
     246:	04 5f       	subi	r16, 0xF4	; 244
     248:	1f 4f       	sbci	r17, 0xFF	; 255
     24a:	8b e0       	ldi	r24, 0x0B	; 11
     24c:	f8 01       	movw	r30, r16
     24e:	11 92       	st	Z+, r1
     250:	8a 95       	dec	r24
     252:	e9 f7       	brne	.-6      	; 0x24e <can_loopback_test+0x3e>
    can_write(&m_w);
     254:	ce 01       	movw	r24, r28
     256:	01 96       	adiw	r24, 0x01	; 1
     258:	0e 94 83 00 	call	0x106	; 0x106 <can_write>
    m_r = can_read();
     25c:	ce 01       	movw	r24, r28
     25e:	47 96       	adiw	r24, 0x17	; 23
     260:	0e 94 ce 00 	call	0x19c	; 0x19c <can_read>
     264:	8b e0       	ldi	r24, 0x0B	; 11
     266:	fe 01       	movw	r30, r28
     268:	77 96       	adiw	r30, 0x17	; 23
     26a:	d8 01       	movw	r26, r16
     26c:	01 90       	ld	r0, Z+
     26e:	0d 92       	st	X+, r0
     270:	8a 95       	dec	r24
     272:	e1 f7       	brne	.-8      	; 0x26c <can_loopback_test+0x5c>
	
    printf("msg received ID:  %d\t", m_r.id);
     274:	8d 85       	ldd	r24, Y+13	; 0x0d
     276:	8f 93       	push	r24
     278:	8c 85       	ldd	r24, Y+12	; 0x0c
     27a:	8f 93       	push	r24
     27c:	87 e7       	ldi	r24, 0x77	; 119
     27e:	91 e0       	ldi	r25, 0x01	; 1
     280:	9f 93       	push	r25
     282:	8f 93       	push	r24
     284:	0e 94 1c 04 	call	0x838	; 0x838 <printf>
    printf("msg received data %s\r\n", m_r.data);
     288:	ce 01       	movw	r24, r28
     28a:	0f 96       	adiw	r24, 0x0f	; 15
     28c:	9f 93       	push	r25
     28e:	8f 93       	push	r24
     290:	8d e8       	ldi	r24, 0x8D	; 141
     292:	91 e0       	ldi	r25, 0x01	; 1
     294:	9f 93       	push	r25
     296:	8f 93       	push	r24
     298:	0e 94 1c 04 	call	0x838	; 0x838 <printf>
}
     29c:	0f b6       	in	r0, 0x3f	; 63
     29e:	f8 94       	cli
     2a0:	de bf       	out	0x3e, r29	; 62
     2a2:	0f be       	out	0x3f, r0	; 63
     2a4:	cd bf       	out	0x3d, r28	; 61
     2a6:	a1 96       	adiw	r28, 0x21	; 33
     2a8:	0f b6       	in	r0, 0x3f	; 63
     2aa:	f8 94       	cli
     2ac:	de bf       	out	0x3e, r29	; 62
     2ae:	0f be       	out	0x3f, r0	; 63
     2b0:	cd bf       	out	0x3d, r28	; 61
     2b2:	df 91       	pop	r29
     2b4:	cf 91       	pop	r28
     2b6:	1f 91       	pop	r17
     2b8:	0f 91       	pop	r16
     2ba:	08 95       	ret

000002bc <mcp2515_write>:
	uint8_t status_data = spi_read();
	
	spi_ss_set(1);
	
	return status_data;
}
     2bc:	cf 93       	push	r28
     2be:	df 93       	push	r29
     2c0:	d8 2f       	mov	r29, r24
     2c2:	c6 2f       	mov	r28, r22
     2c4:	80 e0       	ldi	r24, 0x00	; 0
     2c6:	0e 94 ad 02 	call	0x55a	; 0x55a <spi_ss_set>
     2ca:	82 e0       	ldi	r24, 0x02	; 2
     2cc:	0e 94 c1 02 	call	0x582	; 0x582 <spi_write>
     2d0:	8d 2f       	mov	r24, r29
     2d2:	0e 94 c1 02 	call	0x582	; 0x582 <spi_write>
     2d6:	8c 2f       	mov	r24, r28
     2d8:	0e 94 c1 02 	call	0x582	; 0x582 <spi_write>
     2dc:	81 e0       	ldi	r24, 0x01	; 1
     2de:	0e 94 ad 02 	call	0x55a	; 0x55a <spi_ss_set>
     2e2:	df 91       	pop	r29
     2e4:	cf 91       	pop	r28
     2e6:	08 95       	ret

000002e8 <mcp2515_read>:
     2e8:	cf 93       	push	r28
     2ea:	c8 2f       	mov	r28, r24
     2ec:	80 e0       	ldi	r24, 0x00	; 0
     2ee:	0e 94 ad 02 	call	0x55a	; 0x55a <spi_ss_set>
     2f2:	83 e0       	ldi	r24, 0x03	; 3
     2f4:	0e 94 c1 02 	call	0x582	; 0x582 <spi_write>
     2f8:	8c 2f       	mov	r24, r28
     2fa:	0e 94 c1 02 	call	0x582	; 0x582 <spi_write>
     2fe:	0e 94 c5 02 	call	0x58a	; 0x58a <spi_read>
     302:	c8 2f       	mov	r28, r24
     304:	81 e0       	ldi	r24, 0x01	; 1
     306:	0e 94 ad 02 	call	0x55a	; 0x55a <spi_ss_set>
     30a:	8c 2f       	mov	r24, r28
     30c:	cf 91       	pop	r28
     30e:	08 95       	ret

00000310 <mcp2515_reset>:
     310:	80 e0       	ldi	r24, 0x00	; 0
     312:	0e 94 ad 02 	call	0x55a	; 0x55a <spi_ss_set>
     316:	80 ec       	ldi	r24, 0xC0	; 192
     318:	0e 94 c1 02 	call	0x582	; 0x582 <spi_write>
     31c:	81 e0       	ldi	r24, 0x01	; 1
     31e:	0e 94 ad 02 	call	0x55a	; 0x55a <spi_ss_set>
     322:	08 95       	ret

00000324 <mcp2515_init>:
     324:	0e 94 b8 02 	call	0x570	; 0x570 <spi_init>
     328:	0e 94 88 01 	call	0x310	; 0x310 <mcp2515_reset>
     32c:	2f e9       	ldi	r18, 0x9F	; 159
     32e:	86 e8       	ldi	r24, 0x86	; 134
     330:	91 e0       	ldi	r25, 0x01	; 1
     332:	21 50       	subi	r18, 0x01	; 1
     334:	80 40       	sbci	r24, 0x00	; 0
     336:	90 40       	sbci	r25, 0x00	; 0
     338:	e1 f7       	brne	.-8      	; 0x332 <mcp2515_init+0xe>
     33a:	00 c0       	rjmp	.+0      	; 0x33c <mcp2515_init+0x18>
     33c:	00 00       	nop
     33e:	8e e0       	ldi	r24, 0x0E	; 14
     340:	0e 94 74 01 	call	0x2e8	; 0x2e8 <mcp2515_read>
     344:	80 7e       	andi	r24, 0xE0	; 224
     346:	80 38       	cpi	r24, 0x80	; 128
     348:	59 f0       	breq	.+22     	; 0x360 <mcp2515_init+0x3c>
     34a:	84 ea       	ldi	r24, 0xA4	; 164
     34c:	91 e0       	ldi	r25, 0x01	; 1
     34e:	9f 93       	push	r25
     350:	8f 93       	push	r24
     352:	0e 94 1c 04 	call	0x838	; 0x838 <printf>
     356:	0f 90       	pop	r0
     358:	0f 90       	pop	r0
     35a:	8f ef       	ldi	r24, 0xFF	; 255
     35c:	9f ef       	ldi	r25, 0xFF	; 255
     35e:	08 95       	ret
     360:	80 e0       	ldi	r24, 0x00	; 0
     362:	90 e0       	ldi	r25, 0x00	; 0
     364:	08 95       	ret

00000366 <mcp2515_bit_modify>:

void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) {
     366:	1f 93       	push	r17
     368:	cf 93       	push	r28
     36a:	df 93       	push	r29
     36c:	18 2f       	mov	r17, r24
     36e:	d6 2f       	mov	r29, r22
     370:	c4 2f       	mov	r28, r20
	spi_ss_set(0);
     372:	80 e0       	ldi	r24, 0x00	; 0
     374:	0e 94 ad 02 	call	0x55a	; 0x55a <spi_ss_set>
	spi_write(MCP_BITMOD);
     378:	85 e0       	ldi	r24, 0x05	; 5
     37a:	0e 94 c1 02 	call	0x582	; 0x582 <spi_write>
	spi_write(address);
     37e:	81 2f       	mov	r24, r17
     380:	0e 94 c1 02 	call	0x582	; 0x582 <spi_write>
	spi_write(mask);
     384:	8d 2f       	mov	r24, r29
     386:	0e 94 c1 02 	call	0x582	; 0x582 <spi_write>
	spi_write(data);
     38a:	8c 2f       	mov	r24, r28
     38c:	0e 94 c1 02 	call	0x582	; 0x582 <spi_write>
	spi_ss_set(1);
     390:	81 e0       	ldi	r24, 0x01	; 1
     392:	0e 94 ad 02 	call	0x55a	; 0x55a <spi_ss_set>
}
     396:	df 91       	pop	r29
     398:	cf 91       	pop	r28
     39a:	1f 91       	pop	r17
     39c:	08 95       	ret

0000039e <mcp2515_mode_select>:


//Setter modus ved ï¿½ maske CANCTRL-registeret med 0b11100000 (bare 3 MSB som gjelder) med moduser definert i mcp2515.h
void mcp2515_mode_select(uint8_t mode) {
	mcp2515_bit_modify(MCP_CANCTRL, 0b11100000, mode);
     39e:	48 2f       	mov	r20, r24
     3a0:	60 ee       	ldi	r22, 0xE0	; 224
     3a2:	8f e0       	ldi	r24, 0x0F	; 15
     3a4:	0e 94 b3 01 	call	0x366	; 0x366 <mcp2515_bit_modify>
     3a8:	08 95       	ret

000003aa <joystick_init>:
#include "joystick.h"
#include "adc.h"
#include <avr/io.h>

void joystick_init(){
	PORTD |= (1 << PD5); //setup pullup for PD5 which is button input from Joystick
     3aa:	82 b3       	in	r24, 0x12	; 18
     3ac:	80 62       	ori	r24, 0x20	; 32
     3ae:	82 bb       	out	0x12, r24	; 18
     3b0:	08 95       	ret

000003b2 <main>:
{
	// Set main sleep time
    //_delay_ms(sleep_time);
	
	// Initialize functions
	usart_init(MYUBRR);
     3b2:	8f e1       	ldi	r24, 0x1F	; 31
     3b4:	0e 94 5d 03 	call	0x6ba	; 0x6ba <usart_init>
	xmem_init();
     3b8:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <xmem_init>
	adc_init();
     3bc:	0e 94 57 00 	call	0xae	; 0xae <adc_init>
	joystick_init();
     3c0:	0e 94 d5 01 	call	0x3aa	; 0x3aa <joystick_init>
	oled_init();
     3c4:	0e 94 68 02 	call	0x4d0	; 0x4d0 <oled_init>
	if (can_init()) {
     3c8:	0e 94 72 00 	call	0xe4	; 0xe4 <can_init>
     3cc:	89 2b       	or	r24, r25
     3ce:	29 f0       	breq	.+10     	; 0x3da <main+0x28>
		printf("Can init failed \r\n");
     3d0:	89 e1       	ldi	r24, 0x19	; 25
     3d2:	92 e0       	ldi	r25, 0x02	; 2
     3d4:	0e 94 32 04 	call	0x864	; 0x864 <puts>
		return -1;
     3d8:	2d c0       	rjmp	.+90     	; 0x434 <__DATA_REGION_LENGTH__+0x34>
	}
	
	// Test SRAM functionality
	if (SRAM_test()) {
     3da:	0e 94 cc 02 	call	0x598	; 0x598 <SRAM_test>
     3de:	89 2b       	or	r24, r25
     3e0:	29 f0       	breq	.+10     	; 0x3ec <main+0x3a>
		printf("SRAM test failed\r\n");
     3e2:	8b e2       	ldi	r24, 0x2B	; 43
     3e4:	92 e0       	ldi	r25, 0x02	; 2
     3e6:	0e 94 32 04 	call	0x864	; 0x864 <puts>
		return -1;
     3ea:	24 c0       	rjmp	.+72     	; 0x434 <__DATA_REGION_LENGTH__+0x34>
	}
	
	//game_fsm();
	// MAIN LOOP	
	can_loopback_test();
     3ec:	0e 94 08 01 	call	0x210	; 0x210 <can_loopback_test>
	uint8_t value = mcp2515_read(MCP_CANSTAT);
     3f0:	8e e0       	ldi	r24, 0x0E	; 14
     3f2:	0e 94 74 01 	call	0x2e8	; 0x2e8 <mcp2515_read>
	printf("canstat: 0x%x \r\n", value);
     3f6:	1f 92       	push	r1
     3f8:	8f 93       	push	r24
     3fa:	8d e3       	ldi	r24, 0x3D	; 61
     3fc:	92 e0       	ldi	r25, 0x02	; 2
     3fe:	9f 93       	push	r25
     400:	8f 93       	push	r24
     402:	0e 94 1c 04 	call	0x838	; 0x838 <printf>
     406:	0f 90       	pop	r0
     408:	0f 90       	pop	r0
     40a:	0f 90       	pop	r0
     40c:	0f 90       	pop	r0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     40e:	2f e7       	ldi	r18, 0x7F	; 127
     410:	8f e4       	ldi	r24, 0x4F	; 79
     412:	92 e1       	ldi	r25, 0x12	; 18
     414:	21 50       	subi	r18, 0x01	; 1
     416:	80 40       	sbci	r24, 0x00	; 0
     418:	90 40       	sbci	r25, 0x00	; 0
     41a:	e1 f7       	brne	.-8      	; 0x414 <__DATA_REGION_LENGTH__+0x14>
     41c:	00 c0       	rjmp	.+0      	; 0x41e <__DATA_REGION_LENGTH__+0x1e>
     41e:	00 00       	nop
     420:	2f e3       	ldi	r18, 0x3F	; 63
     422:	8d e0       	ldi	r24, 0x0D	; 13
     424:	93 e0       	ldi	r25, 0x03	; 3
     426:	21 50       	subi	r18, 0x01	; 1
     428:	80 40       	sbci	r24, 0x00	; 0
     42a:	90 40       	sbci	r25, 0x00	; 0
     42c:	e1 f7       	brne	.-8      	; 0x426 <__DATA_REGION_LENGTH__+0x26>
     42e:	00 c0       	rjmp	.+0      	; 0x430 <__DATA_REGION_LENGTH__+0x30>
     430:	00 00       	nop
     432:	ed cf       	rjmp	.-38     	; 0x40e <__DATA_REGION_LENGTH__+0xe>
		//mcp2515_reception(0x11, 2);
		_delay_ms(1000);
	}

	return 0;
     434:	8f ef       	ldi	r24, 0xFF	; 255
     436:	9f ef       	ldi	r25, 0xFF	; 255
     438:	08 95       	ret

0000043a <write_command>:
}

void oled_set_position(int page, int column) {
	oled_goto_page(page);
	oled_goto_column(column);
}
     43a:	80 93 00 10 	sts	0x1000, r24	; 0x801000 <__bss_end+0xcb0>
     43e:	08 95       	ret

00000440 <oled_goto_column>:
     440:	cf 93       	push	r28
     442:	df 93       	push	r29
     444:	80 38       	cpi	r24, 0x80	; 128
     446:	91 05       	cpc	r25, r1
     448:	90 f4       	brcc	.+36     	; 0x46e <oled_goto_column+0x2e>
     44a:	ec 01       	movw	r28, r24
     44c:	8f 70       	andi	r24, 0x0F	; 15
     44e:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
     452:	ce 01       	movw	r24, r28
     454:	80 7f       	andi	r24, 0xF0	; 240
     456:	99 27       	eor	r25, r25
     458:	95 95       	asr	r25
     45a:	87 95       	ror	r24
     45c:	95 95       	asr	r25
     45e:	87 95       	ror	r24
     460:	95 95       	asr	r25
     462:	87 95       	ror	r24
     464:	95 95       	asr	r25
     466:	87 95       	ror	r24
     468:	80 5f       	subi	r24, 0xF0	; 240
     46a:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
     46e:	df 91       	pop	r29
     470:	cf 91       	pop	r28
     472:	08 95       	ret

00000474 <oled_goto_page>:
     474:	28 2f       	mov	r18, r24
     476:	39 2f       	mov	r19, r25
     478:	28 30       	cpi	r18, 0x08	; 8
     47a:	31 05       	cpc	r19, r1
     47c:	18 f4       	brcc	.+6      	; 0x484 <oled_goto_page+0x10>
     47e:	80 55       	subi	r24, 0x50	; 80
     480:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
     484:	08 95       	ret

00000486 <write_data>:
	*address = command;
}

void write_data(uint8_t data) {
	volatile uint8_t* address = (uint8_t*)0x1200;
	*address = data;
     486:	80 93 00 12 	sts	0x1200, r24	; 0x801200 <__bss_end+0xeb0>
     48a:	08 95       	ret

0000048c <oled_reset>:
	write_command(0xa6); //set normal display
	write_command(0xaf); // display on
	oled_reset();
}

void oled_reset() {
     48c:	0f 93       	push	r16
     48e:	1f 93       	push	r17
     490:	cf 93       	push	r28
     492:	df 93       	push	r29
	for (int line = 0; line < 8; line++)
     494:	00 e0       	ldi	r16, 0x00	; 0
     496:	10 e0       	ldi	r17, 0x00	; 0
     498:	13 c0       	rjmp	.+38     	; 0x4c0 <oled_reset+0x34>
	{
		oled_goto_page(line);
     49a:	c8 01       	movw	r24, r16
     49c:	0e 94 3a 02 	call	0x474	; 0x474 <oled_goto_page>
		oled_goto_column(0);
     4a0:	80 e0       	ldi	r24, 0x00	; 0
     4a2:	90 e0       	ldi	r25, 0x00	; 0
     4a4:	0e 94 20 02 	call	0x440	; 0x440 <oled_goto_column>

		for (int i = 0; i < 128; i++)
     4a8:	c0 e0       	ldi	r28, 0x00	; 0
     4aa:	d0 e0       	ldi	r29, 0x00	; 0
     4ac:	04 c0       	rjmp	.+8      	; 0x4b6 <oled_reset+0x2a>
		{
			write_data(0x00);
     4ae:	80 e0       	ldi	r24, 0x00	; 0
     4b0:	0e 94 43 02 	call	0x486	; 0x486 <write_data>
	for (int line = 0; line < 8; line++)
	{
		oled_goto_page(line);
		oled_goto_column(0);

		for (int i = 0; i < 128; i++)
     4b4:	21 96       	adiw	r28, 0x01	; 1
     4b6:	c0 38       	cpi	r28, 0x80	; 128
     4b8:	d1 05       	cpc	r29, r1
     4ba:	cc f3       	brlt	.-14     	; 0x4ae <oled_reset+0x22>
	write_command(0xaf); // display on
	oled_reset();
}

void oled_reset() {
	for (int line = 0; line < 8; line++)
     4bc:	0f 5f       	subi	r16, 0xFF	; 255
     4be:	1f 4f       	sbci	r17, 0xFF	; 255
     4c0:	08 30       	cpi	r16, 0x08	; 8
     4c2:	11 05       	cpc	r17, r1
     4c4:	54 f3       	brlt	.-44     	; 0x49a <oled_reset+0xe>
		{
			write_data(0x00);
		}

	}
}
     4c6:	df 91       	pop	r29
     4c8:	cf 91       	pop	r28
     4ca:	1f 91       	pop	r17
     4cc:	0f 91       	pop	r16
     4ce:	08 95       	ret

000004d0 <oled_init>:
#include "fonts.h"
#include "menu.h"


void oled_init() {
	write_command(0xae); // display off
     4d0:	8e ea       	ldi	r24, 0xAE	; 174
     4d2:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0xa1); //segment remap
     4d6:	81 ea       	ldi	r24, 0xA1	; 161
     4d8:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0xda); //common pads hardware: alternative
     4dc:	8a ed       	ldi	r24, 0xDA	; 218
     4de:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0x12);
     4e2:	82 e1       	ldi	r24, 0x12	; 18
     4e4:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0xc8); //common output scan direction:com63~com0
     4e8:	88 ec       	ldi	r24, 0xC8	; 200
     4ea:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0xa8); //multiplex ration mode:63
     4ee:	88 ea       	ldi	r24, 0xA8	; 168
     4f0:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0x3f);
     4f4:	8f e3       	ldi	r24, 0x3F	; 63
     4f6:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0xd5); //display divide ratio/osc. freq. mode
     4fa:	85 ed       	ldi	r24, 0xD5	; 213
     4fc:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0x80);
     500:	80 e8       	ldi	r24, 0x80	; 128
     502:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0x81); //contrast control
     506:	81 e8       	ldi	r24, 0x81	; 129
     508:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0x50);
     50c:	80 e5       	ldi	r24, 0x50	; 80
     50e:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0xd9); //set pre-charge period
     512:	89 ed       	ldi	r24, 0xD9	; 217
     514:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0x21);
     518:	81 e2       	ldi	r24, 0x21	; 33
     51a:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0x20); //Set Memory Addressing Mode
     51e:	80 e2       	ldi	r24, 0x20	; 32
     520:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0x02);
     524:	82 e0       	ldi	r24, 0x02	; 2
     526:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0xdb); //VCOM deselect level mode
     52a:	8b ed       	ldi	r24, 0xDB	; 219
     52c:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0x30);
     530:	80 e3       	ldi	r24, 0x30	; 48
     532:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0xad); //master configuration
     536:	8d ea       	ldi	r24, 0xAD	; 173
     538:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0x00);
     53c:	80 e0       	ldi	r24, 0x00	; 0
     53e:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0xa4); //out follows RAM content
     542:	84 ea       	ldi	r24, 0xA4	; 164
     544:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0xa6); //set normal display
     548:	86 ea       	ldi	r24, 0xA6	; 166
     54a:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	write_command(0xaf); // display on
     54e:	8f ea       	ldi	r24, 0xAF	; 175
     550:	0e 94 1d 02 	call	0x43a	; 0x43a <write_command>
	oled_reset();
     554:	0e 94 46 02 	call	0x48c	; 0x48c <oled_reset>
     558:	08 95       	ret

0000055a <spi_ss_set>:
	SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
	spi_ss_set(1);
}

void spi_ss_set(uint8_t value) {
	if (value == 1) {
     55a:	81 30       	cpi	r24, 0x01	; 1
     55c:	19 f4       	brne	.+6      	; 0x564 <spi_ss_set+0xa>
		//printf("value 1\r\n");
		// Skrur ss høyt, dvs. setter cs_ på MCP2515 høy, skrur av 
		PORTB |= (1 << SS_PIN);
     55e:	98 b3       	in	r25, 0x18	; 24
     560:	90 61       	ori	r25, 0x10	; 16
     562:	98 bb       	out	0x18, r25	; 24
	}
	if (value == 0) {
     564:	81 11       	cpse	r24, r1
     566:	03 c0       	rjmp	.+6      	; 0x56e <spi_ss_set+0x14>
		//printf("value 2\r\n");
		PORTB &= ~(1 << SS_PIN);
     568:	88 b3       	in	r24, 0x18	; 24
     56a:	8f 7e       	andi	r24, 0xEF	; 239
     56c:	88 bb       	out	0x18, r24	; 24
     56e:	08 95       	ret

00000570 <spi_init>:


void spi_init(void)
{
	/* Set MOSI and SCK output, all others input */
	DDRB |=  (1 << MOSI_PIN) | (1 << SCK_PIN) | (1 << SS_PIN);
     570:	87 b3       	in	r24, 0x17	; 23
     572:	80 6b       	ori	r24, 0xB0	; 176
     574:	87 bb       	out	0x17, r24	; 23
	
	//maybe set SPIE to 1, interrupt enable
	
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     576:	81 e5       	ldi	r24, 0x51	; 81
     578:	8d b9       	out	0x0d, r24	; 13
	spi_ss_set(1);
     57a:	81 e0       	ldi	r24, 0x01	; 1
     57c:	0e 94 ad 02 	call	0x55a	; 0x55a <spi_ss_set>
     580:	08 95       	ret

00000582 <spi_write>:
}

void spi_write(uint8_t cData)
{
	/* Start transmission */
	SPDR = cData;
     582:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     584:	77 9b       	sbis	0x0e, 7	; 14
     586:	fe cf       	rjmp	.-4      	; 0x584 <spi_write+0x2>
}
     588:	08 95       	ret

0000058a <spi_read>:

uint8_t spi_read() {
	//dummy byte transmit to start reading
	spi_write(0x00);
     58a:	80 e0       	ldi	r24, 0x00	; 0
     58c:	0e 94 c1 02 	call	0x582	; 0x582 <spi_write>
	/* Wait for reception complete*/
	while(!(SPSR & (1<<SPIF)));
     590:	77 9b       	sbis	0x0e, 7	; 14
     592:	fe cf       	rjmp	.-4      	; 0x590 <spi_read+0x6>
	/* Return data register */
	uint8_t sp = SPDR;
     594:	8f b1       	in	r24, 0x0f	; 15
	return sp;
	
	
}
     596:	08 95       	ret

00000598 <SRAM_test>:
#include "sram_test.h"

#include <stdlib.h>
#include <stdint.h>
int SRAM_test(void)
{
     598:	ef 92       	push	r14
     59a:	ff 92       	push	r15
     59c:	0f 93       	push	r16
     59e:	1f 93       	push	r17
     5a0:	cf 93       	push	r28
     5a2:	df 93       	push	r29
	volatile char *ext_ram = (char *) 0x1800; // Start address for the SRAM
	uint16_t ext_ram_size = 0x800;
	uint16_t write_errors = 0;
	uint16_t retrieval_errors = 0;
	printf("Starting SRAM test...\r\n");
     5a4:	8e e4       	ldi	r24, 0x4E	; 78
     5a6:	92 e0       	ldi	r25, 0x02	; 2
     5a8:	0e 94 32 04 	call	0x864	; 0x864 <puts>
	// rand() stores some internal state, so calling this function in a loop will
	// yield different seeds each time (unless srand() is called before this function)
	uint16_t seed = rand();
     5ac:	0e 94 c1 03 	call	0x782	; 0x782 <rand>
     5b0:	7c 01       	movw	r14, r24
	// Write phase: Immediately check that the correct value was stored
	srand(seed);
     5b2:	0e 94 c6 03 	call	0x78c	; 0x78c <srand>
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     5b6:	c0 e0       	ldi	r28, 0x00	; 0
     5b8:	d0 e0       	ldi	r29, 0x00	; 0
#include <stdint.h>
int SRAM_test(void)
{
	volatile char *ext_ram = (char *) 0x1800; // Start address for the SRAM
	uint16_t ext_ram_size = 0x800;
	uint16_t write_errors = 0;
     5ba:	00 e0       	ldi	r16, 0x00	; 0
     5bc:	10 e0       	ldi	r17, 0x00	; 0
	// rand() stores some internal state, so calling this function in a loop will
	// yield different seeds each time (unless srand() is called before this function)
	uint16_t seed = rand();
	// Write phase: Immediately check that the correct value was stored
	srand(seed);
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     5be:	20 c0       	rjmp	.+64     	; 0x600 <SRAM_test+0x68>
		uint8_t some_value = rand();
     5c0:	0e 94 c1 03 	call	0x782	; 0x782 <rand>
		ext_ram[i] = some_value;
     5c4:	fe 01       	movw	r30, r28
     5c6:	f8 5e       	subi	r31, 0xE8	; 232
     5c8:	80 83       	st	Z, r24
		uint8_t retreived_value = ext_ram[i];
     5ca:	20 81       	ld	r18, Z
		if (retreived_value != some_value) {
     5cc:	28 17       	cp	r18, r24
     5ce:	b9 f0       	breq	.+46     	; 0x5fe <SRAM_test+0x66>
			printf("Write phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
     5d0:	99 27       	eor	r25, r25
     5d2:	9f 93       	push	r25
     5d4:	8f 93       	push	r24
     5d6:	1f 92       	push	r1
     5d8:	2f 93       	push	r18
     5da:	df 93       	push	r29
     5dc:	cf 93       	push	r28
     5de:	85 e6       	ldi	r24, 0x65	; 101
     5e0:	92 e0       	ldi	r25, 0x02	; 2
     5e2:	9f 93       	push	r25
     5e4:	8f 93       	push	r24
     5e6:	0e 94 1c 04 	call	0x838	; 0x838 <printf>
			write_errors++;
     5ea:	0f 5f       	subi	r16, 0xFF	; 255
     5ec:	1f 4f       	sbci	r17, 0xFF	; 255
     5ee:	8d b7       	in	r24, 0x3d	; 61
     5f0:	9e b7       	in	r25, 0x3e	; 62
     5f2:	08 96       	adiw	r24, 0x08	; 8
     5f4:	0f b6       	in	r0, 0x3f	; 63
     5f6:	f8 94       	cli
     5f8:	9e bf       	out	0x3e, r25	; 62
     5fa:	0f be       	out	0x3f, r0	; 63
     5fc:	8d bf       	out	0x3d, r24	; 61
	// rand() stores some internal state, so calling this function in a loop will
	// yield different seeds each time (unless srand() is called before this function)
	uint16_t seed = rand();
	// Write phase: Immediately check that the correct value was stored
	srand(seed);
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     5fe:	21 96       	adiw	r28, 0x01	; 1
     600:	c1 15       	cp	r28, r1
     602:	98 e0       	ldi	r25, 0x08	; 8
     604:	d9 07       	cpc	r29, r25
     606:	e0 f2       	brcs	.-72     	; 0x5c0 <SRAM_test+0x28>
			printf("Write phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
			write_errors++;
		}
	}
	// Retrieval phase: Check that no values were changed during or after the write phase
	srand(seed);
     608:	c7 01       	movw	r24, r14
     60a:	0e 94 c6 03 	call	0x78c	; 0x78c <srand>
	// reset the PRNG to the state it had before the write phase
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     60e:	c0 e0       	ldi	r28, 0x00	; 0
     610:	d0 e0       	ldi	r29, 0x00	; 0
int SRAM_test(void)
{
	volatile char *ext_ram = (char *) 0x1800; // Start address for the SRAM
	uint16_t ext_ram_size = 0x800;
	uint16_t write_errors = 0;
	uint16_t retrieval_errors = 0;
     612:	e1 2c       	mov	r14, r1
     614:	f1 2c       	mov	r15, r1
		}
	}
	// Retrieval phase: Check that no values were changed during or after the write phase
	srand(seed);
	// reset the PRNG to the state it had before the write phase
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     616:	20 c0       	rjmp	.+64     	; 0x658 <SRAM_test+0xc0>
		uint8_t some_value = rand();
     618:	0e 94 c1 03 	call	0x782	; 0x782 <rand>
		uint8_t retreived_value = ext_ram[i];
     61c:	fe 01       	movw	r30, r28
     61e:	f8 5e       	subi	r31, 0xE8	; 232
     620:	20 81       	ld	r18, Z
		if (retreived_value != some_value) {
     622:	28 17       	cp	r18, r24
     624:	c1 f0       	breq	.+48     	; 0x656 <SRAM_test+0xbe>
			printf("Retrieval phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
     626:	99 27       	eor	r25, r25
     628:	9f 93       	push	r25
     62a:	8f 93       	push	r24
     62c:	1f 92       	push	r1
     62e:	2f 93       	push	r18
     630:	df 93       	push	r29
     632:	cf 93       	push	r28
     634:	8f e9       	ldi	r24, 0x9F	; 159
     636:	92 e0       	ldi	r25, 0x02	; 2
     638:	9f 93       	push	r25
     63a:	8f 93       	push	r24
     63c:	0e 94 1c 04 	call	0x838	; 0x838 <printf>
			retrieval_errors++;
     640:	8f ef       	ldi	r24, 0xFF	; 255
     642:	e8 1a       	sub	r14, r24
     644:	f8 0a       	sbc	r15, r24
     646:	8d b7       	in	r24, 0x3d	; 61
     648:	9e b7       	in	r25, 0x3e	; 62
     64a:	08 96       	adiw	r24, 0x08	; 8
     64c:	0f b6       	in	r0, 0x3f	; 63
     64e:	f8 94       	cli
     650:	9e bf       	out	0x3e, r25	; 62
     652:	0f be       	out	0x3f, r0	; 63
     654:	8d bf       	out	0x3d, r24	; 61
		}
	}
	// Retrieval phase: Check that no values were changed during or after the write phase
	srand(seed);
	// reset the PRNG to the state it had before the write phase
	for (uint16_t i = 0; i < ext_ram_size; i++) {
     656:	21 96       	adiw	r28, 0x01	; 1
     658:	c1 15       	cp	r28, r1
     65a:	98 e0       	ldi	r25, 0x08	; 8
     65c:	d9 07       	cpc	r29, r25
     65e:	e0 f2       	brcs	.-72     	; 0x618 <SRAM_test+0x80>
		if (retreived_value != some_value) {
			printf("Retrieval phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
			retrieval_errors++;
		}
	}
	if (retrieval_errors || write_errors) {
     660:	e1 14       	cp	r14, r1
     662:	f1 04       	cpc	r15, r1
     664:	b1 f4       	brne	.+44     	; 0x692 <SRAM_test+0xfa>
     666:	01 15       	cp	r16, r1
     668:	11 05       	cpc	r17, r1
     66a:	b1 f4       	brne	.+44     	; 0x698 <SRAM_test+0x100>
		return 1;
	}
	printf("SRAM test completed with \r\n%4d errors in write phase and \r\n%4d errors in retrieval phase\r\n\r\n", write_errors, retrieval_errors);
     66c:	ff 92       	push	r15
     66e:	ef 92       	push	r14
     670:	1f 93       	push	r17
     672:	0f 93       	push	r16
     674:	8d ed       	ldi	r24, 0xDD	; 221
     676:	92 e0       	ldi	r25, 0x02	; 2
     678:	9f 93       	push	r25
     67a:	8f 93       	push	r24
     67c:	0e 94 1c 04 	call	0x838	; 0x838 <printf>
	return 0;
     680:	0f 90       	pop	r0
     682:	0f 90       	pop	r0
     684:	0f 90       	pop	r0
     686:	0f 90       	pop	r0
     688:	0f 90       	pop	r0
     68a:	0f 90       	pop	r0
     68c:	80 e0       	ldi	r24, 0x00	; 0
     68e:	90 e0       	ldi	r25, 0x00	; 0
     690:	05 c0       	rjmp	.+10     	; 0x69c <SRAM_test+0x104>
			printf("Retrieval phase error: ext_ram[%4d] = %02X (should be %02X)\r\n", i, retreived_value, some_value);
			retrieval_errors++;
		}
	}
	if (retrieval_errors || write_errors) {
		return 1;
     692:	81 e0       	ldi	r24, 0x01	; 1
     694:	90 e0       	ldi	r25, 0x00	; 0
     696:	02 c0       	rjmp	.+4      	; 0x69c <SRAM_test+0x104>
     698:	81 e0       	ldi	r24, 0x01	; 1
     69a:	90 e0       	ldi	r25, 0x00	; 0
	}
	printf("SRAM test completed with \r\n%4d errors in write phase and \r\n%4d errors in retrieval phase\r\n\r\n", write_errors, retrieval_errors);
	return 0;
     69c:	df 91       	pop	r29
     69e:	cf 91       	pop	r28
     6a0:	1f 91       	pop	r17
     6a2:	0f 91       	pop	r16
     6a4:	ff 90       	pop	r15
     6a6:	ef 90       	pop	r14
     6a8:	08 95       	ret

000006aa <usart_transmit>:



void usart_transmit(uint8_t data) {
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) ) {	
     6aa:	5d 9b       	sbis	0x0b, 5	; 11
     6ac:	fe cf       	rjmp	.-4      	; 0x6aa <usart_transmit>
	}
	
	/* Put data into buffer, sends the data */
	UDR0 = data;
     6ae:	8c b9       	out	0x0c, r24	; 12
     6b0:	08 95       	ret

000006b2 <usart_receive>:
}

uint8_t usart_receive(void) {
	/* Wait for data to be received */
	while ( !(UCSR0A & (1<<RXC0)) ) {
     6b2:	5f 9b       	sbis	0x0b, 7	; 11
     6b4:	fe cf       	rjmp	.-4      	; 0x6b2 <usart_receive>
	}
	/* Get and return received data from buffer */
	return UDR0;
     6b6:	8c b1       	in	r24, 0x0c	; 12
}
     6b8:	08 95       	ret

000006ba <usart_init>:
#include <avr/io.h>
#include "uart_driver.h"

void usart_init(uint8_t ubrr) {
	/* Set baud rate */
	UBRR0H = (uint8_t)(ubrr>>8);
     6ba:	10 bc       	out	0x20, r1	; 32
	UBRR0L = (uint8_t)ubrr;
     6bc:	89 b9       	out	0x09, r24	; 9
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     6be:	88 e1       	ldi	r24, 0x18	; 24
     6c0:	8a b9       	out	0x0a, r24	; 10
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (1<<URSEL0)|(3<<UCSZ00);
     6c2:	86 e8       	ldi	r24, 0x86	; 134
     6c4:	80 bd       	out	0x20, r24	; 32
	fdevopen(usart_transmit, usart_receive);
     6c6:	69 e5       	ldi	r22, 0x59	; 89
     6c8:	73 e0       	ldi	r23, 0x03	; 3
     6ca:	85 e5       	ldi	r24, 0x55	; 85
     6cc:	93 e0       	ldi	r25, 0x03	; 3
     6ce:	0e 94 d1 03 	call	0x7a2	; 0x7a2 <fdevopen>
     6d2:	08 95       	ret

000006d4 <xmem_init>:
#include <avr/io.h>
#include "xmem.h"

void xmem_init(void) {
	MCUCR |= (1 << SRE); //enable XMEM
     6d4:	85 b7       	in	r24, 0x35	; 53
     6d6:	80 68       	ori	r24, 0x80	; 128
     6d8:	85 bf       	out	0x35, r24	; 53
	SFIOR |= (1 << XMM2); //bit masking
     6da:	80 b7       	in	r24, 0x30	; 48
     6dc:	80 62       	ori	r24, 0x20	; 32
     6de:	80 bf       	out	0x30, r24	; 48
	printf("-XMEM init-\n");	
     6e0:	8a e3       	ldi	r24, 0x3A	; 58
     6e2:	93 e0       	ldi	r25, 0x03	; 3
     6e4:	0e 94 32 04 	call	0x864	; 0x864 <puts>
     6e8:	08 95       	ret

000006ea <do_rand>:
     6ea:	8f 92       	push	r8
     6ec:	9f 92       	push	r9
     6ee:	af 92       	push	r10
     6f0:	bf 92       	push	r11
     6f2:	cf 92       	push	r12
     6f4:	df 92       	push	r13
     6f6:	ef 92       	push	r14
     6f8:	ff 92       	push	r15
     6fa:	cf 93       	push	r28
     6fc:	df 93       	push	r29
     6fe:	ec 01       	movw	r28, r24
     700:	68 81       	ld	r22, Y
     702:	79 81       	ldd	r23, Y+1	; 0x01
     704:	8a 81       	ldd	r24, Y+2	; 0x02
     706:	9b 81       	ldd	r25, Y+3	; 0x03
     708:	61 15       	cp	r22, r1
     70a:	71 05       	cpc	r23, r1
     70c:	81 05       	cpc	r24, r1
     70e:	91 05       	cpc	r25, r1
     710:	21 f4       	brne	.+8      	; 0x71a <do_rand+0x30>
     712:	64 e2       	ldi	r22, 0x24	; 36
     714:	79 ed       	ldi	r23, 0xD9	; 217
     716:	8b e5       	ldi	r24, 0x5B	; 91
     718:	97 e0       	ldi	r25, 0x07	; 7
     71a:	2d e1       	ldi	r18, 0x1D	; 29
     71c:	33 ef       	ldi	r19, 0xF3	; 243
     71e:	41 e0       	ldi	r20, 0x01	; 1
     720:	50 e0       	ldi	r21, 0x00	; 0
     722:	0e 94 37 08 	call	0x106e	; 0x106e <__divmodsi4>
     726:	49 01       	movw	r8, r18
     728:	5a 01       	movw	r10, r20
     72a:	9b 01       	movw	r18, r22
     72c:	ac 01       	movw	r20, r24
     72e:	a7 ea       	ldi	r26, 0xA7	; 167
     730:	b1 e4       	ldi	r27, 0x41	; 65
     732:	0e 94 56 08 	call	0x10ac	; 0x10ac <__muluhisi3>
     736:	6b 01       	movw	r12, r22
     738:	7c 01       	movw	r14, r24
     73a:	ac ee       	ldi	r26, 0xEC	; 236
     73c:	b4 ef       	ldi	r27, 0xF4	; 244
     73e:	a5 01       	movw	r20, r10
     740:	94 01       	movw	r18, r8
     742:	0e 94 64 08 	call	0x10c8	; 0x10c8 <__mulohisi3>
     746:	dc 01       	movw	r26, r24
     748:	cb 01       	movw	r24, r22
     74a:	8c 0d       	add	r24, r12
     74c:	9d 1d       	adc	r25, r13
     74e:	ae 1d       	adc	r26, r14
     750:	bf 1d       	adc	r27, r15
     752:	b7 ff       	sbrs	r27, 7
     754:	03 c0       	rjmp	.+6      	; 0x75c <do_rand+0x72>
     756:	01 97       	sbiw	r24, 0x01	; 1
     758:	a1 09       	sbc	r26, r1
     75a:	b0 48       	sbci	r27, 0x80	; 128
     75c:	88 83       	st	Y, r24
     75e:	99 83       	std	Y+1, r25	; 0x01
     760:	aa 83       	std	Y+2, r26	; 0x02
     762:	bb 83       	std	Y+3, r27	; 0x03
     764:	9f 77       	andi	r25, 0x7F	; 127
     766:	df 91       	pop	r29
     768:	cf 91       	pop	r28
     76a:	ff 90       	pop	r15
     76c:	ef 90       	pop	r14
     76e:	df 90       	pop	r13
     770:	cf 90       	pop	r12
     772:	bf 90       	pop	r11
     774:	af 90       	pop	r10
     776:	9f 90       	pop	r9
     778:	8f 90       	pop	r8
     77a:	08 95       	ret

0000077c <rand_r>:
     77c:	0e 94 75 03 	call	0x6ea	; 0x6ea <do_rand>
     780:	08 95       	ret

00000782 <rand>:
     782:	80 e0       	ldi	r24, 0x00	; 0
     784:	91 e0       	ldi	r25, 0x01	; 1
     786:	0e 94 75 03 	call	0x6ea	; 0x6ea <do_rand>
     78a:	08 95       	ret

0000078c <srand>:
     78c:	a0 e0       	ldi	r26, 0x00	; 0
     78e:	b0 e0       	ldi	r27, 0x00	; 0
     790:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
     794:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
     798:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__DATA_REGION_ORIGIN__+0x2>
     79c:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__DATA_REGION_ORIGIN__+0x3>
     7a0:	08 95       	ret

000007a2 <fdevopen>:
     7a2:	0f 93       	push	r16
     7a4:	1f 93       	push	r17
     7a6:	cf 93       	push	r28
     7a8:	df 93       	push	r29
     7aa:	00 97       	sbiw	r24, 0x00	; 0
     7ac:	31 f4       	brne	.+12     	; 0x7ba <fdevopen+0x18>
     7ae:	61 15       	cp	r22, r1
     7b0:	71 05       	cpc	r23, r1
     7b2:	19 f4       	brne	.+6      	; 0x7ba <fdevopen+0x18>
     7b4:	80 e0       	ldi	r24, 0x00	; 0
     7b6:	90 e0       	ldi	r25, 0x00	; 0
     7b8:	3a c0       	rjmp	.+116    	; 0x82e <fdevopen+0x8c>
     7ba:	8b 01       	movw	r16, r22
     7bc:	ec 01       	movw	r28, r24
     7be:	6e e0       	ldi	r22, 0x0E	; 14
     7c0:	70 e0       	ldi	r23, 0x00	; 0
     7c2:	81 e0       	ldi	r24, 0x01	; 1
     7c4:	90 e0       	ldi	r25, 0x00	; 0
     7c6:	0e 94 43 06 	call	0xc86	; 0xc86 <calloc>
     7ca:	fc 01       	movw	r30, r24
     7cc:	89 2b       	or	r24, r25
     7ce:	91 f3       	breq	.-28     	; 0x7b4 <fdevopen+0x12>
     7d0:	80 e8       	ldi	r24, 0x80	; 128
     7d2:	83 83       	std	Z+3, r24	; 0x03
     7d4:	01 15       	cp	r16, r1
     7d6:	11 05       	cpc	r17, r1
     7d8:	71 f0       	breq	.+28     	; 0x7f6 <fdevopen+0x54>
     7da:	13 87       	std	Z+11, r17	; 0x0b
     7dc:	02 87       	std	Z+10, r16	; 0x0a
     7de:	81 e8       	ldi	r24, 0x81	; 129
     7e0:	83 83       	std	Z+3, r24	; 0x03
     7e2:	80 91 46 03 	lds	r24, 0x0346	; 0x800346 <__data_end>
     7e6:	90 91 47 03 	lds	r25, 0x0347	; 0x800347 <__data_end+0x1>
     7ea:	89 2b       	or	r24, r25
     7ec:	21 f4       	brne	.+8      	; 0x7f6 <fdevopen+0x54>
     7ee:	f0 93 47 03 	sts	0x0347, r31	; 0x800347 <__data_end+0x1>
     7f2:	e0 93 46 03 	sts	0x0346, r30	; 0x800346 <__data_end>
     7f6:	20 97       	sbiw	r28, 0x00	; 0
     7f8:	c9 f0       	breq	.+50     	; 0x82c <fdevopen+0x8a>
     7fa:	d1 87       	std	Z+9, r29	; 0x09
     7fc:	c0 87       	std	Z+8, r28	; 0x08
     7fe:	83 81       	ldd	r24, Z+3	; 0x03
     800:	82 60       	ori	r24, 0x02	; 2
     802:	83 83       	std	Z+3, r24	; 0x03
     804:	80 91 48 03 	lds	r24, 0x0348	; 0x800348 <__data_end+0x2>
     808:	90 91 49 03 	lds	r25, 0x0349	; 0x800349 <__data_end+0x3>
     80c:	89 2b       	or	r24, r25
     80e:	71 f4       	brne	.+28     	; 0x82c <fdevopen+0x8a>
     810:	f0 93 49 03 	sts	0x0349, r31	; 0x800349 <__data_end+0x3>
     814:	e0 93 48 03 	sts	0x0348, r30	; 0x800348 <__data_end+0x2>
     818:	80 91 4a 03 	lds	r24, 0x034A	; 0x80034a <__data_end+0x4>
     81c:	90 91 4b 03 	lds	r25, 0x034B	; 0x80034b <__data_end+0x5>
     820:	89 2b       	or	r24, r25
     822:	21 f4       	brne	.+8      	; 0x82c <fdevopen+0x8a>
     824:	f0 93 4b 03 	sts	0x034B, r31	; 0x80034b <__data_end+0x5>
     828:	e0 93 4a 03 	sts	0x034A, r30	; 0x80034a <__data_end+0x4>
     82c:	cf 01       	movw	r24, r30
     82e:	df 91       	pop	r29
     830:	cf 91       	pop	r28
     832:	1f 91       	pop	r17
     834:	0f 91       	pop	r16
     836:	08 95       	ret

00000838 <printf>:
     838:	a0 e0       	ldi	r26, 0x00	; 0
     83a:	b0 e0       	ldi	r27, 0x00	; 0
     83c:	e2 e2       	ldi	r30, 0x22	; 34
     83e:	f4 e0       	ldi	r31, 0x04	; 4
     840:	0c 94 79 08 	jmp	0x10f2	; 0x10f2 <__prologue_saves__+0x20>
     844:	ae 01       	movw	r20, r28
     846:	4b 5f       	subi	r20, 0xFB	; 251
     848:	5f 4f       	sbci	r21, 0xFF	; 255
     84a:	fa 01       	movw	r30, r20
     84c:	61 91       	ld	r22, Z+
     84e:	71 91       	ld	r23, Z+
     850:	af 01       	movw	r20, r30
     852:	80 91 48 03 	lds	r24, 0x0348	; 0x800348 <__data_end+0x2>
     856:	90 91 49 03 	lds	r25, 0x0349	; 0x800349 <__data_end+0x3>
     85a:	0e 94 62 04 	call	0x8c4	; 0x8c4 <vfprintf>
     85e:	e2 e0       	ldi	r30, 0x02	; 2
     860:	0c 94 95 08 	jmp	0x112a	; 0x112a <__epilogue_restores__+0x20>

00000864 <puts>:
     864:	0f 93       	push	r16
     866:	1f 93       	push	r17
     868:	cf 93       	push	r28
     86a:	df 93       	push	r29
     86c:	e0 91 48 03 	lds	r30, 0x0348	; 0x800348 <__data_end+0x2>
     870:	f0 91 49 03 	lds	r31, 0x0349	; 0x800349 <__data_end+0x3>
     874:	23 81       	ldd	r18, Z+3	; 0x03
     876:	21 ff       	sbrs	r18, 1
     878:	1b c0       	rjmp	.+54     	; 0x8b0 <puts+0x4c>
     87a:	8c 01       	movw	r16, r24
     87c:	d0 e0       	ldi	r29, 0x00	; 0
     87e:	c0 e0       	ldi	r28, 0x00	; 0
     880:	f8 01       	movw	r30, r16
     882:	81 91       	ld	r24, Z+
     884:	8f 01       	movw	r16, r30
     886:	60 91 48 03 	lds	r22, 0x0348	; 0x800348 <__data_end+0x2>
     88a:	70 91 49 03 	lds	r23, 0x0349	; 0x800349 <__data_end+0x3>
     88e:	db 01       	movw	r26, r22
     890:	18 96       	adiw	r26, 0x08	; 8
     892:	ed 91       	ld	r30, X+
     894:	fc 91       	ld	r31, X
     896:	19 97       	sbiw	r26, 0x09	; 9
     898:	88 23       	and	r24, r24
     89a:	31 f0       	breq	.+12     	; 0x8a8 <puts+0x44>
     89c:	09 95       	icall
     89e:	89 2b       	or	r24, r25
     8a0:	79 f3       	breq	.-34     	; 0x880 <puts+0x1c>
     8a2:	df ef       	ldi	r29, 0xFF	; 255
     8a4:	cf ef       	ldi	r28, 0xFF	; 255
     8a6:	ec cf       	rjmp	.-40     	; 0x880 <puts+0x1c>
     8a8:	8a e0       	ldi	r24, 0x0A	; 10
     8aa:	09 95       	icall
     8ac:	89 2b       	or	r24, r25
     8ae:	19 f0       	breq	.+6      	; 0x8b6 <puts+0x52>
     8b0:	8f ef       	ldi	r24, 0xFF	; 255
     8b2:	9f ef       	ldi	r25, 0xFF	; 255
     8b4:	02 c0       	rjmp	.+4      	; 0x8ba <puts+0x56>
     8b6:	8d 2f       	mov	r24, r29
     8b8:	9c 2f       	mov	r25, r28
     8ba:	df 91       	pop	r29
     8bc:	cf 91       	pop	r28
     8be:	1f 91       	pop	r17
     8c0:	0f 91       	pop	r16
     8c2:	08 95       	ret

000008c4 <vfprintf>:
     8c4:	ab e0       	ldi	r26, 0x0B	; 11
     8c6:	b0 e0       	ldi	r27, 0x00	; 0
     8c8:	e8 e6       	ldi	r30, 0x68	; 104
     8ca:	f4 e0       	ldi	r31, 0x04	; 4
     8cc:	0c 94 69 08 	jmp	0x10d2	; 0x10d2 <__prologue_saves__>
     8d0:	6c 01       	movw	r12, r24
     8d2:	7b 01       	movw	r14, r22
     8d4:	8a 01       	movw	r16, r20
     8d6:	fc 01       	movw	r30, r24
     8d8:	17 82       	std	Z+7, r1	; 0x07
     8da:	16 82       	std	Z+6, r1	; 0x06
     8dc:	83 81       	ldd	r24, Z+3	; 0x03
     8de:	81 ff       	sbrs	r24, 1
     8e0:	cc c1       	rjmp	.+920    	; 0xc7a <vfprintf+0x3b6>
     8e2:	ce 01       	movw	r24, r28
     8e4:	01 96       	adiw	r24, 0x01	; 1
     8e6:	3c 01       	movw	r6, r24
     8e8:	f6 01       	movw	r30, r12
     8ea:	93 81       	ldd	r25, Z+3	; 0x03
     8ec:	f7 01       	movw	r30, r14
     8ee:	93 fd       	sbrc	r25, 3
     8f0:	85 91       	lpm	r24, Z+
     8f2:	93 ff       	sbrs	r25, 3
     8f4:	81 91       	ld	r24, Z+
     8f6:	7f 01       	movw	r14, r30
     8f8:	88 23       	and	r24, r24
     8fa:	09 f4       	brne	.+2      	; 0x8fe <vfprintf+0x3a>
     8fc:	ba c1       	rjmp	.+884    	; 0xc72 <vfprintf+0x3ae>
     8fe:	85 32       	cpi	r24, 0x25	; 37
     900:	39 f4       	brne	.+14     	; 0x910 <vfprintf+0x4c>
     902:	93 fd       	sbrc	r25, 3
     904:	85 91       	lpm	r24, Z+
     906:	93 ff       	sbrs	r25, 3
     908:	81 91       	ld	r24, Z+
     90a:	7f 01       	movw	r14, r30
     90c:	85 32       	cpi	r24, 0x25	; 37
     90e:	29 f4       	brne	.+10     	; 0x91a <vfprintf+0x56>
     910:	b6 01       	movw	r22, r12
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	0e 94 9d 07 	call	0xf3a	; 0xf3a <fputc>
     918:	e7 cf       	rjmp	.-50     	; 0x8e8 <vfprintf+0x24>
     91a:	91 2c       	mov	r9, r1
     91c:	21 2c       	mov	r2, r1
     91e:	31 2c       	mov	r3, r1
     920:	ff e1       	ldi	r31, 0x1F	; 31
     922:	f3 15       	cp	r31, r3
     924:	d8 f0       	brcs	.+54     	; 0x95c <vfprintf+0x98>
     926:	8b 32       	cpi	r24, 0x2B	; 43
     928:	79 f0       	breq	.+30     	; 0x948 <vfprintf+0x84>
     92a:	38 f4       	brcc	.+14     	; 0x93a <vfprintf+0x76>
     92c:	80 32       	cpi	r24, 0x20	; 32
     92e:	79 f0       	breq	.+30     	; 0x94e <vfprintf+0x8a>
     930:	83 32       	cpi	r24, 0x23	; 35
     932:	a1 f4       	brne	.+40     	; 0x95c <vfprintf+0x98>
     934:	23 2d       	mov	r18, r3
     936:	20 61       	ori	r18, 0x10	; 16
     938:	1d c0       	rjmp	.+58     	; 0x974 <vfprintf+0xb0>
     93a:	8d 32       	cpi	r24, 0x2D	; 45
     93c:	61 f0       	breq	.+24     	; 0x956 <vfprintf+0x92>
     93e:	80 33       	cpi	r24, 0x30	; 48
     940:	69 f4       	brne	.+26     	; 0x95c <vfprintf+0x98>
     942:	23 2d       	mov	r18, r3
     944:	21 60       	ori	r18, 0x01	; 1
     946:	16 c0       	rjmp	.+44     	; 0x974 <vfprintf+0xb0>
     948:	83 2d       	mov	r24, r3
     94a:	82 60       	ori	r24, 0x02	; 2
     94c:	38 2e       	mov	r3, r24
     94e:	e3 2d       	mov	r30, r3
     950:	e4 60       	ori	r30, 0x04	; 4
     952:	3e 2e       	mov	r3, r30
     954:	2a c0       	rjmp	.+84     	; 0x9aa <vfprintf+0xe6>
     956:	f3 2d       	mov	r31, r3
     958:	f8 60       	ori	r31, 0x08	; 8
     95a:	1d c0       	rjmp	.+58     	; 0x996 <vfprintf+0xd2>
     95c:	37 fc       	sbrc	r3, 7
     95e:	2d c0       	rjmp	.+90     	; 0x9ba <vfprintf+0xf6>
     960:	20 ed       	ldi	r18, 0xD0	; 208
     962:	28 0f       	add	r18, r24
     964:	2a 30       	cpi	r18, 0x0A	; 10
     966:	40 f0       	brcs	.+16     	; 0x978 <vfprintf+0xb4>
     968:	8e 32       	cpi	r24, 0x2E	; 46
     96a:	b9 f4       	brne	.+46     	; 0x99a <vfprintf+0xd6>
     96c:	36 fc       	sbrc	r3, 6
     96e:	81 c1       	rjmp	.+770    	; 0xc72 <vfprintf+0x3ae>
     970:	23 2d       	mov	r18, r3
     972:	20 64       	ori	r18, 0x40	; 64
     974:	32 2e       	mov	r3, r18
     976:	19 c0       	rjmp	.+50     	; 0x9aa <vfprintf+0xe6>
     978:	36 fe       	sbrs	r3, 6
     97a:	06 c0       	rjmp	.+12     	; 0x988 <vfprintf+0xc4>
     97c:	8a e0       	ldi	r24, 0x0A	; 10
     97e:	98 9e       	mul	r9, r24
     980:	20 0d       	add	r18, r0
     982:	11 24       	eor	r1, r1
     984:	92 2e       	mov	r9, r18
     986:	11 c0       	rjmp	.+34     	; 0x9aa <vfprintf+0xe6>
     988:	ea e0       	ldi	r30, 0x0A	; 10
     98a:	2e 9e       	mul	r2, r30
     98c:	20 0d       	add	r18, r0
     98e:	11 24       	eor	r1, r1
     990:	22 2e       	mov	r2, r18
     992:	f3 2d       	mov	r31, r3
     994:	f0 62       	ori	r31, 0x20	; 32
     996:	3f 2e       	mov	r3, r31
     998:	08 c0       	rjmp	.+16     	; 0x9aa <vfprintf+0xe6>
     99a:	8c 36       	cpi	r24, 0x6C	; 108
     99c:	21 f4       	brne	.+8      	; 0x9a6 <vfprintf+0xe2>
     99e:	83 2d       	mov	r24, r3
     9a0:	80 68       	ori	r24, 0x80	; 128
     9a2:	38 2e       	mov	r3, r24
     9a4:	02 c0       	rjmp	.+4      	; 0x9aa <vfprintf+0xe6>
     9a6:	88 36       	cpi	r24, 0x68	; 104
     9a8:	41 f4       	brne	.+16     	; 0x9ba <vfprintf+0xf6>
     9aa:	f7 01       	movw	r30, r14
     9ac:	93 fd       	sbrc	r25, 3
     9ae:	85 91       	lpm	r24, Z+
     9b0:	93 ff       	sbrs	r25, 3
     9b2:	81 91       	ld	r24, Z+
     9b4:	7f 01       	movw	r14, r30
     9b6:	81 11       	cpse	r24, r1
     9b8:	b3 cf       	rjmp	.-154    	; 0x920 <vfprintf+0x5c>
     9ba:	98 2f       	mov	r25, r24
     9bc:	9f 7d       	andi	r25, 0xDF	; 223
     9be:	95 54       	subi	r25, 0x45	; 69
     9c0:	93 30       	cpi	r25, 0x03	; 3
     9c2:	28 f4       	brcc	.+10     	; 0x9ce <vfprintf+0x10a>
     9c4:	0c 5f       	subi	r16, 0xFC	; 252
     9c6:	1f 4f       	sbci	r17, 0xFF	; 255
     9c8:	9f e3       	ldi	r25, 0x3F	; 63
     9ca:	99 83       	std	Y+1, r25	; 0x01
     9cc:	0d c0       	rjmp	.+26     	; 0x9e8 <vfprintf+0x124>
     9ce:	83 36       	cpi	r24, 0x63	; 99
     9d0:	31 f0       	breq	.+12     	; 0x9de <vfprintf+0x11a>
     9d2:	83 37       	cpi	r24, 0x73	; 115
     9d4:	71 f0       	breq	.+28     	; 0x9f2 <vfprintf+0x12e>
     9d6:	83 35       	cpi	r24, 0x53	; 83
     9d8:	09 f0       	breq	.+2      	; 0x9dc <vfprintf+0x118>
     9da:	59 c0       	rjmp	.+178    	; 0xa8e <vfprintf+0x1ca>
     9dc:	21 c0       	rjmp	.+66     	; 0xa20 <vfprintf+0x15c>
     9de:	f8 01       	movw	r30, r16
     9e0:	80 81       	ld	r24, Z
     9e2:	89 83       	std	Y+1, r24	; 0x01
     9e4:	0e 5f       	subi	r16, 0xFE	; 254
     9e6:	1f 4f       	sbci	r17, 0xFF	; 255
     9e8:	88 24       	eor	r8, r8
     9ea:	83 94       	inc	r8
     9ec:	91 2c       	mov	r9, r1
     9ee:	53 01       	movw	r10, r6
     9f0:	13 c0       	rjmp	.+38     	; 0xa18 <vfprintf+0x154>
     9f2:	28 01       	movw	r4, r16
     9f4:	f2 e0       	ldi	r31, 0x02	; 2
     9f6:	4f 0e       	add	r4, r31
     9f8:	51 1c       	adc	r5, r1
     9fa:	f8 01       	movw	r30, r16
     9fc:	a0 80       	ld	r10, Z
     9fe:	b1 80       	ldd	r11, Z+1	; 0x01
     a00:	36 fe       	sbrs	r3, 6
     a02:	03 c0       	rjmp	.+6      	; 0xa0a <vfprintf+0x146>
     a04:	69 2d       	mov	r22, r9
     a06:	70 e0       	ldi	r23, 0x00	; 0
     a08:	02 c0       	rjmp	.+4      	; 0xa0e <vfprintf+0x14a>
     a0a:	6f ef       	ldi	r22, 0xFF	; 255
     a0c:	7f ef       	ldi	r23, 0xFF	; 255
     a0e:	c5 01       	movw	r24, r10
     a10:	0e 94 92 07 	call	0xf24	; 0xf24 <strnlen>
     a14:	4c 01       	movw	r8, r24
     a16:	82 01       	movw	r16, r4
     a18:	f3 2d       	mov	r31, r3
     a1a:	ff 77       	andi	r31, 0x7F	; 127
     a1c:	3f 2e       	mov	r3, r31
     a1e:	16 c0       	rjmp	.+44     	; 0xa4c <vfprintf+0x188>
     a20:	28 01       	movw	r4, r16
     a22:	22 e0       	ldi	r18, 0x02	; 2
     a24:	42 0e       	add	r4, r18
     a26:	51 1c       	adc	r5, r1
     a28:	f8 01       	movw	r30, r16
     a2a:	a0 80       	ld	r10, Z
     a2c:	b1 80       	ldd	r11, Z+1	; 0x01
     a2e:	36 fe       	sbrs	r3, 6
     a30:	03 c0       	rjmp	.+6      	; 0xa38 <vfprintf+0x174>
     a32:	69 2d       	mov	r22, r9
     a34:	70 e0       	ldi	r23, 0x00	; 0
     a36:	02 c0       	rjmp	.+4      	; 0xa3c <vfprintf+0x178>
     a38:	6f ef       	ldi	r22, 0xFF	; 255
     a3a:	7f ef       	ldi	r23, 0xFF	; 255
     a3c:	c5 01       	movw	r24, r10
     a3e:	0e 94 80 07 	call	0xf00	; 0xf00 <strnlen_P>
     a42:	4c 01       	movw	r8, r24
     a44:	f3 2d       	mov	r31, r3
     a46:	f0 68       	ori	r31, 0x80	; 128
     a48:	3f 2e       	mov	r3, r31
     a4a:	82 01       	movw	r16, r4
     a4c:	33 fc       	sbrc	r3, 3
     a4e:	1b c0       	rjmp	.+54     	; 0xa86 <vfprintf+0x1c2>
     a50:	82 2d       	mov	r24, r2
     a52:	90 e0       	ldi	r25, 0x00	; 0
     a54:	88 16       	cp	r8, r24
     a56:	99 06       	cpc	r9, r25
     a58:	b0 f4       	brcc	.+44     	; 0xa86 <vfprintf+0x1c2>
     a5a:	b6 01       	movw	r22, r12
     a5c:	80 e2       	ldi	r24, 0x20	; 32
     a5e:	90 e0       	ldi	r25, 0x00	; 0
     a60:	0e 94 9d 07 	call	0xf3a	; 0xf3a <fputc>
     a64:	2a 94       	dec	r2
     a66:	f4 cf       	rjmp	.-24     	; 0xa50 <vfprintf+0x18c>
     a68:	f5 01       	movw	r30, r10
     a6a:	37 fc       	sbrc	r3, 7
     a6c:	85 91       	lpm	r24, Z+
     a6e:	37 fe       	sbrs	r3, 7
     a70:	81 91       	ld	r24, Z+
     a72:	5f 01       	movw	r10, r30
     a74:	b6 01       	movw	r22, r12
     a76:	90 e0       	ldi	r25, 0x00	; 0
     a78:	0e 94 9d 07 	call	0xf3a	; 0xf3a <fputc>
     a7c:	21 10       	cpse	r2, r1
     a7e:	2a 94       	dec	r2
     a80:	21 e0       	ldi	r18, 0x01	; 1
     a82:	82 1a       	sub	r8, r18
     a84:	91 08       	sbc	r9, r1
     a86:	81 14       	cp	r8, r1
     a88:	91 04       	cpc	r9, r1
     a8a:	71 f7       	brne	.-36     	; 0xa68 <vfprintf+0x1a4>
     a8c:	e8 c0       	rjmp	.+464    	; 0xc5e <vfprintf+0x39a>
     a8e:	84 36       	cpi	r24, 0x64	; 100
     a90:	11 f0       	breq	.+4      	; 0xa96 <vfprintf+0x1d2>
     a92:	89 36       	cpi	r24, 0x69	; 105
     a94:	41 f5       	brne	.+80     	; 0xae6 <vfprintf+0x222>
     a96:	f8 01       	movw	r30, r16
     a98:	37 fe       	sbrs	r3, 7
     a9a:	07 c0       	rjmp	.+14     	; 0xaaa <vfprintf+0x1e6>
     a9c:	60 81       	ld	r22, Z
     a9e:	71 81       	ldd	r23, Z+1	; 0x01
     aa0:	82 81       	ldd	r24, Z+2	; 0x02
     aa2:	93 81       	ldd	r25, Z+3	; 0x03
     aa4:	0c 5f       	subi	r16, 0xFC	; 252
     aa6:	1f 4f       	sbci	r17, 0xFF	; 255
     aa8:	08 c0       	rjmp	.+16     	; 0xaba <vfprintf+0x1f6>
     aaa:	60 81       	ld	r22, Z
     aac:	71 81       	ldd	r23, Z+1	; 0x01
     aae:	07 2e       	mov	r0, r23
     ab0:	00 0c       	add	r0, r0
     ab2:	88 0b       	sbc	r24, r24
     ab4:	99 0b       	sbc	r25, r25
     ab6:	0e 5f       	subi	r16, 0xFE	; 254
     ab8:	1f 4f       	sbci	r17, 0xFF	; 255
     aba:	f3 2d       	mov	r31, r3
     abc:	ff 76       	andi	r31, 0x6F	; 111
     abe:	3f 2e       	mov	r3, r31
     ac0:	97 ff       	sbrs	r25, 7
     ac2:	09 c0       	rjmp	.+18     	; 0xad6 <vfprintf+0x212>
     ac4:	90 95       	com	r25
     ac6:	80 95       	com	r24
     ac8:	70 95       	com	r23
     aca:	61 95       	neg	r22
     acc:	7f 4f       	sbci	r23, 0xFF	; 255
     ace:	8f 4f       	sbci	r24, 0xFF	; 255
     ad0:	9f 4f       	sbci	r25, 0xFF	; 255
     ad2:	f0 68       	ori	r31, 0x80	; 128
     ad4:	3f 2e       	mov	r3, r31
     ad6:	2a e0       	ldi	r18, 0x0A	; 10
     ad8:	30 e0       	ldi	r19, 0x00	; 0
     ada:	a3 01       	movw	r20, r6
     adc:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <__ultoa_invert>
     ae0:	88 2e       	mov	r8, r24
     ae2:	86 18       	sub	r8, r6
     ae4:	45 c0       	rjmp	.+138    	; 0xb70 <vfprintf+0x2ac>
     ae6:	85 37       	cpi	r24, 0x75	; 117
     ae8:	31 f4       	brne	.+12     	; 0xaf6 <vfprintf+0x232>
     aea:	23 2d       	mov	r18, r3
     aec:	2f 7e       	andi	r18, 0xEF	; 239
     aee:	b2 2e       	mov	r11, r18
     af0:	2a e0       	ldi	r18, 0x0A	; 10
     af2:	30 e0       	ldi	r19, 0x00	; 0
     af4:	25 c0       	rjmp	.+74     	; 0xb40 <vfprintf+0x27c>
     af6:	93 2d       	mov	r25, r3
     af8:	99 7f       	andi	r25, 0xF9	; 249
     afa:	b9 2e       	mov	r11, r25
     afc:	8f 36       	cpi	r24, 0x6F	; 111
     afe:	c1 f0       	breq	.+48     	; 0xb30 <vfprintf+0x26c>
     b00:	18 f4       	brcc	.+6      	; 0xb08 <vfprintf+0x244>
     b02:	88 35       	cpi	r24, 0x58	; 88
     b04:	79 f0       	breq	.+30     	; 0xb24 <vfprintf+0x260>
     b06:	b5 c0       	rjmp	.+362    	; 0xc72 <vfprintf+0x3ae>
     b08:	80 37       	cpi	r24, 0x70	; 112
     b0a:	19 f0       	breq	.+6      	; 0xb12 <vfprintf+0x24e>
     b0c:	88 37       	cpi	r24, 0x78	; 120
     b0e:	21 f0       	breq	.+8      	; 0xb18 <vfprintf+0x254>
     b10:	b0 c0       	rjmp	.+352    	; 0xc72 <vfprintf+0x3ae>
     b12:	e9 2f       	mov	r30, r25
     b14:	e0 61       	ori	r30, 0x10	; 16
     b16:	be 2e       	mov	r11, r30
     b18:	b4 fe       	sbrs	r11, 4
     b1a:	0d c0       	rjmp	.+26     	; 0xb36 <vfprintf+0x272>
     b1c:	fb 2d       	mov	r31, r11
     b1e:	f4 60       	ori	r31, 0x04	; 4
     b20:	bf 2e       	mov	r11, r31
     b22:	09 c0       	rjmp	.+18     	; 0xb36 <vfprintf+0x272>
     b24:	34 fe       	sbrs	r3, 4
     b26:	0a c0       	rjmp	.+20     	; 0xb3c <vfprintf+0x278>
     b28:	29 2f       	mov	r18, r25
     b2a:	26 60       	ori	r18, 0x06	; 6
     b2c:	b2 2e       	mov	r11, r18
     b2e:	06 c0       	rjmp	.+12     	; 0xb3c <vfprintf+0x278>
     b30:	28 e0       	ldi	r18, 0x08	; 8
     b32:	30 e0       	ldi	r19, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <vfprintf+0x27c>
     b36:	20 e1       	ldi	r18, 0x10	; 16
     b38:	30 e0       	ldi	r19, 0x00	; 0
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <vfprintf+0x27c>
     b3c:	20 e1       	ldi	r18, 0x10	; 16
     b3e:	32 e0       	ldi	r19, 0x02	; 2
     b40:	f8 01       	movw	r30, r16
     b42:	b7 fe       	sbrs	r11, 7
     b44:	07 c0       	rjmp	.+14     	; 0xb54 <vfprintf+0x290>
     b46:	60 81       	ld	r22, Z
     b48:	71 81       	ldd	r23, Z+1	; 0x01
     b4a:	82 81       	ldd	r24, Z+2	; 0x02
     b4c:	93 81       	ldd	r25, Z+3	; 0x03
     b4e:	0c 5f       	subi	r16, 0xFC	; 252
     b50:	1f 4f       	sbci	r17, 0xFF	; 255
     b52:	06 c0       	rjmp	.+12     	; 0xb60 <vfprintf+0x29c>
     b54:	60 81       	ld	r22, Z
     b56:	71 81       	ldd	r23, Z+1	; 0x01
     b58:	80 e0       	ldi	r24, 0x00	; 0
     b5a:	90 e0       	ldi	r25, 0x00	; 0
     b5c:	0e 5f       	subi	r16, 0xFE	; 254
     b5e:	1f 4f       	sbci	r17, 0xFF	; 255
     b60:	a3 01       	movw	r20, r6
     b62:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <__ultoa_invert>
     b66:	88 2e       	mov	r8, r24
     b68:	86 18       	sub	r8, r6
     b6a:	fb 2d       	mov	r31, r11
     b6c:	ff 77       	andi	r31, 0x7F	; 127
     b6e:	3f 2e       	mov	r3, r31
     b70:	36 fe       	sbrs	r3, 6
     b72:	0d c0       	rjmp	.+26     	; 0xb8e <vfprintf+0x2ca>
     b74:	23 2d       	mov	r18, r3
     b76:	2e 7f       	andi	r18, 0xFE	; 254
     b78:	a2 2e       	mov	r10, r18
     b7a:	89 14       	cp	r8, r9
     b7c:	58 f4       	brcc	.+22     	; 0xb94 <vfprintf+0x2d0>
     b7e:	34 fe       	sbrs	r3, 4
     b80:	0b c0       	rjmp	.+22     	; 0xb98 <vfprintf+0x2d4>
     b82:	32 fc       	sbrc	r3, 2
     b84:	09 c0       	rjmp	.+18     	; 0xb98 <vfprintf+0x2d4>
     b86:	83 2d       	mov	r24, r3
     b88:	8e 7e       	andi	r24, 0xEE	; 238
     b8a:	a8 2e       	mov	r10, r24
     b8c:	05 c0       	rjmp	.+10     	; 0xb98 <vfprintf+0x2d4>
     b8e:	b8 2c       	mov	r11, r8
     b90:	a3 2c       	mov	r10, r3
     b92:	03 c0       	rjmp	.+6      	; 0xb9a <vfprintf+0x2d6>
     b94:	b8 2c       	mov	r11, r8
     b96:	01 c0       	rjmp	.+2      	; 0xb9a <vfprintf+0x2d6>
     b98:	b9 2c       	mov	r11, r9
     b9a:	a4 fe       	sbrs	r10, 4
     b9c:	0f c0       	rjmp	.+30     	; 0xbbc <vfprintf+0x2f8>
     b9e:	fe 01       	movw	r30, r28
     ba0:	e8 0d       	add	r30, r8
     ba2:	f1 1d       	adc	r31, r1
     ba4:	80 81       	ld	r24, Z
     ba6:	80 33       	cpi	r24, 0x30	; 48
     ba8:	21 f4       	brne	.+8      	; 0xbb2 <vfprintf+0x2ee>
     baa:	9a 2d       	mov	r25, r10
     bac:	99 7e       	andi	r25, 0xE9	; 233
     bae:	a9 2e       	mov	r10, r25
     bb0:	09 c0       	rjmp	.+18     	; 0xbc4 <vfprintf+0x300>
     bb2:	a2 fe       	sbrs	r10, 2
     bb4:	06 c0       	rjmp	.+12     	; 0xbc2 <vfprintf+0x2fe>
     bb6:	b3 94       	inc	r11
     bb8:	b3 94       	inc	r11
     bba:	04 c0       	rjmp	.+8      	; 0xbc4 <vfprintf+0x300>
     bbc:	8a 2d       	mov	r24, r10
     bbe:	86 78       	andi	r24, 0x86	; 134
     bc0:	09 f0       	breq	.+2      	; 0xbc4 <vfprintf+0x300>
     bc2:	b3 94       	inc	r11
     bc4:	a3 fc       	sbrc	r10, 3
     bc6:	11 c0       	rjmp	.+34     	; 0xbea <vfprintf+0x326>
     bc8:	a0 fe       	sbrs	r10, 0
     bca:	06 c0       	rjmp	.+12     	; 0xbd8 <vfprintf+0x314>
     bcc:	b2 14       	cp	r11, r2
     bce:	88 f4       	brcc	.+34     	; 0xbf2 <vfprintf+0x32e>
     bd0:	28 0c       	add	r2, r8
     bd2:	92 2c       	mov	r9, r2
     bd4:	9b 18       	sub	r9, r11
     bd6:	0e c0       	rjmp	.+28     	; 0xbf4 <vfprintf+0x330>
     bd8:	b2 14       	cp	r11, r2
     bda:	60 f4       	brcc	.+24     	; 0xbf4 <vfprintf+0x330>
     bdc:	b6 01       	movw	r22, r12
     bde:	80 e2       	ldi	r24, 0x20	; 32
     be0:	90 e0       	ldi	r25, 0x00	; 0
     be2:	0e 94 9d 07 	call	0xf3a	; 0xf3a <fputc>
     be6:	b3 94       	inc	r11
     be8:	f7 cf       	rjmp	.-18     	; 0xbd8 <vfprintf+0x314>
     bea:	b2 14       	cp	r11, r2
     bec:	18 f4       	brcc	.+6      	; 0xbf4 <vfprintf+0x330>
     bee:	2b 18       	sub	r2, r11
     bf0:	02 c0       	rjmp	.+4      	; 0xbf6 <vfprintf+0x332>
     bf2:	98 2c       	mov	r9, r8
     bf4:	21 2c       	mov	r2, r1
     bf6:	a4 fe       	sbrs	r10, 4
     bf8:	10 c0       	rjmp	.+32     	; 0xc1a <vfprintf+0x356>
     bfa:	b6 01       	movw	r22, r12
     bfc:	80 e3       	ldi	r24, 0x30	; 48
     bfe:	90 e0       	ldi	r25, 0x00	; 0
     c00:	0e 94 9d 07 	call	0xf3a	; 0xf3a <fputc>
     c04:	a2 fe       	sbrs	r10, 2
     c06:	17 c0       	rjmp	.+46     	; 0xc36 <vfprintf+0x372>
     c08:	a1 fc       	sbrc	r10, 1
     c0a:	03 c0       	rjmp	.+6      	; 0xc12 <vfprintf+0x34e>
     c0c:	88 e7       	ldi	r24, 0x78	; 120
     c0e:	90 e0       	ldi	r25, 0x00	; 0
     c10:	02 c0       	rjmp	.+4      	; 0xc16 <vfprintf+0x352>
     c12:	88 e5       	ldi	r24, 0x58	; 88
     c14:	90 e0       	ldi	r25, 0x00	; 0
     c16:	b6 01       	movw	r22, r12
     c18:	0c c0       	rjmp	.+24     	; 0xc32 <vfprintf+0x36e>
     c1a:	8a 2d       	mov	r24, r10
     c1c:	86 78       	andi	r24, 0x86	; 134
     c1e:	59 f0       	breq	.+22     	; 0xc36 <vfprintf+0x372>
     c20:	a1 fe       	sbrs	r10, 1
     c22:	02 c0       	rjmp	.+4      	; 0xc28 <vfprintf+0x364>
     c24:	8b e2       	ldi	r24, 0x2B	; 43
     c26:	01 c0       	rjmp	.+2      	; 0xc2a <vfprintf+0x366>
     c28:	80 e2       	ldi	r24, 0x20	; 32
     c2a:	a7 fc       	sbrc	r10, 7
     c2c:	8d e2       	ldi	r24, 0x2D	; 45
     c2e:	b6 01       	movw	r22, r12
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	0e 94 9d 07 	call	0xf3a	; 0xf3a <fputc>
     c36:	89 14       	cp	r8, r9
     c38:	38 f4       	brcc	.+14     	; 0xc48 <vfprintf+0x384>
     c3a:	b6 01       	movw	r22, r12
     c3c:	80 e3       	ldi	r24, 0x30	; 48
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	0e 94 9d 07 	call	0xf3a	; 0xf3a <fputc>
     c44:	9a 94       	dec	r9
     c46:	f7 cf       	rjmp	.-18     	; 0xc36 <vfprintf+0x372>
     c48:	8a 94       	dec	r8
     c4a:	f3 01       	movw	r30, r6
     c4c:	e8 0d       	add	r30, r8
     c4e:	f1 1d       	adc	r31, r1
     c50:	80 81       	ld	r24, Z
     c52:	b6 01       	movw	r22, r12
     c54:	90 e0       	ldi	r25, 0x00	; 0
     c56:	0e 94 9d 07 	call	0xf3a	; 0xf3a <fputc>
     c5a:	81 10       	cpse	r8, r1
     c5c:	f5 cf       	rjmp	.-22     	; 0xc48 <vfprintf+0x384>
     c5e:	22 20       	and	r2, r2
     c60:	09 f4       	brne	.+2      	; 0xc64 <vfprintf+0x3a0>
     c62:	42 ce       	rjmp	.-892    	; 0x8e8 <vfprintf+0x24>
     c64:	b6 01       	movw	r22, r12
     c66:	80 e2       	ldi	r24, 0x20	; 32
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	0e 94 9d 07 	call	0xf3a	; 0xf3a <fputc>
     c6e:	2a 94       	dec	r2
     c70:	f6 cf       	rjmp	.-20     	; 0xc5e <vfprintf+0x39a>
     c72:	f6 01       	movw	r30, r12
     c74:	86 81       	ldd	r24, Z+6	; 0x06
     c76:	97 81       	ldd	r25, Z+7	; 0x07
     c78:	02 c0       	rjmp	.+4      	; 0xc7e <vfprintf+0x3ba>
     c7a:	8f ef       	ldi	r24, 0xFF	; 255
     c7c:	9f ef       	ldi	r25, 0xFF	; 255
     c7e:	2b 96       	adiw	r28, 0x0b	; 11
     c80:	e2 e1       	ldi	r30, 0x12	; 18
     c82:	0c 94 85 08 	jmp	0x110a	; 0x110a <__epilogue_restores__>

00000c86 <calloc>:
     c86:	0f 93       	push	r16
     c88:	1f 93       	push	r17
     c8a:	cf 93       	push	r28
     c8c:	df 93       	push	r29
     c8e:	86 9f       	mul	r24, r22
     c90:	80 01       	movw	r16, r0
     c92:	87 9f       	mul	r24, r23
     c94:	10 0d       	add	r17, r0
     c96:	96 9f       	mul	r25, r22
     c98:	10 0d       	add	r17, r0
     c9a:	11 24       	eor	r1, r1
     c9c:	c8 01       	movw	r24, r16
     c9e:	0e 94 5f 06 	call	0xcbe	; 0xcbe <malloc>
     ca2:	ec 01       	movw	r28, r24
     ca4:	00 97       	sbiw	r24, 0x00	; 0
     ca6:	29 f0       	breq	.+10     	; 0xcb2 <calloc+0x2c>
     ca8:	a8 01       	movw	r20, r16
     caa:	60 e0       	ldi	r22, 0x00	; 0
     cac:	70 e0       	ldi	r23, 0x00	; 0
     cae:	0e 94 8b 07 	call	0xf16	; 0xf16 <memset>
     cb2:	ce 01       	movw	r24, r28
     cb4:	df 91       	pop	r29
     cb6:	cf 91       	pop	r28
     cb8:	1f 91       	pop	r17
     cba:	0f 91       	pop	r16
     cbc:	08 95       	ret

00000cbe <malloc>:
     cbe:	0f 93       	push	r16
     cc0:	1f 93       	push	r17
     cc2:	cf 93       	push	r28
     cc4:	df 93       	push	r29
     cc6:	82 30       	cpi	r24, 0x02	; 2
     cc8:	91 05       	cpc	r25, r1
     cca:	10 f4       	brcc	.+4      	; 0xcd0 <malloc+0x12>
     ccc:	82 e0       	ldi	r24, 0x02	; 2
     cce:	90 e0       	ldi	r25, 0x00	; 0
     cd0:	e0 91 4e 03 	lds	r30, 0x034E	; 0x80034e <__flp>
     cd4:	f0 91 4f 03 	lds	r31, 0x034F	; 0x80034f <__flp+0x1>
     cd8:	20 e0       	ldi	r18, 0x00	; 0
     cda:	30 e0       	ldi	r19, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	30 97       	sbiw	r30, 0x00	; 0
     ce2:	19 f1       	breq	.+70     	; 0xd2a <malloc+0x6c>
     ce4:	40 81       	ld	r20, Z
     ce6:	51 81       	ldd	r21, Z+1	; 0x01
     ce8:	02 81       	ldd	r16, Z+2	; 0x02
     cea:	13 81       	ldd	r17, Z+3	; 0x03
     cec:	48 17       	cp	r20, r24
     cee:	59 07       	cpc	r21, r25
     cf0:	c8 f0       	brcs	.+50     	; 0xd24 <malloc+0x66>
     cf2:	84 17       	cp	r24, r20
     cf4:	95 07       	cpc	r25, r21
     cf6:	69 f4       	brne	.+26     	; 0xd12 <malloc+0x54>
     cf8:	10 97       	sbiw	r26, 0x00	; 0
     cfa:	31 f0       	breq	.+12     	; 0xd08 <malloc+0x4a>
     cfc:	12 96       	adiw	r26, 0x02	; 2
     cfe:	0c 93       	st	X, r16
     d00:	12 97       	sbiw	r26, 0x02	; 2
     d02:	13 96       	adiw	r26, 0x03	; 3
     d04:	1c 93       	st	X, r17
     d06:	27 c0       	rjmp	.+78     	; 0xd56 <malloc+0x98>
     d08:	00 93 4e 03 	sts	0x034E, r16	; 0x80034e <__flp>
     d0c:	10 93 4f 03 	sts	0x034F, r17	; 0x80034f <__flp+0x1>
     d10:	22 c0       	rjmp	.+68     	; 0xd56 <malloc+0x98>
     d12:	21 15       	cp	r18, r1
     d14:	31 05       	cpc	r19, r1
     d16:	19 f0       	breq	.+6      	; 0xd1e <malloc+0x60>
     d18:	42 17       	cp	r20, r18
     d1a:	53 07       	cpc	r21, r19
     d1c:	18 f4       	brcc	.+6      	; 0xd24 <malloc+0x66>
     d1e:	9a 01       	movw	r18, r20
     d20:	bd 01       	movw	r22, r26
     d22:	ef 01       	movw	r28, r30
     d24:	df 01       	movw	r26, r30
     d26:	f8 01       	movw	r30, r16
     d28:	db cf       	rjmp	.-74     	; 0xce0 <malloc+0x22>
     d2a:	21 15       	cp	r18, r1
     d2c:	31 05       	cpc	r19, r1
     d2e:	f9 f0       	breq	.+62     	; 0xd6e <malloc+0xb0>
     d30:	28 1b       	sub	r18, r24
     d32:	39 0b       	sbc	r19, r25
     d34:	24 30       	cpi	r18, 0x04	; 4
     d36:	31 05       	cpc	r19, r1
     d38:	80 f4       	brcc	.+32     	; 0xd5a <malloc+0x9c>
     d3a:	8a 81       	ldd	r24, Y+2	; 0x02
     d3c:	9b 81       	ldd	r25, Y+3	; 0x03
     d3e:	61 15       	cp	r22, r1
     d40:	71 05       	cpc	r23, r1
     d42:	21 f0       	breq	.+8      	; 0xd4c <malloc+0x8e>
     d44:	fb 01       	movw	r30, r22
     d46:	93 83       	std	Z+3, r25	; 0x03
     d48:	82 83       	std	Z+2, r24	; 0x02
     d4a:	04 c0       	rjmp	.+8      	; 0xd54 <malloc+0x96>
     d4c:	90 93 4f 03 	sts	0x034F, r25	; 0x80034f <__flp+0x1>
     d50:	80 93 4e 03 	sts	0x034E, r24	; 0x80034e <__flp>
     d54:	fe 01       	movw	r30, r28
     d56:	32 96       	adiw	r30, 0x02	; 2
     d58:	44 c0       	rjmp	.+136    	; 0xde2 <malloc+0x124>
     d5a:	fe 01       	movw	r30, r28
     d5c:	e2 0f       	add	r30, r18
     d5e:	f3 1f       	adc	r31, r19
     d60:	81 93       	st	Z+, r24
     d62:	91 93       	st	Z+, r25
     d64:	22 50       	subi	r18, 0x02	; 2
     d66:	31 09       	sbc	r19, r1
     d68:	39 83       	std	Y+1, r19	; 0x01
     d6a:	28 83       	st	Y, r18
     d6c:	3a c0       	rjmp	.+116    	; 0xde2 <malloc+0x124>
     d6e:	20 91 4c 03 	lds	r18, 0x034C	; 0x80034c <__brkval>
     d72:	30 91 4d 03 	lds	r19, 0x034D	; 0x80034d <__brkval+0x1>
     d76:	23 2b       	or	r18, r19
     d78:	41 f4       	brne	.+16     	; 0xd8a <malloc+0xcc>
     d7a:	20 91 06 01 	lds	r18, 0x0106	; 0x800106 <__malloc_heap_start>
     d7e:	30 91 07 01 	lds	r19, 0x0107	; 0x800107 <__malloc_heap_start+0x1>
     d82:	30 93 4d 03 	sts	0x034D, r19	; 0x80034d <__brkval+0x1>
     d86:	20 93 4c 03 	sts	0x034C, r18	; 0x80034c <__brkval>
     d8a:	20 91 04 01 	lds	r18, 0x0104	; 0x800104 <__malloc_heap_end>
     d8e:	30 91 05 01 	lds	r19, 0x0105	; 0x800105 <__malloc_heap_end+0x1>
     d92:	21 15       	cp	r18, r1
     d94:	31 05       	cpc	r19, r1
     d96:	41 f4       	brne	.+16     	; 0xda8 <malloc+0xea>
     d98:	2d b7       	in	r18, 0x3d	; 61
     d9a:	3e b7       	in	r19, 0x3e	; 62
     d9c:	40 91 08 01 	lds	r20, 0x0108	; 0x800108 <__malloc_margin>
     da0:	50 91 09 01 	lds	r21, 0x0109	; 0x800109 <__malloc_margin+0x1>
     da4:	24 1b       	sub	r18, r20
     da6:	35 0b       	sbc	r19, r21
     da8:	e0 91 4c 03 	lds	r30, 0x034C	; 0x80034c <__brkval>
     dac:	f0 91 4d 03 	lds	r31, 0x034D	; 0x80034d <__brkval+0x1>
     db0:	e2 17       	cp	r30, r18
     db2:	f3 07       	cpc	r31, r19
     db4:	a0 f4       	brcc	.+40     	; 0xdde <malloc+0x120>
     db6:	2e 1b       	sub	r18, r30
     db8:	3f 0b       	sbc	r19, r31
     dba:	28 17       	cp	r18, r24
     dbc:	39 07       	cpc	r19, r25
     dbe:	78 f0       	brcs	.+30     	; 0xdde <malloc+0x120>
     dc0:	ac 01       	movw	r20, r24
     dc2:	4e 5f       	subi	r20, 0xFE	; 254
     dc4:	5f 4f       	sbci	r21, 0xFF	; 255
     dc6:	24 17       	cp	r18, r20
     dc8:	35 07       	cpc	r19, r21
     dca:	48 f0       	brcs	.+18     	; 0xdde <malloc+0x120>
     dcc:	4e 0f       	add	r20, r30
     dce:	5f 1f       	adc	r21, r31
     dd0:	50 93 4d 03 	sts	0x034D, r21	; 0x80034d <__brkval+0x1>
     dd4:	40 93 4c 03 	sts	0x034C, r20	; 0x80034c <__brkval>
     dd8:	81 93       	st	Z+, r24
     dda:	91 93       	st	Z+, r25
     ddc:	02 c0       	rjmp	.+4      	; 0xde2 <malloc+0x124>
     dde:	e0 e0       	ldi	r30, 0x00	; 0
     de0:	f0 e0       	ldi	r31, 0x00	; 0
     de2:	cf 01       	movw	r24, r30
     de4:	df 91       	pop	r29
     de6:	cf 91       	pop	r28
     de8:	1f 91       	pop	r17
     dea:	0f 91       	pop	r16
     dec:	08 95       	ret

00000dee <free>:
     dee:	cf 93       	push	r28
     df0:	df 93       	push	r29
     df2:	00 97       	sbiw	r24, 0x00	; 0
     df4:	09 f4       	brne	.+2      	; 0xdf8 <free+0xa>
     df6:	81 c0       	rjmp	.+258    	; 0xefa <free+0x10c>
     df8:	fc 01       	movw	r30, r24
     dfa:	32 97       	sbiw	r30, 0x02	; 2
     dfc:	13 82       	std	Z+3, r1	; 0x03
     dfe:	12 82       	std	Z+2, r1	; 0x02
     e00:	a0 91 4e 03 	lds	r26, 0x034E	; 0x80034e <__flp>
     e04:	b0 91 4f 03 	lds	r27, 0x034F	; 0x80034f <__flp+0x1>
     e08:	10 97       	sbiw	r26, 0x00	; 0
     e0a:	81 f4       	brne	.+32     	; 0xe2c <free+0x3e>
     e0c:	20 81       	ld	r18, Z
     e0e:	31 81       	ldd	r19, Z+1	; 0x01
     e10:	82 0f       	add	r24, r18
     e12:	93 1f       	adc	r25, r19
     e14:	20 91 4c 03 	lds	r18, 0x034C	; 0x80034c <__brkval>
     e18:	30 91 4d 03 	lds	r19, 0x034D	; 0x80034d <__brkval+0x1>
     e1c:	28 17       	cp	r18, r24
     e1e:	39 07       	cpc	r19, r25
     e20:	51 f5       	brne	.+84     	; 0xe76 <free+0x88>
     e22:	f0 93 4d 03 	sts	0x034D, r31	; 0x80034d <__brkval+0x1>
     e26:	e0 93 4c 03 	sts	0x034C, r30	; 0x80034c <__brkval>
     e2a:	67 c0       	rjmp	.+206    	; 0xefa <free+0x10c>
     e2c:	ed 01       	movw	r28, r26
     e2e:	20 e0       	ldi	r18, 0x00	; 0
     e30:	30 e0       	ldi	r19, 0x00	; 0
     e32:	ce 17       	cp	r28, r30
     e34:	df 07       	cpc	r29, r31
     e36:	40 f4       	brcc	.+16     	; 0xe48 <free+0x5a>
     e38:	4a 81       	ldd	r20, Y+2	; 0x02
     e3a:	5b 81       	ldd	r21, Y+3	; 0x03
     e3c:	9e 01       	movw	r18, r28
     e3e:	41 15       	cp	r20, r1
     e40:	51 05       	cpc	r21, r1
     e42:	f1 f0       	breq	.+60     	; 0xe80 <free+0x92>
     e44:	ea 01       	movw	r28, r20
     e46:	f5 cf       	rjmp	.-22     	; 0xe32 <free+0x44>
     e48:	d3 83       	std	Z+3, r29	; 0x03
     e4a:	c2 83       	std	Z+2, r28	; 0x02
     e4c:	40 81       	ld	r20, Z
     e4e:	51 81       	ldd	r21, Z+1	; 0x01
     e50:	84 0f       	add	r24, r20
     e52:	95 1f       	adc	r25, r21
     e54:	c8 17       	cp	r28, r24
     e56:	d9 07       	cpc	r29, r25
     e58:	59 f4       	brne	.+22     	; 0xe70 <free+0x82>
     e5a:	88 81       	ld	r24, Y
     e5c:	99 81       	ldd	r25, Y+1	; 0x01
     e5e:	84 0f       	add	r24, r20
     e60:	95 1f       	adc	r25, r21
     e62:	02 96       	adiw	r24, 0x02	; 2
     e64:	91 83       	std	Z+1, r25	; 0x01
     e66:	80 83       	st	Z, r24
     e68:	8a 81       	ldd	r24, Y+2	; 0x02
     e6a:	9b 81       	ldd	r25, Y+3	; 0x03
     e6c:	93 83       	std	Z+3, r25	; 0x03
     e6e:	82 83       	std	Z+2, r24	; 0x02
     e70:	21 15       	cp	r18, r1
     e72:	31 05       	cpc	r19, r1
     e74:	29 f4       	brne	.+10     	; 0xe80 <free+0x92>
     e76:	f0 93 4f 03 	sts	0x034F, r31	; 0x80034f <__flp+0x1>
     e7a:	e0 93 4e 03 	sts	0x034E, r30	; 0x80034e <__flp>
     e7e:	3d c0       	rjmp	.+122    	; 0xefa <free+0x10c>
     e80:	e9 01       	movw	r28, r18
     e82:	fb 83       	std	Y+3, r31	; 0x03
     e84:	ea 83       	std	Y+2, r30	; 0x02
     e86:	49 91       	ld	r20, Y+
     e88:	59 91       	ld	r21, Y+
     e8a:	c4 0f       	add	r28, r20
     e8c:	d5 1f       	adc	r29, r21
     e8e:	ec 17       	cp	r30, r28
     e90:	fd 07       	cpc	r31, r29
     e92:	61 f4       	brne	.+24     	; 0xeac <free+0xbe>
     e94:	80 81       	ld	r24, Z
     e96:	91 81       	ldd	r25, Z+1	; 0x01
     e98:	84 0f       	add	r24, r20
     e9a:	95 1f       	adc	r25, r21
     e9c:	02 96       	adiw	r24, 0x02	; 2
     e9e:	e9 01       	movw	r28, r18
     ea0:	99 83       	std	Y+1, r25	; 0x01
     ea2:	88 83       	st	Y, r24
     ea4:	82 81       	ldd	r24, Z+2	; 0x02
     ea6:	93 81       	ldd	r25, Z+3	; 0x03
     ea8:	9b 83       	std	Y+3, r25	; 0x03
     eaa:	8a 83       	std	Y+2, r24	; 0x02
     eac:	e0 e0       	ldi	r30, 0x00	; 0
     eae:	f0 e0       	ldi	r31, 0x00	; 0
     eb0:	12 96       	adiw	r26, 0x02	; 2
     eb2:	8d 91       	ld	r24, X+
     eb4:	9c 91       	ld	r25, X
     eb6:	13 97       	sbiw	r26, 0x03	; 3
     eb8:	00 97       	sbiw	r24, 0x00	; 0
     eba:	19 f0       	breq	.+6      	; 0xec2 <free+0xd4>
     ebc:	fd 01       	movw	r30, r26
     ebe:	dc 01       	movw	r26, r24
     ec0:	f7 cf       	rjmp	.-18     	; 0xeb0 <free+0xc2>
     ec2:	8d 91       	ld	r24, X+
     ec4:	9c 91       	ld	r25, X
     ec6:	11 97       	sbiw	r26, 0x01	; 1
     ec8:	9d 01       	movw	r18, r26
     eca:	2e 5f       	subi	r18, 0xFE	; 254
     ecc:	3f 4f       	sbci	r19, 0xFF	; 255
     ece:	82 0f       	add	r24, r18
     ed0:	93 1f       	adc	r25, r19
     ed2:	20 91 4c 03 	lds	r18, 0x034C	; 0x80034c <__brkval>
     ed6:	30 91 4d 03 	lds	r19, 0x034D	; 0x80034d <__brkval+0x1>
     eda:	28 17       	cp	r18, r24
     edc:	39 07       	cpc	r19, r25
     ede:	69 f4       	brne	.+26     	; 0xefa <free+0x10c>
     ee0:	30 97       	sbiw	r30, 0x00	; 0
     ee2:	29 f4       	brne	.+10     	; 0xeee <free+0x100>
     ee4:	10 92 4f 03 	sts	0x034F, r1	; 0x80034f <__flp+0x1>
     ee8:	10 92 4e 03 	sts	0x034E, r1	; 0x80034e <__flp>
     eec:	02 c0       	rjmp	.+4      	; 0xef2 <free+0x104>
     eee:	13 82       	std	Z+3, r1	; 0x03
     ef0:	12 82       	std	Z+2, r1	; 0x02
     ef2:	b0 93 4d 03 	sts	0x034D, r27	; 0x80034d <__brkval+0x1>
     ef6:	a0 93 4c 03 	sts	0x034C, r26	; 0x80034c <__brkval>
     efa:	df 91       	pop	r29
     efc:	cf 91       	pop	r28
     efe:	08 95       	ret

00000f00 <strnlen_P>:
     f00:	fc 01       	movw	r30, r24
     f02:	05 90       	lpm	r0, Z+
     f04:	61 50       	subi	r22, 0x01	; 1
     f06:	70 40       	sbci	r23, 0x00	; 0
     f08:	01 10       	cpse	r0, r1
     f0a:	d8 f7       	brcc	.-10     	; 0xf02 <strnlen_P+0x2>
     f0c:	80 95       	com	r24
     f0e:	90 95       	com	r25
     f10:	8e 0f       	add	r24, r30
     f12:	9f 1f       	adc	r25, r31
     f14:	08 95       	ret

00000f16 <memset>:
     f16:	dc 01       	movw	r26, r24
     f18:	01 c0       	rjmp	.+2      	; 0xf1c <memset+0x6>
     f1a:	6d 93       	st	X+, r22
     f1c:	41 50       	subi	r20, 0x01	; 1
     f1e:	50 40       	sbci	r21, 0x00	; 0
     f20:	e0 f7       	brcc	.-8      	; 0xf1a <memset+0x4>
     f22:	08 95       	ret

00000f24 <strnlen>:
     f24:	fc 01       	movw	r30, r24
     f26:	61 50       	subi	r22, 0x01	; 1
     f28:	70 40       	sbci	r23, 0x00	; 0
     f2a:	01 90       	ld	r0, Z+
     f2c:	01 10       	cpse	r0, r1
     f2e:	d8 f7       	brcc	.-10     	; 0xf26 <strnlen+0x2>
     f30:	80 95       	com	r24
     f32:	90 95       	com	r25
     f34:	8e 0f       	add	r24, r30
     f36:	9f 1f       	adc	r25, r31
     f38:	08 95       	ret

00000f3a <fputc>:
     f3a:	0f 93       	push	r16
     f3c:	1f 93       	push	r17
     f3e:	cf 93       	push	r28
     f40:	df 93       	push	r29
     f42:	fb 01       	movw	r30, r22
     f44:	23 81       	ldd	r18, Z+3	; 0x03
     f46:	21 fd       	sbrc	r18, 1
     f48:	03 c0       	rjmp	.+6      	; 0xf50 <fputc+0x16>
     f4a:	8f ef       	ldi	r24, 0xFF	; 255
     f4c:	9f ef       	ldi	r25, 0xFF	; 255
     f4e:	2c c0       	rjmp	.+88     	; 0xfa8 <fputc+0x6e>
     f50:	22 ff       	sbrs	r18, 2
     f52:	16 c0       	rjmp	.+44     	; 0xf80 <fputc+0x46>
     f54:	46 81       	ldd	r20, Z+6	; 0x06
     f56:	57 81       	ldd	r21, Z+7	; 0x07
     f58:	24 81       	ldd	r18, Z+4	; 0x04
     f5a:	35 81       	ldd	r19, Z+5	; 0x05
     f5c:	42 17       	cp	r20, r18
     f5e:	53 07       	cpc	r21, r19
     f60:	44 f4       	brge	.+16     	; 0xf72 <fputc+0x38>
     f62:	a0 81       	ld	r26, Z
     f64:	b1 81       	ldd	r27, Z+1	; 0x01
     f66:	9d 01       	movw	r18, r26
     f68:	2f 5f       	subi	r18, 0xFF	; 255
     f6a:	3f 4f       	sbci	r19, 0xFF	; 255
     f6c:	31 83       	std	Z+1, r19	; 0x01
     f6e:	20 83       	st	Z, r18
     f70:	8c 93       	st	X, r24
     f72:	26 81       	ldd	r18, Z+6	; 0x06
     f74:	37 81       	ldd	r19, Z+7	; 0x07
     f76:	2f 5f       	subi	r18, 0xFF	; 255
     f78:	3f 4f       	sbci	r19, 0xFF	; 255
     f7a:	37 83       	std	Z+7, r19	; 0x07
     f7c:	26 83       	std	Z+6, r18	; 0x06
     f7e:	14 c0       	rjmp	.+40     	; 0xfa8 <fputc+0x6e>
     f80:	8b 01       	movw	r16, r22
     f82:	ec 01       	movw	r28, r24
     f84:	fb 01       	movw	r30, r22
     f86:	00 84       	ldd	r0, Z+8	; 0x08
     f88:	f1 85       	ldd	r31, Z+9	; 0x09
     f8a:	e0 2d       	mov	r30, r0
     f8c:	09 95       	icall
     f8e:	89 2b       	or	r24, r25
     f90:	e1 f6       	brne	.-72     	; 0xf4a <fputc+0x10>
     f92:	d8 01       	movw	r26, r16
     f94:	16 96       	adiw	r26, 0x06	; 6
     f96:	8d 91       	ld	r24, X+
     f98:	9c 91       	ld	r25, X
     f9a:	17 97       	sbiw	r26, 0x07	; 7
     f9c:	01 96       	adiw	r24, 0x01	; 1
     f9e:	17 96       	adiw	r26, 0x07	; 7
     fa0:	9c 93       	st	X, r25
     fa2:	8e 93       	st	-X, r24
     fa4:	16 97       	sbiw	r26, 0x06	; 6
     fa6:	ce 01       	movw	r24, r28
     fa8:	df 91       	pop	r29
     faa:	cf 91       	pop	r28
     fac:	1f 91       	pop	r17
     fae:	0f 91       	pop	r16
     fb0:	08 95       	ret

00000fb2 <__ultoa_invert>:
     fb2:	fa 01       	movw	r30, r20
     fb4:	aa 27       	eor	r26, r26
     fb6:	28 30       	cpi	r18, 0x08	; 8
     fb8:	51 f1       	breq	.+84     	; 0x100e <__ultoa_invert+0x5c>
     fba:	20 31       	cpi	r18, 0x10	; 16
     fbc:	81 f1       	breq	.+96     	; 0x101e <__ultoa_invert+0x6c>
     fbe:	e8 94       	clt
     fc0:	6f 93       	push	r22
     fc2:	6e 7f       	andi	r22, 0xFE	; 254
     fc4:	6e 5f       	subi	r22, 0xFE	; 254
     fc6:	7f 4f       	sbci	r23, 0xFF	; 255
     fc8:	8f 4f       	sbci	r24, 0xFF	; 255
     fca:	9f 4f       	sbci	r25, 0xFF	; 255
     fcc:	af 4f       	sbci	r26, 0xFF	; 255
     fce:	b1 e0       	ldi	r27, 0x01	; 1
     fd0:	3e d0       	rcall	.+124    	; 0x104e <__ultoa_invert+0x9c>
     fd2:	b4 e0       	ldi	r27, 0x04	; 4
     fd4:	3c d0       	rcall	.+120    	; 0x104e <__ultoa_invert+0x9c>
     fd6:	67 0f       	add	r22, r23
     fd8:	78 1f       	adc	r23, r24
     fda:	89 1f       	adc	r24, r25
     fdc:	9a 1f       	adc	r25, r26
     fde:	a1 1d       	adc	r26, r1
     fe0:	68 0f       	add	r22, r24
     fe2:	79 1f       	adc	r23, r25
     fe4:	8a 1f       	adc	r24, r26
     fe6:	91 1d       	adc	r25, r1
     fe8:	a1 1d       	adc	r26, r1
     fea:	6a 0f       	add	r22, r26
     fec:	71 1d       	adc	r23, r1
     fee:	81 1d       	adc	r24, r1
     ff0:	91 1d       	adc	r25, r1
     ff2:	a1 1d       	adc	r26, r1
     ff4:	20 d0       	rcall	.+64     	; 0x1036 <__ultoa_invert+0x84>
     ff6:	09 f4       	brne	.+2      	; 0xffa <__ultoa_invert+0x48>
     ff8:	68 94       	set
     ffa:	3f 91       	pop	r19
     ffc:	2a e0       	ldi	r18, 0x0A	; 10
     ffe:	26 9f       	mul	r18, r22
    1000:	11 24       	eor	r1, r1
    1002:	30 19       	sub	r19, r0
    1004:	30 5d       	subi	r19, 0xD0	; 208
    1006:	31 93       	st	Z+, r19
    1008:	de f6       	brtc	.-74     	; 0xfc0 <__ultoa_invert+0xe>
    100a:	cf 01       	movw	r24, r30
    100c:	08 95       	ret
    100e:	46 2f       	mov	r20, r22
    1010:	47 70       	andi	r20, 0x07	; 7
    1012:	40 5d       	subi	r20, 0xD0	; 208
    1014:	41 93       	st	Z+, r20
    1016:	b3 e0       	ldi	r27, 0x03	; 3
    1018:	0f d0       	rcall	.+30     	; 0x1038 <__ultoa_invert+0x86>
    101a:	c9 f7       	brne	.-14     	; 0x100e <__ultoa_invert+0x5c>
    101c:	f6 cf       	rjmp	.-20     	; 0x100a <__ultoa_invert+0x58>
    101e:	46 2f       	mov	r20, r22
    1020:	4f 70       	andi	r20, 0x0F	; 15
    1022:	40 5d       	subi	r20, 0xD0	; 208
    1024:	4a 33       	cpi	r20, 0x3A	; 58
    1026:	18 f0       	brcs	.+6      	; 0x102e <__ultoa_invert+0x7c>
    1028:	49 5d       	subi	r20, 0xD9	; 217
    102a:	31 fd       	sbrc	r19, 1
    102c:	40 52       	subi	r20, 0x20	; 32
    102e:	41 93       	st	Z+, r20
    1030:	02 d0       	rcall	.+4      	; 0x1036 <__ultoa_invert+0x84>
    1032:	a9 f7       	brne	.-22     	; 0x101e <__ultoa_invert+0x6c>
    1034:	ea cf       	rjmp	.-44     	; 0x100a <__ultoa_invert+0x58>
    1036:	b4 e0       	ldi	r27, 0x04	; 4
    1038:	a6 95       	lsr	r26
    103a:	97 95       	ror	r25
    103c:	87 95       	ror	r24
    103e:	77 95       	ror	r23
    1040:	67 95       	ror	r22
    1042:	ba 95       	dec	r27
    1044:	c9 f7       	brne	.-14     	; 0x1038 <__ultoa_invert+0x86>
    1046:	00 97       	sbiw	r24, 0x00	; 0
    1048:	61 05       	cpc	r22, r1
    104a:	71 05       	cpc	r23, r1
    104c:	08 95       	ret
    104e:	9b 01       	movw	r18, r22
    1050:	ac 01       	movw	r20, r24
    1052:	0a 2e       	mov	r0, r26
    1054:	06 94       	lsr	r0
    1056:	57 95       	ror	r21
    1058:	47 95       	ror	r20
    105a:	37 95       	ror	r19
    105c:	27 95       	ror	r18
    105e:	ba 95       	dec	r27
    1060:	c9 f7       	brne	.-14     	; 0x1054 <__ultoa_invert+0xa2>
    1062:	62 0f       	add	r22, r18
    1064:	73 1f       	adc	r23, r19
    1066:	84 1f       	adc	r24, r20
    1068:	95 1f       	adc	r25, r21
    106a:	a0 1d       	adc	r26, r0
    106c:	08 95       	ret

0000106e <__divmodsi4>:
    106e:	05 2e       	mov	r0, r21
    1070:	97 fb       	bst	r25, 7
    1072:	1e f4       	brtc	.+6      	; 0x107a <__divmodsi4+0xc>
    1074:	00 94       	com	r0
    1076:	0e 94 4e 08 	call	0x109c	; 0x109c <__negsi2>
    107a:	57 fd       	sbrc	r21, 7
    107c:	07 d0       	rcall	.+14     	; 0x108c <__divmodsi4_neg2>
    107e:	0e 94 a0 08 	call	0x1140	; 0x1140 <__udivmodsi4>
    1082:	07 fc       	sbrc	r0, 7
    1084:	03 d0       	rcall	.+6      	; 0x108c <__divmodsi4_neg2>
    1086:	4e f4       	brtc	.+18     	; 0x109a <__divmodsi4_exit>
    1088:	0c 94 4e 08 	jmp	0x109c	; 0x109c <__negsi2>

0000108c <__divmodsi4_neg2>:
    108c:	50 95       	com	r21
    108e:	40 95       	com	r20
    1090:	30 95       	com	r19
    1092:	21 95       	neg	r18
    1094:	3f 4f       	sbci	r19, 0xFF	; 255
    1096:	4f 4f       	sbci	r20, 0xFF	; 255
    1098:	5f 4f       	sbci	r21, 0xFF	; 255

0000109a <__divmodsi4_exit>:
    109a:	08 95       	ret

0000109c <__negsi2>:
    109c:	90 95       	com	r25
    109e:	80 95       	com	r24
    10a0:	70 95       	com	r23
    10a2:	61 95       	neg	r22
    10a4:	7f 4f       	sbci	r23, 0xFF	; 255
    10a6:	8f 4f       	sbci	r24, 0xFF	; 255
    10a8:	9f 4f       	sbci	r25, 0xFF	; 255
    10aa:	08 95       	ret

000010ac <__muluhisi3>:
    10ac:	0e 94 c2 08 	call	0x1184	; 0x1184 <__umulhisi3>
    10b0:	a5 9f       	mul	r26, r21
    10b2:	90 0d       	add	r25, r0
    10b4:	b4 9f       	mul	r27, r20
    10b6:	90 0d       	add	r25, r0
    10b8:	a4 9f       	mul	r26, r20
    10ba:	80 0d       	add	r24, r0
    10bc:	91 1d       	adc	r25, r1
    10be:	11 24       	eor	r1, r1
    10c0:	08 95       	ret

000010c2 <__mulshisi3>:
    10c2:	b7 ff       	sbrs	r27, 7
    10c4:	0c 94 56 08 	jmp	0x10ac	; 0x10ac <__muluhisi3>

000010c8 <__mulohisi3>:
    10c8:	0e 94 56 08 	call	0x10ac	; 0x10ac <__muluhisi3>
    10cc:	82 1b       	sub	r24, r18
    10ce:	93 0b       	sbc	r25, r19
    10d0:	08 95       	ret

000010d2 <__prologue_saves__>:
    10d2:	2f 92       	push	r2
    10d4:	3f 92       	push	r3
    10d6:	4f 92       	push	r4
    10d8:	5f 92       	push	r5
    10da:	6f 92       	push	r6
    10dc:	7f 92       	push	r7
    10de:	8f 92       	push	r8
    10e0:	9f 92       	push	r9
    10e2:	af 92       	push	r10
    10e4:	bf 92       	push	r11
    10e6:	cf 92       	push	r12
    10e8:	df 92       	push	r13
    10ea:	ef 92       	push	r14
    10ec:	ff 92       	push	r15
    10ee:	0f 93       	push	r16
    10f0:	1f 93       	push	r17
    10f2:	cf 93       	push	r28
    10f4:	df 93       	push	r29
    10f6:	cd b7       	in	r28, 0x3d	; 61
    10f8:	de b7       	in	r29, 0x3e	; 62
    10fa:	ca 1b       	sub	r28, r26
    10fc:	db 0b       	sbc	r29, r27
    10fe:	0f b6       	in	r0, 0x3f	; 63
    1100:	f8 94       	cli
    1102:	de bf       	out	0x3e, r29	; 62
    1104:	0f be       	out	0x3f, r0	; 63
    1106:	cd bf       	out	0x3d, r28	; 61
    1108:	09 94       	ijmp

0000110a <__epilogue_restores__>:
    110a:	2a 88       	ldd	r2, Y+18	; 0x12
    110c:	39 88       	ldd	r3, Y+17	; 0x11
    110e:	48 88       	ldd	r4, Y+16	; 0x10
    1110:	5f 84       	ldd	r5, Y+15	; 0x0f
    1112:	6e 84       	ldd	r6, Y+14	; 0x0e
    1114:	7d 84       	ldd	r7, Y+13	; 0x0d
    1116:	8c 84       	ldd	r8, Y+12	; 0x0c
    1118:	9b 84       	ldd	r9, Y+11	; 0x0b
    111a:	aa 84       	ldd	r10, Y+10	; 0x0a
    111c:	b9 84       	ldd	r11, Y+9	; 0x09
    111e:	c8 84       	ldd	r12, Y+8	; 0x08
    1120:	df 80       	ldd	r13, Y+7	; 0x07
    1122:	ee 80       	ldd	r14, Y+6	; 0x06
    1124:	fd 80       	ldd	r15, Y+5	; 0x05
    1126:	0c 81       	ldd	r16, Y+4	; 0x04
    1128:	1b 81       	ldd	r17, Y+3	; 0x03
    112a:	aa 81       	ldd	r26, Y+2	; 0x02
    112c:	b9 81       	ldd	r27, Y+1	; 0x01
    112e:	ce 0f       	add	r28, r30
    1130:	d1 1d       	adc	r29, r1
    1132:	0f b6       	in	r0, 0x3f	; 63
    1134:	f8 94       	cli
    1136:	de bf       	out	0x3e, r29	; 62
    1138:	0f be       	out	0x3f, r0	; 63
    113a:	cd bf       	out	0x3d, r28	; 61
    113c:	ed 01       	movw	r28, r26
    113e:	08 95       	ret

00001140 <__udivmodsi4>:
    1140:	a1 e2       	ldi	r26, 0x21	; 33
    1142:	1a 2e       	mov	r1, r26
    1144:	aa 1b       	sub	r26, r26
    1146:	bb 1b       	sub	r27, r27
    1148:	fd 01       	movw	r30, r26
    114a:	0d c0       	rjmp	.+26     	; 0x1166 <__udivmodsi4_ep>

0000114c <__udivmodsi4_loop>:
    114c:	aa 1f       	adc	r26, r26
    114e:	bb 1f       	adc	r27, r27
    1150:	ee 1f       	adc	r30, r30
    1152:	ff 1f       	adc	r31, r31
    1154:	a2 17       	cp	r26, r18
    1156:	b3 07       	cpc	r27, r19
    1158:	e4 07       	cpc	r30, r20
    115a:	f5 07       	cpc	r31, r21
    115c:	20 f0       	brcs	.+8      	; 0x1166 <__udivmodsi4_ep>
    115e:	a2 1b       	sub	r26, r18
    1160:	b3 0b       	sbc	r27, r19
    1162:	e4 0b       	sbc	r30, r20
    1164:	f5 0b       	sbc	r31, r21

00001166 <__udivmodsi4_ep>:
    1166:	66 1f       	adc	r22, r22
    1168:	77 1f       	adc	r23, r23
    116a:	88 1f       	adc	r24, r24
    116c:	99 1f       	adc	r25, r25
    116e:	1a 94       	dec	r1
    1170:	69 f7       	brne	.-38     	; 0x114c <__udivmodsi4_loop>
    1172:	60 95       	com	r22
    1174:	70 95       	com	r23
    1176:	80 95       	com	r24
    1178:	90 95       	com	r25
    117a:	9b 01       	movw	r18, r22
    117c:	ac 01       	movw	r20, r24
    117e:	bd 01       	movw	r22, r26
    1180:	cf 01       	movw	r24, r30
    1182:	08 95       	ret

00001184 <__umulhisi3>:
    1184:	a2 9f       	mul	r26, r18
    1186:	b0 01       	movw	r22, r0
    1188:	b3 9f       	mul	r27, r19
    118a:	c0 01       	movw	r24, r0
    118c:	a3 9f       	mul	r26, r19
    118e:	70 0d       	add	r23, r0
    1190:	81 1d       	adc	r24, r1
    1192:	11 24       	eor	r1, r1
    1194:	91 1d       	adc	r25, r1
    1196:	b2 9f       	mul	r27, r18
    1198:	70 0d       	add	r23, r0
    119a:	81 1d       	adc	r24, r1
    119c:	11 24       	eor	r1, r1
    119e:	91 1d       	adc	r25, r1
    11a0:	08 95       	ret

000011a2 <_exit>:
    11a2:	f8 94       	cli

000011a4 <__stop_program>:
    11a4:	ff cf       	rjmp	.-2      	; 0x11a4 <__stop_program>
