Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr  4 18:18:09 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.795        0.000                      0                 1530        0.035        0.000                      0                 1530       54.305        0.000                       0                   564  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.795        0.000                      0                 1526        0.035        0.000                      0                 1526       54.305        0.000                       0                   564  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.765        0.000                      0                    4        0.875        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.217ns  (logic 60.252ns (57.814%)  route 43.965ns (42.186%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=22 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.378     7.966    sm/D_states_q[6]
    SLICE_X57Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.118 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.479     8.596    sm/ram_reg_i_92_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.326     8.922 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.705     9.627    sm/ram_reg_i_76_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.751 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.085    10.836    L_reg/M_sm_ra1[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.065    12.025    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.150    12.175 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.835    13.009    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.335 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.335    alum/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.867 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.867    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.981 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.981    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.095 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.095    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.936 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.953    15.889    alum/temp_out0[31]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.262 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.262    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.795 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.795    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.912 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.912    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.146    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.263 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.263    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.380 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.380    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.497 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.497    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.614 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.614    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.771 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.162    18.933    alum/temp_out0[30]
    SLICE_X55Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.721 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.619    alum/temp_out0[29]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.948 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.481 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.481    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.598 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.715 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.832 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.832    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.183    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.046    24.503    alum/temp_out0[28]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.835 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.835    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.368 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.187 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.344 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.983    27.327    alum/temp_out0[27]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.192 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.309 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.309    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.426 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.426    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.543 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.543    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.660 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.777 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.777    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.011 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.168 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.056    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.508    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.622    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.736    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.893 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.026    32.919    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.704 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.818    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.932 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.932    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.046 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.046    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.160 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.160    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.274 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.274    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.388 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.388    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.502 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.502    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.659 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.137    35.796    alum/temp_out0[24]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.125 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.125    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.675 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.131    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.245 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.245    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.359 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.359    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.473 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.473    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.630 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.887    38.517    alum/temp_out0[23]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.846 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.846    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.396 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.396    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.510 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.510    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.624 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.624    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.738 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.738    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.852 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.852    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.966 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.966    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.080 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.080    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.194 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.194    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.351 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.188    41.539    alum/temp_out0[22]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.324 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.438 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.438    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.552 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.552    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.666 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.666    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.780 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.780    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.894 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.894    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.008 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.008    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.122 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.122    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.279 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.247    44.526    alum/temp_out0[21]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.311 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.767 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.767    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.881 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.881    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.995 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.995    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.109 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.143    47.409    alum/temp_out0[20]
    SLICE_X39Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.194 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.650    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.764    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.878    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.992 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.992    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.149 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.199    50.348    alum/temp_out0[19]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.133 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.133    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.247 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.247    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.361 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.361    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.475 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.475    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.589 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.589    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.703 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.703    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.817 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.817    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.931    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.088 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.002    53.090    alum/temp_out0[18]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    53.419 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.969 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.969    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.083 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.083    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.197 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.197    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.311 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.311    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.425    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.539    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.924 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.927    55.851    alum/temp_out0[17]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.180 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.180    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.730 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.844 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.844    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.958 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.528    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.685 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.896    58.582    alum/temp_out0[16]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.367 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.367    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.481 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.481    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.595 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.595    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.709 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.823 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.823    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.937 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.937    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.051 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.165 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.174    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.331 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.124    61.454    alum/temp_out0[15]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.783 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.783    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.433 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.550 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.667 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.667    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.784 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.901 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.901    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.018 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.018    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.135 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.135    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.292 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.161    64.454    alum/temp_out0[14]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.242 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.242    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.356 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.356    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.470 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.470    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.584 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.197 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.954    67.150    alum/temp_out0[13]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.479 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.479    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.012    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.129    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.363    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.480    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.714    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.988 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.058    70.046    alum/temp_out0[12]
    SLICE_X33Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.834 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.834    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.948 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.948    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.062 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.062    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.176 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.176    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.290 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.290    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.404 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.404    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.518 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.518    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.632 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.632    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.789 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.011    72.801    alum/temp_out0[11]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.130 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.130    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.780 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.897 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.897    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.014 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.014    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.131 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.131    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.248 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.248    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.365 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.482 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.482    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.639 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.878    75.516    alum/temp_out0[10]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    75.848 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.848    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.398 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.398    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.512 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.512    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.626 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.626    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.740 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.740    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.854 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.854    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.968 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.968    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.082 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.082    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.196 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.196    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.353 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.465    78.818    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.147 r  alum/D_registers_q[7][8]_i_50/O
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q[7][8]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.679 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.679    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.907    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.021    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.135    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.249    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.406 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.949    81.355    alum/temp_out0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I0_O)        0.329    81.684 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.684    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.217 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.217    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.334    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.451    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.685    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.802    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.919 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.919    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.036 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.036    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.193 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.216    84.408    alum/temp_out0[7]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    85.211 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.328 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.328    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.562 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.562    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.796 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.796    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.913 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.030 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.030    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.187 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.082    87.270    alum/temp_out0[6]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    87.602 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.602    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.152 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.152    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.266 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.266    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.380 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.494 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.608 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.608    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.722 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.722    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.836 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.836    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.950 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.950    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.107 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.062    90.168    alum/temp_out0[5]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    90.497 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.030 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.147 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.147    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.264 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.264    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.381 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.381    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.732 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.849 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.849    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.006 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.156    93.162    alum/temp_out0[4]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332    93.494 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.044 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.386 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.386    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.500 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.500    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.614 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.728 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.728    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.842 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.842    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.999 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.179    96.178    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    96.507 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.057 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.057    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.171 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.285 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.285    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.399 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.399    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.513 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.513    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.627 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.627    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.741 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.741    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.855 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.855    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.012 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.104    99.116    alum/temp_out0[2]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    99.445 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.445    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.995 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.995    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.109 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.109    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.223 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.223    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.337 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.337    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.451 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.451    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.565 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.565    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.679 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.679    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.793 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.793    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.950 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.077   102.027    alum/temp_out0[1]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329   102.356 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.356    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.906 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.906    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.020 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.020    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.134 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.134    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.248 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.248    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.362 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.362    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.476 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.476    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.590 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.590    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.704 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.704    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.861 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.421   104.282    sm/temp_out0[0]
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.611 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.451   105.062    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124   105.186 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.673   105.859    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.983 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.528   107.510    sm/M_alum_out[0]
    SLICE_X43Y20         LUT4 (Prop_lut4_I3_O)        0.152   107.662 f  sm/D_states_q[3]_i_15/O
                         net (fo=1, routed)           0.429   108.091    sm/D_states_q[3]_i_15_n_0
    SLICE_X42Y20         LUT5 (Prop_lut5_I2_O)        0.326   108.417 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.428   108.845    sm/D_states_q[3]_i_5_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124   108.969 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379   109.348    sm/D_states_d__0[3]
    SLICE_X42Y21         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.435   115.951    sm/clk_IBUF_BUFG
    SLICE_X42Y21         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.210    
                         clock uncertainty           -0.035   116.175    
    SLICE_X42Y21         FDSE (Setup_fdse_C_D)       -0.031   116.144    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.144    
                         arrival time                        -109.349    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.162ns  (logic 60.022ns (57.624%)  route 44.140ns (42.376%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.378     7.966    sm/D_states_q[6]
    SLICE_X57Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.118 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.479     8.596    sm/ram_reg_i_92_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.326     8.922 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.705     9.627    sm/ram_reg_i_76_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.751 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.085    10.836    L_reg/M_sm_ra1[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.065    12.025    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.150    12.175 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.835    13.009    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.335 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.335    alum/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.867 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.867    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.981 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.981    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.095 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.095    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.936 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.953    15.889    alum/temp_out0[31]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.262 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.262    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.795 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.795    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.912 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.912    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.146    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.263 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.263    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.380 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.380    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.497 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.497    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.614 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.614    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.771 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.162    18.933    alum/temp_out0[30]
    SLICE_X55Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.721 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.619    alum/temp_out0[29]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.948 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.481 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.481    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.598 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.715 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.832 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.832    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.183    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.046    24.503    alum/temp_out0[28]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.835 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.835    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.368 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.187 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.344 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.983    27.327    alum/temp_out0[27]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.192 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.309 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.309    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.426 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.426    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.543 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.543    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.660 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.777 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.777    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.011 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.168 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.056    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.508    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.622    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.736    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.893 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.026    32.919    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.704 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.818    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.932 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.932    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.046 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.046    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.160 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.160    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.274 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.274    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.388 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.388    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.502 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.502    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.659 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.137    35.796    alum/temp_out0[24]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.125 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.125    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.675 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.131    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.245 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.245    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.359 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.359    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.473 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.473    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.630 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.887    38.517    alum/temp_out0[23]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.846 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.846    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.396 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.396    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.510 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.510    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.624 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.624    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.738 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.738    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.852 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.852    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.966 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.966    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.080 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.080    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.194 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.194    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.351 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.188    41.539    alum/temp_out0[22]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.324 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.438 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.438    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.552 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.552    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.666 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.666    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.780 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.780    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.894 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.894    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.008 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.008    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.122 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.122    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.279 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.247    44.526    alum/temp_out0[21]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.311 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.767 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.767    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.881 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.881    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.995 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.995    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.109 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.143    47.409    alum/temp_out0[20]
    SLICE_X39Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.194 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.650    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.764    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.878    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.992 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.992    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.149 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.199    50.348    alum/temp_out0[19]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.133 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.133    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.247 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.247    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.361 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.361    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.475 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.475    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.589 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.589    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.703 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.703    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.817 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.817    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.931    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.088 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.002    53.090    alum/temp_out0[18]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    53.419 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.969 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.969    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.083 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.083    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.197 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.197    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.311 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.311    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.425    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.539    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.924 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.927    55.851    alum/temp_out0[17]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.180 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.180    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.730 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.844 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.844    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.958 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.528    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.685 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.896    58.582    alum/temp_out0[16]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.367 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.367    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.481 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.481    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.595 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.595    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.709 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.823 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.823    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.937 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.937    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.051 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.165 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.174    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.331 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.124    61.454    alum/temp_out0[15]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.783 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.783    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.433 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.550 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.667 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.667    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.784 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.901 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.901    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.018 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.018    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.135 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.135    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.292 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.161    64.454    alum/temp_out0[14]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.242 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.242    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.356 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.356    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.470 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.470    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.584 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.197 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.954    67.150    alum/temp_out0[13]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.479 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.479    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.012    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.129    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.363    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.480    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.714    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.988 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.058    70.046    alum/temp_out0[12]
    SLICE_X33Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.834 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.834    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.948 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.948    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.062 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.062    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.176 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.176    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.290 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.290    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.404 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.404    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.518 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.518    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.632 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.632    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.789 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.011    72.801    alum/temp_out0[11]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.130 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.130    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.780 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.897 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.897    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.014 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.014    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.131 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.131    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.248 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.248    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.365 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.482 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.482    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.639 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.878    75.516    alum/temp_out0[10]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    75.848 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.848    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.398 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.398    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.512 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.512    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.626 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.626    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.740 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.740    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.854 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.854    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.968 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.968    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.082 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.082    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.196 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.196    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.353 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.465    78.818    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.147 r  alum/D_registers_q[7][8]_i_50/O
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q[7][8]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.679 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.679    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.907    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.021    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.135    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.249    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.406 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.949    81.355    alum/temp_out0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I0_O)        0.329    81.684 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.684    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.217 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.217    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.334    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.451    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.685    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.802    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.919 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.919    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.036 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.036    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.193 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.216    84.408    alum/temp_out0[7]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    85.211 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.328 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.328    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.562 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.562    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.796 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.796    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.913 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.030 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.030    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.187 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.082    87.270    alum/temp_out0[6]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    87.602 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.602    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.152 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.152    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.266 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.266    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.380 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.494 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.608 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.608    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.722 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.722    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.836 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.836    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.950 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.950    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.107 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.062    90.168    alum/temp_out0[5]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    90.497 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.030 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.147 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.147    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.264 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.264    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.381 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.381    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.732 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.849 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.849    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.006 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.156    93.162    alum/temp_out0[4]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332    93.494 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.044 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.386 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.386    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.500 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.500    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.614 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.728 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.728    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.842 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.842    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.999 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.179    96.178    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    96.507 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.057 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.057    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.171 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.285 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.285    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.399 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.399    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.513 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.513    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.627 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.627    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.741 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.741    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.855 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.855    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.012 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.104    99.116    alum/temp_out0[2]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    99.445 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.445    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.995 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.995    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.109 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.109    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.223 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.223    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.337 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.337    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.451 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.451    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.565 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.565    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.679 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.679    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.793 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.793    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.950 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.077   102.027    alum/temp_out0[1]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329   102.356 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.356    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.906 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.906    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.020 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.020    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.134 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.134    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.248 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.248    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.362 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.362    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.476 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.476    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.590 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.590    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.704 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.704    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.861 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.421   104.282    sm/temp_out0[0]
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.611 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.451   105.062    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124   105.186 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.673   105.859    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.983 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.207   107.190    sm/M_alum_out[0]
    SLICE_X35Y22         LUT6 (Prop_lut6_I4_O)        0.124   107.314 f  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.594   107.908    sm/D_states_q[1]_i_10_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.124   108.032 r  sm/D_states_q[1]_i_3/O
                         net (fo=2, routed)           0.799   108.832    sm/D_states_q[1]_i_3_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124   108.956 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.338   109.293    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X40Y19         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.211    
                         clock uncertainty           -0.035   116.176    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)       -0.047   116.129    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.129    
                         arrival time                        -109.293    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.865ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.462ns  (logic 60.119ns (58.107%)  route 43.343ns (41.893%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.378     7.966    sm/D_states_q[6]
    SLICE_X57Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.118 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.479     8.596    sm/ram_reg_i_92_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.326     8.922 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.705     9.627    sm/ram_reg_i_76_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.751 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.085    10.836    L_reg/M_sm_ra1[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.065    12.025    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.150    12.175 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.835    13.009    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.335 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.335    alum/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.867 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.867    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.981 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.981    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.095 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.095    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.936 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.953    15.889    alum/temp_out0[31]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.262 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.262    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.795 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.795    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.912 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.912    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.146    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.263 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.263    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.380 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.380    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.497 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.497    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.614 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.614    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.771 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.162    18.933    alum/temp_out0[30]
    SLICE_X55Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.721 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.619    alum/temp_out0[29]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.948 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.481 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.481    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.598 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.715 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.832 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.832    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.183    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.046    24.503    alum/temp_out0[28]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.835 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.835    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.368 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.187 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.344 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.983    27.327    alum/temp_out0[27]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.192 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.309 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.309    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.426 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.426    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.543 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.543    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.660 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.777 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.777    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.011 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.168 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.056    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.508    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.622    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.736    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.893 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.026    32.919    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.704 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.818    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.932 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.932    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.046 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.046    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.160 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.160    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.274 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.274    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.388 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.388    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.502 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.502    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.659 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.137    35.796    alum/temp_out0[24]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.125 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.125    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.675 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.131    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.245 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.245    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.359 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.359    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.473 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.473    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.630 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.887    38.517    alum/temp_out0[23]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.846 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.846    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.396 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.396    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.510 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.510    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.624 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.624    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.738 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.738    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.852 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.852    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.966 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.966    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.080 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.080    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.194 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.194    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.351 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.188    41.539    alum/temp_out0[22]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.324 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.438 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.438    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.552 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.552    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.666 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.666    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.780 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.780    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.894 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.894    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.008 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.008    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.122 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.122    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.279 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.247    44.526    alum/temp_out0[21]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.311 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.767 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.767    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.881 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.881    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.995 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.995    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.109 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.143    47.409    alum/temp_out0[20]
    SLICE_X39Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.194 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.650    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.764    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.878    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.992 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.992    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.149 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.199    50.348    alum/temp_out0[19]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.133 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.133    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.247 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.247    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.361 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.361    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.475 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.475    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.589 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.589    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.703 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.703    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.817 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.817    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.931    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.088 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.002    53.090    alum/temp_out0[18]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    53.419 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.969 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.969    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.083 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.083    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.197 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.197    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.311 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.311    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.425    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.539    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.924 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.927    55.851    alum/temp_out0[17]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.180 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.180    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.730 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.844 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.844    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.958 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.528    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.685 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.896    58.582    alum/temp_out0[16]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.367 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.367    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.481 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.481    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.595 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.595    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.709 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.823 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.823    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.937 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.937    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.051 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.165 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.174    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.331 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.124    61.454    alum/temp_out0[15]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.783 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.783    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.433 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.550 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.667 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.667    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.784 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.901 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.901    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.018 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.018    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.135 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.135    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.292 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.161    64.454    alum/temp_out0[14]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.242 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.242    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.356 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.356    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.470 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.470    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.584 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.197 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.954    67.150    alum/temp_out0[13]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.479 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.479    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.012    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.129    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.363    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.480    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.714    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.988 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.058    70.046    alum/temp_out0[12]
    SLICE_X33Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.834 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.834    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.948 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.948    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.062 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.062    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.176 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.176    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.290 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.290    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.404 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.404    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.518 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.518    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.632 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.632    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.789 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.011    72.801    alum/temp_out0[11]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.130 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.130    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.780 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.897 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.897    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.014 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.014    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.131 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.131    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.248 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.248    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.365 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.482 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.482    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.639 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.878    75.516    alum/temp_out0[10]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    75.848 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.848    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.398 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.398    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.512 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.512    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.626 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.626    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.740 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.740    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.854 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.854    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.968 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.968    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.082 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.082    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.196 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.196    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.353 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.465    78.818    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.147 r  alum/D_registers_q[7][8]_i_50/O
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q[7][8]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.679 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.679    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.907    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.021    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.135    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.249    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.406 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.949    81.355    alum/temp_out0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I0_O)        0.329    81.684 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.684    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.217 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.217    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.334    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.451    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.685    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.802    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.919 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.919    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.036 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.036    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.193 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.216    84.408    alum/temp_out0[7]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    85.211 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.328 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.328    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.562 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.562    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.796 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.796    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.913 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.030 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.030    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.187 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.082    87.270    alum/temp_out0[6]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    87.602 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.602    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.152 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.152    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.266 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.266    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.380 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.494 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.608 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.608    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.722 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.722    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.836 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.836    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.950 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.950    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.107 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.062    90.168    alum/temp_out0[5]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    90.497 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.030 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.147 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.147    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.264 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.264    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.381 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.381    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.732 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.849 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.849    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.006 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.156    93.162    alum/temp_out0[4]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332    93.494 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.044 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.386 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.386    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.500 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.500    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.614 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.728 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.728    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.842 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.842    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.999 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.179    96.178    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    96.507 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.057 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.057    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.171 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.285 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.285    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.399 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.399    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.513 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.513    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.627 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.627    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.741 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.741    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.855 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.855    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.012 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.104    99.116    alum/temp_out0[2]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    99.445 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.445    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.995 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.995    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.109 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.109    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.223 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.223    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.337 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.337    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.451 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.451    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.565 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.565    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.679 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.679    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.793 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.793    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.950 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.077   102.027    alum/temp_out0[1]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329   102.356 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.356    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.906 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.906    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.020 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.020    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.134 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.134    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.248 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.248    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.362 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.362    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.476 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.476    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.590 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.590    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.704 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.704    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.861 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.421   104.282    sm/temp_out0[0]
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.611 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.451   105.062    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124   105.186 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.673   105.859    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.983 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.636   106.618    sm/M_alum_out[0]
    SLICE_X48Y14         LUT5 (Prop_lut5_I4_O)        0.118   106.736 r  sm/ram_reg_i_29__0/O
                         net (fo=2, routed)           0.924   107.660    sm/brams/override_address[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.351   108.011 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.582   108.593    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.459    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.459    
                         arrival time                        -108.593    
  -------------------------------------------------------------------
                         slack                                  6.865    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.047ns  (logic 60.225ns (57.883%)  route 43.822ns (42.117%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=22 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.378     7.966    sm/D_states_q[6]
    SLICE_X57Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.118 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.479     8.596    sm/ram_reg_i_92_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.326     8.922 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.705     9.627    sm/ram_reg_i_76_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.751 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.085    10.836    L_reg/M_sm_ra1[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.065    12.025    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.150    12.175 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.835    13.009    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.335 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.335    alum/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.867 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.867    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.981 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.981    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.095 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.095    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.936 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.953    15.889    alum/temp_out0[31]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.262 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.262    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.795 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.795    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.912 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.912    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.146    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.263 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.263    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.380 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.380    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.497 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.497    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.614 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.614    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.771 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.162    18.933    alum/temp_out0[30]
    SLICE_X55Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.721 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.619    alum/temp_out0[29]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.948 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.481 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.481    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.598 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.715 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.832 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.832    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.183    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.046    24.503    alum/temp_out0[28]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.835 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.835    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.368 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.187 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.344 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.983    27.327    alum/temp_out0[27]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.192 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.309 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.309    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.426 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.426    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.543 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.543    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.660 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.777 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.777    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.011 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.168 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.056    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.508    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.622    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.736    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.893 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.026    32.919    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.704 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.818    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.932 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.932    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.046 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.046    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.160 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.160    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.274 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.274    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.388 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.388    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.502 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.502    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.659 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.137    35.796    alum/temp_out0[24]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.125 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.125    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.675 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.131    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.245 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.245    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.359 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.359    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.473 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.473    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.630 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.887    38.517    alum/temp_out0[23]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.846 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.846    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.396 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.396    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.510 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.510    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.624 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.624    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.738 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.738    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.852 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.852    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.966 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.966    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.080 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.080    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.194 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.194    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.351 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.188    41.539    alum/temp_out0[22]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.324 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.438 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.438    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.552 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.552    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.666 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.666    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.780 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.780    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.894 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.894    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.008 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.008    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.122 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.122    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.279 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.247    44.526    alum/temp_out0[21]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.311 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.767 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.767    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.881 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.881    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.995 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.995    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.109 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.143    47.409    alum/temp_out0[20]
    SLICE_X39Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.194 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.650    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.764    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.878    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.992 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.992    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.149 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.199    50.348    alum/temp_out0[19]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.133 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.133    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.247 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.247    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.361 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.361    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.475 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.475    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.589 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.589    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.703 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.703    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.817 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.817    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.931    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.088 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.002    53.090    alum/temp_out0[18]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    53.419 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.969 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.969    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.083 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.083    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.197 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.197    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.311 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.311    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.425    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.539    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.924 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.927    55.851    alum/temp_out0[17]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.180 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.180    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.730 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.844 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.844    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.958 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.528    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.685 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.896    58.582    alum/temp_out0[16]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.367 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.367    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.481 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.481    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.595 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.595    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.709 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.823 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.823    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.937 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.937    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.051 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.165 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.174    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.331 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.124    61.454    alum/temp_out0[15]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.783 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.783    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.433 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.550 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.667 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.667    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.784 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.901 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.901    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.018 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.018    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.135 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.135    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.292 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.161    64.454    alum/temp_out0[14]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.242 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.242    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.356 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.356    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.470 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.470    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.584 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.197 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.954    67.150    alum/temp_out0[13]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.479 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.479    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.012    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.129    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.363    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.480    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.714    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.988 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.058    70.046    alum/temp_out0[12]
    SLICE_X33Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.834 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.834    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.948 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.948    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.062 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.062    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.176 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.176    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.290 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.290    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.404 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.404    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.518 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.518    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.632 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.632    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.789 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.011    72.801    alum/temp_out0[11]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.130 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.130    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.780 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.897 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.897    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.014 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.014    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.131 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.131    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.248 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.248    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.365 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.482 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.482    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.639 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.878    75.516    alum/temp_out0[10]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    75.848 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.848    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.398 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.398    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.512 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.512    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.626 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.626    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.740 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.740    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.854 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.854    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.968 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.968    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.082 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.082    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.196 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.196    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.353 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.465    78.818    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.147 r  alum/D_registers_q[7][8]_i_50/O
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q[7][8]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.679 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.679    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.907    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.021    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.135    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.249    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.406 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.949    81.355    alum/temp_out0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I0_O)        0.329    81.684 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.684    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.217 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.217    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.334    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.451    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.685    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.802    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.919 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.919    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.036 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.036    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.193 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.216    84.408    alum/temp_out0[7]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    85.211 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.328 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.328    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.562 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.562    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.796 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.796    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.913 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.030 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.030    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.187 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.082    87.270    alum/temp_out0[6]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    87.602 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.602    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.152 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.152    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.266 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.266    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.380 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.494 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.608 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.608    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.722 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.722    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.836 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.836    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.950 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.950    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.107 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.062    90.168    alum/temp_out0[5]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    90.497 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.030 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.147 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.147    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.264 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.264    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.381 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.381    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.732 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.849 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.849    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.006 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.156    93.162    alum/temp_out0[4]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332    93.494 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.044 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.386 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.386    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.500 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.500    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.614 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.728 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.728    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.842 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.842    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.999 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.179    96.178    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    96.507 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.057 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.057    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.171 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.285 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.285    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.399 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.399    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.513 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.513    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.627 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.627    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.741 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.741    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.855 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.855    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.012 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.104    99.116    alum/temp_out0[2]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    99.445 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.445    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.995 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.995    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.109 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.109    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.223 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.223    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.337 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.337    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.451 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.451    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.565 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.565    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.679 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.679    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.793 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.793    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.950 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.077   102.027    alum/temp_out0[1]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329   102.356 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.356    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.906 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.906    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.020 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.020    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.134 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.134    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.248 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.248    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.362 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.362    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.476 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.476    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.590 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.590    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.704 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.704    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.861 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.421   104.282    sm/temp_out0[0]
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.611 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.451   105.062    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124   105.186 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.673   105.859    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.983 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.099   107.082    sm/M_alum_out[0]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.119   107.201 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.433   107.633    sm/D_states_q[4]_i_18_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I3_O)        0.332   107.965 f  sm/D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.667   108.632    sm/D_states_q[2]_i_6_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.124   108.756 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.422   109.178    sm/D_states_d__0[2]
    SLICE_X44Y23         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.433   115.949    sm/clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X44Y23         FDRE (Setup_fdre_C_D)       -0.071   116.102    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.102    
                         arrival time                        -109.178    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.494ns  (logic 60.094ns (58.065%)  route 43.401ns (41.935%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=23 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.378     7.966    sm/D_states_q[6]
    SLICE_X57Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.118 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.479     8.596    sm/ram_reg_i_92_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.326     8.922 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.705     9.627    sm/ram_reg_i_76_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.751 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.085    10.836    L_reg/M_sm_ra1[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.065    12.025    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.150    12.175 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.835    13.009    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.335 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.335    alum/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.867 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.867    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.981 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.981    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.095 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.095    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.936 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.953    15.889    alum/temp_out0[31]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.262 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.262    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.795 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.795    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.912 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.912    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.146    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.263 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.263    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.380 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.380    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.497 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.497    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.614 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.614    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.771 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.162    18.933    alum/temp_out0[30]
    SLICE_X55Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.721 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.619    alum/temp_out0[29]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.948 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.481 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.481    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.598 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.715 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.832 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.832    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.183    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.046    24.503    alum/temp_out0[28]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.835 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.835    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.368 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.187 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.344 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.983    27.327    alum/temp_out0[27]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.192 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.309 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.309    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.426 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.426    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.543 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.543    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.660 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.777 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.777    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.011 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.168 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.056    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.508    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.622    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.736    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.893 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.026    32.919    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.704 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.818    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.932 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.932    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.046 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.046    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.160 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.160    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.274 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.274    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.388 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.388    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.502 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.502    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.659 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.137    35.796    alum/temp_out0[24]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.125 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.125    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.675 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.131    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.245 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.245    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.359 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.359    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.473 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.473    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.630 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.887    38.517    alum/temp_out0[23]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.846 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.846    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.396 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.396    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.510 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.510    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.624 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.624    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.738 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.738    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.852 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.852    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.966 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.966    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.080 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.080    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.194 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.194    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.351 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.188    41.539    alum/temp_out0[22]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.324 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.438 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.438    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.552 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.552    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.666 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.666    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.780 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.780    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.894 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.894    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.008 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.008    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.122 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.122    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.279 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.247    44.526    alum/temp_out0[21]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.311 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.767 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.767    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.881 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.881    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.995 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.995    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.109 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.143    47.409    alum/temp_out0[20]
    SLICE_X39Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.194 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.650    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.764    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.878    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.992 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.992    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.149 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.199    50.348    alum/temp_out0[19]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.133 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.133    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.247 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.247    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.361 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.361    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.475 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.475    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.589 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.589    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.703 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.703    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.817 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.817    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.931    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.088 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.002    53.090    alum/temp_out0[18]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    53.419 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.969 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.969    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.083 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.083    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.197 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.197    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.311 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.311    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.425    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.539    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.924 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.927    55.851    alum/temp_out0[17]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.180 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.180    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.730 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.844 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.844    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.958 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.528    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.685 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.896    58.582    alum/temp_out0[16]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.367 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.367    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.481 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.481    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.595 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.595    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.709 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.823 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.823    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.937 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.937    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.051 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.165 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.174    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.331 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.124    61.454    alum/temp_out0[15]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.783 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.783    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.433 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.550 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.667 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.667    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.784 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.901 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.901    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.018 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.018    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.135 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.135    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.292 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.161    64.454    alum/temp_out0[14]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.242 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.242    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.356 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.356    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.470 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.470    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.584 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.197 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.954    67.150    alum/temp_out0[13]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.479 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.479    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.012    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.129    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.363    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.480    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.714    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.988 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.058    70.046    alum/temp_out0[12]
    SLICE_X33Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.834 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.834    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.948 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.948    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.062 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.062    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.176 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.176    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.290 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.290    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.404 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.404    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.518 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.518    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.632 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.632    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.789 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.011    72.801    alum/temp_out0[11]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.130 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.130    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.780 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.897 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.897    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.014 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.014    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.131 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.131    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.248 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.248    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.365 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.482 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.482    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.639 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.878    75.516    alum/temp_out0[10]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    75.848 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.848    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.398 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.398    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.512 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.512    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.626 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.626    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.740 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.740    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.854 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.854    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.968 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.968    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.082 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.082    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.196 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.196    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.353 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.465    78.818    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.147 r  alum/D_registers_q[7][8]_i_50/O
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q[7][8]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.679 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.679    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.907    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.021    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.135    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.249    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.406 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.949    81.355    alum/temp_out0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I0_O)        0.329    81.684 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.684    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.217 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.217    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.334    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.451    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.685    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.802    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.919 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.919    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.036 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.036    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.193 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.216    84.408    alum/temp_out0[7]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    85.211 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.328 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.328    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.562 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.562    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.796 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.796    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.913 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.030 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.030    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.187 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.082    87.270    alum/temp_out0[6]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    87.602 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.602    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.152 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.152    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.266 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.266    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.380 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.494 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.608 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.608    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.722 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.722    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.836 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.836    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.950 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.950    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.107 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.062    90.168    alum/temp_out0[5]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    90.497 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.030 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.147 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.147    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.264 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.264    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.381 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.381    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.732 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.849 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.849    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.006 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.156    93.162    alum/temp_out0[4]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332    93.494 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.044 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.386 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.386    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.500 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.500    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.614 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.728 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.728    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.842 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.842    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.999 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.179    96.178    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    96.507 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.057 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.057    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.171 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.285 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.285    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.399 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.399    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.513 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.513    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.627 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.627    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.741 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.741    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.855 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.855    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.012 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.104    99.116    alum/temp_out0[2]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    99.445 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.445    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.995 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.995    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.109 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.109    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.223 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.223    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.337 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.337    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.451 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.451    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.565 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.565    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.679 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.679    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.793 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.793    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.950 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.077   102.027    alum/temp_out0[1]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329   102.356 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.356    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.906 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.906    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.020 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.020    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.134 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.134    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.248 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.248    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.362 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.362    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.476 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.476    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.590 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.590    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.704 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.704    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.861 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.421   104.282    sm/temp_out0[0]
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.611 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.451   105.062    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124   105.186 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.673   105.859    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.983 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.636   106.618    sm/M_alum_out[0]
    SLICE_X48Y14         LUT5 (Prop_lut5_I4_O)        0.118   106.736 r  sm/ram_reg_i_29__0/O
                         net (fo=2, routed)           0.924   107.660    sm/brams/override_address[0]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.326   107.986 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.640   108.626    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -108.626    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.764ns  (logic 60.022ns (57.844%)  route 43.743ns (42.156%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.378     7.966    sm/D_states_q[6]
    SLICE_X57Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.118 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.479     8.596    sm/ram_reg_i_92_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.326     8.922 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.705     9.627    sm/ram_reg_i_76_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.751 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.085    10.836    L_reg/M_sm_ra1[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.065    12.025    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.150    12.175 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.835    13.009    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.335 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.335    alum/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.867 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.867    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.981 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.981    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.095 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.095    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.936 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.953    15.889    alum/temp_out0[31]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.262 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.262    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.795 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.795    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.912 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.912    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.146    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.263 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.263    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.380 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.380    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.497 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.497    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.614 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.614    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.771 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.162    18.933    alum/temp_out0[30]
    SLICE_X55Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.721 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.619    alum/temp_out0[29]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.948 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.481 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.481    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.598 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.715 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.832 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.832    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.183    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.046    24.503    alum/temp_out0[28]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.835 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.835    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.368 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.187 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.344 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.983    27.327    alum/temp_out0[27]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.192 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.309 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.309    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.426 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.426    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.543 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.543    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.660 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.777 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.777    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.011 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.168 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.056    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.508    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.622    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.736    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.893 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.026    32.919    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.704 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.818    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.932 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.932    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.046 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.046    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.160 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.160    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.274 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.274    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.388 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.388    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.502 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.502    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.659 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.137    35.796    alum/temp_out0[24]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.125 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.125    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.675 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.131    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.245 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.245    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.359 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.359    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.473 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.473    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.630 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.887    38.517    alum/temp_out0[23]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.846 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.846    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.396 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.396    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.510 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.510    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.624 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.624    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.738 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.738    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.852 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.852    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.966 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.966    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.080 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.080    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.194 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.194    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.351 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.188    41.539    alum/temp_out0[22]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.324 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.438 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.438    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.552 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.552    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.666 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.666    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.780 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.780    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.894 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.894    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.008 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.008    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.122 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.122    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.279 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.247    44.526    alum/temp_out0[21]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.311 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.767 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.767    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.881 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.881    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.995 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.995    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.109 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.143    47.409    alum/temp_out0[20]
    SLICE_X39Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.194 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.650    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.764    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.878    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.992 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.992    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.149 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.199    50.348    alum/temp_out0[19]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.133 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.133    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.247 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.247    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.361 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.361    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.475 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.475    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.589 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.589    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.703 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.703    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.817 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.817    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.931    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.088 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.002    53.090    alum/temp_out0[18]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    53.419 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.969 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.969    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.083 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.083    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.197 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.197    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.311 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.311    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.425    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.539    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.924 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.927    55.851    alum/temp_out0[17]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.180 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.180    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.730 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.844 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.844    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.958 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.528    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.685 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.896    58.582    alum/temp_out0[16]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.367 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.367    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.481 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.481    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.595 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.595    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.709 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.823 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.823    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.937 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.937    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.051 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.165 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.174    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.331 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.124    61.454    alum/temp_out0[15]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.783 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.783    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.433 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.550 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.667 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.667    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.784 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.901 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.901    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.018 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.018    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.135 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.135    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.292 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.161    64.454    alum/temp_out0[14]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.242 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.242    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.356 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.356    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.470 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.470    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.584 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.197 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.954    67.150    alum/temp_out0[13]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.479 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.479    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.012    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.129    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.363    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.480    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.714    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.988 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.058    70.046    alum/temp_out0[12]
    SLICE_X33Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.834 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.834    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.948 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.948    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.062 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.062    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.176 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.176    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.290 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.290    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.404 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.404    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.518 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.518    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.632 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.632    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.789 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.011    72.801    alum/temp_out0[11]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.130 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.130    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.780 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.897 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.897    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.014 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.014    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.131 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.131    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.248 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.248    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.365 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.482 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.482    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.639 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.878    75.516    alum/temp_out0[10]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    75.848 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.848    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.398 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.398    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.512 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.512    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.626 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.626    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.740 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.740    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.854 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.854    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.968 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.968    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.082 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.082    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.196 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.196    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.353 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.465    78.818    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.147 r  alum/D_registers_q[7][8]_i_50/O
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q[7][8]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.679 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.679    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.907    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.021    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.135    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.249    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.406 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.949    81.355    alum/temp_out0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I0_O)        0.329    81.684 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.684    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.217 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.217    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.334    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.451    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.685    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.802    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.919 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.919    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.036 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.036    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.193 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.216    84.408    alum/temp_out0[7]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    85.211 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.328 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.328    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.562 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.562    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.796 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.796    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.913 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.030 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.030    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.187 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.082    87.270    alum/temp_out0[6]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    87.602 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.602    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.152 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.152    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.266 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.266    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.380 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.494 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.608 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.608    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.722 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.722    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.836 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.836    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.950 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.950    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.107 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.062    90.168    alum/temp_out0[5]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    90.497 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.030 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.147 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.147    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.264 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.264    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.381 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.381    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.732 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.849 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.849    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.006 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.156    93.162    alum/temp_out0[4]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332    93.494 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.044 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.386 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.386    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.500 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.500    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.614 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.728 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.728    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.842 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.842    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.999 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.179    96.178    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    96.507 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.057 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.057    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.171 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.285 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.285    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.399 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.399    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.513 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.513    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.627 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.627    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.741 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.741    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.855 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.855    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.012 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.104    99.116    alum/temp_out0[2]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    99.445 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.445    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.995 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.995    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.109 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.109    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.223 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.223    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.337 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.337    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.451 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.451    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.565 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.565    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.679 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.679    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.793 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.793    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.950 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.077   102.027    alum/temp_out0[1]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329   102.356 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.356    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.906 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.906    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.020 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.020    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.134 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.134    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.248 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.248    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.362 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.362    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.476 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.476    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.590 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.590    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.704 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.704    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.861 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.421   104.282    sm/temp_out0[0]
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.611 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.451   105.062    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124   105.186 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.673   105.859    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.983 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.207   107.190    sm/M_alum_out[0]
    SLICE_X35Y22         LUT6 (Prop_lut6_I4_O)        0.124   107.314 f  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.594   107.908    sm/D_states_q[1]_i_10_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I3_O)        0.124   108.032 r  sm/D_states_q[1]_i_3/O
                         net (fo=2, routed)           0.739   108.772    sm/D_states_q[1]_i_3_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.124   108.896 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   108.896    sm/D_states_d__0[1]
    SLICE_X40Y19         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.211    
                         clock uncertainty           -0.035   116.176    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)        0.029   116.205    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.205    
                         arrival time                        -108.896    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.647ns  (logic 60.094ns (57.979%)  route 43.553ns (42.021%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.378     7.966    sm/D_states_q[6]
    SLICE_X57Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.118 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.479     8.596    sm/ram_reg_i_92_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.326     8.922 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.705     9.627    sm/ram_reg_i_76_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.751 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.085    10.836    L_reg/M_sm_ra1[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.065    12.025    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.150    12.175 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.835    13.009    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.335 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.335    alum/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.867 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.867    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.981 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.981    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.095 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.095    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.936 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.953    15.889    alum/temp_out0[31]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.262 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.262    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.795 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.795    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.912 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.912    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.146    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.263 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.263    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.380 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.380    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.497 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.497    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.614 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.614    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.771 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.162    18.933    alum/temp_out0[30]
    SLICE_X55Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.721 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.619    alum/temp_out0[29]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.948 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.481 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.481    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.598 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.715 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.832 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.832    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.183    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.046    24.503    alum/temp_out0[28]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.835 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.835    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.368 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.187 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.344 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.983    27.327    alum/temp_out0[27]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.192 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.309 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.309    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.426 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.426    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.543 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.543    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.660 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.777 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.777    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.011 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.168 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.056    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.508    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.622    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.736    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.893 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.026    32.919    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.704 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.818    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.932 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.932    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.046 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.046    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.160 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.160    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.274 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.274    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.388 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.388    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.502 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.502    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.659 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.137    35.796    alum/temp_out0[24]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.125 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.125    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.675 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.131    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.245 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.245    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.359 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.359    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.473 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.473    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.630 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.887    38.517    alum/temp_out0[23]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.846 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.846    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.396 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.396    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.510 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.510    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.624 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.624    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.738 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.738    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.852 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.852    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.966 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.966    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.080 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.080    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.194 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.194    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.351 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.188    41.539    alum/temp_out0[22]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.324 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.438 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.438    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.552 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.552    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.666 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.666    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.780 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.780    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.894 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.894    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.008 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.008    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.122 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.122    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.279 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.247    44.526    alum/temp_out0[21]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.311 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.767 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.767    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.881 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.881    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.995 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.995    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.109 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.143    47.409    alum/temp_out0[20]
    SLICE_X39Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.194 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.650    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.764    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.878    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.992 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.992    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.149 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.199    50.348    alum/temp_out0[19]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.133 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.133    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.247 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.247    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.361 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.361    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.475 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.475    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.589 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.589    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.703 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.703    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.817 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.817    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.931    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.088 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.002    53.090    alum/temp_out0[18]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    53.419 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.969 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.969    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.083 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.083    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.197 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.197    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.311 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.311    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.425    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.539    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.924 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.927    55.851    alum/temp_out0[17]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.180 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.180    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.730 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.844 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.844    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.958 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.528    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.685 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.896    58.582    alum/temp_out0[16]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.367 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.367    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.481 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.481    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.595 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.595    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.709 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.823 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.823    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.937 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.937    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.051 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.165 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.174    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.331 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.124    61.454    alum/temp_out0[15]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.783 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.783    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.433 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.550 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.667 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.667    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.784 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.901 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.901    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.018 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.018    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.135 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.135    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.292 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.161    64.454    alum/temp_out0[14]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.242 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.242    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.356 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.356    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.470 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.470    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.584 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.197 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.954    67.150    alum/temp_out0[13]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.479 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.479    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.012    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.129    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.363    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.480    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.714    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.988 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.058    70.046    alum/temp_out0[12]
    SLICE_X33Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.834 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.834    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.948 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.948    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.062 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.062    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.176 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.176    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.290 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.290    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.404 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.404    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.518 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.518    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.632 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.632    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.789 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.011    72.801    alum/temp_out0[11]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.130 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.130    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.780 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.897 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.897    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.014 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.014    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.131 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.131    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.248 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.248    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.365 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.482 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.482    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.639 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.878    75.516    alum/temp_out0[10]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    75.848 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.848    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.398 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.398    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.512 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.512    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.626 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.626    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.740 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.740    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.854 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.854    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.968 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.968    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.082 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.082    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.196 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.196    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.353 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.465    78.818    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.147 r  alum/D_registers_q[7][8]_i_50/O
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q[7][8]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.679 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.679    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.907    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.021    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.135    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.249    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.406 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.949    81.355    alum/temp_out0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I0_O)        0.329    81.684 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.684    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.217 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.217    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.334    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.451    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.685    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.802    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.919 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.919    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.036 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.036    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.193 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.216    84.408    alum/temp_out0[7]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    85.211 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.328 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.328    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.562 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.562    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.796 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.796    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.913 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.030 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.030    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.187 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.082    87.270    alum/temp_out0[6]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    87.602 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.602    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.152 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.152    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.266 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.266    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.380 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.494 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.608 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.608    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.722 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.722    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.836 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.836    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.950 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.950    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.107 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.062    90.168    alum/temp_out0[5]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    90.497 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.030 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.147 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.147    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.264 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.264    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.381 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.381    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.732 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.849 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.849    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.006 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.156    93.162    alum/temp_out0[4]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332    93.494 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.044 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.386 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.386    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.500 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.500    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.614 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.728 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.728    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.842 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.842    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.999 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.179    96.178    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    96.507 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.057 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.057    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.171 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.285 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.285    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.399 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.399    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.513 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.513    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.627 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.627    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.741 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.741    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.855 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.855    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.012 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.104    99.116    alum/temp_out0[2]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    99.445 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.445    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.995 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.995    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.109 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.109    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.223 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.223    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.337 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.337    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.451 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.451    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.565 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.565    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.679 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.679    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.793 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.793    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.950 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.077   102.027    alum/temp_out0[1]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329   102.356 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.356    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.906 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.906    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.020 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.020    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.134 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.134    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.248 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.248    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.362 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.362    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.476 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.476    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.590 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.590    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.704 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.704    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.861 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.421   104.282    sm/temp_out0[0]
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.611 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.451   105.062    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124   105.186 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.673   105.859    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.983 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.329   107.312    sm/M_alum_out[0]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.118   107.430 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.455   107.884    sm/D_states_q[7]_i_11_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.326   108.210 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.568   108.778    sm/D_states_d__0[7]
    SLICE_X37Y21         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.433   115.949    sm/clk_IBUF_BUFG
    SLICE_X37Y21         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.274   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X37Y21         FDSE (Setup_fdse_C_D)       -0.081   116.107    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.107    
                         arrival time                        -108.779    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.416ns  (logic 59.898ns (57.920%)  route 43.518ns (42.081%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.378     7.966    sm/D_states_q[6]
    SLICE_X57Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.118 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.479     8.596    sm/ram_reg_i_92_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.326     8.922 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.705     9.627    sm/ram_reg_i_76_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.751 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.085    10.836    L_reg/M_sm_ra1[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.065    12.025    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.150    12.175 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.835    13.009    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.335 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.335    alum/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.867 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.867    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.981 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.981    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.095 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.095    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.936 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.953    15.889    alum/temp_out0[31]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.262 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.262    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.795 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.795    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.912 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.912    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.146    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.263 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.263    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.380 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.380    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.497 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.497    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.614 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.614    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.771 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.162    18.933    alum/temp_out0[30]
    SLICE_X55Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.721 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.619    alum/temp_out0[29]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.948 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.481 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.481    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.598 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.715 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.832 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.832    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.183    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.046    24.503    alum/temp_out0[28]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.835 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.835    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.368 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.187 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.344 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.983    27.327    alum/temp_out0[27]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.192 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.309 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.309    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.426 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.426    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.543 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.543    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.660 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.777 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.777    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.011 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.168 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.056    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.508    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.622    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.736    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.893 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.026    32.919    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.704 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.818    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.932 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.932    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.046 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.046    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.160 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.160    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.274 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.274    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.388 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.388    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.502 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.502    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.659 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.137    35.796    alum/temp_out0[24]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.125 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.125    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.675 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.131    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.245 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.245    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.359 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.359    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.473 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.473    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.630 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.887    38.517    alum/temp_out0[23]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.846 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.846    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.396 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.396    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.510 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.510    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.624 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.624    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.738 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.738    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.852 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.852    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.966 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.966    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.080 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.080    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.194 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.194    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.351 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.188    41.539    alum/temp_out0[22]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.324 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.438 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.438    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.552 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.552    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.666 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.666    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.780 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.780    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.894 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.894    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.008 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.008    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.122 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.122    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.279 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.247    44.526    alum/temp_out0[21]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.311 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.767 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.767    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.881 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.881    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.995 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.995    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.109 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.143    47.409    alum/temp_out0[20]
    SLICE_X39Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.194 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.650    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.764    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.878    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.992 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.992    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.149 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.199    50.348    alum/temp_out0[19]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.133 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.133    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.247 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.247    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.361 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.361    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.475 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.475    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.589 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.589    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.703 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.703    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.817 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.817    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.931    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.088 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.002    53.090    alum/temp_out0[18]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    53.419 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.969 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.969    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.083 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.083    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.197 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.197    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.311 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.311    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.425    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.539    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.924 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.927    55.851    alum/temp_out0[17]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.180 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.180    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.730 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.844 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.844    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.958 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.528    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.685 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.896    58.582    alum/temp_out0[16]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.367 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.367    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.481 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.481    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.595 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.595    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.709 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.823 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.823    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.937 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.937    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.051 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.165 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.174    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.331 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.124    61.454    alum/temp_out0[15]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.783 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.783    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.433 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.550 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.667 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.667    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.784 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.901 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.901    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.018 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.018    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.135 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.135    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.292 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.161    64.454    alum/temp_out0[14]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.242 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.242    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.356 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.356    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.470 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.470    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.584 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.197 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.954    67.150    alum/temp_out0[13]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.479 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.479    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.012    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.129    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.363    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.480    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.714    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.988 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.058    70.046    alum/temp_out0[12]
    SLICE_X33Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.834 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.834    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.948 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.948    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.062 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.062    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.176 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.176    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.290 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.290    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.404 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.404    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.518 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.518    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.632 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.632    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.789 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.011    72.801    alum/temp_out0[11]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.130 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.130    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.780 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.897 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.897    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.014 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.014    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.131 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.131    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.248 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.248    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.365 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.482 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.482    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.639 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.878    75.516    alum/temp_out0[10]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    75.848 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.848    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.398 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.398    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.512 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.512    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.626 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.626    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.740 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.740    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.854 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.854    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.968 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.968    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.082 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.082    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.196 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.196    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.353 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.465    78.818    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.147 r  alum/D_registers_q[7][8]_i_50/O
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q[7][8]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.679 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.679    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.907    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.021    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.135    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.249    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.406 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.949    81.355    alum/temp_out0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I0_O)        0.329    81.684 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.684    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.217 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.217    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.334    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.451    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.685    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.802    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.919 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.919    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.036 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.036    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.193 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.216    84.408    alum/temp_out0[7]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    85.211 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.328 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.328    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.562 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.562    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.796 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.796    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.913 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.030 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.030    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.187 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.082    87.270    alum/temp_out0[6]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    87.602 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.602    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.152 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.152    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.266 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.266    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.380 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.494 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.608 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.608    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.722 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.722    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.836 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.836    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.950 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.950    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.107 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.062    90.168    alum/temp_out0[5]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    90.497 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.030 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.147 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.147    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.264 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.264    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.381 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.381    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.732 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.849 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.849    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.006 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.156    93.162    alum/temp_out0[4]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332    93.494 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.044 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.386 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.386    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.500 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.500    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.614 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.728 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.728    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.842 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.842    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.999 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.179    96.178    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    96.507 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.057 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.057    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.171 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.285 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.285    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.399 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.399    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.513 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.513    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.627 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.627    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.741 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.741    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.855 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.855    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.012 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.104    99.116    alum/temp_out0[2]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    99.445 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.445    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.995 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.995    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.109 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.109    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.223 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.223    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.337 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.337    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.451 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.451    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.565 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.565    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.679 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.679    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.793 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.793    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.950 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.077   102.027    alum/temp_out0[1]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329   102.356 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.356    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.906 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.906    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.020 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.020    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.134 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.134    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.248 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.248    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.362 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.362    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.476 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.476    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.590 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.590    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.704 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.704    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.861 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.421   104.282    sm/temp_out0[0]
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.611 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.451   105.062    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124   105.186 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.673   105.859    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.983 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.926   106.909    sm/M_alum_out[0]
    SLICE_X39Y14         LUT6 (Prop_lut6_I3_O)        0.124   107.033 f  sm/D_states_q[0]_i_4/O
                         net (fo=1, routed)           0.734   107.767    sm/D_states_q[0]_i_4_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.124   107.891 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.656   108.547    sm/D_states_d__0[0]
    SLICE_X36Y20         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X36Y20         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.274   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X36Y20         FDSE (Setup_fdse_C_D)       -0.103   116.086    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.086    
                         arrival time                        -108.547    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.428ns  (logic 60.094ns (58.102%)  route 43.334ns (41.898%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.378     7.966    sm/D_states_q[6]
    SLICE_X57Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.118 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.479     8.596    sm/ram_reg_i_92_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.326     8.922 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.705     9.627    sm/ram_reg_i_76_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.751 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.085    10.836    L_reg/M_sm_ra1[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.065    12.025    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.150    12.175 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.835    13.009    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.335 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.335    alum/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.867 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.867    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.981 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.981    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.095 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.095    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.936 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.953    15.889    alum/temp_out0[31]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.262 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.262    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.795 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.795    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.912 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.912    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.146    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.263 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.263    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.380 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.380    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.497 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.497    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.614 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.614    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.771 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.162    18.933    alum/temp_out0[30]
    SLICE_X55Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.721 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.619    alum/temp_out0[29]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.948 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.481 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.481    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.598 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.715 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.832 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.832    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.183    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.046    24.503    alum/temp_out0[28]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.835 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.835    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.368 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.187 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.344 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.983    27.327    alum/temp_out0[27]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.192 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.309 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.309    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.426 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.426    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.543 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.543    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.660 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.777 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.777    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.011 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.168 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.056    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.508    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.622    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.736    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.893 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.026    32.919    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.704 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.818    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.932 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.932    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.046 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.046    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.160 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.160    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.274 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.274    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.388 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.388    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.502 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.502    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.659 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.137    35.796    alum/temp_out0[24]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.125 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.125    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.675 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.131    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.245 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.245    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.359 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.359    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.473 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.473    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.630 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.887    38.517    alum/temp_out0[23]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.846 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.846    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.396 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.396    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.510 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.510    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.624 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.624    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.738 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.738    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.852 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.852    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.966 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.966    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.080 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.080    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.194 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.194    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.351 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.188    41.539    alum/temp_out0[22]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.324 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.438 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.438    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.552 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.552    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.666 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.666    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.780 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.780    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.894 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.894    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.008 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.008    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.122 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.122    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.279 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.247    44.526    alum/temp_out0[21]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.311 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.767 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.767    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.881 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.881    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.995 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.995    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.109 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.143    47.409    alum/temp_out0[20]
    SLICE_X39Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.194 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.650    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.764    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.878    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.992 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.992    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.149 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.199    50.348    alum/temp_out0[19]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.133 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.133    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.247 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.247    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.361 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.361    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.475 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.475    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.589 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.589    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.703 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.703    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.817 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.817    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.931    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.088 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.002    53.090    alum/temp_out0[18]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    53.419 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.969 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.969    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.083 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.083    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.197 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.197    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.311 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.311    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.425    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.539    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.924 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.927    55.851    alum/temp_out0[17]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.180 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.180    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.730 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.844 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.844    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.958 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.528    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.685 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.896    58.582    alum/temp_out0[16]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.367 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.367    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.481 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.481    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.595 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.595    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.709 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.823 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.823    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.937 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.937    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.051 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.165 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.174    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.331 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.124    61.454    alum/temp_out0[15]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.783 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.783    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.433 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.550 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.667 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.667    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.784 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.901 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.901    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.018 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.018    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.135 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.135    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.292 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.161    64.454    alum/temp_out0[14]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.242 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.242    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.356 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.356    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.470 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.470    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.584 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.197 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.954    67.150    alum/temp_out0[13]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.479 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.479    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.012    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.129    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.363    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.480    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.714    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.988 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.058    70.046    alum/temp_out0[12]
    SLICE_X33Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.834 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.834    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.948 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.948    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.062 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.062    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.176 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.176    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.290 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.290    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.404 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.404    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.518 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.518    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.632 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.632    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.789 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.011    72.801    alum/temp_out0[11]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.130 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.130    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.780 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.897 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.897    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.014 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.014    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.131 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.131    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.248 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.248    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.365 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.482 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.482    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.639 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.878    75.516    alum/temp_out0[10]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    75.848 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.848    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.398 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.398    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.512 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.512    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.626 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.626    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.740 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.740    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.854 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.854    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.968 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.968    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.082 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.082    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.196 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.196    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.353 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.465    78.818    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.147 r  alum/D_registers_q[7][8]_i_50/O
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q[7][8]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.679 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.679    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.907    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.021    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.135    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.249    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.406 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.949    81.355    alum/temp_out0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I0_O)        0.329    81.684 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.684    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.217 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.217    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.334    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.451    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.685    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.802    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.919 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.919    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.036 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.036    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.193 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.216    84.408    alum/temp_out0[7]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    85.211 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.328 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.328    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.562 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.562    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.796 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.796    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.913 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.030 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.030    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.187 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.082    87.270    alum/temp_out0[6]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    87.602 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.602    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.152 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.152    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.266 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.266    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.380 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.494 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.608 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.608    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.722 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.722    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.836 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.836    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.950 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.950    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.107 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.062    90.168    alum/temp_out0[5]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    90.497 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.030 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.147 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.147    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.264 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.264    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.381 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.381    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.732 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.849 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.849    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.006 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.156    93.162    alum/temp_out0[4]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332    93.494 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.044 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.386 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.386    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.500 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.500    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.614 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.728 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.728    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.842 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.842    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.999 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.179    96.178    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    96.507 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.057 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.057    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.171 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.285 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.285    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.399 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.399    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.513 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.513    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.627 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.627    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.741 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.741    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.855 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.855    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.012 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.104    99.116    alum/temp_out0[2]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    99.445 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.445    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.995 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.995    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.109 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.109    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.223 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.223    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.337 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.337    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.451 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.451    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.565 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.565    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.679 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.679    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.793 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.793    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.950 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.077   102.027    alum/temp_out0[1]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329   102.356 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.356    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.906 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.906    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.020 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.020    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.134 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.134    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.248 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.248    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.362 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.362    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.476 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.476    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.590 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.590    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.704 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.704    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.861 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.421   104.282    sm/temp_out0[0]
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.611 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.451   105.062    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124   105.186 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.673   105.859    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.983 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.329   107.312    sm/M_alum_out[0]
    SLICE_X37Y22         LUT5 (Prop_lut5_I4_O)        0.118   107.430 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.314   107.743    sm/D_states_q[7]_i_11_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.326   108.069 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.490   108.559    sm/D_states_d__0[6]
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.430   115.946    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.296   116.242    
                         clock uncertainty           -0.035   116.207    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)       -0.067   116.140    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.140    
                         arrival time                        -108.559    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.498ns  (logic 60.022ns (57.993%)  route 43.477ns (42.007%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         2.378     7.966    sm/D_states_q[6]
    SLICE_X57Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.118 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.479     8.596    sm/ram_reg_i_92_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.326     8.922 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.705     9.627    sm/ram_reg_i_76_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.751 r  sm/ram_reg_i_66/O
                         net (fo=64, routed)          1.085    10.836    L_reg/M_sm_ra1[0]
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.960 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.065    12.025    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X57Y15         LUT3 (Prop_lut3_I2_O)        0.150    12.175 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.835    13.009    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.335 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.335    alum/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.867 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.867    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.981 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.981    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.095 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.095    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.209 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.323 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    14.323    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_165_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_143_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.936 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          0.953    15.889    alum/temp_out0[31]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.262 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.262    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.795 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.795    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.912 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.912    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.029 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.029    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.146 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.146    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.263 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.263    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.380 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.380    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.497 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.497    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.614 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.614    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.771 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.162    18.933    alum/temp_out0[30]
    SLICE_X55Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.721 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.721    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.835 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.943    21.619    alum/temp_out0[29]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.329    21.948 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.481 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.481    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.598 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.598    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.715 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.715    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.832 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.832    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.949 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.066 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.183 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.183    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.046    24.503    alum/temp_out0[28]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.835 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.835    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.368 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.368    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.485 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.485    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.602 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.602    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.719 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.719    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.836 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.836    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.953 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.953    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.070 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.070    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.187 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.187    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.344 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.983    27.327    alum/temp_out0[27]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.659 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.659    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.192 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.192    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.309 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.309    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.426 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.426    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.543 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.543    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.660 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.660    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.777 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.777    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.894 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.894    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.011 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.168 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.888    30.056    alum/temp_out0[26]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    30.388 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.388    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.938 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.938    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.052 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.052    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.166 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.280 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.280    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.394 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.394    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.508 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.508    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.622 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.622    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.736 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.736    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.893 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.026    32.919    alum/temp_out0[25]
    SLICE_X49Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.704 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.704    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.818 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.818    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.932 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.932    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.046 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.046    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.160 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.160    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.274 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.274    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.388 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.388    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.502 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.502    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.659 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.137    35.796    alum/temp_out0[24]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.125 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.125    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.675 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.675    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.789 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.789    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.903 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.903    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.017 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.017    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.131 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.131    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.245 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.245    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.359 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.359    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.473 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.473    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.630 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.887    38.517    alum/temp_out0[23]
    SLICE_X47Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.846 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.846    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.396 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.396    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.510 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.510    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.624 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.624    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.738 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.738    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.852 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.852    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.966 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.966    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.080 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.080    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.194 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.194    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.351 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.188    41.539    alum/temp_out0[22]
    SLICE_X48Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    42.324 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.324    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.438 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.438    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.552 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.552    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.666 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.666    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.780 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.780    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.894 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.894    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.008 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.008    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.122 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.122    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.279 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.247    44.526    alum/temp_out0[21]
    SLICE_X41Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.311 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.311    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.425 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.425    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.539 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.539    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.653 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.653    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.767 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.767    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.881 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.881    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.995 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.995    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.109 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.109    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.266 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.143    47.409    alum/temp_out0[20]
    SLICE_X39Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.194 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.194    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.308 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.308    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.422 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.422    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.536 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.536    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.650 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.650    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.764    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.878    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.992 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.992    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.149 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.199    50.348    alum/temp_out0[19]
    SLICE_X37Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    51.133 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.133    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.247 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.247    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.361 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.361    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.475 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.475    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.589 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.589    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.703 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.703    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.817 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.817    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.931 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.931    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.088 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.002    53.090    alum/temp_out0[18]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.329    53.419 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.969 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.969    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.083 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.083    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.197 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.197    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.311 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.311    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.425 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.425    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.539 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.539    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.653 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.653    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.767 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.767    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.924 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.927    55.851    alum/temp_out0[17]
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.329    56.180 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.180    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.730 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.730    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.844 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.844    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.958 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.958    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.072 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.072    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.186 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.186    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.300 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.300    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.414 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.414    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.528 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.528    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.685 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.896    58.582    alum/temp_out0[16]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.367 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.367    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.481 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.481    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.595 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.595    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.709 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.823 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.823    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.937 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.937    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.051 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.051    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.165 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    60.174    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.331 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.124    61.454    alum/temp_out0[15]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    61.783 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.783    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.316 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.316    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.433 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.550 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.550    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.667 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.667    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.784 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.784    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.901 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.901    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.018 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.018    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.135 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.135    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.292 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.161    64.454    alum/temp_out0[14]
    SLICE_X35Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    65.242 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.242    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.356 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.356    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.470 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.470    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.584 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.197 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.954    67.150    alum/temp_out0[13]
    SLICE_X34Y9          LUT3 (Prop_lut3_I0_O)        0.329    67.479 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.479    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.012 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.012    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.129 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.129    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.246 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.246    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.363 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.363    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.480 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.480    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.597 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.597    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.714 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.714    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.831 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.831    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.988 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.058    70.046    alum/temp_out0[12]
    SLICE_X33Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    70.834 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.834    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.948 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.948    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.062 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.062    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.176 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.176    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.290 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.290    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.404 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.404    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.518 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.518    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.632 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.632    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.789 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.011    72.801    alum/temp_out0[11]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.329    73.130 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.130    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.663 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.663    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.780 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.780    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.897 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.897    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.014 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.014    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.131 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.131    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.248 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.248    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.365 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.365    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.482 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.482    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.639 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.878    75.516    alum/temp_out0[10]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.332    75.848 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.848    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.398 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.398    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.512 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.512    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.626 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.626    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.740 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.740    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.854 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.854    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.968 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.968    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.082 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.082    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.196 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.196    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.353 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.465    78.818    alum/temp_out0[9]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    79.147 r  alum/D_registers_q[7][8]_i_50/O
                         net (fo=1, routed)           0.000    79.147    alum/D_registers_q[7][8]_i_50_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.679 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.679    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.793 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.793    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.907 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.907    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.021 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.021    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.135 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.135    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.249 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.249    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.406 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.949    81.355    alum/temp_out0[8]
    SLICE_X50Y6          LUT3 (Prop_lut3_I0_O)        0.329    81.684 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.684    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.217 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.217    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.334 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.334    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.451 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.451    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.568 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.568    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.685 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.685    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.802 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.802    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.919 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.919    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.036 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.036    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.193 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.216    84.408    alum/temp_out0[7]
    SLICE_X46Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    85.211 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.211    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.328 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.328    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.445 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.445    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.562 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.562    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.679 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.679    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.796 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.796    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.913 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.030 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.030    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.187 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.082    87.270    alum/temp_out0[6]
    SLICE_X43Y6          LUT3 (Prop_lut3_I0_O)        0.332    87.602 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.602    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.152 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.152    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.266 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.266    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.380 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.494 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.494    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.608 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.608    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.722 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.722    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.836 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.836    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.950 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.950    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.107 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.062    90.168    alum/temp_out0[5]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    90.497 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.030 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.030    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.147 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.147    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.264 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.264    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.381 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.381    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.498 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.498    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.732 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.732    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.849 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.849    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.006 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.156    93.162    alum/temp_out0[4]
    SLICE_X48Y5          LUT3 (Prop_lut3_I0_O)        0.332    93.494 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.044 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.044    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.158 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.158    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.272 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.272    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.386 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.386    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.500 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.500    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.614 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.614    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.728 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.728    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.842 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.842    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.999 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.179    96.178    alum/temp_out0[3]
    SLICE_X40Y3          LUT3 (Prop_lut3_I0_O)        0.329    96.507 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.507    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.057 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.057    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.171 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.171    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.285 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.285    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.399 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.399    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.513 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.513    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.627 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.627    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.741 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.741    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.855 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.855    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.012 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.104    99.116    alum/temp_out0[2]
    SLICE_X41Y2          LUT3 (Prop_lut3_I0_O)        0.329    99.445 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    99.445    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.995 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.995    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.109 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   100.109    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.223 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   100.223    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.337 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   100.337    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.451 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   100.451    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.565 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   100.565    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.679 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.679    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.793 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.793    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.950 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.077   102.027    alum/temp_out0[1]
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.329   102.356 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.356    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.906 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.906    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.020 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.020    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.134 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.134    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.248 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.248    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.362 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.362    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.476 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.476    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.590 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.590    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.704 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.704    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.861 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.421   104.282    sm/temp_out0[0]
    SLICE_X47Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.611 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.451   105.062    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124   105.186 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.673   105.859    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y13         LUT6 (Prop_lut6_I0_O)        0.124   105.983 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.329   107.312    sm/M_alum_out[0]
    SLICE_X37Y22         LUT5 (Prop_lut5_I2_O)        0.124   107.436 f  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.402   107.838    sm/D_states_q[4]_i_15_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.124   107.962 r  sm/D_states_q[4]_i_4/O
                         net (fo=1, routed)           0.544   108.506    sm/D_states_q[4]_i_4_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.124   108.630 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   108.630    sm/D_states_d__0[4]
    SLICE_X37Y21         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.433   115.949    sm/clk_IBUF_BUFG
    SLICE_X37Y21         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X37Y21         FDSE (Setup_fdse_C_D)        0.029   116.217    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.217    
                         arrival time                        -108.630    
  -------------------------------------------------------------------
                         slack                                  7.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.854    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.854    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.854    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.854    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.847    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.847    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.847    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.552     1.496    sr3/clk_IBUF_BUFG
    SLICE_X47Y26         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.128     1.624 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.847    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X46Y26         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.509    
    SLICE_X46Y26         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.764    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.998%)  route 0.300ns (68.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.550     1.494    sr2/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.300     1.934    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.818     2.008    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.528    
    SLICE_X46Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.998%)  route 0.300ns (68.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.550     1.494    sr2/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.300     1.934    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.818     2.008    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.528    
    SLICE_X46Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y2    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y1    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y1    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y3    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y1    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y8    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y8    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y23   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y23   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y23   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y23   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y23   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y23   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y23   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y23   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y23   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y23   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y23   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y23   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y23   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y23   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y23   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y23   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.765ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.766ns (15.590%)  route 4.147ns (84.410%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y21         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.022     7.676    sm/D_states_q[3]
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.800 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.428     9.228    sm/D_stage_q[3]_i_3_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.352 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.698    10.050    fifo_reset_cond/AS[0]
    SLICE_X49Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.434   115.950    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X49Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.815    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.815    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                105.765    

Slack (MET) :             105.765ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.766ns (15.590%)  route 4.147ns (84.410%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y21         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.022     7.676    sm/D_states_q[3]
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.800 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.428     9.228    sm/D_stage_q[3]_i_3_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.352 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.698    10.050    fifo_reset_cond/AS[0]
    SLICE_X49Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.434   115.950    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X49Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.815    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.815    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                105.765    

Slack (MET) :             105.765ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.766ns (15.590%)  route 4.147ns (84.410%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y21         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.022     7.676    sm/D_states_q[3]
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.800 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.428     9.228    sm/D_stage_q[3]_i_3_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.352 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.698    10.050    fifo_reset_cond/AS[0]
    SLICE_X49Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.434   115.950    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X49Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.815    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.815    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                105.765    

Slack (MET) :             105.765ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.766ns (15.590%)  route 4.147ns (84.410%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y21         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         2.022     7.676    sm/D_states_q[3]
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.800 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.428     9.228    sm/D_stage_q[3]_i_3_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.352 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.698    10.050    fifo_reset_cond/AS[0]
    SLICE_X49Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.434   115.950    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X49Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.815    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.815    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                105.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.820%)  route 0.629ns (77.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.332     1.968    sm/D_states_q[6]
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.045     2.013 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.297     2.310    fifo_reset_cond/AS[0]
    SLICE_X49Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X49Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.820%)  route 0.629ns (77.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.332     1.968    sm/D_states_q[6]
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.045     2.013 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.297     2.310    fifo_reset_cond/AS[0]
    SLICE_X49Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X49Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.820%)  route 0.629ns (77.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.332     1.968    sm/D_states_q[6]
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.045     2.013 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.297     2.310    fifo_reset_cond/AS[0]
    SLICE_X49Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X49Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.820%)  route 0.629ns (77.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.332     1.968    sm/D_states_q[6]
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.045     2.013 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.297     2.310    fifo_reset_cond/AS[0]
    SLICE_X49Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X49Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.875    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.659ns  (logic 11.709ns (31.091%)  route 25.950ns (68.909%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.173     7.783    L_reg/M_sm_timer[8]
    SLICE_X47Y3          LUT5 (Prop_lut5_I1_O)        0.124     7.907 r  L_reg/L_589f56f1_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.024     8.931    L_reg/L_589f56f1_remainder0_carry__1_i_8__1_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.055 f  L_reg/L_589f56f1_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.856     9.911    L_reg/L_589f56f1_remainder0_carry__1_i_7__1_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.150    10.061 f  L_reg/L_589f56f1_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.638    L_reg/L_589f56f1_remainder0_carry_i_20__1_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.990 r  L_reg/L_589f56f1_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.171    12.161    L_reg/L_589f56f1_remainder0_carry_i_10__1_n_0
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.326    12.487 r  L_reg/L_589f56f1_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.487    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.019 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.019    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.353 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.894    14.247    L_reg/L_589f56f1_remainder0_3[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.550 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.888    15.438    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.562 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.014    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.164 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.275    17.439    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X50Y0          LUT5 (Prop_lut5_I4_O)        0.350    17.789 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.594    18.382    L_reg/i__carry_i_19__3_n_0
    SLICE_X50Y0          LUT3 (Prop_lut3_I0_O)        0.354    18.736 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.837    19.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.348    19.921 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.512    20.433    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.953 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.953    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.070 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.070    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.385 f  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.953    22.338    L_reg/L_589f56f1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.645 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.794    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.918 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.150    24.068    L_reg/i__carry_i_14__1_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.192 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    24.998    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.122 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.809    25.931    L_reg/i__carry_i_14__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.055 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.476    26.531    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I1_O)        0.150    26.681 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.039    27.720    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.048 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.048    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.581 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.581    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.698 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.698    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.917 f  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.775    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.295    30.070 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    30.708    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.832 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    31.655    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.779 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.112    32.891    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I3_O)        0.124    33.015 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.042    34.057    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I2_O)        0.150    34.207 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.843    39.051    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.813 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.813    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.566ns  (logic 11.721ns (31.201%)  route 25.845ns (68.799%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.173     7.783    L_reg/M_sm_timer[8]
    SLICE_X47Y3          LUT5 (Prop_lut5_I1_O)        0.124     7.907 r  L_reg/L_589f56f1_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.024     8.931    L_reg/L_589f56f1_remainder0_carry__1_i_8__1_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.055 f  L_reg/L_589f56f1_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.856     9.911    L_reg/L_589f56f1_remainder0_carry__1_i_7__1_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.150    10.061 f  L_reg/L_589f56f1_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.638    L_reg/L_589f56f1_remainder0_carry_i_20__1_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.990 r  L_reg/L_589f56f1_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.171    12.161    L_reg/L_589f56f1_remainder0_carry_i_10__1_n_0
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.326    12.487 r  L_reg/L_589f56f1_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.487    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.019 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.019    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.353 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.894    14.247    L_reg/L_589f56f1_remainder0_3[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.550 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.888    15.438    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.562 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.014    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.164 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.275    17.439    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X50Y0          LUT5 (Prop_lut5_I4_O)        0.350    17.789 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.594    18.382    L_reg/i__carry_i_19__3_n_0
    SLICE_X50Y0          LUT3 (Prop_lut3_I0_O)        0.354    18.736 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.837    19.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.348    19.921 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.512    20.433    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.953 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.953    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.070 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.070    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.385 f  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.953    22.338    L_reg/L_589f56f1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.645 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.794    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.918 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.150    24.068    L_reg/i__carry_i_14__1_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.192 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    24.998    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.122 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.809    25.931    L_reg/i__carry_i_14__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.055 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.476    26.531    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I1_O)        0.150    26.681 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.039    27.720    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.048 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.048    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.581 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.581    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.698 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.698    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.917 f  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.775    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.295    30.070 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    30.708    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.832 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    31.655    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.779 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.112    32.891    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I3_O)        0.124    33.015 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.032    34.047    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I2_O)        0.152    34.199 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.748    38.947    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.720 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.720    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.432ns  (logic 11.476ns (30.657%)  route 25.957ns (69.343%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.173     7.783    L_reg/M_sm_timer[8]
    SLICE_X47Y3          LUT5 (Prop_lut5_I1_O)        0.124     7.907 r  L_reg/L_589f56f1_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.024     8.931    L_reg/L_589f56f1_remainder0_carry__1_i_8__1_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.055 f  L_reg/L_589f56f1_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.856     9.911    L_reg/L_589f56f1_remainder0_carry__1_i_7__1_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.150    10.061 f  L_reg/L_589f56f1_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.638    L_reg/L_589f56f1_remainder0_carry_i_20__1_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.990 r  L_reg/L_589f56f1_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.171    12.161    L_reg/L_589f56f1_remainder0_carry_i_10__1_n_0
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.326    12.487 r  L_reg/L_589f56f1_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.487    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.019 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.019    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.353 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.894    14.247    L_reg/L_589f56f1_remainder0_3[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.550 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.888    15.438    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.562 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.014    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.164 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.275    17.439    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X50Y0          LUT5 (Prop_lut5_I4_O)        0.350    17.789 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.594    18.382    L_reg/i__carry_i_19__3_n_0
    SLICE_X50Y0          LUT3 (Prop_lut3_I0_O)        0.354    18.736 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.837    19.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.348    19.921 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.512    20.433    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.953 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.953    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.070 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.070    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.385 f  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.953    22.338    L_reg/L_589f56f1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.645 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.794    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.918 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.150    24.068    L_reg/i__carry_i_14__1_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.192 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    24.998    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.122 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.809    25.931    L_reg/i__carry_i_14__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.055 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.476    26.531    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I1_O)        0.150    26.681 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.039    27.720    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.048 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.048    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.581 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.581    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.698 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.698    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.917 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.775    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.295    30.070 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    30.708    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.832 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    31.655    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.779 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.121    32.901    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.025 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.878    33.903    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I1_O)        0.124    34.027 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.004    39.031    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.586 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.586    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.264ns  (logic 11.473ns (30.790%)  route 25.790ns (69.210%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=7 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.173     7.783    L_reg/M_sm_timer[8]
    SLICE_X47Y3          LUT5 (Prop_lut5_I1_O)        0.124     7.907 r  L_reg/L_589f56f1_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.024     8.931    L_reg/L_589f56f1_remainder0_carry__1_i_8__1_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.055 f  L_reg/L_589f56f1_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.856     9.911    L_reg/L_589f56f1_remainder0_carry__1_i_7__1_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.150    10.061 f  L_reg/L_589f56f1_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.638    L_reg/L_589f56f1_remainder0_carry_i_20__1_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.990 r  L_reg/L_589f56f1_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.171    12.161    L_reg/L_589f56f1_remainder0_carry_i_10__1_n_0
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.326    12.487 r  L_reg/L_589f56f1_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.487    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.019 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.019    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.353 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.894    14.247    L_reg/L_589f56f1_remainder0_3[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.550 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.888    15.438    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.562 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.014    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.164 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.275    17.439    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X50Y0          LUT5 (Prop_lut5_I4_O)        0.350    17.789 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.594    18.382    L_reg/i__carry_i_19__3_n_0
    SLICE_X50Y0          LUT3 (Prop_lut3_I0_O)        0.354    18.736 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.837    19.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.348    19.921 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.512    20.433    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.953 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.953    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.070 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.070    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.385 f  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.953    22.338    L_reg/L_589f56f1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.645 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.794    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.918 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.150    24.068    L_reg/i__carry_i_14__1_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.192 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    24.998    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.122 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.809    25.931    L_reg/i__carry_i_14__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.055 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.476    26.531    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I1_O)        0.150    26.681 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.039    27.720    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.048 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.048    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.581 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.581    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.698 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.698    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.917 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.775    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.295    30.070 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    30.708    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.832 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    31.655    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.779 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.121    32.901    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.025 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.887    33.912    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.124    34.036 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.828    38.865    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.418 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.418    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.970ns  (logic 11.464ns (31.010%)  route 25.505ns (68.990%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.173     7.783    L_reg/M_sm_timer[8]
    SLICE_X47Y3          LUT5 (Prop_lut5_I1_O)        0.124     7.907 r  L_reg/L_589f56f1_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.024     8.931    L_reg/L_589f56f1_remainder0_carry__1_i_8__1_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.055 f  L_reg/L_589f56f1_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.856     9.911    L_reg/L_589f56f1_remainder0_carry__1_i_7__1_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.150    10.061 f  L_reg/L_589f56f1_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.638    L_reg/L_589f56f1_remainder0_carry_i_20__1_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.990 r  L_reg/L_589f56f1_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.171    12.161    L_reg/L_589f56f1_remainder0_carry_i_10__1_n_0
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.326    12.487 r  L_reg/L_589f56f1_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.487    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.019 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.019    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.353 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.894    14.247    L_reg/L_589f56f1_remainder0_3[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.550 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.888    15.438    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.562 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.014    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.164 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.275    17.439    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X50Y0          LUT5 (Prop_lut5_I4_O)        0.350    17.789 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.594    18.382    L_reg/i__carry_i_19__3_n_0
    SLICE_X50Y0          LUT3 (Prop_lut3_I0_O)        0.354    18.736 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.837    19.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.348    19.921 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.512    20.433    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.953 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.953    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.070 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.070    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.385 f  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.953    22.338    L_reg/L_589f56f1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.645 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.794    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.918 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.150    24.068    L_reg/i__carry_i_14__1_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.192 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    24.998    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.122 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.809    25.931    L_reg/i__carry_i_14__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.055 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.476    26.531    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I1_O)        0.150    26.681 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.039    27.720    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.048 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.048    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.581 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.581    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.698 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.698    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.917 f  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.775    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.295    30.070 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    30.708    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.832 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    31.655    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.779 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.112    32.891    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I3_O)        0.124    33.015 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.032    34.047    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124    34.171 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.409    38.580    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.124 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.124    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.669ns  (logic 11.471ns (31.281%)  route 25.199ns (68.718%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.173     7.783    L_reg/M_sm_timer[8]
    SLICE_X47Y3          LUT5 (Prop_lut5_I1_O)        0.124     7.907 r  L_reg/L_589f56f1_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.024     8.931    L_reg/L_589f56f1_remainder0_carry__1_i_8__1_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.055 f  L_reg/L_589f56f1_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.856     9.911    L_reg/L_589f56f1_remainder0_carry__1_i_7__1_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.150    10.061 f  L_reg/L_589f56f1_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.638    L_reg/L_589f56f1_remainder0_carry_i_20__1_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.990 r  L_reg/L_589f56f1_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.171    12.161    L_reg/L_589f56f1_remainder0_carry_i_10__1_n_0
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.326    12.487 r  L_reg/L_589f56f1_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.487    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.019 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.019    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.353 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.894    14.247    L_reg/L_589f56f1_remainder0_3[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.550 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.888    15.438    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.562 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.014    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.164 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.275    17.439    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X50Y0          LUT5 (Prop_lut5_I4_O)        0.350    17.789 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.594    18.382    L_reg/i__carry_i_19__3_n_0
    SLICE_X50Y0          LUT3 (Prop_lut3_I0_O)        0.354    18.736 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.837    19.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.348    19.921 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.512    20.433    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.953 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.953    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.070 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.070    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.385 f  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.953    22.338    L_reg/L_589f56f1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.645 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.794    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.918 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.150    24.068    L_reg/i__carry_i_14__1_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.192 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    24.998    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.122 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.809    25.931    L_reg/i__carry_i_14__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.055 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.476    26.531    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I1_O)        0.150    26.681 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.039    27.720    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.048 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.048    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.581 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.581    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.698 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.698    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.917 f  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.775    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.295    30.070 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    30.708    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.832 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    31.655    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.779 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.112    32.891    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I3_O)        0.124    33.015 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.042    34.057    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I3_O)        0.124    34.181 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.092    38.273    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.824 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.824    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.248ns  (logic 11.703ns (32.287%)  route 24.544ns (67.712%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.173     7.783    L_reg/M_sm_timer[8]
    SLICE_X47Y3          LUT5 (Prop_lut5_I1_O)        0.124     7.907 r  L_reg/L_589f56f1_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.024     8.931    L_reg/L_589f56f1_remainder0_carry__1_i_8__1_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.055 f  L_reg/L_589f56f1_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.856     9.911    L_reg/L_589f56f1_remainder0_carry__1_i_7__1_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.150    10.061 f  L_reg/L_589f56f1_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.577    10.638    L_reg/L_589f56f1_remainder0_carry_i_20__1_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.990 r  L_reg/L_589f56f1_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.171    12.161    L_reg/L_589f56f1_remainder0_carry_i_10__1_n_0
    SLICE_X48Y0          LUT2 (Prop_lut2_I1_O)        0.326    12.487 r  L_reg/L_589f56f1_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.487    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.019 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.019    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.353 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.894    14.247    L_reg/L_589f56f1_remainder0_3[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.303    14.550 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.888    15.438    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.562 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.452    16.014    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.164 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.275    17.439    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X50Y0          LUT5 (Prop_lut5_I4_O)        0.350    17.789 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.594    18.382    L_reg/i__carry_i_19__3_n_0
    SLICE_X50Y0          LUT3 (Prop_lut3_I0_O)        0.354    18.736 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.837    19.573    L_reg/i__carry_i_11__3_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I1_O)        0.348    19.921 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.512    20.433    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.953 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.953    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.070 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.070    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.385 f  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.953    22.338    L_reg/L_589f56f1_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.307    22.645 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.149    22.794    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.918 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.150    24.068    L_reg/i__carry_i_14__1_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    24.192 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.806    24.998    L_reg/i__carry_i_25__3_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.122 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           0.809    25.931    L_reg/i__carry_i_14__1_n_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.055 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.476    26.531    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y1          LUT3 (Prop_lut3_I1_O)        0.150    26.681 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.039    27.720    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X52Y1          LUT5 (Prop_lut5_I0_O)        0.328    28.048 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.048    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X52Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.581 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.581    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.698 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.698    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.917 r  timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.857    29.775    timerseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X53Y3          LUT6 (Prop_lut6_I1_O)        0.295    30.070 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.638    30.708    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.832 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.824    31.655    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.779 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.121    32.901    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.025 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.878    33.903    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I1_O)        0.153    34.056 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.592    37.648    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.402 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.402    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.245ns  (logic 11.405ns (32.360%)  route 23.840ns (67.640%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          2.270     7.878    L_reg/M_sm_pbc[5]
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.002 f  L_reg/L_589f56f1_remainder0_carry__0_i_12__0/O
                         net (fo=2, routed)           1.030     9.032    L_reg/L_589f56f1_remainder0_carry__0_i_12__0_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.156 r  L_reg/L_589f56f1_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.149    10.305    L_reg/L_589f56f1_remainder0_carry__0_i_9__0_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I1_O)        0.124    10.429 f  L_reg/L_589f56f1_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.433    10.863    L_reg/L_589f56f1_remainder0_carry_i_15__0_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I3_O)        0.124    10.987 r  L_reg/L_589f56f1_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.317    11.304    L_reg/L_589f56f1_remainder0_carry_i_8__0_n_0
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.124    11.428 r  L_reg/L_589f56f1_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.611    12.038    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.423 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.423    bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.537    bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.776 f  bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.976    13.752    L_reg/L_589f56f1_remainder0_1[10]
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.302    14.054 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.111    15.165    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.124    15.289 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.823    16.112    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I5_O)        0.124    16.236 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.655    16.891    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I1_O)        0.152    17.043 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.698    17.740    L_reg/i__carry_i_20__2_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I1_O)        0.360    18.100 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.008    19.109    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.435 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.785    20.220    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.727 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.727    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.841 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.841    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.175 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.826    22.001    L_reg/L_589f56f1_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.304 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.641    22.945    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.069 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.045    24.114    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I0_O)        0.150    24.264 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.142    25.406    L_reg/i__carry_i_13__1_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I1_O)        0.358    25.764 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.717    26.481    L_reg/i__carry_i_18__1_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.328    26.809 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.456    27.265    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.415 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.637    28.051    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.377 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.377    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.927 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.927    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.041 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.041    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.354 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    30.215    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.306    30.521 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.673    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.797 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.025    31.821    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.945 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.673    32.618    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I4_O)        0.124    32.742 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.965    33.708    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I1_O)        0.153    33.861 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.834    36.695    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.396 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.396    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.172ns  (logic 11.185ns (31.800%)  route 23.987ns (68.200%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=5 LUT4=1 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          2.270     7.878    L_reg/M_sm_pbc[5]
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.002 f  L_reg/L_589f56f1_remainder0_carry__0_i_12__0/O
                         net (fo=2, routed)           1.030     9.032    L_reg/L_589f56f1_remainder0_carry__0_i_12__0_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.156 r  L_reg/L_589f56f1_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.149    10.305    L_reg/L_589f56f1_remainder0_carry__0_i_9__0_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I1_O)        0.124    10.429 f  L_reg/L_589f56f1_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.433    10.863    L_reg/L_589f56f1_remainder0_carry_i_15__0_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I3_O)        0.124    10.987 r  L_reg/L_589f56f1_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.317    11.304    L_reg/L_589f56f1_remainder0_carry_i_8__0_n_0
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.124    11.428 r  L_reg/L_589f56f1_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.611    12.038    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.423 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.423    bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.537    bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.776 f  bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.976    13.752    L_reg/L_589f56f1_remainder0_1[10]
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.302    14.054 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.111    15.165    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.124    15.289 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.823    16.112    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I5_O)        0.124    16.236 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.655    16.891    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I1_O)        0.152    17.043 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.698    17.740    L_reg/i__carry_i_20__2_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I1_O)        0.360    18.100 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.008    19.109    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.435 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.785    20.220    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.727 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.727    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.841 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.841    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.175 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.826    22.001    L_reg/L_589f56f1_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.304 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.641    22.945    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.069 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.045    24.114    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I0_O)        0.150    24.264 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.142    25.406    L_reg/i__carry_i_13__1_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I1_O)        0.358    25.764 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.717    26.481    L_reg/i__carry_i_18__1_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.328    26.809 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.456    27.265    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.415 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.637    28.051    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.377 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.377    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.927 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.927    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.041 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.041    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.354 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    30.215    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.306    30.521 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.673    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.797 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.025    31.821    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.945 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.673    32.618    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I4_O)        0.124    32.742 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.859    33.602    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I1_O)        0.124    33.726 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.088    36.814    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.324 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.324    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.938ns  (logic 11.471ns (32.831%)  route 23.467ns (67.169%))
  Logic Levels:           33  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X44Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          2.270     7.878    L_reg/M_sm_pbc[5]
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.124     8.002 f  L_reg/L_589f56f1_remainder0_carry__0_i_12__0/O
                         net (fo=2, routed)           1.030     9.032    L_reg/L_589f56f1_remainder0_carry__0_i_12__0_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.156 r  L_reg/L_589f56f1_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.149    10.305    L_reg/L_589f56f1_remainder0_carry__0_i_9__0_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I1_O)        0.124    10.429 f  L_reg/L_589f56f1_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.433    10.863    L_reg/L_589f56f1_remainder0_carry_i_15__0_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I3_O)        0.124    10.987 r  L_reg/L_589f56f1_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.317    11.304    L_reg/L_589f56f1_remainder0_carry_i_8__0_n_0
    SLICE_X60Y1          LUT2 (Prop_lut2_I0_O)        0.124    11.428 r  L_reg/L_589f56f1_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.611    12.038    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.423 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.423    bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.537 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.537    bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.776 f  bseg_driver/decimal_renderer/L_589f56f1_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.976    13.752    L_reg/L_589f56f1_remainder0_1[10]
    SLICE_X60Y4          LUT5 (Prop_lut5_I0_O)        0.302    14.054 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.111    15.165    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I0_O)        0.124    15.289 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.823    16.112    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I5_O)        0.124    16.236 f  L_reg/i__carry__0_i_19__0/O
                         net (fo=2, routed)           0.655    16.891    L_reg/i__carry__0_i_19__0_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I1_O)        0.152    17.043 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.698    17.740    L_reg/i__carry_i_20__2_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I1_O)        0.360    18.100 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.008    19.109    L_reg/i__carry_i_11__1_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.435 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.785    20.220    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.727 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.727    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.841 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.841    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.175 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.826    22.001    L_reg/L_589f56f1_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X63Y4          LUT5 (Prop_lut5_I4_O)        0.303    22.304 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.641    22.945    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.069 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.045    24.114    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I0_O)        0.150    24.264 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.142    25.406    L_reg/i__carry_i_13__1_0
    SLICE_X64Y4          LUT5 (Prop_lut5_I1_O)        0.358    25.764 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.717    26.481    L_reg/i__carry_i_18__1_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.328    26.809 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.456    27.265    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.415 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.637    28.051    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.377 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.377    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.927 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.927    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.041 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.041    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.354 r  bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.861    30.215    bseg_driver/decimal_renderer/L_589f56f1_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y4          LUT6 (Prop_lut6_I0_O)        0.306    30.521 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.673    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.797 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.025    31.821    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.945 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.673    32.618    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I4_O)        0.124    32.742 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.689    33.432    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I1_O)        0.150    33.582 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.738    36.319    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.089 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.089    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.350ns (62.948%)  route 0.794ns (37.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.590     1.534    display/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.794     2.469    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.678 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.678    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.360ns (62.081%)  route 0.831ns (37.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=6, routed)           0.831     2.508    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.727 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.727    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.430ns (61.975%)  route 0.878ns (38.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X46Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.878     2.545    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.812 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.812    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.430ns (61.757%)  route 0.886ns (38.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X46Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.886     2.553    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.819 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.819    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.431ns (59.954%)  route 0.956ns (40.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.956     2.627    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.894 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.894    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.383ns (58.568%)  route 0.978ns (41.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.590     1.534    display/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.978     2.653    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.895 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.895    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.373ns (57.501%)  route 1.015ns (42.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.591     1.535    display/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=10, routed)          1.015     2.690    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.922 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.922    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.386ns (57.667%)  route 1.017ns (42.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=8, routed)           1.017     2.694    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.938 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.938    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.432ns (58.756%)  route 1.006ns (41.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.006     2.676    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.945 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.945    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 1.369ns (56.221%)  route 1.066ns (43.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X62Y12         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=12, routed)          1.066     2.742    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.970 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.970    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.337ns  (logic 1.643ns (30.781%)  route 3.694ns (69.218%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.509     4.028    reset_cond/butt_reset_IBUF
    SLICE_X40Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.152 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.185     5.337    reset_cond/M_reset_cond_in
    SLICE_X50Y9          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y9          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 1.643ns (31.328%)  route 3.601ns (68.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.509     4.028    reset_cond/butt_reset_IBUF
    SLICE_X40Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.152 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.092     5.244    reset_cond/M_reset_cond_in
    SLICE_X57Y10         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.451     4.856    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y10         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.244ns  (logic 1.643ns (31.328%)  route 3.601ns (68.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.509     4.028    reset_cond/butt_reset_IBUF
    SLICE_X40Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.152 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.092     5.244    reset_cond/M_reset_cond_in
    SLICE_X57Y10         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.451     4.856    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y10         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.236ns  (logic 1.643ns (31.378%)  route 3.593ns (68.622%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.509     4.028    reset_cond/butt_reset_IBUF
    SLICE_X40Y12         LUT1 (Prop_lut1_I0_O)        0.124     4.152 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.084     5.236    reset_cond/M_reset_cond_in
    SLICE_X51Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.331ns  (logic 1.474ns (34.025%)  route 2.858ns (65.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.858     4.331    butt_cond/sync/D[0]
    SLICE_X48Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.445     4.850    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.197ns  (logic 1.639ns (39.044%)  route 2.558ns (60.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.558     4.073    forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.197 r  forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.197    forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X42Y30         FDRE                                         r  forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.436     4.841    forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 1.641ns (39.140%)  route 2.552ns (60.860%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.552     4.070    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.194 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.194    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.446     4.851    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.121ns  (logic 1.640ns (39.798%)  route 2.481ns (60.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.481     3.997    forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.121 r  forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.121    forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X42Y30         FDRE                                         r  forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.436     4.841    forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.658ns (41.747%)  route 2.314ns (58.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.314     3.848    forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.124     3.972 r  forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.972    forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.431     4.836    forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.653ns (41.617%)  route 2.319ns (58.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.319     3.848    forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.972 r  forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.972    forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         1.430     4.835    forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1620964366[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.313ns (25.044%)  route 0.936ns (74.956%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.936     1.204    forLoop_idx_0_1620964366[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.249 r  forLoop_idx_0_1620964366[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.249    forLoop_idx_0_1620964366[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_1620964366[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.820     2.010    forLoop_idx_0_1620964366[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_1620964366[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1620964366[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.319ns (24.807%)  route 0.967ns (75.193%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.967     1.240    forLoop_idx_0_1620964366[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.285 r  forLoop_idx_0_1620964366[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.285    forLoop_idx_0_1620964366[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1620964366[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.817     2.007    forLoop_idx_0_1620964366[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1620964366[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.341ns (25.059%)  route 1.021ns (74.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.021     1.317    forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.362 r  forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.362    forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.817     2.007    forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_1620964366[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.347ns (25.036%)  route 1.038ns (74.964%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.038     1.340    forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.385 r  forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.385    forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.819     2.009    forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  forLoop_idx_0_1620964366[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.329ns (23.066%)  route 1.096ns (76.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.096     1.380    forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.425 r  forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.425    forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X42Y30         FDRE                                         r  forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.823     2.013    forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  forLoop_idx_0_1154149152[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.327ns (22.661%)  route 1.116ns (77.339%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.116     1.398    forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.443 r  forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.443    forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X42Y30         FDRE                                         r  forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.823     2.013    forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  forLoop_idx_0_1154149152[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.459ns  (logic 0.330ns (22.608%)  route 1.129ns (77.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.414    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.459 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.459    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.832     2.022    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.242ns (16.336%)  route 1.238ns (83.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.238     1.479    butt_cond/sync/D[0]
    SLICE_X48Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.830     2.020    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.888ns  (logic 0.331ns (17.547%)  route 1.557ns (82.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.110     1.397    reset_cond/butt_reset_IBUF
    SLICE_X40Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.447     1.888    reset_cond/M_reset_cond_in
    SLICE_X51Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.331ns (17.252%)  route 1.589ns (82.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.110     1.397    reset_cond/butt_reset_IBUF
    SLICE_X40Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.479     1.921    reset_cond/M_reset_cond_in
    SLICE_X57Y10         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=563, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y10         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





