{"top":"global.mobilenet_unrolled",
"namespaces":{
  "global":{
    "modules":{
      "cu_op_hcompute_dw_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_1"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_1_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_2"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_2_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_3"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_3_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_4"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_4_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.0","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.1","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.2","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.2"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.3","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.3"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.4","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.4"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.5","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.5"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.6","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.6"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.7","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.7"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.8","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.8"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.0","inner_compute.in2_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.1","inner_compute.in2_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.2","inner_compute.in2_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.3","inner_compute.in2_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.4","inner_compute.in2_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.5","inner_compute.in2_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.6","inner_compute.in2_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.7","inner_compute.in2_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.8","inner_compute.in2_hw_input_global_wrapper_stencil.8"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_5"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_5_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.0","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.1","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.2","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.2"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.3","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.3"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.4","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.4"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.5","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.5"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.6","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.6"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.7","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.7"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.8","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.8"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.0","inner_compute.in2_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.1","inner_compute.in2_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.2","inner_compute.in2_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.3","inner_compute.in2_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.4","inner_compute.in2_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.5","inner_compute.in2_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.6","inner_compute.in2_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.7","inner_compute.in2_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.8","inner_compute.in2_hw_input_global_wrapper_stencil.8"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_6"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_6_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.0","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.1","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.2","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.2"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.3","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.3"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.4","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.4"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.5","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.5"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.6","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.6"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.7","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.7"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.8","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.8"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.0","inner_compute.in2_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.1","inner_compute.in2_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.2","inner_compute.in2_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.3","inner_compute.in2_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.4","inner_compute.in2_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.5","inner_compute.in2_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.6","inner_compute.in2_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.7","inner_compute.in2_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.8","inner_compute.in2_hw_input_global_wrapper_stencil.8"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_7"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_7_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.0","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.1","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.2","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.2"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.3","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.3"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.4","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.4"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.5","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.5"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.6","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.6"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.7","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.7"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.8","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.8"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.0","inner_compute.in2_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.1","inner_compute.in2_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.2","inner_compute.in2_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.3","inner_compute.in2_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.4","inner_compute.in2_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.5","inner_compute.in2_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.6","inner_compute.in2_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.7","inner_compute.in2_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.8","inner_compute.in2_hw_input_global_wrapper_stencil.8"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_dw_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read.0","inner_compute.in0_hw_filter_dw_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0","inner_compute.out_hw_filter_dw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_dw_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_filter_dw_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0","inner_compute.out_hw_filter_dw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_dw_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_filter_dw_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0","inner_compute.out_hw_filter_dw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_dw_global_wrapper_stencil_3"
          }
        },
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read.0","inner_compute.in0_hw_filter_dw_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0","inner_compute.out_hw_filter_dw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_3"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_pw_conv_reduction_stencil.0"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_1"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read.0","inner_compute.in0_pw_conv_reduction_stencil.0"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_2"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read.0","inner_compute.in0_pw_conv_reduction_stencil.0"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_1"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_1_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_2"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_2_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_3"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.1","inner_compute.in0_dw_conv_stencil.1"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.2","inner_compute.in0_dw_conv_stencil.2"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.3","inner_compute.in0_dw_conv_stencil.3"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.1","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.2","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.2"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.3","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.3"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute.in2_pw_conv_reduction_stencil.0"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_4"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.1","inner_compute.in0_dw_conv_stencil.1"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.2","inner_compute.in0_dw_conv_stencil.2"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.3","inner_compute.in0_dw_conv_stencil.3"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.1","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.2","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.2"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.3","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.3"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute.in2_pw_conv_reduction_stencil.0"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_5"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.1","inner_compute.in0_dw_conv_stencil.1"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.2","inner_compute.in0_dw_conv_stencil.2"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.3","inner_compute.in0_dw_conv_stencil.3"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.1","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.2","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.2"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.3","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.3"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute.in2_pw_conv_reduction_stencil.0"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "dw_conv_stencil_clkwrk_dsa11_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U0":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U13":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U17":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U26":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U27":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U28":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U29":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U30":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U7":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U9":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U0.clk"],
          ["self.op_hcompute_dw_conv_stencil_write.0","d_reg__U0.in"],
          ["d_reg__U1.in","d_reg__U0.out"],
          ["self.clk","d_reg__U1.clk"],
          ["d_reg__U2.in","d_reg__U1.out"],
          ["self.clk","d_reg__U10.clk"],
          ["d_reg__U9.out","d_reg__U10.in"],
          ["d_reg__U11.in","d_reg__U10.out"],
          ["self.clk","d_reg__U11.clk"],
          ["d_reg__U12.in","d_reg__U11.out"],
          ["self.clk","d_reg__U12.clk"],
          ["d_reg__U13.in","d_reg__U12.out"],
          ["self.clk","d_reg__U13.clk"],
          ["d_reg__U14.in","d_reg__U13.out"],
          ["self.clk","d_reg__U14.clk"],
          ["d_reg__U15.in","d_reg__U14.out"],
          ["self.clk","d_reg__U15.clk"],
          ["self.op_hcompute_dw_conv_stencil_5_read.0","d_reg__U15.out"],
          ["self.clk","d_reg__U16.clk"],
          ["self.op_hcompute_dw_conv_stencil_2_write.0","d_reg__U16.in"],
          ["d_reg__U17.in","d_reg__U16.out"],
          ["self.clk","d_reg__U17.clk"],
          ["d_reg__U18.in","d_reg__U17.out"],
          ["self.clk","d_reg__U18.clk"],
          ["d_reg__U19.in","d_reg__U18.out"],
          ["self.clk","d_reg__U19.clk"],
          ["d_reg__U20.in","d_reg__U19.out"],
          ["self.clk","d_reg__U2.clk"],
          ["d_reg__U3.in","d_reg__U2.out"],
          ["self.clk","d_reg__U20.clk"],
          ["d_reg__U21.in","d_reg__U20.out"],
          ["self.clk","d_reg__U21.clk"],
          ["d_reg__U22.in","d_reg__U21.out"],
          ["self.clk","d_reg__U22.clk"],
          ["d_reg__U23.in","d_reg__U22.out"],
          ["self.clk","d_reg__U23.clk"],
          ["self.op_hcompute_dw_conv_stencil_6_read.0","d_reg__U23.out"],
          ["self.clk","d_reg__U24.clk"],
          ["self.op_hcompute_dw_conv_stencil_3_write.0","d_reg__U24.in"],
          ["d_reg__U25.in","d_reg__U24.out"],
          ["self.clk","d_reg__U25.clk"],
          ["d_reg__U26.in","d_reg__U25.out"],
          ["self.clk","d_reg__U26.clk"],
          ["d_reg__U27.in","d_reg__U26.out"],
          ["self.clk","d_reg__U27.clk"],
          ["d_reg__U28.in","d_reg__U27.out"],
          ["self.clk","d_reg__U28.clk"],
          ["d_reg__U29.in","d_reg__U28.out"],
          ["self.clk","d_reg__U29.clk"],
          ["d_reg__U30.in","d_reg__U29.out"],
          ["self.clk","d_reg__U3.clk"],
          ["d_reg__U4.in","d_reg__U3.out"],
          ["self.clk","d_reg__U30.clk"],
          ["d_reg__U31.in","d_reg__U30.out"],
          ["self.clk","d_reg__U31.clk"],
          ["self.op_hcompute_dw_conv_stencil_7_read.0","d_reg__U31.out"],
          ["self.clk","d_reg__U4.clk"],
          ["d_reg__U5.in","d_reg__U4.out"],
          ["self.clk","d_reg__U5.clk"],
          ["d_reg__U6.in","d_reg__U5.out"],
          ["self.clk","d_reg__U6.clk"],
          ["d_reg__U7.in","d_reg__U6.out"],
          ["self.clk","d_reg__U7.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.0","d_reg__U7.out"],
          ["self.clk","d_reg__U8.clk"],
          ["self.op_hcompute_dw_conv_stencil_1_write.0","d_reg__U8.in"],
          ["d_reg__U9.in","d_reg__U8.out"],
          ["self.clk","d_reg__U9.clk"]
        ]
      },
      "dw_conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.0","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.3","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.0","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.1","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.0","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.1","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.3","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.2","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.3","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.2","self.op_hcompute_dw_conv_stencil_7_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.1","self.op_hcompute_dw_conv_stencil_7_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.2","self.op_hcompute_dw_conv_stencil_7_write.0"]
        ]
      },
      "hcompute_dw_conv_stencil":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__739.out"]
        ]
      },
      "hcompute_dw_conv_stencil_1":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__742.out"]
        ]
      },
      "hcompute_dw_conv_stencil_2":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__745.out"]
        ]
      },
      "hcompute_dw_conv_stencil_3":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__748$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__748$1.out"]
        ]
      },
      "hcompute_dw_conv_stencil_4":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_768_784_785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_769_782_783":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_770_781_782":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_771_780_781":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_772_779_780":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_773_778_779":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_774_777_778":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_775_776_777":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_dw_conv_stencil_1_783_784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768.out","add_768_784_785.in0"],
          ["add_dw_conv_stencil_1_783_784.out","add_768_784_785.in1"],
          ["self.out_dw_conv_stencil","add_768_784_785.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769.out","add_769_782_783.in0"],
          ["add_770_781_782.out","add_769_782_783.in1"],
          ["add_dw_conv_stencil_1_783_784.in1","add_769_782_783.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770.out","add_770_781_782.in0"],
          ["add_771_780_781.out","add_770_781_782.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771.out","add_771_780_781.in0"],
          ["add_772_779_780.out","add_771_780_781.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772.out","add_772_779_780.in0"],
          ["add_773_778_779.out","add_772_779_780.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773.out","add_773_778_779.in0"],
          ["add_774_777_778.out","add_773_778_779.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774.out","add_774_777_778.in0"],
          ["add_775_776_777.out","add_774_777_778.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775.out","add_775_776_777.in0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776.out","add_775_776_777.in1"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_1_783_784.in0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776.in1"]
        ]
      },
      "hcompute_dw_conv_stencil_5":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_845_861_862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_846_859_860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_847_858_859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_848_857_858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_849_856_857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_850_855_856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_851_854_855":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_852_853_854":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_dw_conv_stencil_2_860_861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845.out","add_845_861_862.in0"],
          ["add_dw_conv_stencil_2_860_861.out","add_845_861_862.in1"],
          ["self.out_dw_conv_stencil","add_845_861_862.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846.out","add_846_859_860.in0"],
          ["add_847_858_859.out","add_846_859_860.in1"],
          ["add_dw_conv_stencil_2_860_861.in1","add_846_859_860.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847.out","add_847_858_859.in0"],
          ["add_848_857_858.out","add_847_858_859.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848.out","add_848_857_858.in0"],
          ["add_849_856_857.out","add_848_857_858.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849.out","add_849_856_857.in0"],
          ["add_850_855_856.out","add_849_856_857.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850.out","add_850_855_856.in0"],
          ["add_851_854_855.out","add_850_855_856.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851.out","add_851_854_855.in0"],
          ["add_852_853_854.out","add_851_854_855.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.out","add_852_853_854.in0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.out","add_852_853_854.in1"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_2_860_861.in0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in1"]
        ]
      },
      "hcompute_dw_conv_stencil_6":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_922_938_939":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_923_936_937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_924_935_936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_925_934_935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_926_933_934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_927_932_933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_928_931_932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_929_930_931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_dw_conv_stencil_3_937_938":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922.out","add_922_938_939.in0"],
          ["add_dw_conv_stencil_3_937_938.out","add_922_938_939.in1"],
          ["self.out_dw_conv_stencil","add_922_938_939.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923.out","add_923_936_937.in0"],
          ["add_924_935_936.out","add_923_936_937.in1"],
          ["add_dw_conv_stencil_3_937_938.in1","add_923_936_937.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924.out","add_924_935_936.in0"],
          ["add_925_934_935.out","add_924_935_936.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925.out","add_925_934_935.in0"],
          ["add_926_933_934.out","add_925_934_935.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926.out","add_926_933_934.in0"],
          ["add_927_932_933.out","add_926_933_934.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927.out","add_927_932_933.in0"],
          ["add_928_931_932.out","add_927_932_933.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928.out","add_928_931_932.in0"],
          ["add_929_930_931.out","add_928_931_932.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929.out","add_929_930_931.in0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930.out","add_929_930_931.in1"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_3_937_938.in0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930.in1"]
        ]
      },
      "hcompute_dw_conv_stencil_7":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1000_1013_1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1001_1012_1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1002_1011_1012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1003_1010_1011":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1004_1009_1010":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1005_1008_1009":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1006_1007_1008":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_999_1015_1016":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_dw_conv_stencil_4_1014_1015":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000.out","add_1000_1013_1014.in0"],
          ["add_1001_1012_1013.out","add_1000_1013_1014.in1"],
          ["add_dw_conv_stencil_4_1014_1015.in1","add_1000_1013_1014.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001.out","add_1001_1012_1013.in0"],
          ["add_1002_1011_1012.out","add_1001_1012_1013.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002.out","add_1002_1011_1012.in0"],
          ["add_1003_1010_1011.out","add_1002_1011_1012.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003.out","add_1003_1010_1011.in0"],
          ["add_1004_1009_1010.out","add_1003_1010_1011.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004.out","add_1004_1009_1010.in0"],
          ["add_1005_1008_1009.out","add_1004_1009_1010.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005.out","add_1005_1008_1009.in0"],
          ["add_1006_1007_1008.out","add_1005_1008_1009.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006.out","add_1006_1007_1008.in0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007.out","add_1006_1007_1008.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999.out","add_999_1015_1016.in0"],
          ["add_dw_conv_stencil_4_1014_1015.out","add_999_1015_1016.in1"],
          ["self.out_dw_conv_stencil","add_999_1015_1016.out"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_4_1014_1015.in0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007.in1"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1060":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_pw_conv_reduction_stencil","const_p0__1060.out"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_1":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1063":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_pw_conv_reduction_stencil","const_p0__1063.out"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_2":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1066":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_pw_conv_reduction_stencil","const_p0__1066.out"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_3":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1076_1082_1083":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1077_1080_1081":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1078_1079_1080":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_pw_conv_reduction_stencil_1_1081_1082":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1076":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1078":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1079":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1076.out","add_1076_1082_1083.in0"],
          ["add_pw_conv_reduction_stencil_1_1081_1082.out","add_1076_1082_1083.in1"],
          ["self.out_pw_conv_reduction_stencil","add_1076_1082_1083.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077.out","add_1077_1080_1081.in0"],
          ["add_1078_1079_1080.out","add_1077_1080_1081.in1"],
          ["add_pw_conv_reduction_stencil_1_1081_1082.in1","add_1077_1080_1081.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1078.out","add_1078_1079_1080.in0"],
          ["mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1079.out","add_1078_1079_1080.in1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_pw_conv_reduction_stencil_1_1081_1082.in0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1076.in0"],
          ["self.in0_dw_conv_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1076.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077.in0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1078.in0"],
          ["self.in0_dw_conv_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1078.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1079.in0"],
          ["self.in0_dw_conv_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1079.in1"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_4":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1109_1115_1116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1110_1113_1114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1111_1112_1113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_pw_conv_reduction_stencil_2_1114_1115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1109.out","add_1109_1115_1116.in0"],
          ["add_pw_conv_reduction_stencil_2_1114_1115.out","add_1109_1115_1116.in1"],
          ["self.out_pw_conv_reduction_stencil","add_1109_1115_1116.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110.out","add_1110_1113_1114.in0"],
          ["add_1111_1112_1113.out","add_1110_1113_1114.in1"],
          ["add_pw_conv_reduction_stencil_2_1114_1115.in1","add_1110_1113_1114.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1111.out","add_1111_1112_1113.in0"],
          ["mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1112.out","add_1111_1112_1113.in1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_pw_conv_reduction_stencil_2_1114_1115.in0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1109.in0"],
          ["self.in0_dw_conv_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1109.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110.in0"],
          ["self.in0_dw_conv_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1111.in0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1111.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1112.in0"],
          ["self.in0_dw_conv_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1112.in1"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_5":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1142_1148_1149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1143_1146_1147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1144_1145_1146":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_pw_conv_reduction_stencil_3_1147_1148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1145":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1142":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1142.out","add_1142_1148_1149.in0"],
          ["add_pw_conv_reduction_stencil_3_1147_1148.out","add_1142_1148_1149.in1"],
          ["self.out_pw_conv_reduction_stencil","add_1142_1148_1149.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143.out","add_1143_1146_1147.in0"],
          ["add_1144_1145_1146.out","add_1143_1146_1147.in1"],
          ["add_pw_conv_reduction_stencil_3_1147_1148.in1","add_1143_1146_1147.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1144.out","add_1144_1145_1146.in0"],
          ["mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1145.out","add_1144_1145_1146.in1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_pw_conv_reduction_stencil_3_1147_1148.in0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143.in0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1144.in0"],
          ["self.in0_dw_conv_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1144.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1145.in0"],
          ["self.in0_dw_conv_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1145.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1142.in0"],
          ["self.in0_dw_conv_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1142.in1"]
        ]
      },
      "hw_filter_dw_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_en_const_U101":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U103":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U33":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U35":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U37":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U39":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U41":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U43":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U45":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U47":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U49":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U51":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U53":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U55":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U57":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U59":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U61":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U63":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U65":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U67":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U69":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U71":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U73":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U75":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U77":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U79":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U81":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U83":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U85":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U87":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U89":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U91":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U93":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U95":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U97":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U99":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U32"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U32"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U34"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U34"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U52"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U52"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U54"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U54"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U56"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U56"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U58"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U58"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U60"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U60"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U62"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U62"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U64"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U64"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U66"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U66"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U68"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U68"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U70"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U70"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U36"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U36"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U72"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U72"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U74"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U74"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U76"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U76"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U78"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U78"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_24":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U80"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U80"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U82"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U82"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_26":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U84"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U84"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_27":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U86"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U86"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_28":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U88"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U88"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_29":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U90"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U90"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U38"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U38"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_30":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U92"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U92"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_31":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U94"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U94"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_32":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U96"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U96"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_33":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U98"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U98"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_34":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U100"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U100"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_35":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U102"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U102"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U40"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U40"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U42"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U42"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U44"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U44"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U46"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U46"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U48"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U48"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U50"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U50"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.chain_chain_en","chain_en_const_U101.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.chain_chain_en","chain_en_const_U103.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.chain_chain_en","chain_en_const_U33.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.chain_chain_en","chain_en_const_U35.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.chain_chain_en","chain_en_const_U37.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.chain_chain_en","chain_en_const_U39.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.chain_chain_en","chain_en_const_U41.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.chain_chain_en","chain_en_const_U43.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.chain_chain_en","chain_en_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.chain_chain_en","chain_en_const_U47.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.chain_chain_en","chain_en_const_U49.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.chain_chain_en","chain_en_const_U51.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.chain_chain_en","chain_en_const_U53.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.chain_chain_en","chain_en_const_U55.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.chain_chain_en","chain_en_const_U57.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.chain_chain_en","chain_en_const_U59.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.chain_chain_en","chain_en_const_U61.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.chain_chain_en","chain_en_const_U63.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.chain_chain_en","chain_en_const_U65.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.chain_chain_en","chain_en_const_U67.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.chain_chain_en","chain_en_const_U69.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.chain_chain_en","chain_en_const_U71.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.chain_chain_en","chain_en_const_U73.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.chain_chain_en","chain_en_const_U75.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.chain_chain_en","chain_en_const_U77.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.chain_chain_en","chain_en_const_U79.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.chain_chain_en","chain_en_const_U81.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.chain_chain_en","chain_en_const_U83.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.chain_chain_en","chain_en_const_U85.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.chain_chain_en","chain_en_const_U87.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.chain_chain_en","chain_en_const_U89.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.chain_chain_en","chain_en_const_U91.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.chain_chain_en","chain_en_const_U93.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.chain_chain_en","chain_en_const_U95.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.chain_chain_en","chain_en_const_U97.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.chain_chain_en","chain_en_const_U99.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_10.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_10.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_11.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_11.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_12.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_12.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_13.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_13.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_14.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_14.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_15.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_15.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_16.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_16.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_17.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_17.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_18.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_18.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_19.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_19.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_20.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_20.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_21.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_21.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_22.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_22.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_23.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_23.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_24.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_24.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_25.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_25.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_26.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_26.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_27.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_27.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_28.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_28.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_29.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_29.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_30.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_30.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_31.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_31.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_32.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_32.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_33.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_33.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_34.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_34.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_35.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_35.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_6.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_7.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_7.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_8.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_8.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_9.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_9.rst_n"]
        ]
      },
      "hw_filter_pw_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U105":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U107":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U109":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U111":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U113":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U115":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U117":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U119":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U121":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U123":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U125":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U127":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U104"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U104"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U106"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U106"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U124"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U124"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U126"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[15],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[18],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U126"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U108"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U108"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U110"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[16],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U110"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U112"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U112"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U114"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U114"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U116"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U116"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U118"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[17],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U118"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U120"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U120"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U122"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake","verilog_name":"lake__U122"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.chain_chain_en","chain_en_const_U105.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.chain_chain_en","chain_en_const_U107.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.chain_chain_en","chain_en_const_U109.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.chain_chain_en","chain_en_const_U111.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.chain_chain_en","chain_en_const_U113.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.chain_chain_en","chain_en_const_U115.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.chain_chain_en","chain_en_const_U117.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.chain_chain_en","chain_en_const_U119.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.chain_chain_en","chain_en_const_U121.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.chain_chain_en","chain_en_const_U123.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.chain_chain_en","chain_en_const_U125.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.chain_chain_en","chain_en_const_U127.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_10.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_10.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_11.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_11.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_6.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_7.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_7.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_8.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_8.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_9.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_9.rst_n"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_en_const_U129":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U131":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U133":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U135":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U137":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U139":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U141":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U142":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U143":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U146":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U149":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U150":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U151":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U152":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U153":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U154":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U155":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U156":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U158":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U159":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U160":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U161":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U162":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U163":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U164":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U165":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U166":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U167":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U168":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U170":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U171":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U173":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U175":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U176":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U177":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U178":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U179":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U180":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U181":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U182":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U183":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U184":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U185":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U186":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U187":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U188":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U189":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U190":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U191":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U192":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U193":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U195":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U196":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U128"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[36],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[70],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[72],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"lake__U128"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U130"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[36],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[102],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[104],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"lake__U130"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U132"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[36],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[70],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[72],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"lake__U132"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U134"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[36],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[102],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[104],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"lake__U134"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U136"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[36],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[70],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[72],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"lake__U136"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U138"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[36],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[102],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[104],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"lake__U138"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U140"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[36],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[102],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[69],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[104],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[72],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake","verilog_name":"lake__U140"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_BANK_0.chain_chain_en","chain_en_const_U129.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.chain_chain_en","chain_en_const_U131.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.chain_chain_en","chain_en_const_U133.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.chain_chain_en","chain_en_const_U135.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.chain_chain_en","chain_en_const_U137.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.chain_chain_en","chain_en_const_U139.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.chain_chain_en","chain_en_const_U141.out"],
          ["self.clk","d_reg__U142.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","d_reg__U142.in"],
          ["d_reg__U143.in","d_reg__U142.out"],
          ["self.clk","d_reg__U143.clk"],
          ["d_reg__U144.in","d_reg__U143.out"],
          ["self.clk","d_reg__U144.clk"],
          ["d_reg__U145.in","d_reg__U144.out"],
          ["self.clk","d_reg__U145.clk"],
          ["d_reg__U146.in","d_reg__U145.out"],
          ["self.clk","d_reg__U146.clk"],
          ["d_reg__U147.in","d_reg__U146.out"],
          ["self.clk","d_reg__U147.clk"],
          ["d_reg__U148.in","d_reg__U147.out"],
          ["self.clk","d_reg__U148.clk"],
          ["d_reg__U149.in","d_reg__U148.out"],
          ["self.clk","d_reg__U149.clk"],
          ["d_reg__U192.in","d_reg__U149.out"],
          ["self.op_hcompute_dw_conv_stencil_4_read.7","d_reg__U149.out"],
          ["self.clk","d_reg__U150.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","d_reg__U150.in"],
          ["d_reg__U151.in","d_reg__U150.out"],
          ["self.clk","d_reg__U151.clk"],
          ["d_reg__U152.in","d_reg__U151.out"],
          ["self.clk","d_reg__U152.clk"],
          ["d_reg__U153.in","d_reg__U152.out"],
          ["self.clk","d_reg__U153.clk"],
          ["d_reg__U154.in","d_reg__U153.out"],
          ["self.clk","d_reg__U154.clk"],
          ["d_reg__U155.in","d_reg__U154.out"],
          ["self.clk","d_reg__U155.clk"],
          ["d_reg__U156.in","d_reg__U155.out"],
          ["self.clk","d_reg__U156.clk"],
          ["d_reg__U157.in","d_reg__U156.out"],
          ["self.clk","d_reg__U157.clk"],
          ["d_reg__U174.in","d_reg__U157.out"],
          ["self.op_hcompute_dw_conv_stencil_5_read.7","d_reg__U157.out"],
          ["self.clk","d_reg__U158.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","d_reg__U158.in"],
          ["d_reg__U159.in","d_reg__U158.out"],
          ["self.clk","d_reg__U159.clk"],
          ["d_reg__U160.in","d_reg__U159.out"],
          ["self.clk","d_reg__U160.clk"],
          ["d_reg__U161.in","d_reg__U160.out"],
          ["self.clk","d_reg__U161.clk"],
          ["d_reg__U162.in","d_reg__U161.out"],
          ["self.clk","d_reg__U162.clk"],
          ["d_reg__U163.in","d_reg__U162.out"],
          ["self.clk","d_reg__U163.clk"],
          ["d_reg__U164.in","d_reg__U163.out"],
          ["self.clk","d_reg__U164.clk"],
          ["d_reg__U165.in","d_reg__U164.out"],
          ["self.clk","d_reg__U165.clk"],
          ["d_reg__U180.in","d_reg__U165.out"],
          ["self.op_hcompute_dw_conv_stencil_6_read.7","d_reg__U165.out"],
          ["self.clk","d_reg__U166.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","d_reg__U166.in"],
          ["d_reg__U167.in","d_reg__U166.out"],
          ["self.clk","d_reg__U167.clk"],
          ["d_reg__U168.in","d_reg__U167.out"],
          ["self.clk","d_reg__U168.clk"],
          ["d_reg__U169.in","d_reg__U168.out"],
          ["self.clk","d_reg__U169.clk"],
          ["d_reg__U170.in","d_reg__U169.out"],
          ["self.clk","d_reg__U170.clk"],
          ["d_reg__U171.in","d_reg__U170.out"],
          ["self.clk","d_reg__U171.clk"],
          ["d_reg__U172.in","d_reg__U171.out"],
          ["self.clk","d_reg__U172.clk"],
          ["d_reg__U173.in","d_reg__U172.out"],
          ["self.clk","d_reg__U173.clk"],
          ["d_reg__U186.in","d_reg__U173.out"],
          ["self.op_hcompute_dw_conv_stencil_7_read.7","d_reg__U173.out"],
          ["self.clk","d_reg__U174.clk"],
          ["d_reg__U175.in","d_reg__U174.out"],
          ["self.op_hcompute_dw_conv_stencil_5_read.8","d_reg__U174.out"],
          ["self.clk","d_reg__U175.clk"],
          ["self.op_hcompute_dw_conv_stencil_5_read.6","d_reg__U175.out"],
          ["self.clk","d_reg__U176.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_out_1","d_reg__U176.in"],
          ["d_reg__U177.in","d_reg__U176.out"],
          ["self.op_hcompute_dw_conv_stencil_5_read.4","d_reg__U176.out"],
          ["self.clk","d_reg__U177.clk"],
          ["self.op_hcompute_dw_conv_stencil_5_read.3","d_reg__U177.out"],
          ["self.clk","d_reg__U178.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_out_0","d_reg__U178.in"],
          ["d_reg__U179.in","d_reg__U178.out"],
          ["self.op_hcompute_dw_conv_stencil_5_read.1","d_reg__U178.out"],
          ["self.clk","d_reg__U179.clk"],
          ["self.op_hcompute_dw_conv_stencil_5_read.0","d_reg__U179.out"],
          ["self.clk","d_reg__U180.clk"],
          ["d_reg__U181.in","d_reg__U180.out"],
          ["self.op_hcompute_dw_conv_stencil_6_read.8","d_reg__U180.out"],
          ["self.clk","d_reg__U181.clk"],
          ["self.op_hcompute_dw_conv_stencil_6_read.6","d_reg__U181.out"],
          ["self.clk","d_reg__U182.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","d_reg__U182.in"],
          ["d_reg__U183.in","d_reg__U182.out"],
          ["self.op_hcompute_dw_conv_stencil_6_read.4","d_reg__U182.out"],
          ["self.clk","d_reg__U183.clk"],
          ["self.op_hcompute_dw_conv_stencil_6_read.3","d_reg__U183.out"],
          ["self.clk","d_reg__U184.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","d_reg__U184.in"],
          ["d_reg__U185.in","d_reg__U184.out"],
          ["self.op_hcompute_dw_conv_stencil_6_read.1","d_reg__U184.out"],
          ["self.clk","d_reg__U185.clk"],
          ["self.op_hcompute_dw_conv_stencil_6_read.0","d_reg__U185.out"],
          ["self.clk","d_reg__U186.clk"],
          ["d_reg__U187.in","d_reg__U186.out"],
          ["self.op_hcompute_dw_conv_stencil_7_read.8","d_reg__U186.out"],
          ["self.clk","d_reg__U187.clk"],
          ["self.op_hcompute_dw_conv_stencil_7_read.6","d_reg__U187.out"],
          ["self.clk","d_reg__U188.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","d_reg__U188.in"],
          ["d_reg__U189.in","d_reg__U188.out"],
          ["self.op_hcompute_dw_conv_stencil_7_read.4","d_reg__U188.out"],
          ["self.clk","d_reg__U189.clk"],
          ["self.op_hcompute_dw_conv_stencil_7_read.3","d_reg__U189.out"],
          ["self.clk","d_reg__U190.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","d_reg__U190.in"],
          ["d_reg__U191.in","d_reg__U190.out"],
          ["self.op_hcompute_dw_conv_stencil_7_read.1","d_reg__U190.out"],
          ["self.clk","d_reg__U191.clk"],
          ["self.op_hcompute_dw_conv_stencil_7_read.0","d_reg__U191.out"],
          ["self.clk","d_reg__U192.clk"],
          ["d_reg__U193.in","d_reg__U192.out"],
          ["self.op_hcompute_dw_conv_stencil_4_read.8","d_reg__U192.out"],
          ["self.clk","d_reg__U193.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.6","d_reg__U193.out"],
          ["self.clk","d_reg__U194.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_out_0","d_reg__U194.in"],
          ["d_reg__U195.in","d_reg__U194.out"],
          ["self.op_hcompute_dw_conv_stencil_4_read.4","d_reg__U194.out"],
          ["self.clk","d_reg__U195.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.3","d_reg__U195.out"],
          ["self.clk","d_reg__U196.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_out_0","d_reg__U196.in"],
          ["d_reg__U197.in","d_reg__U196.out"],
          ["self.op_hcompute_dw_conv_stencil_4_read.1","d_reg__U196.out"],
          ["self.clk","d_reg__U197.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.0","d_reg__U197.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_out_1","self.op_hcompute_dw_conv_stencil_5_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_6.rst_n"]
        ]
      },
      "mobilenet_unrolled":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read_en","Bit"],
          ["hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U238":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U243":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U248":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U253":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U258":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U263":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U268":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U273":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U278":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "dw_conv_stencil":{
            "modref":"global.dw_conv_stencil_ub"
          },
          "dw_conv_stencil_clkwrk_dsa11":{
            "modref":"global.dw_conv_stencil_clkwrk_dsa11_ub"
          },
          "hw_filter_dw_global_wrapper_stencil":{
            "modref":"global.hw_filter_dw_global_wrapper_stencil_ub"
          },
          "hw_filter_pw_global_wrapper_stencil":{
            "modref":"global.hw_filter_pw_global_wrapper_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_dw_conv_stencil":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil"
          },
          "op_hcompute_dw_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_1"
          },
          "op_hcompute_dw_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_2"
          },
          "op_hcompute_dw_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_3"
          },
          "op_hcompute_dw_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_4"
          },
          "op_hcompute_dw_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_5"
          },
          "op_hcompute_dw_conv_stencil_6":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_6"
          },
          "op_hcompute_dw_conv_stencil_7":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_7"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start_pt__U271"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U269"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U269"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start_pt__U270"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start_pt__U272"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start_pt__U266"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U264"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U264"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start_pt__U265"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start_pt__U267"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start_pt__U261"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U259"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U259"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start_pt__U260"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start_pt__U262"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start_pt__U276"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U274"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U274"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start_pt__U275"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start_pt__U277"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start_pt__U236"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U234"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,4]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U234"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start_pt__U235"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start_pt__U237"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U251"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U249"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U249"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U250"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U252"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U246"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U244"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U244"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U245"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U247"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U241"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U239"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U239"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U240"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U242"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U256"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U254"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U254"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U255"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U257"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U228"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U226"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U226"}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U227"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U229"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U224"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U222"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U222"}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U223"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U225"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U232"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U230"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[106],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U230"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U231"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U233"
          },
          "op_hcompute_pw_conv_reduction_stencil":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil"
          },
          "op_hcompute_pw_conv_reduction_stencil_1":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_1"
          },
          "op_hcompute_pw_conv_reduction_stencil_2":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_2"
          },
          "op_hcompute_pw_conv_reduction_stencil_3":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_3"
          },
          "op_hcompute_pw_conv_reduction_stencil_4":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_4"
          },
          "op_hcompute_pw_conv_reduction_stencil_5":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_5"
          },
          "pw_conv_reduction_stencil":{
            "modref":"global.pw_conv_reduction_stencil_ub"
          },
          "pw_conv_reduction_stencil_clkwrk_dsa12":{
            "modref":"global.pw_conv_reduction_stencil_clkwrk_dsa12_ub"
          }
        },
        "connections":[
          ["self.clk","_U238.clk"],
          ["self.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read.0","_U238.in"],
          ["self.clk","_U243.clk"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","_U243.in"],
          ["self.clk","_U248.clk"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","_U248.in"],
          ["self.clk","_U253.clk"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","_U253.in"],
          ["self.clk","_U258.clk"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U258.in"],
          ["self.clk","_U263.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read.0","_U263.in"],
          ["self.clk","_U268.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read.0","_U268.in"],
          ["self.clk","_U273.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read.0","_U273.in"],
          ["self.clk","_U278.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read.0","_U278.in"],
          ["self.clk","dw_conv_stencil.clk"],
          ["op_hcompute_dw_conv_stencil_4.dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_4_write"],
          ["op_hcompute_dw_conv_stencil_5.dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_5_write"],
          ["op_hcompute_dw_conv_stencil_6.dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_6_write"],
          ["op_hcompute_dw_conv_stencil_7.dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_7_write"],
          ["op_hcompute_pw_conv_reduction_stencil_3.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read","dw_conv_stencil.op_hcompute_pw_conv_reduction_stencil_3_read"],
          ["op_hcompute_pw_conv_reduction_stencil_4.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read","dw_conv_stencil.op_hcompute_pw_conv_reduction_stencil_4_read"],
          ["op_hcompute_pw_conv_reduction_stencil_5.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read","dw_conv_stencil.op_hcompute_pw_conv_reduction_stencil_5_read"],
          ["self.reset","dw_conv_stencil.reset"],
          ["self.clk","dw_conv_stencil_clkwrk_dsa11.clk"],
          ["op_hcompute_dw_conv_stencil_1.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_1_write","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_1_write"],
          ["op_hcompute_dw_conv_stencil_2.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_2_write","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_2_write"],
          ["op_hcompute_dw_conv_stencil_3.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_3_write","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_3_write"],
          ["op_hcompute_dw_conv_stencil_4.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_4_read","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_4_read"],
          ["op_hcompute_dw_conv_stencil_5.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_5_read","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_5_read"],
          ["op_hcompute_dw_conv_stencil_6.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_6_read","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_6_read"],
          ["op_hcompute_dw_conv_stencil_7.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_7_read","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_7_read"],
          ["op_hcompute_dw_conv_stencil.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_write","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_write"],
          ["self.reset","dw_conv_stencil_clkwrk_dsa11.reset"],
          ["self.clk","hw_filter_dw_global_wrapper_stencil.clk"],
          ["op_hcompute_dw_conv_stencil_4.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_4_read"],
          ["op_hcompute_dw_conv_stencil_5.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_5_read"],
          ["op_hcompute_dw_conv_stencil_6.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_6_read"],
          ["op_hcompute_dw_conv_stencil_7.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_7_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_write"],
          ["self.reset","hw_filter_dw_global_wrapper_stencil.reset"],
          ["self.clk","hw_filter_pw_global_wrapper_stencil.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_write"],
          ["op_hcompute_pw_conv_reduction_stencil_3.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read","hw_filter_pw_global_wrapper_stencil.op_hcompute_pw_conv_reduction_stencil_3_read"],
          ["op_hcompute_pw_conv_reduction_stencil_4.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read","hw_filter_pw_global_wrapper_stencil.op_hcompute_pw_conv_reduction_stencil_4_read"],
          ["op_hcompute_pw_conv_reduction_stencil_5.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read","hw_filter_pw_global_wrapper_stencil.op_hcompute_pw_conv_reduction_stencil_5_read"],
          ["self.reset","hw_filter_pw_global_wrapper_stencil.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_dw_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_4_read"],
          ["op_hcompute_dw_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_5_read"],
          ["op_hcompute_dw_conv_stencil_6.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_6_read"],
          ["op_hcompute_dw_conv_stencil_7.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_7_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_dw_conv_stencil.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_1.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_2.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_3.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_4.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_5.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_6.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_7.clk"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read","op_hcompute_hw_filter_dw_global_wrapper_stencil.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_1.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read","op_hcompute_hw_filter_dw_global_wrapper_stencil_1.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_2.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read","op_hcompute_hw_filter_dw_global_wrapper_stencil_2.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_3.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read","op_hcompute_hw_filter_dw_global_wrapper_stencil_3.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start.out"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil.clk"],
          ["self.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read","op_hcompute_hw_filter_pw_global_wrapper_stencil.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1.clk"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","op_hcompute_hw_input_global_wrapper_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2.clk"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","op_hcompute_hw_input_global_wrapper_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_3.clk"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read","op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","op_hcompute_hw_input_global_wrapper_stencil_3_read_start.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write"],
          ["pw_conv_reduction_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read"],
          ["self.clk","op_hcompute_hw_output_stencil_1.clk"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write"],
          ["pw_conv_reduction_stencil.op_hcompute_hw_output_stencil_1_read","op_hcompute_hw_output_stencil_1.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.stencil_valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2.clk"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write"],
          ["pw_conv_reduction_stencil.op_hcompute_hw_output_stencil_2_read","op_hcompute_hw_output_stencil_2.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.stencil_valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_write","op_hcompute_pw_conv_reduction_stencil.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_1.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_1_write","op_hcompute_pw_conv_reduction_stencil_1.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_1_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_2.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_2_write","op_hcompute_pw_conv_reduction_stencil_2.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_2_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_3.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_3_read","op_hcompute_pw_conv_reduction_stencil_3.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_3_read"],
          ["pw_conv_reduction_stencil.op_hcompute_pw_conv_reduction_stencil_3_write","op_hcompute_pw_conv_reduction_stencil_3.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_4.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_4_read","op_hcompute_pw_conv_reduction_stencil_4.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_4_read"],
          ["pw_conv_reduction_stencil.op_hcompute_pw_conv_reduction_stencil_4_write","op_hcompute_pw_conv_reduction_stencil_4.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_5.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_5_read","op_hcompute_pw_conv_reduction_stencil_5.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_5_read"],
          ["pw_conv_reduction_stencil.op_hcompute_pw_conv_reduction_stencil_5_write","op_hcompute_pw_conv_reduction_stencil_5.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write"],
          ["self.clk","pw_conv_reduction_stencil.clk"],
          ["self.reset","pw_conv_reduction_stencil.reset"],
          ["self.clk","pw_conv_reduction_stencil_clkwrk_dsa12.clk"],
          ["self.reset","pw_conv_reduction_stencil_clkwrk_dsa12.reset"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start_pt__U271":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start_pt__U270":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start_pt__U272":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start_pt__U266":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start_pt__U265":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start_pt__U267":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start_pt__U261":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start_pt__U260":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start_pt__U262":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start_pt__U276":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start_pt__U275":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start_pt__U277":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start_pt__U236":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start_pt__U235":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start_pt__U237":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U251":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U250":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U252":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U246":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U245":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U247":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U241":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U240":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U242":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U256":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U255":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U257":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U228":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U227":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U229":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U224":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U223":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U225":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U232":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U231":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U233":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "pw_conv_reduction_stencil_clkwrk_dsa12_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U198":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U199":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U200":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U201":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U202":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U203":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U204":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U205":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U206":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U207":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U208":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U209":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U210":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U211":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U212":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U213":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U214":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U215":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U216":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U217":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U218":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U219":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U220":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U221":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U198.clk"],
          ["self.op_hcompute_pw_conv_reduction_stencil_write.0","d_reg__U198.in"],
          ["d_reg__U199.in","d_reg__U198.out"],
          ["self.clk","d_reg__U199.clk"],
          ["d_reg__U200.in","d_reg__U199.out"],
          ["self.clk","d_reg__U200.clk"],
          ["d_reg__U201.in","d_reg__U200.out"],
          ["self.clk","d_reg__U201.clk"],
          ["d_reg__U202.in","d_reg__U201.out"],
          ["self.clk","d_reg__U202.clk"],
          ["d_reg__U203.in","d_reg__U202.out"],
          ["self.clk","d_reg__U203.clk"],
          ["d_reg__U204.in","d_reg__U203.out"],
          ["self.clk","d_reg__U204.clk"],
          ["d_reg__U205.in","d_reg__U204.out"],
          ["self.clk","d_reg__U205.clk"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.0","d_reg__U205.out"],
          ["self.clk","d_reg__U206.clk"],
          ["self.op_hcompute_pw_conv_reduction_stencil_1_write.0","d_reg__U206.in"],
          ["d_reg__U207.in","d_reg__U206.out"],
          ["self.clk","d_reg__U207.clk"],
          ["d_reg__U208.in","d_reg__U207.out"],
          ["self.clk","d_reg__U208.clk"],
          ["d_reg__U209.in","d_reg__U208.out"],
          ["self.clk","d_reg__U209.clk"],
          ["d_reg__U210.in","d_reg__U209.out"],
          ["self.clk","d_reg__U210.clk"],
          ["d_reg__U211.in","d_reg__U210.out"],
          ["self.clk","d_reg__U211.clk"],
          ["d_reg__U212.in","d_reg__U211.out"],
          ["self.clk","d_reg__U212.clk"],
          ["d_reg__U213.in","d_reg__U212.out"],
          ["self.clk","d_reg__U213.clk"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.0","d_reg__U213.out"],
          ["self.clk","d_reg__U214.clk"],
          ["self.op_hcompute_pw_conv_reduction_stencil_2_write.0","d_reg__U214.in"],
          ["d_reg__U215.in","d_reg__U214.out"],
          ["self.clk","d_reg__U215.clk"],
          ["d_reg__U216.in","d_reg__U215.out"],
          ["self.clk","d_reg__U216.clk"],
          ["d_reg__U217.in","d_reg__U216.out"],
          ["self.clk","d_reg__U217.clk"],
          ["d_reg__U218.in","d_reg__U217.out"],
          ["self.clk","d_reg__U218.clk"],
          ["d_reg__U219.in","d_reg__U218.out"],
          ["self.clk","d_reg__U219.clk"],
          ["d_reg__U220.in","d_reg__U219.out"],
          ["self.clk","d_reg__U220.clk"],
          ["d_reg__U221.in","d_reg__U220.out"],
          ["self.clk","d_reg__U221.clk"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.0","d_reg__U221.out"]
        ]
      },
      "pw_conv_reduction_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_pw_conv_reduction_stencil_4_write.0","self.op_hcompute_hw_output_stencil_1_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_write.0","self.op_hcompute_hw_output_stencil_2_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_write.0","self.op_hcompute_hw_output_stencil_read.0"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
