 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar	  36.95	  vpr	  935.79 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  958248	  10	  10	  168	  178	  1	  62	  30	  11	  8	  88	  io	  auto	  912.5 MiB	  0.71	  362	  935.8 MiB	  0.21	  0.00	  6.36466	  -69.0007	  -6.36466	  6.36466	  3.11	  0.000470366	  0.000411983	  0.0125051	  0.0113667	  20	  944	  26	  0	  0	  100248.	  1139.18	  2.02	  0.151698	  0.136184	  676	  14	  301	  1085	  104267	  42354	  6.94928	  6.94928	  -76.3954	  -6.94928	  0	  0	  125464.	  1425.72	  0.02	  0.04	  0.0136629	  0.0128446	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar	  36.20	  vpr	  935.58 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  958032	  10	  10	  168	  178	  1	  62	  30	  11	  8	  88	  io	  auto	  912.6 MiB	  0.81	  343	  935.6 MiB	  0.11	  0.00	  6.4007	  -69.1003	  -6.4007	  6.4007	  3.05	  0.000213876	  0.0001801	  0.0107055	  0.00970349	  22	  746	  17	  0	  0	  110609.	  1256.92	  2.47	  0.129168	  0.115717	  701	  13	  294	  1183	  107132	  43375	  6.82899	  6.82899	  -76.2234	  -6.82899	  0	  0	  134428.	  1527.59	  0.02	  0.04	  0.0130934	  0.0123198	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra	  38.70	  vpr	  935.86 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  958320	  10	  10	  168	  178	  1	  62	  30	  11	  8	  88	  io	  auto	  912.9 MiB	  0.64	  339	  935.9 MiB	  0.11	  0.00	  6.41831	  -68.7664	  -6.41831	  6.41831	  4.02	  0.000282828	  0.00023285	  0.00987824	  0.00885269	  18	  889	  49	  0	  0	  88979.3	  1011.13	  1.70	  0.115792	  0.10434	  712	  16	  365	  1444	  125807	  52826	  6.72886	  6.72886	  -75.8629	  -6.72886	  0	  0	  114778.	  1304.29	  0.03	  0.07	  0.022707	  0.0211164	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	  39.70	  vpr	  935.62 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  v8.0.0-6793-gb52911b9f	  release IPO VTR_ASSERT_LEVEL=2	  GNU 7.5.0 on Linux-4.15.0-167-generic x86_64	  2022-11-27T15:52:14	  betzgrp-wintermute.eecg.utoronto.ca	  /home/elgamma8/research/pack_refactor/vtr-verilog-to-routing	  958080	  10	  10	  168	  178	  1	  62	  30	  11	  8	  88	  io	  auto	  912.6 MiB	  0.70	  339	  935.6 MiB	  0.14	  0.00	  6.41831	  -68.8414	  -6.41831	  6.41831	  4.02	  0.000365284	  0.000304755	  0.0119072	  0.0107392	  18	  889	  49	  0	  0	  88979.3	  1011.13	  3.24	  0.19096	  0.169734	  712	  16	  365	  1444	  125807	  52826	  6.72886	  6.72886	  -75.8629	  -6.72886	  0	  0	  114778.	  1304.29	  0.02	  0.05	  0.0139178	  0.013013	 
