Running: D:\PROGRAM\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe --nodebug --prj mips.prj -o mips.exe mips_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\const.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\cpu.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\D_CMP.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\D_EXT.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\D_GRF.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\D_NPC.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\D_REG.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\E_ALU.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\E_HILO.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\E_REG.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\F_IFU.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\mips.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\mips_tb.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\mips_tb_itr.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\M_DM.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\M_REG.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\timer.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\W_REG.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\_CP0.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\_CU.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\_DASM.v" into library work
Analyzing Verilog file "C:\Users\86135\Desktop\test_demo\test_p7\test_cmp1.2\mips2\src\_SU.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module _CU
Compiling module _SU
Compiling module _DASM
Compiling module F_IFU
Compiling module D_REG
Compiling module D_GRF
Compiling module D_EXT
Compiling module D_CMP
Compiling module D_NPC
Compiling module E_REG
Compiling module E_ALU
Compiling module E_HILO
Compiling module M_REG
Compiling module M_DM
Compiling module CP0
Compiling module W_REG
Compiling module CPU
Compiling module TC
Compiling module mips
Compiling module mips_tb
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable mips.exe
Fuse Memory Usage: 33568 KB
Fuse CPU Usage: 718 ms
