//
// Generated by Bluespec Compiler, version 2024.07 (build b4f31db)
//
// On Wed Jan  8 18:48:51 CST 2025
//
//
// Ports:
// Name                         I/O  size props
// RDY_putFromProc                O     1
// getToProc                      O    32
// RDY_getToProc                  O     1
// getToMem                       O   547 reg
// RDY_getToMem                   O     1 reg
// RDY_putFromMem                 O     1 reg
// RDY_invalidateLines            O     1 const
// RDY_putFlushRequest            O     1 const
// RDY_blockTillFlushDone         O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// putFromProc_e                  I    66
// putFromProc_passthrough        I     1
// putFromMem_e                   I   512 reg
// EN_putFromProc                 I     1
// EN_putFromMem                  I     1
// EN_invalidateLines             I     1
// EN_putFlushRequest             I     1
// EN_blockTillFlushDone          I     1
// EN_getToProc                   I     1
// EN_getToMem                    I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkCache32(CLK,
		 RST_N,

		 putFromProc_e,
		 putFromProc_passthrough,
		 EN_putFromProc,
		 RDY_putFromProc,

		 EN_getToProc,
		 getToProc,
		 RDY_getToProc,

		 EN_getToMem,
		 getToMem,
		 RDY_getToMem,

		 putFromMem_e,
		 EN_putFromMem,
		 RDY_putFromMem,

		 EN_invalidateLines,
		 RDY_invalidateLines,

		 EN_putFlushRequest,
		 RDY_putFlushRequest,

		 EN_blockTillFlushDone,
		 RDY_blockTillFlushDone);
  input  CLK;
  input  RST_N;

  // action method putFromProc
  input  [65 : 0] putFromProc_e;
  input  putFromProc_passthrough;
  input  EN_putFromProc;
  output RDY_putFromProc;

  // actionvalue method getToProc
  input  EN_getToProc;
  output [31 : 0] getToProc;
  output RDY_getToProc;

  // actionvalue method getToMem
  input  EN_getToMem;
  output [546 : 0] getToMem;
  output RDY_getToMem;

  // action method putFromMem
  input  [511 : 0] putFromMem_e;
  input  EN_putFromMem;
  output RDY_putFromMem;

  // action method invalidateLines
  input  EN_invalidateLines;
  output RDY_invalidateLines;

  // action method putFlushRequest
  input  EN_putFlushRequest;
  output RDY_putFlushRequest;

  // action method blockTillFlushDone
  input  EN_blockTillFlushDone;
  output RDY_blockTillFlushDone;

  // signals for module outputs
  wire [546 : 0] getToMem;
  wire [31 : 0] getToProc;
  wire RDY_blockTillFlushDone,
       RDY_getToMem,
       RDY_getToProc,
       RDY_invalidateLines,
       RDY_putFlushRequest,
       RDY_putFromMem,
       RDY_putFromProc;

  // inlined wires
  reg [32 : 0] hitQ_rv_port0__write_1;
  reg [1 : 0] cau_dataStore_serverAdapter_writeWithResp_wget,
	      cau_dirtyStore_serverAdapter_writeWithResp_wget;
  wire [67 : 0] currReqQ_rv_port1__read,
		currReqQ_rv_port1__write_1,
		currReqQ_rv_port2__read;
  wire [32 : 0] hitQ_rv_port1__read, hitQ_rv_port2__read;
  wire [1 : 0] cau_dataStore_serverAdapter_s1_1_wget,
	       cau_dirtyStore_serverAdapter_s1_1_wget;
  wire cau_dataStore_serverAdapter_cnt_1_whas,
       cau_dataStore_serverAdapter_outData_dequeueing_whas,
       cau_dataStore_serverAdapter_outData_enqw_whas,
       cau_dataStore_serverAdapter_writeWithResp_whas,
       cau_dirtyStore_serverAdapter_cnt_1_whas,
       cau_dirtyStore_serverAdapter_outData_enqw_whas,
       cau_dirtyStore_serverAdapter_writeWithResp_whas,
       currReqQ_rv_EN_port0__write,
       hitQ_rv_EN_port0__write;

  // register cau_dataStore_serverAdapter_cnt
  reg [2 : 0] cau_dataStore_serverAdapter_cnt;
  wire [2 : 0] cau_dataStore_serverAdapter_cnt_D_IN;
  wire cau_dataStore_serverAdapter_cnt_EN;

  // register cau_dataStore_serverAdapter_s1
  reg [1 : 0] cau_dataStore_serverAdapter_s1;
  wire [1 : 0] cau_dataStore_serverAdapter_s1_D_IN;
  wire cau_dataStore_serverAdapter_s1_EN;

  // register cau_dataStore_serverAdapter_s2
  reg [1 : 0] cau_dataStore_serverAdapter_s2;
  wire [1 : 0] cau_dataStore_serverAdapter_s2_D_IN;
  wire cau_dataStore_serverAdapter_s2_EN;

  // register cau_dirtyStore_serverAdapter_cnt
  reg [2 : 0] cau_dirtyStore_serverAdapter_cnt;
  wire [2 : 0] cau_dirtyStore_serverAdapter_cnt_D_IN;
  wire cau_dirtyStore_serverAdapter_cnt_EN;

  // register cau_dirtyStore_serverAdapter_s1
  reg [1 : 0] cau_dirtyStore_serverAdapter_s1;
  wire [1 : 0] cau_dirtyStore_serverAdapter_s1_D_IN;
  wire cau_dirtyStore_serverAdapter_s1_EN;

  // register cau_dirtyStore_serverAdapter_s2
  reg [1 : 0] cau_dirtyStore_serverAdapter_s2;
  wire [1 : 0] cau_dirtyStore_serverAdapter_s2_D_IN;
  wire cau_dirtyStore_serverAdapter_s2_EN;

  // register cau_tagStore_0
  reg [18 : 0] cau_tagStore_0;
  wire [18 : 0] cau_tagStore_0_D_IN;
  wire cau_tagStore_0_EN;

  // register cau_tagStore_1
  reg [18 : 0] cau_tagStore_1;
  wire [18 : 0] cau_tagStore_1_D_IN;
  wire cau_tagStore_1_EN;

  // register cau_tagStore_10
  reg [18 : 0] cau_tagStore_10;
  wire [18 : 0] cau_tagStore_10_D_IN;
  wire cau_tagStore_10_EN;

  // register cau_tagStore_100
  reg [18 : 0] cau_tagStore_100;
  wire [18 : 0] cau_tagStore_100_D_IN;
  wire cau_tagStore_100_EN;

  // register cau_tagStore_101
  reg [18 : 0] cau_tagStore_101;
  wire [18 : 0] cau_tagStore_101_D_IN;
  wire cau_tagStore_101_EN;

  // register cau_tagStore_102
  reg [18 : 0] cau_tagStore_102;
  wire [18 : 0] cau_tagStore_102_D_IN;
  wire cau_tagStore_102_EN;

  // register cau_tagStore_103
  reg [18 : 0] cau_tagStore_103;
  wire [18 : 0] cau_tagStore_103_D_IN;
  wire cau_tagStore_103_EN;

  // register cau_tagStore_104
  reg [18 : 0] cau_tagStore_104;
  wire [18 : 0] cau_tagStore_104_D_IN;
  wire cau_tagStore_104_EN;

  // register cau_tagStore_105
  reg [18 : 0] cau_tagStore_105;
  wire [18 : 0] cau_tagStore_105_D_IN;
  wire cau_tagStore_105_EN;

  // register cau_tagStore_106
  reg [18 : 0] cau_tagStore_106;
  wire [18 : 0] cau_tagStore_106_D_IN;
  wire cau_tagStore_106_EN;

  // register cau_tagStore_107
  reg [18 : 0] cau_tagStore_107;
  wire [18 : 0] cau_tagStore_107_D_IN;
  wire cau_tagStore_107_EN;

  // register cau_tagStore_108
  reg [18 : 0] cau_tagStore_108;
  wire [18 : 0] cau_tagStore_108_D_IN;
  wire cau_tagStore_108_EN;

  // register cau_tagStore_109
  reg [18 : 0] cau_tagStore_109;
  wire [18 : 0] cau_tagStore_109_D_IN;
  wire cau_tagStore_109_EN;

  // register cau_tagStore_11
  reg [18 : 0] cau_tagStore_11;
  wire [18 : 0] cau_tagStore_11_D_IN;
  wire cau_tagStore_11_EN;

  // register cau_tagStore_110
  reg [18 : 0] cau_tagStore_110;
  wire [18 : 0] cau_tagStore_110_D_IN;
  wire cau_tagStore_110_EN;

  // register cau_tagStore_111
  reg [18 : 0] cau_tagStore_111;
  wire [18 : 0] cau_tagStore_111_D_IN;
  wire cau_tagStore_111_EN;

  // register cau_tagStore_112
  reg [18 : 0] cau_tagStore_112;
  wire [18 : 0] cau_tagStore_112_D_IN;
  wire cau_tagStore_112_EN;

  // register cau_tagStore_113
  reg [18 : 0] cau_tagStore_113;
  wire [18 : 0] cau_tagStore_113_D_IN;
  wire cau_tagStore_113_EN;

  // register cau_tagStore_114
  reg [18 : 0] cau_tagStore_114;
  wire [18 : 0] cau_tagStore_114_D_IN;
  wire cau_tagStore_114_EN;

  // register cau_tagStore_115
  reg [18 : 0] cau_tagStore_115;
  wire [18 : 0] cau_tagStore_115_D_IN;
  wire cau_tagStore_115_EN;

  // register cau_tagStore_116
  reg [18 : 0] cau_tagStore_116;
  wire [18 : 0] cau_tagStore_116_D_IN;
  wire cau_tagStore_116_EN;

  // register cau_tagStore_117
  reg [18 : 0] cau_tagStore_117;
  wire [18 : 0] cau_tagStore_117_D_IN;
  wire cau_tagStore_117_EN;

  // register cau_tagStore_118
  reg [18 : 0] cau_tagStore_118;
  wire [18 : 0] cau_tagStore_118_D_IN;
  wire cau_tagStore_118_EN;

  // register cau_tagStore_119
  reg [18 : 0] cau_tagStore_119;
  wire [18 : 0] cau_tagStore_119_D_IN;
  wire cau_tagStore_119_EN;

  // register cau_tagStore_12
  reg [18 : 0] cau_tagStore_12;
  wire [18 : 0] cau_tagStore_12_D_IN;
  wire cau_tagStore_12_EN;

  // register cau_tagStore_120
  reg [18 : 0] cau_tagStore_120;
  wire [18 : 0] cau_tagStore_120_D_IN;
  wire cau_tagStore_120_EN;

  // register cau_tagStore_121
  reg [18 : 0] cau_tagStore_121;
  wire [18 : 0] cau_tagStore_121_D_IN;
  wire cau_tagStore_121_EN;

  // register cau_tagStore_122
  reg [18 : 0] cau_tagStore_122;
  wire [18 : 0] cau_tagStore_122_D_IN;
  wire cau_tagStore_122_EN;

  // register cau_tagStore_123
  reg [18 : 0] cau_tagStore_123;
  wire [18 : 0] cau_tagStore_123_D_IN;
  wire cau_tagStore_123_EN;

  // register cau_tagStore_124
  reg [18 : 0] cau_tagStore_124;
  wire [18 : 0] cau_tagStore_124_D_IN;
  wire cau_tagStore_124_EN;

  // register cau_tagStore_125
  reg [18 : 0] cau_tagStore_125;
  wire [18 : 0] cau_tagStore_125_D_IN;
  wire cau_tagStore_125_EN;

  // register cau_tagStore_126
  reg [18 : 0] cau_tagStore_126;
  wire [18 : 0] cau_tagStore_126_D_IN;
  wire cau_tagStore_126_EN;

  // register cau_tagStore_127
  reg [18 : 0] cau_tagStore_127;
  wire [18 : 0] cau_tagStore_127_D_IN;
  wire cau_tagStore_127_EN;

  // register cau_tagStore_13
  reg [18 : 0] cau_tagStore_13;
  wire [18 : 0] cau_tagStore_13_D_IN;
  wire cau_tagStore_13_EN;

  // register cau_tagStore_14
  reg [18 : 0] cau_tagStore_14;
  wire [18 : 0] cau_tagStore_14_D_IN;
  wire cau_tagStore_14_EN;

  // register cau_tagStore_15
  reg [18 : 0] cau_tagStore_15;
  wire [18 : 0] cau_tagStore_15_D_IN;
  wire cau_tagStore_15_EN;

  // register cau_tagStore_16
  reg [18 : 0] cau_tagStore_16;
  wire [18 : 0] cau_tagStore_16_D_IN;
  wire cau_tagStore_16_EN;

  // register cau_tagStore_17
  reg [18 : 0] cau_tagStore_17;
  wire [18 : 0] cau_tagStore_17_D_IN;
  wire cau_tagStore_17_EN;

  // register cau_tagStore_18
  reg [18 : 0] cau_tagStore_18;
  wire [18 : 0] cau_tagStore_18_D_IN;
  wire cau_tagStore_18_EN;

  // register cau_tagStore_19
  reg [18 : 0] cau_tagStore_19;
  wire [18 : 0] cau_tagStore_19_D_IN;
  wire cau_tagStore_19_EN;

  // register cau_tagStore_2
  reg [18 : 0] cau_tagStore_2;
  wire [18 : 0] cau_tagStore_2_D_IN;
  wire cau_tagStore_2_EN;

  // register cau_tagStore_20
  reg [18 : 0] cau_tagStore_20;
  wire [18 : 0] cau_tagStore_20_D_IN;
  wire cau_tagStore_20_EN;

  // register cau_tagStore_21
  reg [18 : 0] cau_tagStore_21;
  wire [18 : 0] cau_tagStore_21_D_IN;
  wire cau_tagStore_21_EN;

  // register cau_tagStore_22
  reg [18 : 0] cau_tagStore_22;
  wire [18 : 0] cau_tagStore_22_D_IN;
  wire cau_tagStore_22_EN;

  // register cau_tagStore_23
  reg [18 : 0] cau_tagStore_23;
  wire [18 : 0] cau_tagStore_23_D_IN;
  wire cau_tagStore_23_EN;

  // register cau_tagStore_24
  reg [18 : 0] cau_tagStore_24;
  wire [18 : 0] cau_tagStore_24_D_IN;
  wire cau_tagStore_24_EN;

  // register cau_tagStore_25
  reg [18 : 0] cau_tagStore_25;
  wire [18 : 0] cau_tagStore_25_D_IN;
  wire cau_tagStore_25_EN;

  // register cau_tagStore_26
  reg [18 : 0] cau_tagStore_26;
  wire [18 : 0] cau_tagStore_26_D_IN;
  wire cau_tagStore_26_EN;

  // register cau_tagStore_27
  reg [18 : 0] cau_tagStore_27;
  wire [18 : 0] cau_tagStore_27_D_IN;
  wire cau_tagStore_27_EN;

  // register cau_tagStore_28
  reg [18 : 0] cau_tagStore_28;
  wire [18 : 0] cau_tagStore_28_D_IN;
  wire cau_tagStore_28_EN;

  // register cau_tagStore_29
  reg [18 : 0] cau_tagStore_29;
  wire [18 : 0] cau_tagStore_29_D_IN;
  wire cau_tagStore_29_EN;

  // register cau_tagStore_3
  reg [18 : 0] cau_tagStore_3;
  wire [18 : 0] cau_tagStore_3_D_IN;
  wire cau_tagStore_3_EN;

  // register cau_tagStore_30
  reg [18 : 0] cau_tagStore_30;
  wire [18 : 0] cau_tagStore_30_D_IN;
  wire cau_tagStore_30_EN;

  // register cau_tagStore_31
  reg [18 : 0] cau_tagStore_31;
  wire [18 : 0] cau_tagStore_31_D_IN;
  wire cau_tagStore_31_EN;

  // register cau_tagStore_32
  reg [18 : 0] cau_tagStore_32;
  wire [18 : 0] cau_tagStore_32_D_IN;
  wire cau_tagStore_32_EN;

  // register cau_tagStore_33
  reg [18 : 0] cau_tagStore_33;
  wire [18 : 0] cau_tagStore_33_D_IN;
  wire cau_tagStore_33_EN;

  // register cau_tagStore_34
  reg [18 : 0] cau_tagStore_34;
  wire [18 : 0] cau_tagStore_34_D_IN;
  wire cau_tagStore_34_EN;

  // register cau_tagStore_35
  reg [18 : 0] cau_tagStore_35;
  wire [18 : 0] cau_tagStore_35_D_IN;
  wire cau_tagStore_35_EN;

  // register cau_tagStore_36
  reg [18 : 0] cau_tagStore_36;
  wire [18 : 0] cau_tagStore_36_D_IN;
  wire cau_tagStore_36_EN;

  // register cau_tagStore_37
  reg [18 : 0] cau_tagStore_37;
  wire [18 : 0] cau_tagStore_37_D_IN;
  wire cau_tagStore_37_EN;

  // register cau_tagStore_38
  reg [18 : 0] cau_tagStore_38;
  wire [18 : 0] cau_tagStore_38_D_IN;
  wire cau_tagStore_38_EN;

  // register cau_tagStore_39
  reg [18 : 0] cau_tagStore_39;
  wire [18 : 0] cau_tagStore_39_D_IN;
  wire cau_tagStore_39_EN;

  // register cau_tagStore_4
  reg [18 : 0] cau_tagStore_4;
  wire [18 : 0] cau_tagStore_4_D_IN;
  wire cau_tagStore_4_EN;

  // register cau_tagStore_40
  reg [18 : 0] cau_tagStore_40;
  wire [18 : 0] cau_tagStore_40_D_IN;
  wire cau_tagStore_40_EN;

  // register cau_tagStore_41
  reg [18 : 0] cau_tagStore_41;
  wire [18 : 0] cau_tagStore_41_D_IN;
  wire cau_tagStore_41_EN;

  // register cau_tagStore_42
  reg [18 : 0] cau_tagStore_42;
  wire [18 : 0] cau_tagStore_42_D_IN;
  wire cau_tagStore_42_EN;

  // register cau_tagStore_43
  reg [18 : 0] cau_tagStore_43;
  wire [18 : 0] cau_tagStore_43_D_IN;
  wire cau_tagStore_43_EN;

  // register cau_tagStore_44
  reg [18 : 0] cau_tagStore_44;
  wire [18 : 0] cau_tagStore_44_D_IN;
  wire cau_tagStore_44_EN;

  // register cau_tagStore_45
  reg [18 : 0] cau_tagStore_45;
  wire [18 : 0] cau_tagStore_45_D_IN;
  wire cau_tagStore_45_EN;

  // register cau_tagStore_46
  reg [18 : 0] cau_tagStore_46;
  wire [18 : 0] cau_tagStore_46_D_IN;
  wire cau_tagStore_46_EN;

  // register cau_tagStore_47
  reg [18 : 0] cau_tagStore_47;
  wire [18 : 0] cau_tagStore_47_D_IN;
  wire cau_tagStore_47_EN;

  // register cau_tagStore_48
  reg [18 : 0] cau_tagStore_48;
  wire [18 : 0] cau_tagStore_48_D_IN;
  wire cau_tagStore_48_EN;

  // register cau_tagStore_49
  reg [18 : 0] cau_tagStore_49;
  wire [18 : 0] cau_tagStore_49_D_IN;
  wire cau_tagStore_49_EN;

  // register cau_tagStore_5
  reg [18 : 0] cau_tagStore_5;
  wire [18 : 0] cau_tagStore_5_D_IN;
  wire cau_tagStore_5_EN;

  // register cau_tagStore_50
  reg [18 : 0] cau_tagStore_50;
  wire [18 : 0] cau_tagStore_50_D_IN;
  wire cau_tagStore_50_EN;

  // register cau_tagStore_51
  reg [18 : 0] cau_tagStore_51;
  wire [18 : 0] cau_tagStore_51_D_IN;
  wire cau_tagStore_51_EN;

  // register cau_tagStore_52
  reg [18 : 0] cau_tagStore_52;
  wire [18 : 0] cau_tagStore_52_D_IN;
  wire cau_tagStore_52_EN;

  // register cau_tagStore_53
  reg [18 : 0] cau_tagStore_53;
  wire [18 : 0] cau_tagStore_53_D_IN;
  wire cau_tagStore_53_EN;

  // register cau_tagStore_54
  reg [18 : 0] cau_tagStore_54;
  wire [18 : 0] cau_tagStore_54_D_IN;
  wire cau_tagStore_54_EN;

  // register cau_tagStore_55
  reg [18 : 0] cau_tagStore_55;
  wire [18 : 0] cau_tagStore_55_D_IN;
  wire cau_tagStore_55_EN;

  // register cau_tagStore_56
  reg [18 : 0] cau_tagStore_56;
  wire [18 : 0] cau_tagStore_56_D_IN;
  wire cau_tagStore_56_EN;

  // register cau_tagStore_57
  reg [18 : 0] cau_tagStore_57;
  wire [18 : 0] cau_tagStore_57_D_IN;
  wire cau_tagStore_57_EN;

  // register cau_tagStore_58
  reg [18 : 0] cau_tagStore_58;
  wire [18 : 0] cau_tagStore_58_D_IN;
  wire cau_tagStore_58_EN;

  // register cau_tagStore_59
  reg [18 : 0] cau_tagStore_59;
  wire [18 : 0] cau_tagStore_59_D_IN;
  wire cau_tagStore_59_EN;

  // register cau_tagStore_6
  reg [18 : 0] cau_tagStore_6;
  wire [18 : 0] cau_tagStore_6_D_IN;
  wire cau_tagStore_6_EN;

  // register cau_tagStore_60
  reg [18 : 0] cau_tagStore_60;
  wire [18 : 0] cau_tagStore_60_D_IN;
  wire cau_tagStore_60_EN;

  // register cau_tagStore_61
  reg [18 : 0] cau_tagStore_61;
  wire [18 : 0] cau_tagStore_61_D_IN;
  wire cau_tagStore_61_EN;

  // register cau_tagStore_62
  reg [18 : 0] cau_tagStore_62;
  wire [18 : 0] cau_tagStore_62_D_IN;
  wire cau_tagStore_62_EN;

  // register cau_tagStore_63
  reg [18 : 0] cau_tagStore_63;
  wire [18 : 0] cau_tagStore_63_D_IN;
  wire cau_tagStore_63_EN;

  // register cau_tagStore_64
  reg [18 : 0] cau_tagStore_64;
  wire [18 : 0] cau_tagStore_64_D_IN;
  wire cau_tagStore_64_EN;

  // register cau_tagStore_65
  reg [18 : 0] cau_tagStore_65;
  wire [18 : 0] cau_tagStore_65_D_IN;
  wire cau_tagStore_65_EN;

  // register cau_tagStore_66
  reg [18 : 0] cau_tagStore_66;
  wire [18 : 0] cau_tagStore_66_D_IN;
  wire cau_tagStore_66_EN;

  // register cau_tagStore_67
  reg [18 : 0] cau_tagStore_67;
  wire [18 : 0] cau_tagStore_67_D_IN;
  wire cau_tagStore_67_EN;

  // register cau_tagStore_68
  reg [18 : 0] cau_tagStore_68;
  wire [18 : 0] cau_tagStore_68_D_IN;
  wire cau_tagStore_68_EN;

  // register cau_tagStore_69
  reg [18 : 0] cau_tagStore_69;
  wire [18 : 0] cau_tagStore_69_D_IN;
  wire cau_tagStore_69_EN;

  // register cau_tagStore_7
  reg [18 : 0] cau_tagStore_7;
  wire [18 : 0] cau_tagStore_7_D_IN;
  wire cau_tagStore_7_EN;

  // register cau_tagStore_70
  reg [18 : 0] cau_tagStore_70;
  wire [18 : 0] cau_tagStore_70_D_IN;
  wire cau_tagStore_70_EN;

  // register cau_tagStore_71
  reg [18 : 0] cau_tagStore_71;
  wire [18 : 0] cau_tagStore_71_D_IN;
  wire cau_tagStore_71_EN;

  // register cau_tagStore_72
  reg [18 : 0] cau_tagStore_72;
  wire [18 : 0] cau_tagStore_72_D_IN;
  wire cau_tagStore_72_EN;

  // register cau_tagStore_73
  reg [18 : 0] cau_tagStore_73;
  wire [18 : 0] cau_tagStore_73_D_IN;
  wire cau_tagStore_73_EN;

  // register cau_tagStore_74
  reg [18 : 0] cau_tagStore_74;
  wire [18 : 0] cau_tagStore_74_D_IN;
  wire cau_tagStore_74_EN;

  // register cau_tagStore_75
  reg [18 : 0] cau_tagStore_75;
  wire [18 : 0] cau_tagStore_75_D_IN;
  wire cau_tagStore_75_EN;

  // register cau_tagStore_76
  reg [18 : 0] cau_tagStore_76;
  wire [18 : 0] cau_tagStore_76_D_IN;
  wire cau_tagStore_76_EN;

  // register cau_tagStore_77
  reg [18 : 0] cau_tagStore_77;
  wire [18 : 0] cau_tagStore_77_D_IN;
  wire cau_tagStore_77_EN;

  // register cau_tagStore_78
  reg [18 : 0] cau_tagStore_78;
  wire [18 : 0] cau_tagStore_78_D_IN;
  wire cau_tagStore_78_EN;

  // register cau_tagStore_79
  reg [18 : 0] cau_tagStore_79;
  wire [18 : 0] cau_tagStore_79_D_IN;
  wire cau_tagStore_79_EN;

  // register cau_tagStore_8
  reg [18 : 0] cau_tagStore_8;
  wire [18 : 0] cau_tagStore_8_D_IN;
  wire cau_tagStore_8_EN;

  // register cau_tagStore_80
  reg [18 : 0] cau_tagStore_80;
  wire [18 : 0] cau_tagStore_80_D_IN;
  wire cau_tagStore_80_EN;

  // register cau_tagStore_81
  reg [18 : 0] cau_tagStore_81;
  wire [18 : 0] cau_tagStore_81_D_IN;
  wire cau_tagStore_81_EN;

  // register cau_tagStore_82
  reg [18 : 0] cau_tagStore_82;
  wire [18 : 0] cau_tagStore_82_D_IN;
  wire cau_tagStore_82_EN;

  // register cau_tagStore_83
  reg [18 : 0] cau_tagStore_83;
  wire [18 : 0] cau_tagStore_83_D_IN;
  wire cau_tagStore_83_EN;

  // register cau_tagStore_84
  reg [18 : 0] cau_tagStore_84;
  wire [18 : 0] cau_tagStore_84_D_IN;
  wire cau_tagStore_84_EN;

  // register cau_tagStore_85
  reg [18 : 0] cau_tagStore_85;
  wire [18 : 0] cau_tagStore_85_D_IN;
  wire cau_tagStore_85_EN;

  // register cau_tagStore_86
  reg [18 : 0] cau_tagStore_86;
  wire [18 : 0] cau_tagStore_86_D_IN;
  wire cau_tagStore_86_EN;

  // register cau_tagStore_87
  reg [18 : 0] cau_tagStore_87;
  wire [18 : 0] cau_tagStore_87_D_IN;
  wire cau_tagStore_87_EN;

  // register cau_tagStore_88
  reg [18 : 0] cau_tagStore_88;
  wire [18 : 0] cau_tagStore_88_D_IN;
  wire cau_tagStore_88_EN;

  // register cau_tagStore_89
  reg [18 : 0] cau_tagStore_89;
  wire [18 : 0] cau_tagStore_89_D_IN;
  wire cau_tagStore_89_EN;

  // register cau_tagStore_9
  reg [18 : 0] cau_tagStore_9;
  wire [18 : 0] cau_tagStore_9_D_IN;
  wire cau_tagStore_9_EN;

  // register cau_tagStore_90
  reg [18 : 0] cau_tagStore_90;
  wire [18 : 0] cau_tagStore_90_D_IN;
  wire cau_tagStore_90_EN;

  // register cau_tagStore_91
  reg [18 : 0] cau_tagStore_91;
  wire [18 : 0] cau_tagStore_91_D_IN;
  wire cau_tagStore_91_EN;

  // register cau_tagStore_92
  reg [18 : 0] cau_tagStore_92;
  wire [18 : 0] cau_tagStore_92_D_IN;
  wire cau_tagStore_92_EN;

  // register cau_tagStore_93
  reg [18 : 0] cau_tagStore_93;
  wire [18 : 0] cau_tagStore_93_D_IN;
  wire cau_tagStore_93_EN;

  // register cau_tagStore_94
  reg [18 : 0] cau_tagStore_94;
  wire [18 : 0] cau_tagStore_94_D_IN;
  wire cau_tagStore_94_EN;

  // register cau_tagStore_95
  reg [18 : 0] cau_tagStore_95;
  wire [18 : 0] cau_tagStore_95_D_IN;
  wire cau_tagStore_95_EN;

  // register cau_tagStore_96
  reg [18 : 0] cau_tagStore_96;
  wire [18 : 0] cau_tagStore_96_D_IN;
  wire cau_tagStore_96_EN;

  // register cau_tagStore_97
  reg [18 : 0] cau_tagStore_97;
  wire [18 : 0] cau_tagStore_97_D_IN;
  wire cau_tagStore_97_EN;

  // register cau_tagStore_98
  reg [18 : 0] cau_tagStore_98;
  wire [18 : 0] cau_tagStore_98_D_IN;
  wire cau_tagStore_98_EN;

  // register cau_tagStore_99
  reg [18 : 0] cau_tagStore_99;
  wire [18 : 0] cau_tagStore_99_D_IN;
  wire cau_tagStore_99_EN;

  // register cau_validStore
  reg [127 : 0] cau_validStore;
  wire [127 : 0] cau_validStore_D_IN;
  wire cau_validStore_EN;

  // register currReqQ_rv
  reg [67 : 0] currReqQ_rv;
  wire [67 : 0] currReqQ_rv_D_IN;
  wire currReqQ_rv_EN;

  // register cyc
  reg [31 : 0] cyc;
  wire [31 : 0] cyc_D_IN;
  wire cyc_EN;

  // register doFlush_state
  reg doFlush_state;
  wire doFlush_state_D_IN, doFlush_state_EN;

  // register doInvalidate_state
  reg doInvalidate_state;
  wire doInvalidate_state_D_IN, doInvalidate_state_EN;

  // register doPassthrough
  reg doPassthrough;
  wire doPassthrough_D_IN, doPassthrough_EN;

  // register flushCounter
  reg [7 : 0] flushCounter;
  wire [7 : 0] flushCounter_D_IN;
  wire flushCounter_EN;

  // register hitQ_rv
  reg [32 : 0] hitQ_rv;
  wire [32 : 0] hitQ_rv_D_IN;
  wire hitQ_rv_EN;

  // register state
  reg [1 : 0] state;
  reg [1 : 0] state_D_IN;
  wire state_EN;

  // ports of submodule cau_dataStore_memory
  reg [511 : 0] cau_dataStore_memory_DI;
  reg [63 : 0] cau_dataStore_memory_WE;
  reg [6 : 0] cau_dataStore_memory_ADDR;
  wire [511 : 0] cau_dataStore_memory_DO;
  wire cau_dataStore_memory_EN;

  // ports of submodule cau_dataStore_serverAdapter_outData_beforeDeq
  wire cau_dataStore_serverAdapter_outData_beforeDeq_D_IN,
       cau_dataStore_serverAdapter_outData_beforeDeq_EN,
       cau_dataStore_serverAdapter_outData_beforeDeq_Q_OUT;

  // ports of submodule cau_dataStore_serverAdapter_outData_beforeEnq
  wire cau_dataStore_serverAdapter_outData_beforeEnq_D_IN,
       cau_dataStore_serverAdapter_outData_beforeEnq_EN,
       cau_dataStore_serverAdapter_outData_beforeEnq_Q_OUT;

  // ports of submodule cau_dataStore_serverAdapter_outData_ff
  wire [511 : 0] cau_dataStore_serverAdapter_outData_ff_D_IN,
		 cau_dataStore_serverAdapter_outData_ff_D_OUT;
  wire cau_dataStore_serverAdapter_outData_ff_CLR,
       cau_dataStore_serverAdapter_outData_ff_DEQ,
       cau_dataStore_serverAdapter_outData_ff_EMPTY_N,
       cau_dataStore_serverAdapter_outData_ff_ENQ,
       cau_dataStore_serverAdapter_outData_ff_FULL_N;

  // ports of submodule cau_dirtyStore_memory
  reg [6 : 0] cau_dirtyStore_memory_ADDR;
  reg cau_dirtyStore_memory_DI, cau_dirtyStore_memory_WE;
  wire cau_dirtyStore_memory_DO, cau_dirtyStore_memory_EN;

  // ports of submodule cau_dirtyStore_serverAdapter_outData_beforeDeq
  wire cau_dirtyStore_serverAdapter_outData_beforeDeq_D_IN,
       cau_dirtyStore_serverAdapter_outData_beforeDeq_EN,
       cau_dirtyStore_serverAdapter_outData_beforeDeq_Q_OUT;

  // ports of submodule cau_dirtyStore_serverAdapter_outData_beforeEnq
  wire cau_dirtyStore_serverAdapter_outData_beforeEnq_D_IN,
       cau_dirtyStore_serverAdapter_outData_beforeEnq_EN,
       cau_dirtyStore_serverAdapter_outData_beforeEnq_Q_OUT;

  // ports of submodule cau_dirtyStore_serverAdapter_outData_ff
  wire cau_dirtyStore_serverAdapter_outData_ff_CLR,
       cau_dirtyStore_serverAdapter_outData_ff_DEQ,
       cau_dirtyStore_serverAdapter_outData_ff_D_IN,
       cau_dirtyStore_serverAdapter_outData_ff_D_OUT,
       cau_dirtyStore_serverAdapter_outData_ff_EMPTY_N,
       cau_dirtyStore_serverAdapter_outData_ff_ENQ,
       cau_dirtyStore_serverAdapter_outData_ff_FULL_N;

  // ports of submodule cau_tagFifo
  wire [18 : 0] cau_tagFifo_D_IN, cau_tagFifo_D_OUT;
  wire cau_tagFifo_CLR,
       cau_tagFifo_DEQ,
       cau_tagFifo_EMPTY_N,
       cau_tagFifo_ENQ,
       cau_tagFifo_FULL_N;

  // ports of submodule flushIndexQ
  wire [6 : 0] flushIndexQ_D_IN, flushIndexQ_D_OUT;
  wire flushIndexQ_CLR,
       flushIndexQ_DEQ,
       flushIndexQ_EMPTY_N,
       flushIndexQ_ENQ,
       flushIndexQ_FULL_N;

  // ports of submodule lineReqQ
  reg [546 : 0] lineReqQ_D_IN;
  wire [546 : 0] lineReqQ_D_OUT;
  wire lineReqQ_CLR,
       lineReqQ_DEQ,
       lineReqQ_EMPTY_N,
       lineReqQ_ENQ,
       lineReqQ_FULL_N;

  // ports of submodule lineRespQ
  wire [511 : 0] lineRespQ_D_IN, lineRespQ_D_OUT;
  wire lineRespQ_CLR,
       lineRespQ_DEQ,
       lineRespQ_EMPTY_N,
       lineRespQ_ENQ,
       lineRespQ_FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_putFromProc,
       WILL_FIRE_RL_flushOutResponses,
       WILL_FIRE_RL_flushThroughCache,
       WILL_FIRE_RL_handleBusPassthrough,
       WILL_FIRE_RL_handleCAUResponse,
       WILL_FIRE_RL_handleWriteback,
       WILL_FIRE_RL_startPassthrough;

  // inputs to muxes for submodule ports
  reg [18 : 0] MUX_cau_tagFifo_enq_1__VAL_1;
  wire [546 : 0] MUX_lineReqQ_enq_1__VAL_2,
		 MUX_lineReqQ_enq_1__VAL_3,
		 MUX_lineReqQ_enq_1__VAL_4,
		 MUX_lineReqQ_enq_1__VAL_5;
  wire [511 : 0] MUX_cau_dataStore_memory_put_3__VAL_1,
		 MUX_cau_dataStore_memory_put_3__VAL_3;
  wire [127 : 0] MUX_cau_validStore_write_1__VAL_1;
  wire [63 : 0] MUX_cau_dataStore_memory_put_1__VAL_1;
  wire [32 : 0] MUX_hitQ_rv_port0__write_1__VAL_1,
		MUX_hitQ_rv_port0__write_1__VAL_2,
		MUX_hitQ_rv_port0__write_1__VAL_3;
  wire [7 : 0] MUX_flushCounter_write_1__VAL_1;
  wire [1 : 0] MUX_cau_dataStore_serverAdapter_writeWithResp_wset_1__VAL_1,
	       MUX_cau_dirtyStore_serverAdapter_writeWithResp_wset_1__VAL_1,
	       MUX_state_write_1__VAL_1,
	       MUX_state_write_1__VAL_2;
  wire MUX_cau_dataStore_memory_put_1__SEL_2,
       MUX_cau_dataStore_memory_put_1__SEL_3,
       MUX_cau_dataStore_memory_put_3__SEL_1,
       MUX_cau_dirtyStore_memory_put_1__VAL_1,
       MUX_cau_validStore_write_1__SEL_2,
       MUX_doPassthrough_write_1__SEL_1,
       MUX_hitQ_rv_port0__write_1__SEL_1,
       MUX_hitQ_rv_port0__write_1__SEL_2,
       MUX_lineReqQ_enq_1__SEL_1,
       MUX_lineReqQ_enq_1__SEL_2,
       MUX_lineReqQ_enq_1__SEL_3,
       MUX_state_write_1__SEL_3;

  // remaining internal signals
  reg [31 : 0] CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1,
	       word__h49993;
  reg [18 : 0] tag__h68482;
  reg SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278,
      SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941;
  wire [511 : 0] IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d934,
		 cd_64__h69028,
		 x_data__h37390,
		 x_data__h47829;
  wire [447 : 0] IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d929;
  wire [383 : 0] IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d924;
  wire [319 : 0] IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d919;
  wire [255 : 0] IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d914;
  wire [191 : 0] IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d909;
  wire [127 : 0] IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d904;
  wire [63 : 0] data_ofs__h69030, wb_64__h69061, wb_ofs__h69062, x1__h69050;
  wire [31 : 0] mask__h63552, n__h64248, x__h64270, y__h64271, y__h64272;
  wire [29 : 0] x_addr__h37389, x_addr__h49646, x_addr__h49685;
  wire [2 : 0] b__h21025,
	       b__h22661,
	       cau_dataStore_serverAdapter_cnt_6_PLUS_IF_cau__ETC___d22,
	       cau_dirtyStore_serverAdapter_cnt_8_PLUS_IF_cau_ETC___d74;
  wire IF_cau_dirtyStore_serverAdapter_outData_ff_i_n_ETC___d127,
       IF_cau_dirtyStore_serverAdapter_outData_ff_i_n_ETC___d138,
       IF_flushCounter_45_BIT_7_46_THEN_lineReqQ_i_no_ETC___d289,
       NOT_putFromProc_passthrough_36_AND_putFromProc_ETC___d972,
       SEL_ARR_cau_tagStore_0_98_cau_tagStore_1_99_ca_ETC___d940,
       cau_dataStore_serverAdapter_cnt_6_SLT_3___d281,
       cau_dataStore_serverAdapter_outData_beforeDeq__ETC___d462,
       cau_dirtyStore_serverAdapter_cnt_8_SLT_3___d280,
       cau_dirtyStore_serverAdapter_outData_beforeDeq_ETC___d134,
       cau_dirtyStore_serverAdapter_outData_beforeDeq_ETC___d468,
       cau_tagFifo_i_notEmpty__22_AND_IF_cau_dirtySto_ETC___d131;

  // action method putFromProc
  assign RDY_putFromProc =
	     CAN_FIRE_putFromProc && !MUX_cau_dataStore_memory_put_1__SEL_3 ;
  assign CAN_FIRE_putFromProc =
	     !doFlush_state && !doPassthrough &&
	     !currReqQ_rv_port1__read[67] &&
	     cau_dirtyStore_serverAdapter_cnt_8_SLT_3___d280 &&
	     cau_dataStore_serverAdapter_cnt_6_SLT_3___d281 &&
	     cau_tagFifo_FULL_N ;

  // actionvalue method getToProc
  assign getToProc = hitQ_rv_port1__read[31:0] ;
  assign RDY_getToProc = hitQ_rv_port1__read[32] ;

  // actionvalue method getToMem
  assign getToMem = lineReqQ_D_OUT ;
  assign RDY_getToMem = lineReqQ_EMPTY_N ;

  // action method putFromMem
  assign RDY_putFromMem = lineRespQ_FULL_N ;

  // action method invalidateLines
  assign RDY_invalidateLines = 1'd1 ;

  // action method putFlushRequest
  assign RDY_putFlushRequest = 1'd1 ;

  // action method blockTillFlushDone
  assign RDY_blockTillFlushDone =
	     state == 2'd0 && doFlush_state && flushCounter[7] &&
	     flushCounter[0] &&
	     lineRespQ_EMPTY_N ;

  // submodule cau_dataStore_memory
  BRAM1BE #(.PIPELINED(1'd1),
	    .ADDR_WIDTH(32'd7),
	    .DATA_WIDTH(32'd512),
	    .CHUNKSIZE(32'd8),
	    .WE_WIDTH(32'd64),
	    .MEMSIZE(8'd128)) cau_dataStore_memory(.CLK(CLK),
						   .ADDR(cau_dataStore_memory_ADDR),
						   .DI(cau_dataStore_memory_DI),
						   .WE(cau_dataStore_memory_WE),
						   .EN(cau_dataStore_memory_EN),
						   .DO(cau_dataStore_memory_DO));

  // submodule cau_dataStore_serverAdapter_outData_beforeDeq
  RevertReg #(.width(32'd1),
	      .init(1'd1)) cau_dataStore_serverAdapter_outData_beforeDeq(.CLK(CLK),
									 .D_IN(cau_dataStore_serverAdapter_outData_beforeDeq_D_IN),
									 .EN(cau_dataStore_serverAdapter_outData_beforeDeq_EN),
									 .Q_OUT(cau_dataStore_serverAdapter_outData_beforeDeq_Q_OUT));

  // submodule cau_dataStore_serverAdapter_outData_beforeEnq
  RevertReg #(.width(32'd1),
	      .init(1'd1)) cau_dataStore_serverAdapter_outData_beforeEnq(.CLK(CLK),
									 .D_IN(cau_dataStore_serverAdapter_outData_beforeEnq_D_IN),
									 .EN(cau_dataStore_serverAdapter_outData_beforeEnq_EN),
									 .Q_OUT(cau_dataStore_serverAdapter_outData_beforeEnq_Q_OUT));

  // submodule cau_dataStore_serverAdapter_outData_ff
  SizedFIFO #(.p1width(32'd512),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(1'd0)) cau_dataStore_serverAdapter_outData_ff(.RST(RST_N),
								     .CLK(CLK),
								     .D_IN(cau_dataStore_serverAdapter_outData_ff_D_IN),
								     .ENQ(cau_dataStore_serverAdapter_outData_ff_ENQ),
								     .DEQ(cau_dataStore_serverAdapter_outData_ff_DEQ),
								     .CLR(cau_dataStore_serverAdapter_outData_ff_CLR),
								     .D_OUT(cau_dataStore_serverAdapter_outData_ff_D_OUT),
								     .FULL_N(cau_dataStore_serverAdapter_outData_ff_FULL_N),
								     .EMPTY_N(cau_dataStore_serverAdapter_outData_ff_EMPTY_N));

  // submodule cau_dirtyStore_memory
  BRAM1 #(.PIPELINED(1'd1),
	  .ADDR_WIDTH(32'd7),
	  .DATA_WIDTH(32'd1),
	  .MEMSIZE(8'd128)) cau_dirtyStore_memory(.CLK(CLK),
						  .ADDR(cau_dirtyStore_memory_ADDR),
						  .DI(cau_dirtyStore_memory_DI),
						  .WE(cau_dirtyStore_memory_WE),
						  .EN(cau_dirtyStore_memory_EN),
						  .DO(cau_dirtyStore_memory_DO));

  // submodule cau_dirtyStore_serverAdapter_outData_beforeDeq
  RevertReg #(.width(32'd1),
	      .init(1'd1)) cau_dirtyStore_serverAdapter_outData_beforeDeq(.CLK(CLK),
									  .D_IN(cau_dirtyStore_serverAdapter_outData_beforeDeq_D_IN),
									  .EN(cau_dirtyStore_serverAdapter_outData_beforeDeq_EN),
									  .Q_OUT(cau_dirtyStore_serverAdapter_outData_beforeDeq_Q_OUT));

  // submodule cau_dirtyStore_serverAdapter_outData_beforeEnq
  RevertReg #(.width(32'd1),
	      .init(1'd1)) cau_dirtyStore_serverAdapter_outData_beforeEnq(.CLK(CLK),
									  .D_IN(cau_dirtyStore_serverAdapter_outData_beforeEnq_D_IN),
									  .EN(cau_dirtyStore_serverAdapter_outData_beforeEnq_EN),
									  .Q_OUT(cau_dirtyStore_serverAdapter_outData_beforeEnq_Q_OUT));

  // submodule cau_dirtyStore_serverAdapter_outData_ff
  SizedFIFO #(.p1width(32'd1),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(1'd0)) cau_dirtyStore_serverAdapter_outData_ff(.RST(RST_N),
								      .CLK(CLK),
								      .D_IN(cau_dirtyStore_serverAdapter_outData_ff_D_IN),
								      .ENQ(cau_dirtyStore_serverAdapter_outData_ff_ENQ),
								      .DEQ(cau_dirtyStore_serverAdapter_outData_ff_DEQ),
								      .CLR(cau_dirtyStore_serverAdapter_outData_ff_CLR),
								      .D_OUT(cau_dirtyStore_serverAdapter_outData_ff_D_OUT),
								      .FULL_N(cau_dirtyStore_serverAdapter_outData_ff_FULL_N),
								      .EMPTY_N(cau_dirtyStore_serverAdapter_outData_ff_EMPTY_N));

  // submodule cau_tagFifo
  FIFO2 #(.width(32'd19), .guarded(1'd1)) cau_tagFifo(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(cau_tagFifo_D_IN),
						      .ENQ(cau_tagFifo_ENQ),
						      .DEQ(cau_tagFifo_DEQ),
						      .CLR(cau_tagFifo_CLR),
						      .D_OUT(cau_tagFifo_D_OUT),
						      .FULL_N(cau_tagFifo_FULL_N),
						      .EMPTY_N(cau_tagFifo_EMPTY_N));

  // submodule flushIndexQ
  FIFO2 #(.width(32'd7), .guarded(1'd1)) flushIndexQ(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(flushIndexQ_D_IN),
						     .ENQ(flushIndexQ_ENQ),
						     .DEQ(flushIndexQ_DEQ),
						     .CLR(flushIndexQ_CLR),
						     .D_OUT(flushIndexQ_D_OUT),
						     .FULL_N(flushIndexQ_FULL_N),
						     .EMPTY_N(flushIndexQ_EMPTY_N));

  // submodule lineReqQ
  FIFO2 #(.width(32'd547), .guarded(1'd1)) lineReqQ(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(lineReqQ_D_IN),
						    .ENQ(lineReqQ_ENQ),
						    .DEQ(lineReqQ_DEQ),
						    .CLR(lineReqQ_CLR),
						    .D_OUT(lineReqQ_D_OUT),
						    .FULL_N(lineReqQ_FULL_N),
						    .EMPTY_N(lineReqQ_EMPTY_N));

  // submodule lineRespQ
  FIFO2 #(.width(32'd512), .guarded(1'd1)) lineRespQ(.RST(RST_N),
						     .CLK(CLK),
						     .D_IN(lineRespQ_D_IN),
						     .ENQ(lineRespQ_ENQ),
						     .DEQ(lineRespQ_DEQ),
						     .CLR(lineRespQ_CLR),
						     .D_OUT(lineRespQ_D_OUT),
						     .FULL_N(lineRespQ_FULL_N),
						     .EMPTY_N(lineRespQ_EMPTY_N));

  // rule RL_startPassthrough
  assign WILL_FIRE_RL_startPassthrough =
	     currReqQ_rv[67] && lineReqQ_FULL_N && state == 2'd0 &&
	     doPassthrough &&
	     !doFlush_state &&
	     !doInvalidate_state ;

  // rule RL_handleBusPassthrough
  assign WILL_FIRE_RL_handleBusPassthrough =
	     lineRespQ_EMPTY_N && !hitQ_rv[32] && state == 2'd3 ;

  // rule RL_handleWriteback
  assign WILL_FIRE_RL_handleWriteback =
	     currReqQ_rv[67] && lineReqQ_FULL_N && state == 2'd1 ;

  // rule RL_flushOutResponses
  assign WILL_FIRE_RL_flushOutResponses =
	     cau_dirtyStore_serverAdapter_outData_beforeDeq_ETC___d134 &&
	     state == 2'd0 &&
	     doFlush_state ;

  // rule RL_flushThroughCache
  assign WILL_FIRE_RL_flushThroughCache =
	     IF_flushCounter_45_BIT_7_46_THEN_lineReqQ_i_no_ETC___d289 &&
	     state == 2'd0 &&
	     doFlush_state &&
	     (!flushCounter[7] || !flushCounter[0]) &&
	     !WILL_FIRE_RL_flushOutResponses ;

  // rule RL_handleCAUResponse
  assign WILL_FIRE_RL_handleCAUResponse =
	     currReqQ_rv[67] &&
	     (currReqQ_rv[0] ?
		currReqQ_rv[66:63] != 4'd0 ||
		cau_dataStore_serverAdapter_outData_beforeDeq__ETC___d462 :
		cau_dirtyStore_serverAdapter_outData_beforeDeq_ETC___d468) &&
	     state == 2'd0 &&
	     !doFlush_state &&
	     !doInvalidate_state &&
	     !doPassthrough ;

  // inputs to muxes for submodule ports
  assign MUX_cau_dataStore_memory_put_1__SEL_2 =
	     WILL_FIRE_RL_flushThroughCache && !flushCounter[7] &&
	     SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 ;
  assign MUX_cau_dataStore_memory_put_1__SEL_3 =
	     currReqQ_rv[67] &&
	     cau_dirtyStore_serverAdapter_cnt_8_SLT_3___d280 &&
	     cau_dataStore_serverAdapter_cnt_6_SLT_3___d281 &&
	     lineRespQ_EMPTY_N &&
	     (currReqQ_rv[66:63] != 4'd0 || !hitQ_rv[32]) &&
	     state == 2'd2 ;
  assign MUX_cau_dataStore_memory_put_3__SEL_1 =
	     EN_putFromProc && !putFromProc_passthrough ;
  assign MUX_cau_validStore_write_1__SEL_2 =
	     state == 2'd0 && !doFlush_state && doInvalidate_state ;
  assign MUX_doPassthrough_write_1__SEL_1 =
	     EN_putFromProc && putFromProc_passthrough ;
  assign MUX_hitQ_rv_port0__write_1__SEL_1 =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[66:63] == 4'd0 ;
  assign MUX_hitQ_rv_port0__write_1__SEL_2 =
	     WILL_FIRE_RL_handleCAUResponse && currReqQ_rv[0] &&
	     currReqQ_rv[66:63] == 4'd0 ;
  assign MUX_lineReqQ_enq_1__SEL_1 =
	     WILL_FIRE_RL_flushThroughCache && flushCounter[7] ;
  assign MUX_lineReqQ_enq_1__SEL_2 =
	     WILL_FIRE_RL_handleCAUResponse && !currReqQ_rv[0] ;
  assign MUX_lineReqQ_enq_1__SEL_3 =
	     WILL_FIRE_RL_flushOutResponses &&
	     IF_cau_dirtyStore_serverAdapter_outData_ff_i_n_ETC___d138 ;
  assign MUX_state_write_1__SEL_3 =
	     MUX_cau_dataStore_memory_put_1__SEL_3 ||
	     WILL_FIRE_RL_handleBusPassthrough ;
  assign MUX_cau_dataStore_memory_put_1__VAL_1 =
	     (SEL_ARR_cau_tagStore_0_98_cau_tagStore_1_99_ca_ETC___d940 &&
	      SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941) ?
	       ((putFromProc_e[65:62] == 4'd0) ? 64'h0 : x1__h69050) :
	       64'h0 ;
  assign MUX_cau_dataStore_memory_put_3__VAL_1 =
	     cd_64__h69028 << data_ofs__h69030 ;
  assign MUX_cau_dataStore_memory_put_3__VAL_3 =
	     (currReqQ_rv[66:63] == 4'd0) ?
	       lineRespQ_D_OUT :
	       IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d934 ;
  assign MUX_cau_dataStore_serverAdapter_writeWithResp_wset_1__VAL_1 =
	     (SEL_ARR_cau_tagStore_0_98_cau_tagStore_1_99_ca_ETC___d940 &&
	      SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941) ?
	       ((putFromProc_e[65:62] == 4'd0) ?
		  2'd1 :
		  { x1__h69050 != 64'd0, x1__h69050 == 64'd0 }) :
	       2'd1 ;
  assign MUX_cau_dirtyStore_memory_put_1__VAL_1 =
	     SEL_ARR_cau_tagStore_0_98_cau_tagStore_1_99_ca_ETC___d940 &&
	     SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 &&
	     putFromProc_e[65:62] != 4'd0 ;
  assign MUX_cau_dirtyStore_serverAdapter_writeWithResp_wset_1__VAL_1 =
	     (SEL_ARR_cau_tagStore_0_98_cau_tagStore_1_99_ca_ETC___d940 &&
	      SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941) ?
	       ((putFromProc_e[65:62] == 4'd0) ? 2'd0 : 2'd2) :
	       2'd0 ;
  always@(flushCounter or
	  cau_tagStore_0 or
	  cau_tagStore_1 or
	  cau_tagStore_2 or
	  cau_tagStore_3 or
	  cau_tagStore_4 or
	  cau_tagStore_5 or
	  cau_tagStore_6 or
	  cau_tagStore_7 or
	  cau_tagStore_8 or
	  cau_tagStore_9 or
	  cau_tagStore_10 or
	  cau_tagStore_11 or
	  cau_tagStore_12 or
	  cau_tagStore_13 or
	  cau_tagStore_14 or
	  cau_tagStore_15 or
	  cau_tagStore_16 or
	  cau_tagStore_17 or
	  cau_tagStore_18 or
	  cau_tagStore_19 or
	  cau_tagStore_20 or
	  cau_tagStore_21 or
	  cau_tagStore_22 or
	  cau_tagStore_23 or
	  cau_tagStore_24 or
	  cau_tagStore_25 or
	  cau_tagStore_26 or
	  cau_tagStore_27 or
	  cau_tagStore_28 or
	  cau_tagStore_29 or
	  cau_tagStore_30 or
	  cau_tagStore_31 or
	  cau_tagStore_32 or
	  cau_tagStore_33 or
	  cau_tagStore_34 or
	  cau_tagStore_35 or
	  cau_tagStore_36 or
	  cau_tagStore_37 or
	  cau_tagStore_38 or
	  cau_tagStore_39 or
	  cau_tagStore_40 or
	  cau_tagStore_41 or
	  cau_tagStore_42 or
	  cau_tagStore_43 or
	  cau_tagStore_44 or
	  cau_tagStore_45 or
	  cau_tagStore_46 or
	  cau_tagStore_47 or
	  cau_tagStore_48 or
	  cau_tagStore_49 or
	  cau_tagStore_50 or
	  cau_tagStore_51 or
	  cau_tagStore_52 or
	  cau_tagStore_53 or
	  cau_tagStore_54 or
	  cau_tagStore_55 or
	  cau_tagStore_56 or
	  cau_tagStore_57 or
	  cau_tagStore_58 or
	  cau_tagStore_59 or
	  cau_tagStore_60 or
	  cau_tagStore_61 or
	  cau_tagStore_62 or
	  cau_tagStore_63 or
	  cau_tagStore_64 or
	  cau_tagStore_65 or
	  cau_tagStore_66 or
	  cau_tagStore_67 or
	  cau_tagStore_68 or
	  cau_tagStore_69 or
	  cau_tagStore_70 or
	  cau_tagStore_71 or
	  cau_tagStore_72 or
	  cau_tagStore_73 or
	  cau_tagStore_74 or
	  cau_tagStore_75 or
	  cau_tagStore_76 or
	  cau_tagStore_77 or
	  cau_tagStore_78 or
	  cau_tagStore_79 or
	  cau_tagStore_80 or
	  cau_tagStore_81 or
	  cau_tagStore_82 or
	  cau_tagStore_83 or
	  cau_tagStore_84 or
	  cau_tagStore_85 or
	  cau_tagStore_86 or
	  cau_tagStore_87 or
	  cau_tagStore_88 or
	  cau_tagStore_89 or
	  cau_tagStore_90 or
	  cau_tagStore_91 or
	  cau_tagStore_92 or
	  cau_tagStore_93 or
	  cau_tagStore_94 or
	  cau_tagStore_95 or
	  cau_tagStore_96 or
	  cau_tagStore_97 or
	  cau_tagStore_98 or
	  cau_tagStore_99 or
	  cau_tagStore_100 or
	  cau_tagStore_101 or
	  cau_tagStore_102 or
	  cau_tagStore_103 or
	  cau_tagStore_104 or
	  cau_tagStore_105 or
	  cau_tagStore_106 or
	  cau_tagStore_107 or
	  cau_tagStore_108 or
	  cau_tagStore_109 or
	  cau_tagStore_110 or
	  cau_tagStore_111 or
	  cau_tagStore_112 or
	  cau_tagStore_113 or
	  cau_tagStore_114 or
	  cau_tagStore_115 or
	  cau_tagStore_116 or
	  cau_tagStore_117 or
	  cau_tagStore_118 or
	  cau_tagStore_119 or
	  cau_tagStore_120 or
	  cau_tagStore_121 or
	  cau_tagStore_122 or
	  cau_tagStore_123 or
	  cau_tagStore_124 or
	  cau_tagStore_125 or cau_tagStore_126 or cau_tagStore_127)
  begin
    case (flushCounter[6:0])
      7'd0: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_0;
      7'd1: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_1;
      7'd2: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_2;
      7'd3: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_3;
      7'd4: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_4;
      7'd5: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_5;
      7'd6: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_6;
      7'd7: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_7;
      7'd8: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_8;
      7'd9: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_9;
      7'd10: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_10;
      7'd11: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_11;
      7'd12: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_12;
      7'd13: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_13;
      7'd14: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_14;
      7'd15: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_15;
      7'd16: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_16;
      7'd17: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_17;
      7'd18: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_18;
      7'd19: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_19;
      7'd20: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_20;
      7'd21: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_21;
      7'd22: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_22;
      7'd23: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_23;
      7'd24: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_24;
      7'd25: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_25;
      7'd26: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_26;
      7'd27: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_27;
      7'd28: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_28;
      7'd29: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_29;
      7'd30: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_30;
      7'd31: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_31;
      7'd32: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_32;
      7'd33: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_33;
      7'd34: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_34;
      7'd35: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_35;
      7'd36: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_36;
      7'd37: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_37;
      7'd38: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_38;
      7'd39: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_39;
      7'd40: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_40;
      7'd41: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_41;
      7'd42: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_42;
      7'd43: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_43;
      7'd44: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_44;
      7'd45: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_45;
      7'd46: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_46;
      7'd47: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_47;
      7'd48: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_48;
      7'd49: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_49;
      7'd50: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_50;
      7'd51: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_51;
      7'd52: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_52;
      7'd53: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_53;
      7'd54: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_54;
      7'd55: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_55;
      7'd56: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_56;
      7'd57: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_57;
      7'd58: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_58;
      7'd59: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_59;
      7'd60: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_60;
      7'd61: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_61;
      7'd62: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_62;
      7'd63: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_63;
      7'd64: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_64;
      7'd65: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_65;
      7'd66: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_66;
      7'd67: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_67;
      7'd68: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_68;
      7'd69: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_69;
      7'd70: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_70;
      7'd71: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_71;
      7'd72: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_72;
      7'd73: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_73;
      7'd74: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_74;
      7'd75: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_75;
      7'd76: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_76;
      7'd77: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_77;
      7'd78: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_78;
      7'd79: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_79;
      7'd80: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_80;
      7'd81: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_81;
      7'd82: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_82;
      7'd83: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_83;
      7'd84: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_84;
      7'd85: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_85;
      7'd86: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_86;
      7'd87: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_87;
      7'd88: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_88;
      7'd89: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_89;
      7'd90: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_90;
      7'd91: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_91;
      7'd92: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_92;
      7'd93: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_93;
      7'd94: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_94;
      7'd95: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_95;
      7'd96: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_96;
      7'd97: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_97;
      7'd98: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_98;
      7'd99: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_99;
      7'd100: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_100;
      7'd101: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_101;
      7'd102: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_102;
      7'd103: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_103;
      7'd104: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_104;
      7'd105: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_105;
      7'd106: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_106;
      7'd107: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_107;
      7'd108: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_108;
      7'd109: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_109;
      7'd110: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_110;
      7'd111: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_111;
      7'd112: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_112;
      7'd113: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_113;
      7'd114: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_114;
      7'd115: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_115;
      7'd116: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_116;
      7'd117: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_117;
      7'd118: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_118;
      7'd119: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_119;
      7'd120: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_120;
      7'd121: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_121;
      7'd122: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_122;
      7'd123: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_123;
      7'd124: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_124;
      7'd125: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_125;
      7'd126: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_126;
      7'd127: MUX_cau_tagFifo_enq_1__VAL_1 = cau_tagStore_127;
    endcase
  end
  assign MUX_cau_validStore_write_1__VAL_1 =
	     { currReqQ_rv[43:37] == 7'd127 || cau_validStore[127],
	       currReqQ_rv[43:37] == 7'd126 || cau_validStore[126],
	       currReqQ_rv[43:37] == 7'd125 || cau_validStore[125],
	       currReqQ_rv[43:37] == 7'd124 || cau_validStore[124],
	       currReqQ_rv[43:37] == 7'd123 || cau_validStore[123],
	       currReqQ_rv[43:37] == 7'd122 || cau_validStore[122],
	       currReqQ_rv[43:37] == 7'd121 || cau_validStore[121],
	       currReqQ_rv[43:37] == 7'd120 || cau_validStore[120],
	       currReqQ_rv[43:37] == 7'd119 || cau_validStore[119],
	       currReqQ_rv[43:37] == 7'd118 || cau_validStore[118],
	       currReqQ_rv[43:37] == 7'd117 || cau_validStore[117],
	       currReqQ_rv[43:37] == 7'd116 || cau_validStore[116],
	       currReqQ_rv[43:37] == 7'd115 || cau_validStore[115],
	       currReqQ_rv[43:37] == 7'd114 || cau_validStore[114],
	       currReqQ_rv[43:37] == 7'd113 || cau_validStore[113],
	       currReqQ_rv[43:37] == 7'd112 || cau_validStore[112],
	       currReqQ_rv[43:37] == 7'd111 || cau_validStore[111],
	       currReqQ_rv[43:37] == 7'd110 || cau_validStore[110],
	       currReqQ_rv[43:37] == 7'd109 || cau_validStore[109],
	       currReqQ_rv[43:37] == 7'd108 || cau_validStore[108],
	       currReqQ_rv[43:37] == 7'd107 || cau_validStore[107],
	       currReqQ_rv[43:37] == 7'd106 || cau_validStore[106],
	       currReqQ_rv[43:37] == 7'd105 || cau_validStore[105],
	       currReqQ_rv[43:37] == 7'd104 || cau_validStore[104],
	       currReqQ_rv[43:37] == 7'd103 || cau_validStore[103],
	       currReqQ_rv[43:37] == 7'd102 || cau_validStore[102],
	       currReqQ_rv[43:37] == 7'd101 || cau_validStore[101],
	       currReqQ_rv[43:37] == 7'd100 || cau_validStore[100],
	       currReqQ_rv[43:37] == 7'd99 || cau_validStore[99],
	       currReqQ_rv[43:37] == 7'd98 || cau_validStore[98],
	       currReqQ_rv[43:37] == 7'd97 || cau_validStore[97],
	       currReqQ_rv[43:37] == 7'd96 || cau_validStore[96],
	       currReqQ_rv[43:37] == 7'd95 || cau_validStore[95],
	       currReqQ_rv[43:37] == 7'd94 || cau_validStore[94],
	       currReqQ_rv[43:37] == 7'd93 || cau_validStore[93],
	       currReqQ_rv[43:37] == 7'd92 || cau_validStore[92],
	       currReqQ_rv[43:37] == 7'd91 || cau_validStore[91],
	       currReqQ_rv[43:37] == 7'd90 || cau_validStore[90],
	       currReqQ_rv[43:37] == 7'd89 || cau_validStore[89],
	       currReqQ_rv[43:37] == 7'd88 || cau_validStore[88],
	       currReqQ_rv[43:37] == 7'd87 || cau_validStore[87],
	       currReqQ_rv[43:37] == 7'd86 || cau_validStore[86],
	       currReqQ_rv[43:37] == 7'd85 || cau_validStore[85],
	       currReqQ_rv[43:37] == 7'd84 || cau_validStore[84],
	       currReqQ_rv[43:37] == 7'd83 || cau_validStore[83],
	       currReqQ_rv[43:37] == 7'd82 || cau_validStore[82],
	       currReqQ_rv[43:37] == 7'd81 || cau_validStore[81],
	       currReqQ_rv[43:37] == 7'd80 || cau_validStore[80],
	       currReqQ_rv[43:37] == 7'd79 || cau_validStore[79],
	       currReqQ_rv[43:37] == 7'd78 || cau_validStore[78],
	       currReqQ_rv[43:37] == 7'd77 || cau_validStore[77],
	       currReqQ_rv[43:37] == 7'd76 || cau_validStore[76],
	       currReqQ_rv[43:37] == 7'd75 || cau_validStore[75],
	       currReqQ_rv[43:37] == 7'd74 || cau_validStore[74],
	       currReqQ_rv[43:37] == 7'd73 || cau_validStore[73],
	       currReqQ_rv[43:37] == 7'd72 || cau_validStore[72],
	       currReqQ_rv[43:37] == 7'd71 || cau_validStore[71],
	       currReqQ_rv[43:37] == 7'd70 || cau_validStore[70],
	       currReqQ_rv[43:37] == 7'd69 || cau_validStore[69],
	       currReqQ_rv[43:37] == 7'd68 || cau_validStore[68],
	       currReqQ_rv[43:37] == 7'd67 || cau_validStore[67],
	       currReqQ_rv[43:37] == 7'd66 || cau_validStore[66],
	       currReqQ_rv[43:37] == 7'd65 || cau_validStore[65],
	       currReqQ_rv[43:37] == 7'd64 || cau_validStore[64],
	       currReqQ_rv[43:37] == 7'd63 || cau_validStore[63],
	       currReqQ_rv[43:37] == 7'd62 || cau_validStore[62],
	       currReqQ_rv[43:37] == 7'd61 || cau_validStore[61],
	       currReqQ_rv[43:37] == 7'd60 || cau_validStore[60],
	       currReqQ_rv[43:37] == 7'd59 || cau_validStore[59],
	       currReqQ_rv[43:37] == 7'd58 || cau_validStore[58],
	       currReqQ_rv[43:37] == 7'd57 || cau_validStore[57],
	       currReqQ_rv[43:37] == 7'd56 || cau_validStore[56],
	       currReqQ_rv[43:37] == 7'd55 || cau_validStore[55],
	       currReqQ_rv[43:37] == 7'd54 || cau_validStore[54],
	       currReqQ_rv[43:37] == 7'd53 || cau_validStore[53],
	       currReqQ_rv[43:37] == 7'd52 || cau_validStore[52],
	       currReqQ_rv[43:37] == 7'd51 || cau_validStore[51],
	       currReqQ_rv[43:37] == 7'd50 || cau_validStore[50],
	       currReqQ_rv[43:37] == 7'd49 || cau_validStore[49],
	       currReqQ_rv[43:37] == 7'd48 || cau_validStore[48],
	       currReqQ_rv[43:37] == 7'd47 || cau_validStore[47],
	       currReqQ_rv[43:37] == 7'd46 || cau_validStore[46],
	       currReqQ_rv[43:37] == 7'd45 || cau_validStore[45],
	       currReqQ_rv[43:37] == 7'd44 || cau_validStore[44],
	       currReqQ_rv[43:37] == 7'd43 || cau_validStore[43],
	       currReqQ_rv[43:37] == 7'd42 || cau_validStore[42],
	       currReqQ_rv[43:37] == 7'd41 || cau_validStore[41],
	       currReqQ_rv[43:37] == 7'd40 || cau_validStore[40],
	       currReqQ_rv[43:37] == 7'd39 || cau_validStore[39],
	       currReqQ_rv[43:37] == 7'd38 || cau_validStore[38],
	       currReqQ_rv[43:37] == 7'd37 || cau_validStore[37],
	       currReqQ_rv[43:37] == 7'd36 || cau_validStore[36],
	       currReqQ_rv[43:37] == 7'd35 || cau_validStore[35],
	       currReqQ_rv[43:37] == 7'd34 || cau_validStore[34],
	       currReqQ_rv[43:37] == 7'd33 || cau_validStore[33],
	       currReqQ_rv[43:37] == 7'd32 || cau_validStore[32],
	       currReqQ_rv[43:37] == 7'd31 || cau_validStore[31],
	       currReqQ_rv[43:37] == 7'd30 || cau_validStore[30],
	       currReqQ_rv[43:37] == 7'd29 || cau_validStore[29],
	       currReqQ_rv[43:37] == 7'd28 || cau_validStore[28],
	       currReqQ_rv[43:37] == 7'd27 || cau_validStore[27],
	       currReqQ_rv[43:37] == 7'd26 || cau_validStore[26],
	       currReqQ_rv[43:37] == 7'd25 || cau_validStore[25],
	       currReqQ_rv[43:37] == 7'd24 || cau_validStore[24],
	       currReqQ_rv[43:37] == 7'd23 || cau_validStore[23],
	       currReqQ_rv[43:37] == 7'd22 || cau_validStore[22],
	       currReqQ_rv[43:37] == 7'd21 || cau_validStore[21],
	       currReqQ_rv[43:37] == 7'd20 || cau_validStore[20],
	       currReqQ_rv[43:37] == 7'd19 || cau_validStore[19],
	       currReqQ_rv[43:37] == 7'd18 || cau_validStore[18],
	       currReqQ_rv[43:37] == 7'd17 || cau_validStore[17],
	       currReqQ_rv[43:37] == 7'd16 || cau_validStore[16],
	       currReqQ_rv[43:37] == 7'd15 || cau_validStore[15],
	       currReqQ_rv[43:37] == 7'd14 || cau_validStore[14],
	       currReqQ_rv[43:37] == 7'd13 || cau_validStore[13],
	       currReqQ_rv[43:37] == 7'd12 || cau_validStore[12],
	       currReqQ_rv[43:37] == 7'd11 || cau_validStore[11],
	       currReqQ_rv[43:37] == 7'd10 || cau_validStore[10],
	       currReqQ_rv[43:37] == 7'd9 || cau_validStore[9],
	       currReqQ_rv[43:37] == 7'd8 || cau_validStore[8],
	       currReqQ_rv[43:37] == 7'd7 || cau_validStore[7],
	       currReqQ_rv[43:37] == 7'd6 || cau_validStore[6],
	       currReqQ_rv[43:37] == 7'd5 || cau_validStore[5],
	       currReqQ_rv[43:37] == 7'd4 || cau_validStore[4],
	       currReqQ_rv[43:37] == 7'd3 || cau_validStore[3],
	       currReqQ_rv[43:37] == 7'd2 || cau_validStore[2],
	       currReqQ_rv[43:37] == 7'd1 || cau_validStore[1],
	       currReqQ_rv[43:37] == 7'd0 || cau_validStore[0] } ;
  assign MUX_flushCounter_write_1__VAL_1 = flushCounter + 8'd1 ;
  assign MUX_hitQ_rv_port0__write_1__VAL_1 = { 1'd1, word__h49993 } ;
  assign MUX_hitQ_rv_port0__write_1__VAL_2 =
	     { 1'd1,
	       CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 } ;
  assign MUX_hitQ_rv_port0__write_1__VAL_3 =
	     { 1'd1, lineRespQ_D_OUT[511:480] } ;
  assign MUX_lineReqQ_enq_1__VAL_2 =
	     IF_cau_dirtyStore_serverAdapter_outData_ff_i_n_ETC___d138 ?
	       { 5'd31, x_addr__h49646, x_data__h37390 } :
	       { 5'd1,
		 x_addr__h49685,
		 512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA } ;
  assign MUX_lineReqQ_enq_1__VAL_3 =
	     { 5'd31, x_addr__h37389, x_data__h37390 } ;
  assign MUX_lineReqQ_enq_1__VAL_4 =
	     { 5'd1,
	       x_addr__h49685,
	       512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA } ;
  assign MUX_lineReqQ_enq_1__VAL_5 =
	     { currReqQ_rv[66:63],
	       1'd0,
	       currReqQ_rv[62:33],
	       x_data__h47829 } ;
  assign MUX_state_write_1__VAL_1 =
	     IF_cau_dirtyStore_serverAdapter_outData_ff_i_n_ETC___d138 ?
	       2'd1 :
	       2'd2 ;
  assign MUX_state_write_1__VAL_2 =
	     (currReqQ_rv[66:63] == 4'd0) ? 2'd3 : 2'd0 ;

  // inlined wires
  assign cau_dataStore_serverAdapter_outData_enqw_whas =
	     (!cau_dataStore_serverAdapter_s2[0] ||
	      cau_dataStore_serverAdapter_outData_ff_FULL_N) &&
	     cau_dataStore_serverAdapter_s2[1] &&
	     cau_dataStore_serverAdapter_s2[0] ;
  assign cau_dataStore_serverAdapter_cnt_1_whas =
	     (MUX_cau_dataStore_memory_put_3__SEL_1 ||
	      MUX_cau_dataStore_memory_put_1__SEL_2 ||
	      MUX_cau_dataStore_memory_put_1__SEL_3) &&
	     (!cau_dataStore_serverAdapter_writeWithResp_wget[1] ||
	      cau_dataStore_serverAdapter_writeWithResp_wget[0]) ;
  always@(MUX_cau_dataStore_memory_put_3__SEL_1 or
	  MUX_cau_dataStore_serverAdapter_writeWithResp_wset_1__VAL_1 or
	  MUX_cau_dataStore_memory_put_1__SEL_2 or
	  MUX_cau_dataStore_memory_put_1__SEL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cau_dataStore_memory_put_3__SEL_1:
	  cau_dataStore_serverAdapter_writeWithResp_wget =
	      MUX_cau_dataStore_serverAdapter_writeWithResp_wset_1__VAL_1;
      MUX_cau_dataStore_memory_put_1__SEL_2:
	  cau_dataStore_serverAdapter_writeWithResp_wget = 2'd1;
      MUX_cau_dataStore_memory_put_1__SEL_3:
	  cau_dataStore_serverAdapter_writeWithResp_wget = 2'd2;
      default: cau_dataStore_serverAdapter_writeWithResp_wget =
		   2'b10 /* unspecified value */ ;
    endcase
  end
  assign cau_dataStore_serverAdapter_writeWithResp_whas =
	     MUX_cau_dataStore_memory_put_3__SEL_1 ||
	     MUX_cau_dataStore_memory_put_1__SEL_2 ||
	     MUX_cau_dataStore_memory_put_1__SEL_3 ;
  assign cau_dataStore_serverAdapter_s1_1_wget =
	     { 1'd1,
	       !cau_dataStore_serverAdapter_writeWithResp_wget[1] ||
	       cau_dataStore_serverAdapter_writeWithResp_wget[0] } ;
  assign cau_dirtyStore_serverAdapter_outData_enqw_whas =
	     (!cau_dirtyStore_serverAdapter_s2[0] ||
	      cau_dirtyStore_serverAdapter_outData_ff_FULL_N) &&
	     cau_dirtyStore_serverAdapter_s2[1] &&
	     cau_dirtyStore_serverAdapter_s2[0] ;
  assign cau_dirtyStore_serverAdapter_cnt_1_whas =
	     (MUX_cau_dataStore_memory_put_3__SEL_1 ||
	      MUX_cau_dataStore_memory_put_1__SEL_2 ||
	      MUX_cau_dataStore_memory_put_1__SEL_3) &&
	     (!cau_dirtyStore_serverAdapter_writeWithResp_wget[1] ||
	      cau_dirtyStore_serverAdapter_writeWithResp_wget[0]) ;
  always@(MUX_cau_dataStore_memory_put_3__SEL_1 or
	  MUX_cau_dirtyStore_serverAdapter_writeWithResp_wset_1__VAL_1 or
	  MUX_cau_dataStore_memory_put_1__SEL_2 or
	  MUX_cau_dataStore_memory_put_1__SEL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cau_dataStore_memory_put_3__SEL_1:
	  cau_dirtyStore_serverAdapter_writeWithResp_wget =
	      MUX_cau_dirtyStore_serverAdapter_writeWithResp_wset_1__VAL_1;
      MUX_cau_dataStore_memory_put_1__SEL_2:
	  cau_dirtyStore_serverAdapter_writeWithResp_wget = 2'd0;
      MUX_cau_dataStore_memory_put_1__SEL_3:
	  cau_dirtyStore_serverAdapter_writeWithResp_wget = 2'd2;
      default: cau_dirtyStore_serverAdapter_writeWithResp_wget =
		   2'b10 /* unspecified value */ ;
    endcase
  end
  assign cau_dirtyStore_serverAdapter_writeWithResp_whas =
	     MUX_cau_dataStore_memory_put_3__SEL_1 ||
	     MUX_cau_dataStore_memory_put_1__SEL_2 ||
	     MUX_cau_dataStore_memory_put_1__SEL_3 ;
  assign cau_dirtyStore_serverAdapter_s1_1_wget =
	     { 1'd1,
	       !cau_dirtyStore_serverAdapter_writeWithResp_wget[1] ||
	       cau_dirtyStore_serverAdapter_writeWithResp_wget[0] } ;
  assign cau_dataStore_serverAdapter_outData_dequeueing_whas =
	     WILL_FIRE_RL_handleCAUResponse &&
	     (currReqQ_rv[66:63] == 4'd0 || !currReqQ_rv[0]) ||
	     WILL_FIRE_RL_flushOutResponses ;
  assign hitQ_rv_EN_port0__write =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[66:63] == 4'd0 ||
	     WILL_FIRE_RL_handleCAUResponse && currReqQ_rv[0] &&
	     currReqQ_rv[66:63] == 4'd0 ||
	     WILL_FIRE_RL_handleBusPassthrough ;
  always@(MUX_hitQ_rv_port0__write_1__SEL_1 or
	  MUX_hitQ_rv_port0__write_1__VAL_1 or
	  MUX_hitQ_rv_port0__write_1__SEL_2 or
	  MUX_hitQ_rv_port0__write_1__VAL_2 or
	  WILL_FIRE_RL_handleBusPassthrough or
	  MUX_hitQ_rv_port0__write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_hitQ_rv_port0__write_1__SEL_1:
	  hitQ_rv_port0__write_1 = MUX_hitQ_rv_port0__write_1__VAL_1;
      MUX_hitQ_rv_port0__write_1__SEL_2:
	  hitQ_rv_port0__write_1 = MUX_hitQ_rv_port0__write_1__VAL_2;
      WILL_FIRE_RL_handleBusPassthrough:
	  hitQ_rv_port0__write_1 = MUX_hitQ_rv_port0__write_1__VAL_3;
      default: hitQ_rv_port0__write_1 =
		   33'h0AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign hitQ_rv_port1__read =
	     hitQ_rv_EN_port0__write ? hitQ_rv_port0__write_1 : hitQ_rv ;
  assign hitQ_rv_port2__read =
	     EN_getToProc ? 33'h0AAAAAAAA : hitQ_rv_port1__read ;
  assign currReqQ_rv_EN_port0__write =
	     WILL_FIRE_RL_handleCAUResponse && currReqQ_rv[0] ||
	     MUX_cau_dataStore_memory_put_1__SEL_3 ||
	     WILL_FIRE_RL_startPassthrough ;
  assign currReqQ_rv_port1__read =
	     currReqQ_rv_EN_port0__write ?
	       68'h2AAAAAAAAAAAAAAAA :
	       currReqQ_rv ;
  assign currReqQ_rv_port1__write_1 =
	     { 1'd1,
	       putFromProc_e,
	       !putFromProc_passthrough &&
	       SEL_ARR_cau_tagStore_0_98_cau_tagStore_1_99_ca_ETC___d940 &&
	       SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 } ;
  assign currReqQ_rv_port2__read =
	     EN_putFromProc ?
	       currReqQ_rv_port1__write_1 :
	       currReqQ_rv_port1__read ;

  // register cau_dataStore_serverAdapter_cnt
  assign cau_dataStore_serverAdapter_cnt_D_IN =
	     cau_dataStore_serverAdapter_cnt_6_PLUS_IF_cau__ETC___d22 ;
  assign cau_dataStore_serverAdapter_cnt_EN =
	     cau_dataStore_serverAdapter_cnt_1_whas ||
	     cau_dataStore_serverAdapter_outData_dequeueing_whas ;

  // register cau_dataStore_serverAdapter_s1
  assign cau_dataStore_serverAdapter_s1_D_IN =
	     cau_dataStore_serverAdapter_writeWithResp_whas ?
	       cau_dataStore_serverAdapter_s1_1_wget :
	       2'd0 ;
  assign cau_dataStore_serverAdapter_s1_EN = 1'd1 ;

  // register cau_dataStore_serverAdapter_s2
  assign cau_dataStore_serverAdapter_s2_D_IN =
	     cau_dataStore_serverAdapter_s1 ;
  assign cau_dataStore_serverAdapter_s2_EN =
	     cau_dataStore_serverAdapter_s1[1] ||
	     cau_dataStore_serverAdapter_s2[1] ;

  // register cau_dirtyStore_serverAdapter_cnt
  assign cau_dirtyStore_serverAdapter_cnt_D_IN =
	     cau_dirtyStore_serverAdapter_cnt_8_PLUS_IF_cau_ETC___d74 ;
  assign cau_dirtyStore_serverAdapter_cnt_EN =
	     cau_dirtyStore_serverAdapter_cnt_1_whas ||
	     cau_dataStore_serverAdapter_outData_dequeueing_whas ;

  // register cau_dirtyStore_serverAdapter_s1
  assign cau_dirtyStore_serverAdapter_s1_D_IN =
	     cau_dirtyStore_serverAdapter_writeWithResp_whas ?
	       cau_dirtyStore_serverAdapter_s1_1_wget :
	       2'd0 ;
  assign cau_dirtyStore_serverAdapter_s1_EN = 1'd1 ;

  // register cau_dirtyStore_serverAdapter_s2
  assign cau_dirtyStore_serverAdapter_s2_D_IN =
	     cau_dirtyStore_serverAdapter_s1 ;
  assign cau_dirtyStore_serverAdapter_s2_EN =
	     cau_dirtyStore_serverAdapter_s1[1] ||
	     cau_dirtyStore_serverAdapter_s2[1] ;

  // register cau_tagStore_0
  assign cau_tagStore_0_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_0_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd0 ;

  // register cau_tagStore_1
  assign cau_tagStore_1_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_1_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd1 ;

  // register cau_tagStore_10
  assign cau_tagStore_10_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_10_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd10 ;

  // register cau_tagStore_100
  assign cau_tagStore_100_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_100_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd100 ;

  // register cau_tagStore_101
  assign cau_tagStore_101_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_101_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd101 ;

  // register cau_tagStore_102
  assign cau_tagStore_102_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_102_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd102 ;

  // register cau_tagStore_103
  assign cau_tagStore_103_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_103_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd103 ;

  // register cau_tagStore_104
  assign cau_tagStore_104_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_104_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd104 ;

  // register cau_tagStore_105
  assign cau_tagStore_105_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_105_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd105 ;

  // register cau_tagStore_106
  assign cau_tagStore_106_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_106_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd106 ;

  // register cau_tagStore_107
  assign cau_tagStore_107_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_107_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd107 ;

  // register cau_tagStore_108
  assign cau_tagStore_108_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_108_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd108 ;

  // register cau_tagStore_109
  assign cau_tagStore_109_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_109_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd109 ;

  // register cau_tagStore_11
  assign cau_tagStore_11_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_11_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd11 ;

  // register cau_tagStore_110
  assign cau_tagStore_110_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_110_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd110 ;

  // register cau_tagStore_111
  assign cau_tagStore_111_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_111_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd111 ;

  // register cau_tagStore_112
  assign cau_tagStore_112_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_112_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd112 ;

  // register cau_tagStore_113
  assign cau_tagStore_113_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_113_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd113 ;

  // register cau_tagStore_114
  assign cau_tagStore_114_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_114_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd114 ;

  // register cau_tagStore_115
  assign cau_tagStore_115_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_115_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd115 ;

  // register cau_tagStore_116
  assign cau_tagStore_116_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_116_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd116 ;

  // register cau_tagStore_117
  assign cau_tagStore_117_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_117_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd117 ;

  // register cau_tagStore_118
  assign cau_tagStore_118_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_118_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd118 ;

  // register cau_tagStore_119
  assign cau_tagStore_119_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_119_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd119 ;

  // register cau_tagStore_12
  assign cau_tagStore_12_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_12_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd12 ;

  // register cau_tagStore_120
  assign cau_tagStore_120_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_120_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd120 ;

  // register cau_tagStore_121
  assign cau_tagStore_121_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_121_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd121 ;

  // register cau_tagStore_122
  assign cau_tagStore_122_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_122_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd122 ;

  // register cau_tagStore_123
  assign cau_tagStore_123_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_123_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd123 ;

  // register cau_tagStore_124
  assign cau_tagStore_124_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_124_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd124 ;

  // register cau_tagStore_125
  assign cau_tagStore_125_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_125_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd125 ;

  // register cau_tagStore_126
  assign cau_tagStore_126_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_126_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd126 ;

  // register cau_tagStore_127
  assign cau_tagStore_127_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_127_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd127 ;

  // register cau_tagStore_13
  assign cau_tagStore_13_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_13_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd13 ;

  // register cau_tagStore_14
  assign cau_tagStore_14_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_14_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd14 ;

  // register cau_tagStore_15
  assign cau_tagStore_15_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_15_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd15 ;

  // register cau_tagStore_16
  assign cau_tagStore_16_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_16_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd16 ;

  // register cau_tagStore_17
  assign cau_tagStore_17_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_17_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd17 ;

  // register cau_tagStore_18
  assign cau_tagStore_18_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_18_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd18 ;

  // register cau_tagStore_19
  assign cau_tagStore_19_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_19_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd19 ;

  // register cau_tagStore_2
  assign cau_tagStore_2_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_2_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd2 ;

  // register cau_tagStore_20
  assign cau_tagStore_20_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_20_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd20 ;

  // register cau_tagStore_21
  assign cau_tagStore_21_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_21_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd21 ;

  // register cau_tagStore_22
  assign cau_tagStore_22_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_22_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd22 ;

  // register cau_tagStore_23
  assign cau_tagStore_23_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_23_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd23 ;

  // register cau_tagStore_24
  assign cau_tagStore_24_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_24_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd24 ;

  // register cau_tagStore_25
  assign cau_tagStore_25_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_25_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd25 ;

  // register cau_tagStore_26
  assign cau_tagStore_26_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_26_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd26 ;

  // register cau_tagStore_27
  assign cau_tagStore_27_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_27_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd27 ;

  // register cau_tagStore_28
  assign cau_tagStore_28_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_28_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd28 ;

  // register cau_tagStore_29
  assign cau_tagStore_29_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_29_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd29 ;

  // register cau_tagStore_3
  assign cau_tagStore_3_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_3_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd3 ;

  // register cau_tagStore_30
  assign cau_tagStore_30_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_30_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd30 ;

  // register cau_tagStore_31
  assign cau_tagStore_31_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_31_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd31 ;

  // register cau_tagStore_32
  assign cau_tagStore_32_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_32_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd32 ;

  // register cau_tagStore_33
  assign cau_tagStore_33_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_33_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd33 ;

  // register cau_tagStore_34
  assign cau_tagStore_34_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_34_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd34 ;

  // register cau_tagStore_35
  assign cau_tagStore_35_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_35_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd35 ;

  // register cau_tagStore_36
  assign cau_tagStore_36_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_36_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd36 ;

  // register cau_tagStore_37
  assign cau_tagStore_37_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_37_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd37 ;

  // register cau_tagStore_38
  assign cau_tagStore_38_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_38_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd38 ;

  // register cau_tagStore_39
  assign cau_tagStore_39_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_39_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd39 ;

  // register cau_tagStore_4
  assign cau_tagStore_4_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_4_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd4 ;

  // register cau_tagStore_40
  assign cau_tagStore_40_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_40_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd40 ;

  // register cau_tagStore_41
  assign cau_tagStore_41_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_41_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd41 ;

  // register cau_tagStore_42
  assign cau_tagStore_42_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_42_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd42 ;

  // register cau_tagStore_43
  assign cau_tagStore_43_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_43_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd43 ;

  // register cau_tagStore_44
  assign cau_tagStore_44_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_44_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd44 ;

  // register cau_tagStore_45
  assign cau_tagStore_45_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_45_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd45 ;

  // register cau_tagStore_46
  assign cau_tagStore_46_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_46_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd46 ;

  // register cau_tagStore_47
  assign cau_tagStore_47_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_47_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd47 ;

  // register cau_tagStore_48
  assign cau_tagStore_48_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_48_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd48 ;

  // register cau_tagStore_49
  assign cau_tagStore_49_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_49_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd49 ;

  // register cau_tagStore_5
  assign cau_tagStore_5_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_5_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd5 ;

  // register cau_tagStore_50
  assign cau_tagStore_50_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_50_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd50 ;

  // register cau_tagStore_51
  assign cau_tagStore_51_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_51_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd51 ;

  // register cau_tagStore_52
  assign cau_tagStore_52_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_52_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd52 ;

  // register cau_tagStore_53
  assign cau_tagStore_53_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_53_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd53 ;

  // register cau_tagStore_54
  assign cau_tagStore_54_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_54_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd54 ;

  // register cau_tagStore_55
  assign cau_tagStore_55_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_55_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd55 ;

  // register cau_tagStore_56
  assign cau_tagStore_56_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_56_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd56 ;

  // register cau_tagStore_57
  assign cau_tagStore_57_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_57_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd57 ;

  // register cau_tagStore_58
  assign cau_tagStore_58_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_58_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd58 ;

  // register cau_tagStore_59
  assign cau_tagStore_59_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_59_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd59 ;

  // register cau_tagStore_6
  assign cau_tagStore_6_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_6_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd6 ;

  // register cau_tagStore_60
  assign cau_tagStore_60_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_60_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd60 ;

  // register cau_tagStore_61
  assign cau_tagStore_61_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_61_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd61 ;

  // register cau_tagStore_62
  assign cau_tagStore_62_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_62_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd62 ;

  // register cau_tagStore_63
  assign cau_tagStore_63_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_63_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd63 ;

  // register cau_tagStore_64
  assign cau_tagStore_64_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_64_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd64 ;

  // register cau_tagStore_65
  assign cau_tagStore_65_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_65_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd65 ;

  // register cau_tagStore_66
  assign cau_tagStore_66_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_66_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd66 ;

  // register cau_tagStore_67
  assign cau_tagStore_67_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_67_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd67 ;

  // register cau_tagStore_68
  assign cau_tagStore_68_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_68_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd68 ;

  // register cau_tagStore_69
  assign cau_tagStore_69_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_69_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd69 ;

  // register cau_tagStore_7
  assign cau_tagStore_7_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_7_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd7 ;

  // register cau_tagStore_70
  assign cau_tagStore_70_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_70_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd70 ;

  // register cau_tagStore_71
  assign cau_tagStore_71_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_71_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd71 ;

  // register cau_tagStore_72
  assign cau_tagStore_72_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_72_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd72 ;

  // register cau_tagStore_73
  assign cau_tagStore_73_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_73_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd73 ;

  // register cau_tagStore_74
  assign cau_tagStore_74_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_74_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd74 ;

  // register cau_tagStore_75
  assign cau_tagStore_75_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_75_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd75 ;

  // register cau_tagStore_76
  assign cau_tagStore_76_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_76_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd76 ;

  // register cau_tagStore_77
  assign cau_tagStore_77_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_77_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd77 ;

  // register cau_tagStore_78
  assign cau_tagStore_78_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_78_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd78 ;

  // register cau_tagStore_79
  assign cau_tagStore_79_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_79_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd79 ;

  // register cau_tagStore_8
  assign cau_tagStore_8_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_8_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd8 ;

  // register cau_tagStore_80
  assign cau_tagStore_80_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_80_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd80 ;

  // register cau_tagStore_81
  assign cau_tagStore_81_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_81_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd81 ;

  // register cau_tagStore_82
  assign cau_tagStore_82_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_82_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd82 ;

  // register cau_tagStore_83
  assign cau_tagStore_83_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_83_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd83 ;

  // register cau_tagStore_84
  assign cau_tagStore_84_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_84_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd84 ;

  // register cau_tagStore_85
  assign cau_tagStore_85_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_85_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd85 ;

  // register cau_tagStore_86
  assign cau_tagStore_86_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_86_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd86 ;

  // register cau_tagStore_87
  assign cau_tagStore_87_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_87_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd87 ;

  // register cau_tagStore_88
  assign cau_tagStore_88_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_88_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd88 ;

  // register cau_tagStore_89
  assign cau_tagStore_89_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_89_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd89 ;

  // register cau_tagStore_9
  assign cau_tagStore_9_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_9_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd9 ;

  // register cau_tagStore_90
  assign cau_tagStore_90_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_90_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd90 ;

  // register cau_tagStore_91
  assign cau_tagStore_91_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_91_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd91 ;

  // register cau_tagStore_92
  assign cau_tagStore_92_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_92_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd92 ;

  // register cau_tagStore_93
  assign cau_tagStore_93_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_93_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd93 ;

  // register cau_tagStore_94
  assign cau_tagStore_94_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_94_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd94 ;

  // register cau_tagStore_95
  assign cau_tagStore_95_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_95_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd95 ;

  // register cau_tagStore_96
  assign cau_tagStore_96_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_96_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd96 ;

  // register cau_tagStore_97
  assign cau_tagStore_97_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_97_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd97 ;

  // register cau_tagStore_98
  assign cau_tagStore_98_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_98_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd98 ;

  // register cau_tagStore_99
  assign cau_tagStore_99_D_IN = currReqQ_rv[62:44] ;
  assign cau_tagStore_99_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 &&
	     currReqQ_rv[43:37] == 7'd99 ;

  // register cau_validStore
  assign cau_validStore_D_IN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 ?
	       MUX_cau_validStore_write_1__VAL_1 :
	       128'd0 ;
  assign cau_validStore_EN =
	     MUX_cau_dataStore_memory_put_1__SEL_3 ||
	     state == 2'd0 && !doFlush_state && doInvalidate_state ;

  // register currReqQ_rv
  assign currReqQ_rv_D_IN = currReqQ_rv_port2__read ;
  assign currReqQ_rv_EN = 1'b1 ;

  // register cyc
  assign cyc_D_IN = 32'h0 ;
  assign cyc_EN = 1'b0 ;

  // register doFlush_state
  assign doFlush_state_D_IN = EN_putFlushRequest ;
  assign doFlush_state_EN = EN_putFlushRequest || EN_blockTillFlushDone ;

  // register doInvalidate_state
  assign doInvalidate_state_D_IN = EN_invalidateLines ;
  assign doInvalidate_state_EN =
	     EN_invalidateLines || MUX_cau_validStore_write_1__SEL_2 ;

  // register doPassthrough
  assign doPassthrough_D_IN = MUX_doPassthrough_write_1__SEL_1 ;
  assign doPassthrough_EN =
	     EN_putFromProc && putFromProc_passthrough ||
	     WILL_FIRE_RL_startPassthrough ;

  // register flushCounter
  assign flushCounter_D_IN =
	     WILL_FIRE_RL_flushThroughCache ?
	       MUX_flushCounter_write_1__VAL_1 :
	       8'd0 ;
  assign flushCounter_EN =
	     WILL_FIRE_RL_flushThroughCache || EN_blockTillFlushDone ;

  // register hitQ_rv
  assign hitQ_rv_D_IN = hitQ_rv_port2__read ;
  assign hitQ_rv_EN = 1'b1 ;

  // register state
  always@(MUX_lineReqQ_enq_1__SEL_2 or
	  MUX_state_write_1__VAL_1 or
	  WILL_FIRE_RL_startPassthrough or
	  MUX_state_write_1__VAL_2 or
	  MUX_state_write_1__SEL_3 or WILL_FIRE_RL_handleWriteback)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_lineReqQ_enq_1__SEL_2: state_D_IN = MUX_state_write_1__VAL_1;
      WILL_FIRE_RL_startPassthrough: state_D_IN = MUX_state_write_1__VAL_2;
      MUX_state_write_1__SEL_3: state_D_IN = 2'd0;
      WILL_FIRE_RL_handleWriteback: state_D_IN = 2'd2;
      default: state_D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign state_EN =
	     WILL_FIRE_RL_handleCAUResponse && !currReqQ_rv[0] ||
	     WILL_FIRE_RL_startPassthrough ||
	     MUX_cau_dataStore_memory_put_1__SEL_3 ||
	     WILL_FIRE_RL_handleBusPassthrough ||
	     WILL_FIRE_RL_handleWriteback ;

  // submodule cau_dataStore_memory
  always@(MUX_cau_dataStore_memory_put_3__SEL_1 or
	  putFromProc_e or
	  MUX_cau_dataStore_memory_put_1__SEL_2 or
	  flushCounter or
	  MUX_cau_dataStore_memory_put_1__SEL_3 or currReqQ_rv)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cau_dataStore_memory_put_3__SEL_1:
	  cau_dataStore_memory_ADDR = putFromProc_e[42:36];
      MUX_cau_dataStore_memory_put_1__SEL_2:
	  cau_dataStore_memory_ADDR = flushCounter[6:0];
      MUX_cau_dataStore_memory_put_1__SEL_3:
	  cau_dataStore_memory_ADDR = currReqQ_rv[43:37];
      default: cau_dataStore_memory_ADDR =
		   7'b0101010 /* unspecified value */ ;
    endcase
  end
  always@(MUX_cau_dataStore_memory_put_3__SEL_1 or
	  MUX_cau_dataStore_memory_put_3__VAL_1 or
	  MUX_cau_dataStore_memory_put_1__SEL_2 or
	  MUX_cau_dataStore_memory_put_1__SEL_3 or
	  MUX_cau_dataStore_memory_put_3__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cau_dataStore_memory_put_3__SEL_1:
	  cau_dataStore_memory_DI = MUX_cau_dataStore_memory_put_3__VAL_1;
      MUX_cau_dataStore_memory_put_1__SEL_2:
	  cau_dataStore_memory_DI =
	      512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
      MUX_cau_dataStore_memory_put_1__SEL_3:
	  cau_dataStore_memory_DI = MUX_cau_dataStore_memory_put_3__VAL_3;
      default: cau_dataStore_memory_DI =
		   512'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(MUX_cau_dataStore_memory_put_3__SEL_1 or
	  MUX_cau_dataStore_memory_put_1__VAL_1 or
	  MUX_cau_dataStore_memory_put_1__SEL_2 or
	  MUX_cau_dataStore_memory_put_1__SEL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cau_dataStore_memory_put_3__SEL_1:
	  cau_dataStore_memory_WE = MUX_cau_dataStore_memory_put_1__VAL_1;
      MUX_cau_dataStore_memory_put_1__SEL_2: cau_dataStore_memory_WE = 64'h0;
      MUX_cau_dataStore_memory_put_1__SEL_3:
	  cau_dataStore_memory_WE = 64'hFFFFFFFFFFFFFFFF;
      default: cau_dataStore_memory_WE =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign cau_dataStore_memory_EN =
	     EN_putFromProc && !putFromProc_passthrough ||
	     WILL_FIRE_RL_flushThroughCache && !flushCounter[7] &&
	     SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 ||
	     MUX_cau_dataStore_memory_put_1__SEL_3 ;

  // submodule cau_dataStore_serverAdapter_outData_beforeDeq
  assign cau_dataStore_serverAdapter_outData_beforeDeq_D_IN = 1'd1 ;
  assign cau_dataStore_serverAdapter_outData_beforeDeq_EN =
	     cau_dataStore_serverAdapter_outData_dequeueing_whas ;

  // submodule cau_dataStore_serverAdapter_outData_beforeEnq
  assign cau_dataStore_serverAdapter_outData_beforeEnq_D_IN = 1'd1 ;
  assign cau_dataStore_serverAdapter_outData_beforeEnq_EN =
	     cau_dataStore_serverAdapter_outData_enqw_whas ;

  // submodule cau_dataStore_serverAdapter_outData_ff
  assign cau_dataStore_serverAdapter_outData_ff_D_IN =
	     cau_dataStore_memory_DO ;
  assign cau_dataStore_serverAdapter_outData_ff_ENQ =
	     cau_dataStore_serverAdapter_outData_enqw_whas &&
	     (!cau_dataStore_serverAdapter_outData_dequeueing_whas ||
	      cau_dataStore_serverAdapter_outData_ff_EMPTY_N) ;
  assign cau_dataStore_serverAdapter_outData_ff_DEQ =
	     cau_dataStore_serverAdapter_outData_dequeueing_whas &&
	     cau_dataStore_serverAdapter_outData_ff_EMPTY_N ;
  assign cau_dataStore_serverAdapter_outData_ff_CLR = 1'b0 ;

  // submodule cau_dirtyStore_memory
  always@(MUX_cau_dataStore_memory_put_3__SEL_1 or
	  putFromProc_e or
	  MUX_cau_dataStore_memory_put_1__SEL_2 or
	  flushCounter or
	  MUX_cau_dataStore_memory_put_1__SEL_3 or currReqQ_rv)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cau_dataStore_memory_put_3__SEL_1:
	  cau_dirtyStore_memory_ADDR = putFromProc_e[42:36];
      MUX_cau_dataStore_memory_put_1__SEL_2:
	  cau_dirtyStore_memory_ADDR = flushCounter[6:0];
      MUX_cau_dataStore_memory_put_1__SEL_3:
	  cau_dirtyStore_memory_ADDR = currReqQ_rv[43:37];
      default: cau_dirtyStore_memory_ADDR =
		   7'b0101010 /* unspecified value */ ;
    endcase
  end
  always@(MUX_cau_dataStore_memory_put_3__SEL_1 or
	  MUX_cau_dataStore_memory_put_1__SEL_2 or
	  MUX_cau_dataStore_memory_put_1__SEL_3 or currReqQ_rv)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cau_dataStore_memory_put_3__SEL_1: cau_dirtyStore_memory_DI = 1'd1;
      MUX_cau_dataStore_memory_put_1__SEL_2:
	  cau_dirtyStore_memory_DI = 1'b0 /* unspecified value */ ;
      MUX_cau_dataStore_memory_put_1__SEL_3:
	  cau_dirtyStore_memory_DI = currReqQ_rv[66:63] != 4'd0;
      default: cau_dirtyStore_memory_DI = 1'b0 /* unspecified value */ ;
    endcase
  end
  always@(MUX_cau_dataStore_memory_put_3__SEL_1 or
	  MUX_cau_dirtyStore_memory_put_1__VAL_1 or
	  MUX_cau_dataStore_memory_put_1__SEL_2 or
	  MUX_cau_dataStore_memory_put_1__SEL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_cau_dataStore_memory_put_3__SEL_1:
	  cau_dirtyStore_memory_WE = MUX_cau_dirtyStore_memory_put_1__VAL_1;
      MUX_cau_dataStore_memory_put_1__SEL_2: cau_dirtyStore_memory_WE = 1'd0;
      MUX_cau_dataStore_memory_put_1__SEL_3: cau_dirtyStore_memory_WE = 1'd1;
      default: cau_dirtyStore_memory_WE = 1'b0 /* unspecified value */ ;
    endcase
  end
  assign cau_dirtyStore_memory_EN =
	     EN_putFromProc && !putFromProc_passthrough ||
	     WILL_FIRE_RL_flushThroughCache && !flushCounter[7] &&
	     SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 ||
	     MUX_cau_dataStore_memory_put_1__SEL_3 ;

  // submodule cau_dirtyStore_serverAdapter_outData_beforeDeq
  assign cau_dirtyStore_serverAdapter_outData_beforeDeq_D_IN = 1'd1 ;
  assign cau_dirtyStore_serverAdapter_outData_beforeDeq_EN =
	     cau_dataStore_serverAdapter_outData_dequeueing_whas ;

  // submodule cau_dirtyStore_serverAdapter_outData_beforeEnq
  assign cau_dirtyStore_serverAdapter_outData_beforeEnq_D_IN = 1'd1 ;
  assign cau_dirtyStore_serverAdapter_outData_beforeEnq_EN =
	     cau_dirtyStore_serverAdapter_outData_enqw_whas ;

  // submodule cau_dirtyStore_serverAdapter_outData_ff
  assign cau_dirtyStore_serverAdapter_outData_ff_D_IN =
	     cau_dirtyStore_memory_DO ;
  assign cau_dirtyStore_serverAdapter_outData_ff_ENQ =
	     cau_dirtyStore_serverAdapter_outData_enqw_whas &&
	     (!cau_dataStore_serverAdapter_outData_dequeueing_whas ||
	      cau_dirtyStore_serverAdapter_outData_ff_EMPTY_N) ;
  assign cau_dirtyStore_serverAdapter_outData_ff_DEQ =
	     cau_dataStore_serverAdapter_outData_dequeueing_whas &&
	     cau_dirtyStore_serverAdapter_outData_ff_EMPTY_N ;
  assign cau_dirtyStore_serverAdapter_outData_ff_CLR = 1'b0 ;

  // submodule cau_tagFifo
  assign cau_tagFifo_D_IN =
	     MUX_cau_dataStore_memory_put_1__SEL_2 ?
	       MUX_cau_tagFifo_enq_1__VAL_1 :
	       tag__h68482 ;
  assign cau_tagFifo_ENQ =
	     WILL_FIRE_RL_flushThroughCache && !flushCounter[7] &&
	     SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 ||
	     EN_putFromProc &&
	     NOT_putFromProc_passthrough_36_AND_putFromProc_ETC___d972 ;
  assign cau_tagFifo_DEQ =
	     cau_dataStore_serverAdapter_outData_dequeueing_whas ;
  assign cau_tagFifo_CLR = 1'b0 ;

  // submodule flushIndexQ
  assign flushIndexQ_D_IN = flushCounter[6:0] ;
  assign flushIndexQ_ENQ = MUX_cau_dataStore_memory_put_1__SEL_2 ;
  assign flushIndexQ_DEQ = WILL_FIRE_RL_flushOutResponses ;
  assign flushIndexQ_CLR = 1'b0 ;

  // submodule lineReqQ
  always@(MUX_lineReqQ_enq_1__SEL_1 or
	  MUX_lineReqQ_enq_1__SEL_2 or
	  MUX_lineReqQ_enq_1__VAL_2 or
	  MUX_lineReqQ_enq_1__SEL_3 or
	  MUX_lineReqQ_enq_1__VAL_3 or
	  WILL_FIRE_RL_handleWriteback or
	  MUX_lineReqQ_enq_1__VAL_4 or
	  WILL_FIRE_RL_startPassthrough or MUX_lineReqQ_enq_1__VAL_5)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_lineReqQ_enq_1__SEL_1:
	  lineReqQ_D_IN =
	      547'h040000200AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
      MUX_lineReqQ_enq_1__SEL_2: lineReqQ_D_IN = MUX_lineReqQ_enq_1__VAL_2;
      MUX_lineReqQ_enq_1__SEL_3: lineReqQ_D_IN = MUX_lineReqQ_enq_1__VAL_3;
      WILL_FIRE_RL_handleWriteback: lineReqQ_D_IN = MUX_lineReqQ_enq_1__VAL_4;
      WILL_FIRE_RL_startPassthrough:
	  lineReqQ_D_IN = MUX_lineReqQ_enq_1__VAL_5;
      default: lineReqQ_D_IN =
		   547'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign lineReqQ_ENQ =
	     WILL_FIRE_RL_flushThroughCache && flushCounter[7] ||
	     WILL_FIRE_RL_handleCAUResponse && !currReqQ_rv[0] ||
	     WILL_FIRE_RL_flushOutResponses &&
	     IF_cau_dirtyStore_serverAdapter_outData_ff_i_n_ETC___d138 ||
	     WILL_FIRE_RL_handleWriteback ||
	     WILL_FIRE_RL_startPassthrough ;
  assign lineReqQ_DEQ = EN_getToMem ;
  assign lineReqQ_CLR = 1'b0 ;

  // submodule lineRespQ
  assign lineRespQ_D_IN = putFromMem_e ;
  assign lineRespQ_ENQ = EN_putFromMem ;
  assign lineRespQ_DEQ =
	     MUX_cau_dataStore_memory_put_1__SEL_3 ||
	     WILL_FIRE_RL_handleBusPassthrough ||
	     EN_blockTillFlushDone ;
  assign lineRespQ_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_cau_dirtyStore_serverAdapter_outData_ff_i_n_ETC___d127 =
	     cau_dirtyStore_serverAdapter_outData_ff_EMPTY_N ?
	       !cau_dirtyStore_serverAdapter_outData_ff_D_OUT :
	       !cau_dirtyStore_memory_DO ;
  assign IF_cau_dirtyStore_serverAdapter_outData_ff_i_n_ETC___d138 =
	     cau_dirtyStore_serverAdapter_outData_ff_EMPTY_N ?
	       cau_dirtyStore_serverAdapter_outData_ff_D_OUT :
	       cau_dirtyStore_memory_DO ;
  assign IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d904 =
	     { (currReqQ_rv[36:33] == 4'd15) ?
		 n__h64248 :
		 lineRespQ_D_OUT[511:480],
	       (currReqQ_rv[36:33] == 4'd14) ?
		 n__h64248 :
		 lineRespQ_D_OUT[479:448],
	       (currReqQ_rv[36:33] == 4'd13) ?
		 n__h64248 :
		 lineRespQ_D_OUT[447:416],
	       (currReqQ_rv[36:33] == 4'd12) ?
		 n__h64248 :
		 lineRespQ_D_OUT[415:384] } ;
  assign IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d909 =
	     { IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d904,
	       (currReqQ_rv[36:33] == 4'd11) ?
		 n__h64248 :
		 lineRespQ_D_OUT[383:352],
	       (currReqQ_rv[36:33] == 4'd10) ?
		 n__h64248 :
		 lineRespQ_D_OUT[351:320] } ;
  assign IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d914 =
	     { IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d909,
	       (currReqQ_rv[36:33] == 4'd9) ?
		 n__h64248 :
		 lineRespQ_D_OUT[319:288],
	       (currReqQ_rv[36:33] == 4'd8) ?
		 n__h64248 :
		 lineRespQ_D_OUT[287:256] } ;
  assign IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d919 =
	     { IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d914,
	       (currReqQ_rv[36:33] == 4'd7) ?
		 n__h64248 :
		 lineRespQ_D_OUT[255:224],
	       (currReqQ_rv[36:33] == 4'd6) ?
		 n__h64248 :
		 lineRespQ_D_OUT[223:192] } ;
  assign IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d924 =
	     { IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d919,
	       (currReqQ_rv[36:33] == 4'd5) ?
		 n__h64248 :
		 lineRespQ_D_OUT[191:160],
	       (currReqQ_rv[36:33] == 4'd4) ?
		 n__h64248 :
		 lineRespQ_D_OUT[159:128] } ;
  assign IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d929 =
	     { IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d924,
	       (currReqQ_rv[36:33] == 4'd3) ?
		 n__h64248 :
		 lineRespQ_D_OUT[127:96],
	       (currReqQ_rv[36:33] == 4'd2) ?
		 n__h64248 :
		 lineRespQ_D_OUT[95:64] } ;
  assign IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d934 =
	     { IF_currReqQ_rv_port0__read__29_BITS_36_TO_33_9_ETC___d929,
	       (currReqQ_rv[36:33] == 4'd1) ?
		 n__h64248 :
		 lineRespQ_D_OUT[63:32],
	       (currReqQ_rv[36:33] == 4'd0) ?
		 n__h64248 :
		 lineRespQ_D_OUT[31:0] } ;
  assign IF_flushCounter_45_BIT_7_46_THEN_lineReqQ_i_no_ETC___d289 =
	     flushCounter[7] ?
	       lineReqQ_FULL_N :
	       (!SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 ||
		cau_dirtyStore_serverAdapter_cnt_8_SLT_3___d280 &&
		cau_dataStore_serverAdapter_cnt_6_SLT_3___d281 &&
		cau_tagFifo_FULL_N) &&
	       (!SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 ||
		flushIndexQ_FULL_N) ;
  assign NOT_putFromProc_passthrough_36_AND_putFromProc_ETC___d972 =
	     !putFromProc_passthrough &&
	     (putFromProc_e[65:62] == 4'd0 ||
	      !SEL_ARR_cau_tagStore_0_98_cau_tagStore_1_99_ca_ETC___d940 ||
	      !SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941) ;
  assign SEL_ARR_cau_tagStore_0_98_cau_tagStore_1_99_ca_ETC___d940 =
	     tag__h68482 == putFromProc_e[61:43] ;
  assign b__h21025 = 3'd7 ;
  assign b__h22661 = 3'd7 ;
  assign cau_dataStore_serverAdapter_cnt_6_PLUS_IF_cau__ETC___d22 =
	     cau_dataStore_serverAdapter_cnt +
	     (cau_dataStore_serverAdapter_cnt_1_whas ? 3'd1 : 3'd0) +
	     (cau_dataStore_serverAdapter_outData_dequeueing_whas ?
		b__h21025 :
		3'd0) ;
  assign cau_dataStore_serverAdapter_cnt_6_SLT_3___d281 =
	     (cau_dataStore_serverAdapter_cnt ^ 3'h4) < 3'd7 ;
  assign cau_dataStore_serverAdapter_outData_beforeDeq__ETC___d462 =
	     cau_dataStore_serverAdapter_outData_beforeDeq_Q_OUT &&
	     (cau_dataStore_serverAdapter_outData_ff_EMPTY_N ||
	      cau_dataStore_serverAdapter_outData_enqw_whas) &&
	     (cau_dirtyStore_serverAdapter_outData_ff_EMPTY_N ||
	      cau_dirtyStore_serverAdapter_outData_enqw_whas) &&
	     cau_tagFifo_EMPTY_N &&
	     !hitQ_rv[32] ;
  assign cau_dirtyStore_serverAdapter_cnt_8_PLUS_IF_cau_ETC___d74 =
	     cau_dirtyStore_serverAdapter_cnt +
	     (cau_dirtyStore_serverAdapter_cnt_1_whas ? 3'd1 : 3'd0) +
	     (cau_dataStore_serverAdapter_outData_dequeueing_whas ?
		b__h22661 :
		3'd0) ;
  assign cau_dirtyStore_serverAdapter_cnt_8_SLT_3___d280 =
	     (cau_dirtyStore_serverAdapter_cnt ^ 3'h4) < 3'd7 ;
  assign cau_dirtyStore_serverAdapter_outData_beforeDeq_ETC___d134 =
	     cau_dirtyStore_serverAdapter_outData_beforeDeq_Q_OUT &&
	     (cau_dirtyStore_serverAdapter_outData_ff_EMPTY_N ||
	      cau_dirtyStore_serverAdapter_outData_enqw_whas) &&
	     (cau_dataStore_serverAdapter_outData_ff_EMPTY_N ||
	      cau_dataStore_serverAdapter_outData_enqw_whas) &&
	     flushIndexQ_EMPTY_N &&
	     cau_tagFifo_i_notEmpty__22_AND_IF_cau_dirtySto_ETC___d131 ;
  assign cau_dirtyStore_serverAdapter_outData_beforeDeq_ETC___d468 =
	     cau_dirtyStore_serverAdapter_outData_beforeDeq_Q_OUT &&
	     (cau_dirtyStore_serverAdapter_outData_ff_EMPTY_N ||
	      cau_dirtyStore_serverAdapter_outData_enqw_whas) &&
	     (cau_dataStore_serverAdapter_outData_ff_EMPTY_N ||
	      cau_dataStore_serverAdapter_outData_enqw_whas) &&
	     cau_tagFifo_EMPTY_N &&
	     lineReqQ_FULL_N &&
	     (IF_cau_dirtyStore_serverAdapter_outData_ff_i_n_ETC___d127 ||
	      cau_dataStore_serverAdapter_outData_beforeDeq_Q_OUT) ;
  assign cau_tagFifo_i_notEmpty__22_AND_IF_cau_dirtySto_ETC___d131 =
	     cau_tagFifo_EMPTY_N &&
	     (IF_cau_dirtyStore_serverAdapter_outData_ff_i_n_ETC___d127 ||
	      cau_dataStore_serverAdapter_outData_beforeDeq_Q_OUT &&
	      lineReqQ_FULL_N) ;
  assign cd_64__h69028 = { 480'd0, putFromProc_e[31:0] } ;
  assign data_ofs__h69030 = { 55'd0, putFromProc_e[35:32], 5'd0 } ;
  assign mask__h63552 =
	     { currReqQ_rv[66],
	       currReqQ_rv[66],
	       currReqQ_rv[66],
	       currReqQ_rv[66],
	       currReqQ_rv[66],
	       currReqQ_rv[66],
	       currReqQ_rv[66],
	       currReqQ_rv[66:65],
	       currReqQ_rv[65],
	       currReqQ_rv[65],
	       currReqQ_rv[65],
	       currReqQ_rv[65],
	       currReqQ_rv[65],
	       currReqQ_rv[65],
	       currReqQ_rv[65:64],
	       currReqQ_rv[64],
	       currReqQ_rv[64],
	       currReqQ_rv[64],
	       currReqQ_rv[64],
	       currReqQ_rv[64],
	       currReqQ_rv[64],
	       currReqQ_rv[64:63],
	       currReqQ_rv[63],
	       currReqQ_rv[63],
	       currReqQ_rv[63],
	       currReqQ_rv[63],
	       currReqQ_rv[63],
	       currReqQ_rv[63],
	       currReqQ_rv[63] } ;
  assign n__h64248 = x__h64270 | y__h64271 ;
  assign wb_64__h69061 = { 60'd0, putFromProc_e[65:62] } ;
  assign wb_ofs__h69062 = { 58'd0, putFromProc_e[35:32], 2'd0 } ;
  assign x1__h69050 = wb_64__h69061 << wb_ofs__h69062 ;
  assign x__h64270 = word__h49993 & y__h64272 ;
  assign x_addr__h37389 = { cau_tagFifo_D_OUT, flushIndexQ_D_OUT, 4'h0 } ;
  assign x_addr__h49646 = { cau_tagFifo_D_OUT, currReqQ_rv[43:37], 4'h0 } ;
  assign x_addr__h49685 = { currReqQ_rv[62:35], 2'h0 } ;
  assign x_data__h37390 =
	     cau_dataStore_serverAdapter_outData_ff_EMPTY_N ?
	       cau_dataStore_serverAdapter_outData_ff_D_OUT :
	       cau_dataStore_memory_DO ;
  assign x_data__h47829 = { 480'h0, currReqQ_rv[32:1] } ;
  assign y__h64271 = currReqQ_rv[32:1] & mask__h63552 ;
  assign y__h64272 =
	     { ~currReqQ_rv[66],
	       ~currReqQ_rv[66],
	       ~currReqQ_rv[66],
	       ~currReqQ_rv[66],
	       ~currReqQ_rv[66],
	       ~currReqQ_rv[66],
	       ~currReqQ_rv[66],
	       ~currReqQ_rv[66],
	       ~currReqQ_rv[65],
	       ~currReqQ_rv[65],
	       ~currReqQ_rv[65],
	       ~currReqQ_rv[65],
	       ~currReqQ_rv[65],
	       ~currReqQ_rv[65],
	       ~currReqQ_rv[65],
	       ~currReqQ_rv[65],
	       ~currReqQ_rv[64],
	       ~currReqQ_rv[64],
	       ~currReqQ_rv[64],
	       ~currReqQ_rv[64],
	       ~currReqQ_rv[64],
	       ~currReqQ_rv[64],
	       ~currReqQ_rv[64],
	       ~currReqQ_rv[64],
	       ~currReqQ_rv[63],
	       ~currReqQ_rv[63],
	       ~currReqQ_rv[63],
	       ~currReqQ_rv[63],
	       ~currReqQ_rv[63],
	       ~currReqQ_rv[63],
	       ~currReqQ_rv[63],
	       ~currReqQ_rv[63] } ;
  always@(currReqQ_rv or lineRespQ_D_OUT)
  begin
    case (currReqQ_rv[36:33])
      4'd0: word__h49993 = lineRespQ_D_OUT[31:0];
      4'd1: word__h49993 = lineRespQ_D_OUT[63:32];
      4'd2: word__h49993 = lineRespQ_D_OUT[95:64];
      4'd3: word__h49993 = lineRespQ_D_OUT[127:96];
      4'd4: word__h49993 = lineRespQ_D_OUT[159:128];
      4'd5: word__h49993 = lineRespQ_D_OUT[191:160];
      4'd6: word__h49993 = lineRespQ_D_OUT[223:192];
      4'd7: word__h49993 = lineRespQ_D_OUT[255:224];
      4'd8: word__h49993 = lineRespQ_D_OUT[287:256];
      4'd9: word__h49993 = lineRespQ_D_OUT[319:288];
      4'd10: word__h49993 = lineRespQ_D_OUT[351:320];
      4'd11: word__h49993 = lineRespQ_D_OUT[383:352];
      4'd12: word__h49993 = lineRespQ_D_OUT[415:384];
      4'd13: word__h49993 = lineRespQ_D_OUT[447:416];
      4'd14: word__h49993 = lineRespQ_D_OUT[479:448];
      4'd15: word__h49993 = lineRespQ_D_OUT[511:480];
    endcase
  end
  always@(putFromProc_e or
	  cau_tagStore_0 or
	  cau_tagStore_1 or
	  cau_tagStore_2 or
	  cau_tagStore_3 or
	  cau_tagStore_4 or
	  cau_tagStore_5 or
	  cau_tagStore_6 or
	  cau_tagStore_7 or
	  cau_tagStore_8 or
	  cau_tagStore_9 or
	  cau_tagStore_10 or
	  cau_tagStore_11 or
	  cau_tagStore_12 or
	  cau_tagStore_13 or
	  cau_tagStore_14 or
	  cau_tagStore_15 or
	  cau_tagStore_16 or
	  cau_tagStore_17 or
	  cau_tagStore_18 or
	  cau_tagStore_19 or
	  cau_tagStore_20 or
	  cau_tagStore_21 or
	  cau_tagStore_22 or
	  cau_tagStore_23 or
	  cau_tagStore_24 or
	  cau_tagStore_25 or
	  cau_tagStore_26 or
	  cau_tagStore_27 or
	  cau_tagStore_28 or
	  cau_tagStore_29 or
	  cau_tagStore_30 or
	  cau_tagStore_31 or
	  cau_tagStore_32 or
	  cau_tagStore_33 or
	  cau_tagStore_34 or
	  cau_tagStore_35 or
	  cau_tagStore_36 or
	  cau_tagStore_37 or
	  cau_tagStore_38 or
	  cau_tagStore_39 or
	  cau_tagStore_40 or
	  cau_tagStore_41 or
	  cau_tagStore_42 or
	  cau_tagStore_43 or
	  cau_tagStore_44 or
	  cau_tagStore_45 or
	  cau_tagStore_46 or
	  cau_tagStore_47 or
	  cau_tagStore_48 or
	  cau_tagStore_49 or
	  cau_tagStore_50 or
	  cau_tagStore_51 or
	  cau_tagStore_52 or
	  cau_tagStore_53 or
	  cau_tagStore_54 or
	  cau_tagStore_55 or
	  cau_tagStore_56 or
	  cau_tagStore_57 or
	  cau_tagStore_58 or
	  cau_tagStore_59 or
	  cau_tagStore_60 or
	  cau_tagStore_61 or
	  cau_tagStore_62 or
	  cau_tagStore_63 or
	  cau_tagStore_64 or
	  cau_tagStore_65 or
	  cau_tagStore_66 or
	  cau_tagStore_67 or
	  cau_tagStore_68 or
	  cau_tagStore_69 or
	  cau_tagStore_70 or
	  cau_tagStore_71 or
	  cau_tagStore_72 or
	  cau_tagStore_73 or
	  cau_tagStore_74 or
	  cau_tagStore_75 or
	  cau_tagStore_76 or
	  cau_tagStore_77 or
	  cau_tagStore_78 or
	  cau_tagStore_79 or
	  cau_tagStore_80 or
	  cau_tagStore_81 or
	  cau_tagStore_82 or
	  cau_tagStore_83 or
	  cau_tagStore_84 or
	  cau_tagStore_85 or
	  cau_tagStore_86 or
	  cau_tagStore_87 or
	  cau_tagStore_88 or
	  cau_tagStore_89 or
	  cau_tagStore_90 or
	  cau_tagStore_91 or
	  cau_tagStore_92 or
	  cau_tagStore_93 or
	  cau_tagStore_94 or
	  cau_tagStore_95 or
	  cau_tagStore_96 or
	  cau_tagStore_97 or
	  cau_tagStore_98 or
	  cau_tagStore_99 or
	  cau_tagStore_100 or
	  cau_tagStore_101 or
	  cau_tagStore_102 or
	  cau_tagStore_103 or
	  cau_tagStore_104 or
	  cau_tagStore_105 or
	  cau_tagStore_106 or
	  cau_tagStore_107 or
	  cau_tagStore_108 or
	  cau_tagStore_109 or
	  cau_tagStore_110 or
	  cau_tagStore_111 or
	  cau_tagStore_112 or
	  cau_tagStore_113 or
	  cau_tagStore_114 or
	  cau_tagStore_115 or
	  cau_tagStore_116 or
	  cau_tagStore_117 or
	  cau_tagStore_118 or
	  cau_tagStore_119 or
	  cau_tagStore_120 or
	  cau_tagStore_121 or
	  cau_tagStore_122 or
	  cau_tagStore_123 or
	  cau_tagStore_124 or
	  cau_tagStore_125 or cau_tagStore_126 or cau_tagStore_127)
  begin
    case (putFromProc_e[42:36])
      7'd0: tag__h68482 = cau_tagStore_0;
      7'd1: tag__h68482 = cau_tagStore_1;
      7'd2: tag__h68482 = cau_tagStore_2;
      7'd3: tag__h68482 = cau_tagStore_3;
      7'd4: tag__h68482 = cau_tagStore_4;
      7'd5: tag__h68482 = cau_tagStore_5;
      7'd6: tag__h68482 = cau_tagStore_6;
      7'd7: tag__h68482 = cau_tagStore_7;
      7'd8: tag__h68482 = cau_tagStore_8;
      7'd9: tag__h68482 = cau_tagStore_9;
      7'd10: tag__h68482 = cau_tagStore_10;
      7'd11: tag__h68482 = cau_tagStore_11;
      7'd12: tag__h68482 = cau_tagStore_12;
      7'd13: tag__h68482 = cau_tagStore_13;
      7'd14: tag__h68482 = cau_tagStore_14;
      7'd15: tag__h68482 = cau_tagStore_15;
      7'd16: tag__h68482 = cau_tagStore_16;
      7'd17: tag__h68482 = cau_tagStore_17;
      7'd18: tag__h68482 = cau_tagStore_18;
      7'd19: tag__h68482 = cau_tagStore_19;
      7'd20: tag__h68482 = cau_tagStore_20;
      7'd21: tag__h68482 = cau_tagStore_21;
      7'd22: tag__h68482 = cau_tagStore_22;
      7'd23: tag__h68482 = cau_tagStore_23;
      7'd24: tag__h68482 = cau_tagStore_24;
      7'd25: tag__h68482 = cau_tagStore_25;
      7'd26: tag__h68482 = cau_tagStore_26;
      7'd27: tag__h68482 = cau_tagStore_27;
      7'd28: tag__h68482 = cau_tagStore_28;
      7'd29: tag__h68482 = cau_tagStore_29;
      7'd30: tag__h68482 = cau_tagStore_30;
      7'd31: tag__h68482 = cau_tagStore_31;
      7'd32: tag__h68482 = cau_tagStore_32;
      7'd33: tag__h68482 = cau_tagStore_33;
      7'd34: tag__h68482 = cau_tagStore_34;
      7'd35: tag__h68482 = cau_tagStore_35;
      7'd36: tag__h68482 = cau_tagStore_36;
      7'd37: tag__h68482 = cau_tagStore_37;
      7'd38: tag__h68482 = cau_tagStore_38;
      7'd39: tag__h68482 = cau_tagStore_39;
      7'd40: tag__h68482 = cau_tagStore_40;
      7'd41: tag__h68482 = cau_tagStore_41;
      7'd42: tag__h68482 = cau_tagStore_42;
      7'd43: tag__h68482 = cau_tagStore_43;
      7'd44: tag__h68482 = cau_tagStore_44;
      7'd45: tag__h68482 = cau_tagStore_45;
      7'd46: tag__h68482 = cau_tagStore_46;
      7'd47: tag__h68482 = cau_tagStore_47;
      7'd48: tag__h68482 = cau_tagStore_48;
      7'd49: tag__h68482 = cau_tagStore_49;
      7'd50: tag__h68482 = cau_tagStore_50;
      7'd51: tag__h68482 = cau_tagStore_51;
      7'd52: tag__h68482 = cau_tagStore_52;
      7'd53: tag__h68482 = cau_tagStore_53;
      7'd54: tag__h68482 = cau_tagStore_54;
      7'd55: tag__h68482 = cau_tagStore_55;
      7'd56: tag__h68482 = cau_tagStore_56;
      7'd57: tag__h68482 = cau_tagStore_57;
      7'd58: tag__h68482 = cau_tagStore_58;
      7'd59: tag__h68482 = cau_tagStore_59;
      7'd60: tag__h68482 = cau_tagStore_60;
      7'd61: tag__h68482 = cau_tagStore_61;
      7'd62: tag__h68482 = cau_tagStore_62;
      7'd63: tag__h68482 = cau_tagStore_63;
      7'd64: tag__h68482 = cau_tagStore_64;
      7'd65: tag__h68482 = cau_tagStore_65;
      7'd66: tag__h68482 = cau_tagStore_66;
      7'd67: tag__h68482 = cau_tagStore_67;
      7'd68: tag__h68482 = cau_tagStore_68;
      7'd69: tag__h68482 = cau_tagStore_69;
      7'd70: tag__h68482 = cau_tagStore_70;
      7'd71: tag__h68482 = cau_tagStore_71;
      7'd72: tag__h68482 = cau_tagStore_72;
      7'd73: tag__h68482 = cau_tagStore_73;
      7'd74: tag__h68482 = cau_tagStore_74;
      7'd75: tag__h68482 = cau_tagStore_75;
      7'd76: tag__h68482 = cau_tagStore_76;
      7'd77: tag__h68482 = cau_tagStore_77;
      7'd78: tag__h68482 = cau_tagStore_78;
      7'd79: tag__h68482 = cau_tagStore_79;
      7'd80: tag__h68482 = cau_tagStore_80;
      7'd81: tag__h68482 = cau_tagStore_81;
      7'd82: tag__h68482 = cau_tagStore_82;
      7'd83: tag__h68482 = cau_tagStore_83;
      7'd84: tag__h68482 = cau_tagStore_84;
      7'd85: tag__h68482 = cau_tagStore_85;
      7'd86: tag__h68482 = cau_tagStore_86;
      7'd87: tag__h68482 = cau_tagStore_87;
      7'd88: tag__h68482 = cau_tagStore_88;
      7'd89: tag__h68482 = cau_tagStore_89;
      7'd90: tag__h68482 = cau_tagStore_90;
      7'd91: tag__h68482 = cau_tagStore_91;
      7'd92: tag__h68482 = cau_tagStore_92;
      7'd93: tag__h68482 = cau_tagStore_93;
      7'd94: tag__h68482 = cau_tagStore_94;
      7'd95: tag__h68482 = cau_tagStore_95;
      7'd96: tag__h68482 = cau_tagStore_96;
      7'd97: tag__h68482 = cau_tagStore_97;
      7'd98: tag__h68482 = cau_tagStore_98;
      7'd99: tag__h68482 = cau_tagStore_99;
      7'd100: tag__h68482 = cau_tagStore_100;
      7'd101: tag__h68482 = cau_tagStore_101;
      7'd102: tag__h68482 = cau_tagStore_102;
      7'd103: tag__h68482 = cau_tagStore_103;
      7'd104: tag__h68482 = cau_tagStore_104;
      7'd105: tag__h68482 = cau_tagStore_105;
      7'd106: tag__h68482 = cau_tagStore_106;
      7'd107: tag__h68482 = cau_tagStore_107;
      7'd108: tag__h68482 = cau_tagStore_108;
      7'd109: tag__h68482 = cau_tagStore_109;
      7'd110: tag__h68482 = cau_tagStore_110;
      7'd111: tag__h68482 = cau_tagStore_111;
      7'd112: tag__h68482 = cau_tagStore_112;
      7'd113: tag__h68482 = cau_tagStore_113;
      7'd114: tag__h68482 = cau_tagStore_114;
      7'd115: tag__h68482 = cau_tagStore_115;
      7'd116: tag__h68482 = cau_tagStore_116;
      7'd117: tag__h68482 = cau_tagStore_117;
      7'd118: tag__h68482 = cau_tagStore_118;
      7'd119: tag__h68482 = cau_tagStore_119;
      7'd120: tag__h68482 = cau_tagStore_120;
      7'd121: tag__h68482 = cau_tagStore_121;
      7'd122: tag__h68482 = cau_tagStore_122;
      7'd123: tag__h68482 = cau_tagStore_123;
      7'd124: tag__h68482 = cau_tagStore_124;
      7'd125: tag__h68482 = cau_tagStore_125;
      7'd126: tag__h68482 = cau_tagStore_126;
      7'd127: tag__h68482 = cau_tagStore_127;
    endcase
  end
  always@(flushCounter or cau_validStore)
  begin
    case (flushCounter[6:0])
      7'd0:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[0];
      7'd1:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[1];
      7'd2:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[2];
      7'd3:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[3];
      7'd4:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[4];
      7'd5:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[5];
      7'd6:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[6];
      7'd7:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[7];
      7'd8:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[8];
      7'd9:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[9];
      7'd10:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[10];
      7'd11:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[11];
      7'd12:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[12];
      7'd13:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[13];
      7'd14:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[14];
      7'd15:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[15];
      7'd16:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[16];
      7'd17:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[17];
      7'd18:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[18];
      7'd19:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[19];
      7'd20:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[20];
      7'd21:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[21];
      7'd22:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[22];
      7'd23:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[23];
      7'd24:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[24];
      7'd25:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[25];
      7'd26:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[26];
      7'd27:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[27];
      7'd28:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[28];
      7'd29:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[29];
      7'd30:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[30];
      7'd31:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[31];
      7'd32:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[32];
      7'd33:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[33];
      7'd34:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[34];
      7'd35:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[35];
      7'd36:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[36];
      7'd37:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[37];
      7'd38:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[38];
      7'd39:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[39];
      7'd40:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[40];
      7'd41:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[41];
      7'd42:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[42];
      7'd43:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[43];
      7'd44:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[44];
      7'd45:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[45];
      7'd46:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[46];
      7'd47:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[47];
      7'd48:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[48];
      7'd49:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[49];
      7'd50:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[50];
      7'd51:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[51];
      7'd52:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[52];
      7'd53:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[53];
      7'd54:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[54];
      7'd55:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[55];
      7'd56:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[56];
      7'd57:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[57];
      7'd58:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[58];
      7'd59:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[59];
      7'd60:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[60];
      7'd61:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[61];
      7'd62:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[62];
      7'd63:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[63];
      7'd64:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[64];
      7'd65:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[65];
      7'd66:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[66];
      7'd67:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[67];
      7'd68:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[68];
      7'd69:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[69];
      7'd70:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[70];
      7'd71:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[71];
      7'd72:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[72];
      7'd73:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[73];
      7'd74:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[74];
      7'd75:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[75];
      7'd76:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[76];
      7'd77:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[77];
      7'd78:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[78];
      7'd79:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[79];
      7'd80:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[80];
      7'd81:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[81];
      7'd82:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[82];
      7'd83:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[83];
      7'd84:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[84];
      7'd85:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[85];
      7'd86:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[86];
      7'd87:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[87];
      7'd88:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[88];
      7'd89:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[89];
      7'd90:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[90];
      7'd91:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[91];
      7'd92:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[92];
      7'd93:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[93];
      7'd94:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[94];
      7'd95:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[95];
      7'd96:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[96];
      7'd97:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[97];
      7'd98:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[98];
      7'd99:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[99];
      7'd100:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[100];
      7'd101:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[101];
      7'd102:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[102];
      7'd103:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[103];
      7'd104:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[104];
      7'd105:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[105];
      7'd106:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[106];
      7'd107:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[107];
      7'd108:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[108];
      7'd109:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[109];
      7'd110:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[110];
      7'd111:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[111];
      7'd112:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[112];
      7'd113:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[113];
      7'd114:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[114];
      7'd115:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[115];
      7'd116:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[116];
      7'd117:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[117];
      7'd118:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[118];
      7'd119:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[119];
      7'd120:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[120];
      7'd121:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[121];
      7'd122:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[122];
      7'd123:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[123];
      7'd124:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[124];
      7'd125:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[125];
      7'd126:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[126];
      7'd127:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d278 =
	      cau_validStore[127];
    endcase
  end
  always@(putFromProc_e or cau_validStore)
  begin
    case (putFromProc_e[42:36])
      7'd0:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[0];
      7'd1:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[1];
      7'd2:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[2];
      7'd3:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[3];
      7'd4:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[4];
      7'd5:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[5];
      7'd6:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[6];
      7'd7:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[7];
      7'd8:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[8];
      7'd9:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[9];
      7'd10:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[10];
      7'd11:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[11];
      7'd12:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[12];
      7'd13:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[13];
      7'd14:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[14];
      7'd15:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[15];
      7'd16:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[16];
      7'd17:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[17];
      7'd18:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[18];
      7'd19:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[19];
      7'd20:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[20];
      7'd21:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[21];
      7'd22:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[22];
      7'd23:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[23];
      7'd24:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[24];
      7'd25:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[25];
      7'd26:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[26];
      7'd27:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[27];
      7'd28:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[28];
      7'd29:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[29];
      7'd30:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[30];
      7'd31:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[31];
      7'd32:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[32];
      7'd33:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[33];
      7'd34:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[34];
      7'd35:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[35];
      7'd36:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[36];
      7'd37:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[37];
      7'd38:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[38];
      7'd39:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[39];
      7'd40:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[40];
      7'd41:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[41];
      7'd42:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[42];
      7'd43:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[43];
      7'd44:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[44];
      7'd45:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[45];
      7'd46:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[46];
      7'd47:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[47];
      7'd48:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[48];
      7'd49:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[49];
      7'd50:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[50];
      7'd51:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[51];
      7'd52:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[52];
      7'd53:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[53];
      7'd54:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[54];
      7'd55:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[55];
      7'd56:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[56];
      7'd57:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[57];
      7'd58:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[58];
      7'd59:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[59];
      7'd60:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[60];
      7'd61:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[61];
      7'd62:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[62];
      7'd63:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[63];
      7'd64:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[64];
      7'd65:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[65];
      7'd66:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[66];
      7'd67:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[67];
      7'd68:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[68];
      7'd69:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[69];
      7'd70:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[70];
      7'd71:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[71];
      7'd72:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[72];
      7'd73:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[73];
      7'd74:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[74];
      7'd75:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[75];
      7'd76:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[76];
      7'd77:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[77];
      7'd78:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[78];
      7'd79:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[79];
      7'd80:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[80];
      7'd81:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[81];
      7'd82:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[82];
      7'd83:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[83];
      7'd84:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[84];
      7'd85:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[85];
      7'd86:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[86];
      7'd87:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[87];
      7'd88:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[88];
      7'd89:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[89];
      7'd90:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[90];
      7'd91:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[91];
      7'd92:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[92];
      7'd93:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[93];
      7'd94:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[94];
      7'd95:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[95];
      7'd96:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[96];
      7'd97:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[97];
      7'd98:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[98];
      7'd99:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[99];
      7'd100:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[100];
      7'd101:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[101];
      7'd102:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[102];
      7'd103:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[103];
      7'd104:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[104];
      7'd105:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[105];
      7'd106:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[106];
      7'd107:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[107];
      7'd108:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[108];
      7'd109:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[109];
      7'd110:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[110];
      7'd111:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[111];
      7'd112:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[112];
      7'd113:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[113];
      7'd114:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[114];
      7'd115:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[115];
      7'd116:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[116];
      7'd117:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[117];
      7'd118:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[118];
      7'd119:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[119];
      7'd120:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[120];
      7'd121:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[121];
      7'd122:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[122];
      7'd123:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[123];
      7'd124:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[124];
      7'd125:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[125];
      7'd126:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[126];
      7'd127:
	  SEL_ARR_cau_validStore_47_BIT_0_48_cau_validSt_ETC___d941 =
	      cau_validStore[127];
    endcase
  end
  always@(currReqQ_rv or x_data__h37390)
  begin
    case (currReqQ_rv[36:33])
      4'd0:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[31:0];
      4'd1:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[63:32];
      4'd2:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[95:64];
      4'd3:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[127:96];
      4'd4:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[159:128];
      4'd5:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[191:160];
      4'd6:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[223:192];
      4'd7:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[255:224];
      4'd8:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[287:256];
      4'd9:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[319:288];
      4'd10:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[351:320];
      4'd11:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[383:352];
      4'd12:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[415:384];
      4'd13:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[447:416];
      4'd14:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[479:448];
      4'd15:
	  CASE_currReqQ_rv_BITS_36_TO_33_0_x_data7390_BI_ETC__q1 =
	      x_data__h37390[511:480];
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cau_dataStore_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY 3'd0;
	cau_dataStore_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	cau_dataStore_serverAdapter_s2 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	cau_dirtyStore_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY 3'd0;
	cau_dirtyStore_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	cau_dirtyStore_serverAdapter_s2 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	cau_tagStore_0 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_1 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_10 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_100 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_101 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_102 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_103 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_104 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_105 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_106 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_107 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_108 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_109 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_11 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_110 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_111 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_112 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_113 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_114 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_115 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_116 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_117 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_118 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_119 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_12 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_120 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_121 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_122 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_123 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_124 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_125 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_126 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_127 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_13 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_14 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_15 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_16 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_17 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_18 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_19 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_2 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_20 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_21 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_22 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_23 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_24 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_25 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_26 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_27 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_28 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_29 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_3 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_30 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_31 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_32 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_33 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_34 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_35 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_36 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_37 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_38 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_39 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_4 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_40 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_41 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_42 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_43 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_44 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_45 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_46 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_47 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_48 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_49 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_5 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_50 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_51 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_52 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_53 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_54 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_55 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_56 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_57 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_58 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_59 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_6 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_60 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_61 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_62 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_63 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_64 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_65 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_66 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_67 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_68 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_69 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_7 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_70 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_71 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_72 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_73 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_74 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_75 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_76 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_77 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_78 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_79 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_8 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_80 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_81 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_82 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_83 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_84 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_85 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_86 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_87 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_88 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_89 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_9 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_90 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_91 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_92 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_93 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_94 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_95 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_96 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_97 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_98 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_tagStore_99 <= `BSV_ASSIGNMENT_DELAY 19'd0;
	cau_validStore <= `BSV_ASSIGNMENT_DELAY 128'd0;
	currReqQ_rv <= `BSV_ASSIGNMENT_DELAY 68'h2AAAAAAAAAAAAAAAA;
	cyc <= `BSV_ASSIGNMENT_DELAY 32'd0;
	doFlush_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
	doInvalidate_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
	doPassthrough <= `BSV_ASSIGNMENT_DELAY 1'd0;
	flushCounter <= `BSV_ASSIGNMENT_DELAY 8'd0;
	hitQ_rv <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	state <= `BSV_ASSIGNMENT_DELAY 2'd0;
      end
    else
      begin
        if (cau_dataStore_serverAdapter_cnt_EN)
	  cau_dataStore_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      cau_dataStore_serverAdapter_cnt_D_IN;
	if (cau_dataStore_serverAdapter_s1_EN)
	  cau_dataStore_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      cau_dataStore_serverAdapter_s1_D_IN;
	if (cau_dataStore_serverAdapter_s2_EN)
	  cau_dataStore_serverAdapter_s2 <= `BSV_ASSIGNMENT_DELAY
	      cau_dataStore_serverAdapter_s2_D_IN;
	if (cau_dirtyStore_serverAdapter_cnt_EN)
	  cau_dirtyStore_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      cau_dirtyStore_serverAdapter_cnt_D_IN;
	if (cau_dirtyStore_serverAdapter_s1_EN)
	  cau_dirtyStore_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      cau_dirtyStore_serverAdapter_s1_D_IN;
	if (cau_dirtyStore_serverAdapter_s2_EN)
	  cau_dirtyStore_serverAdapter_s2 <= `BSV_ASSIGNMENT_DELAY
	      cau_dirtyStore_serverAdapter_s2_D_IN;
	if (cau_tagStore_0_EN)
	  cau_tagStore_0 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_0_D_IN;
	if (cau_tagStore_1_EN)
	  cau_tagStore_1 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_1_D_IN;
	if (cau_tagStore_10_EN)
	  cau_tagStore_10 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_10_D_IN;
	if (cau_tagStore_100_EN)
	  cau_tagStore_100 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_100_D_IN;
	if (cau_tagStore_101_EN)
	  cau_tagStore_101 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_101_D_IN;
	if (cau_tagStore_102_EN)
	  cau_tagStore_102 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_102_D_IN;
	if (cau_tagStore_103_EN)
	  cau_tagStore_103 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_103_D_IN;
	if (cau_tagStore_104_EN)
	  cau_tagStore_104 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_104_D_IN;
	if (cau_tagStore_105_EN)
	  cau_tagStore_105 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_105_D_IN;
	if (cau_tagStore_106_EN)
	  cau_tagStore_106 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_106_D_IN;
	if (cau_tagStore_107_EN)
	  cau_tagStore_107 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_107_D_IN;
	if (cau_tagStore_108_EN)
	  cau_tagStore_108 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_108_D_IN;
	if (cau_tagStore_109_EN)
	  cau_tagStore_109 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_109_D_IN;
	if (cau_tagStore_11_EN)
	  cau_tagStore_11 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_11_D_IN;
	if (cau_tagStore_110_EN)
	  cau_tagStore_110 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_110_D_IN;
	if (cau_tagStore_111_EN)
	  cau_tagStore_111 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_111_D_IN;
	if (cau_tagStore_112_EN)
	  cau_tagStore_112 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_112_D_IN;
	if (cau_tagStore_113_EN)
	  cau_tagStore_113 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_113_D_IN;
	if (cau_tagStore_114_EN)
	  cau_tagStore_114 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_114_D_IN;
	if (cau_tagStore_115_EN)
	  cau_tagStore_115 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_115_D_IN;
	if (cau_tagStore_116_EN)
	  cau_tagStore_116 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_116_D_IN;
	if (cau_tagStore_117_EN)
	  cau_tagStore_117 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_117_D_IN;
	if (cau_tagStore_118_EN)
	  cau_tagStore_118 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_118_D_IN;
	if (cau_tagStore_119_EN)
	  cau_tagStore_119 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_119_D_IN;
	if (cau_tagStore_12_EN)
	  cau_tagStore_12 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_12_D_IN;
	if (cau_tagStore_120_EN)
	  cau_tagStore_120 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_120_D_IN;
	if (cau_tagStore_121_EN)
	  cau_tagStore_121 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_121_D_IN;
	if (cau_tagStore_122_EN)
	  cau_tagStore_122 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_122_D_IN;
	if (cau_tagStore_123_EN)
	  cau_tagStore_123 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_123_D_IN;
	if (cau_tagStore_124_EN)
	  cau_tagStore_124 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_124_D_IN;
	if (cau_tagStore_125_EN)
	  cau_tagStore_125 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_125_D_IN;
	if (cau_tagStore_126_EN)
	  cau_tagStore_126 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_126_D_IN;
	if (cau_tagStore_127_EN)
	  cau_tagStore_127 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_127_D_IN;
	if (cau_tagStore_13_EN)
	  cau_tagStore_13 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_13_D_IN;
	if (cau_tagStore_14_EN)
	  cau_tagStore_14 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_14_D_IN;
	if (cau_tagStore_15_EN)
	  cau_tagStore_15 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_15_D_IN;
	if (cau_tagStore_16_EN)
	  cau_tagStore_16 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_16_D_IN;
	if (cau_tagStore_17_EN)
	  cau_tagStore_17 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_17_D_IN;
	if (cau_tagStore_18_EN)
	  cau_tagStore_18 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_18_D_IN;
	if (cau_tagStore_19_EN)
	  cau_tagStore_19 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_19_D_IN;
	if (cau_tagStore_2_EN)
	  cau_tagStore_2 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_2_D_IN;
	if (cau_tagStore_20_EN)
	  cau_tagStore_20 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_20_D_IN;
	if (cau_tagStore_21_EN)
	  cau_tagStore_21 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_21_D_IN;
	if (cau_tagStore_22_EN)
	  cau_tagStore_22 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_22_D_IN;
	if (cau_tagStore_23_EN)
	  cau_tagStore_23 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_23_D_IN;
	if (cau_tagStore_24_EN)
	  cau_tagStore_24 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_24_D_IN;
	if (cau_tagStore_25_EN)
	  cau_tagStore_25 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_25_D_IN;
	if (cau_tagStore_26_EN)
	  cau_tagStore_26 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_26_D_IN;
	if (cau_tagStore_27_EN)
	  cau_tagStore_27 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_27_D_IN;
	if (cau_tagStore_28_EN)
	  cau_tagStore_28 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_28_D_IN;
	if (cau_tagStore_29_EN)
	  cau_tagStore_29 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_29_D_IN;
	if (cau_tagStore_3_EN)
	  cau_tagStore_3 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_3_D_IN;
	if (cau_tagStore_30_EN)
	  cau_tagStore_30 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_30_D_IN;
	if (cau_tagStore_31_EN)
	  cau_tagStore_31 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_31_D_IN;
	if (cau_tagStore_32_EN)
	  cau_tagStore_32 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_32_D_IN;
	if (cau_tagStore_33_EN)
	  cau_tagStore_33 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_33_D_IN;
	if (cau_tagStore_34_EN)
	  cau_tagStore_34 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_34_D_IN;
	if (cau_tagStore_35_EN)
	  cau_tagStore_35 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_35_D_IN;
	if (cau_tagStore_36_EN)
	  cau_tagStore_36 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_36_D_IN;
	if (cau_tagStore_37_EN)
	  cau_tagStore_37 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_37_D_IN;
	if (cau_tagStore_38_EN)
	  cau_tagStore_38 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_38_D_IN;
	if (cau_tagStore_39_EN)
	  cau_tagStore_39 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_39_D_IN;
	if (cau_tagStore_4_EN)
	  cau_tagStore_4 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_4_D_IN;
	if (cau_tagStore_40_EN)
	  cau_tagStore_40 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_40_D_IN;
	if (cau_tagStore_41_EN)
	  cau_tagStore_41 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_41_D_IN;
	if (cau_tagStore_42_EN)
	  cau_tagStore_42 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_42_D_IN;
	if (cau_tagStore_43_EN)
	  cau_tagStore_43 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_43_D_IN;
	if (cau_tagStore_44_EN)
	  cau_tagStore_44 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_44_D_IN;
	if (cau_tagStore_45_EN)
	  cau_tagStore_45 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_45_D_IN;
	if (cau_tagStore_46_EN)
	  cau_tagStore_46 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_46_D_IN;
	if (cau_tagStore_47_EN)
	  cau_tagStore_47 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_47_D_IN;
	if (cau_tagStore_48_EN)
	  cau_tagStore_48 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_48_D_IN;
	if (cau_tagStore_49_EN)
	  cau_tagStore_49 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_49_D_IN;
	if (cau_tagStore_5_EN)
	  cau_tagStore_5 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_5_D_IN;
	if (cau_tagStore_50_EN)
	  cau_tagStore_50 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_50_D_IN;
	if (cau_tagStore_51_EN)
	  cau_tagStore_51 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_51_D_IN;
	if (cau_tagStore_52_EN)
	  cau_tagStore_52 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_52_D_IN;
	if (cau_tagStore_53_EN)
	  cau_tagStore_53 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_53_D_IN;
	if (cau_tagStore_54_EN)
	  cau_tagStore_54 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_54_D_IN;
	if (cau_tagStore_55_EN)
	  cau_tagStore_55 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_55_D_IN;
	if (cau_tagStore_56_EN)
	  cau_tagStore_56 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_56_D_IN;
	if (cau_tagStore_57_EN)
	  cau_tagStore_57 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_57_D_IN;
	if (cau_tagStore_58_EN)
	  cau_tagStore_58 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_58_D_IN;
	if (cau_tagStore_59_EN)
	  cau_tagStore_59 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_59_D_IN;
	if (cau_tagStore_6_EN)
	  cau_tagStore_6 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_6_D_IN;
	if (cau_tagStore_60_EN)
	  cau_tagStore_60 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_60_D_IN;
	if (cau_tagStore_61_EN)
	  cau_tagStore_61 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_61_D_IN;
	if (cau_tagStore_62_EN)
	  cau_tagStore_62 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_62_D_IN;
	if (cau_tagStore_63_EN)
	  cau_tagStore_63 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_63_D_IN;
	if (cau_tagStore_64_EN)
	  cau_tagStore_64 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_64_D_IN;
	if (cau_tagStore_65_EN)
	  cau_tagStore_65 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_65_D_IN;
	if (cau_tagStore_66_EN)
	  cau_tagStore_66 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_66_D_IN;
	if (cau_tagStore_67_EN)
	  cau_tagStore_67 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_67_D_IN;
	if (cau_tagStore_68_EN)
	  cau_tagStore_68 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_68_D_IN;
	if (cau_tagStore_69_EN)
	  cau_tagStore_69 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_69_D_IN;
	if (cau_tagStore_7_EN)
	  cau_tagStore_7 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_7_D_IN;
	if (cau_tagStore_70_EN)
	  cau_tagStore_70 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_70_D_IN;
	if (cau_tagStore_71_EN)
	  cau_tagStore_71 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_71_D_IN;
	if (cau_tagStore_72_EN)
	  cau_tagStore_72 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_72_D_IN;
	if (cau_tagStore_73_EN)
	  cau_tagStore_73 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_73_D_IN;
	if (cau_tagStore_74_EN)
	  cau_tagStore_74 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_74_D_IN;
	if (cau_tagStore_75_EN)
	  cau_tagStore_75 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_75_D_IN;
	if (cau_tagStore_76_EN)
	  cau_tagStore_76 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_76_D_IN;
	if (cau_tagStore_77_EN)
	  cau_tagStore_77 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_77_D_IN;
	if (cau_tagStore_78_EN)
	  cau_tagStore_78 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_78_D_IN;
	if (cau_tagStore_79_EN)
	  cau_tagStore_79 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_79_D_IN;
	if (cau_tagStore_8_EN)
	  cau_tagStore_8 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_8_D_IN;
	if (cau_tagStore_80_EN)
	  cau_tagStore_80 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_80_D_IN;
	if (cau_tagStore_81_EN)
	  cau_tagStore_81 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_81_D_IN;
	if (cau_tagStore_82_EN)
	  cau_tagStore_82 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_82_D_IN;
	if (cau_tagStore_83_EN)
	  cau_tagStore_83 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_83_D_IN;
	if (cau_tagStore_84_EN)
	  cau_tagStore_84 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_84_D_IN;
	if (cau_tagStore_85_EN)
	  cau_tagStore_85 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_85_D_IN;
	if (cau_tagStore_86_EN)
	  cau_tagStore_86 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_86_D_IN;
	if (cau_tagStore_87_EN)
	  cau_tagStore_87 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_87_D_IN;
	if (cau_tagStore_88_EN)
	  cau_tagStore_88 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_88_D_IN;
	if (cau_tagStore_89_EN)
	  cau_tagStore_89 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_89_D_IN;
	if (cau_tagStore_9_EN)
	  cau_tagStore_9 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_9_D_IN;
	if (cau_tagStore_90_EN)
	  cau_tagStore_90 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_90_D_IN;
	if (cau_tagStore_91_EN)
	  cau_tagStore_91 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_91_D_IN;
	if (cau_tagStore_92_EN)
	  cau_tagStore_92 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_92_D_IN;
	if (cau_tagStore_93_EN)
	  cau_tagStore_93 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_93_D_IN;
	if (cau_tagStore_94_EN)
	  cau_tagStore_94 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_94_D_IN;
	if (cau_tagStore_95_EN)
	  cau_tagStore_95 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_95_D_IN;
	if (cau_tagStore_96_EN)
	  cau_tagStore_96 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_96_D_IN;
	if (cau_tagStore_97_EN)
	  cau_tagStore_97 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_97_D_IN;
	if (cau_tagStore_98_EN)
	  cau_tagStore_98 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_98_D_IN;
	if (cau_tagStore_99_EN)
	  cau_tagStore_99 <= `BSV_ASSIGNMENT_DELAY cau_tagStore_99_D_IN;
	if (cau_validStore_EN)
	  cau_validStore <= `BSV_ASSIGNMENT_DELAY cau_validStore_D_IN;
	if (currReqQ_rv_EN)
	  currReqQ_rv <= `BSV_ASSIGNMENT_DELAY currReqQ_rv_D_IN;
	if (cyc_EN) cyc <= `BSV_ASSIGNMENT_DELAY cyc_D_IN;
	if (doFlush_state_EN)
	  doFlush_state <= `BSV_ASSIGNMENT_DELAY doFlush_state_D_IN;
	if (doInvalidate_state_EN)
	  doInvalidate_state <= `BSV_ASSIGNMENT_DELAY doInvalidate_state_D_IN;
	if (doPassthrough_EN)
	  doPassthrough <= `BSV_ASSIGNMENT_DELAY doPassthrough_D_IN;
	if (flushCounter_EN)
	  flushCounter <= `BSV_ASSIGNMENT_DELAY flushCounter_D_IN;
	if (hitQ_rv_EN) hitQ_rv <= `BSV_ASSIGNMENT_DELAY hitQ_rv_D_IN;
	if (state_EN) state <= `BSV_ASSIGNMENT_DELAY state_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cau_dataStore_serverAdapter_cnt = 3'h2;
    cau_dataStore_serverAdapter_s1 = 2'h2;
    cau_dataStore_serverAdapter_s2 = 2'h2;
    cau_dirtyStore_serverAdapter_cnt = 3'h2;
    cau_dirtyStore_serverAdapter_s1 = 2'h2;
    cau_dirtyStore_serverAdapter_s2 = 2'h2;
    cau_tagStore_0 = 19'h2AAAA;
    cau_tagStore_1 = 19'h2AAAA;
    cau_tagStore_10 = 19'h2AAAA;
    cau_tagStore_100 = 19'h2AAAA;
    cau_tagStore_101 = 19'h2AAAA;
    cau_tagStore_102 = 19'h2AAAA;
    cau_tagStore_103 = 19'h2AAAA;
    cau_tagStore_104 = 19'h2AAAA;
    cau_tagStore_105 = 19'h2AAAA;
    cau_tagStore_106 = 19'h2AAAA;
    cau_tagStore_107 = 19'h2AAAA;
    cau_tagStore_108 = 19'h2AAAA;
    cau_tagStore_109 = 19'h2AAAA;
    cau_tagStore_11 = 19'h2AAAA;
    cau_tagStore_110 = 19'h2AAAA;
    cau_tagStore_111 = 19'h2AAAA;
    cau_tagStore_112 = 19'h2AAAA;
    cau_tagStore_113 = 19'h2AAAA;
    cau_tagStore_114 = 19'h2AAAA;
    cau_tagStore_115 = 19'h2AAAA;
    cau_tagStore_116 = 19'h2AAAA;
    cau_tagStore_117 = 19'h2AAAA;
    cau_tagStore_118 = 19'h2AAAA;
    cau_tagStore_119 = 19'h2AAAA;
    cau_tagStore_12 = 19'h2AAAA;
    cau_tagStore_120 = 19'h2AAAA;
    cau_tagStore_121 = 19'h2AAAA;
    cau_tagStore_122 = 19'h2AAAA;
    cau_tagStore_123 = 19'h2AAAA;
    cau_tagStore_124 = 19'h2AAAA;
    cau_tagStore_125 = 19'h2AAAA;
    cau_tagStore_126 = 19'h2AAAA;
    cau_tagStore_127 = 19'h2AAAA;
    cau_tagStore_13 = 19'h2AAAA;
    cau_tagStore_14 = 19'h2AAAA;
    cau_tagStore_15 = 19'h2AAAA;
    cau_tagStore_16 = 19'h2AAAA;
    cau_tagStore_17 = 19'h2AAAA;
    cau_tagStore_18 = 19'h2AAAA;
    cau_tagStore_19 = 19'h2AAAA;
    cau_tagStore_2 = 19'h2AAAA;
    cau_tagStore_20 = 19'h2AAAA;
    cau_tagStore_21 = 19'h2AAAA;
    cau_tagStore_22 = 19'h2AAAA;
    cau_tagStore_23 = 19'h2AAAA;
    cau_tagStore_24 = 19'h2AAAA;
    cau_tagStore_25 = 19'h2AAAA;
    cau_tagStore_26 = 19'h2AAAA;
    cau_tagStore_27 = 19'h2AAAA;
    cau_tagStore_28 = 19'h2AAAA;
    cau_tagStore_29 = 19'h2AAAA;
    cau_tagStore_3 = 19'h2AAAA;
    cau_tagStore_30 = 19'h2AAAA;
    cau_tagStore_31 = 19'h2AAAA;
    cau_tagStore_32 = 19'h2AAAA;
    cau_tagStore_33 = 19'h2AAAA;
    cau_tagStore_34 = 19'h2AAAA;
    cau_tagStore_35 = 19'h2AAAA;
    cau_tagStore_36 = 19'h2AAAA;
    cau_tagStore_37 = 19'h2AAAA;
    cau_tagStore_38 = 19'h2AAAA;
    cau_tagStore_39 = 19'h2AAAA;
    cau_tagStore_4 = 19'h2AAAA;
    cau_tagStore_40 = 19'h2AAAA;
    cau_tagStore_41 = 19'h2AAAA;
    cau_tagStore_42 = 19'h2AAAA;
    cau_tagStore_43 = 19'h2AAAA;
    cau_tagStore_44 = 19'h2AAAA;
    cau_tagStore_45 = 19'h2AAAA;
    cau_tagStore_46 = 19'h2AAAA;
    cau_tagStore_47 = 19'h2AAAA;
    cau_tagStore_48 = 19'h2AAAA;
    cau_tagStore_49 = 19'h2AAAA;
    cau_tagStore_5 = 19'h2AAAA;
    cau_tagStore_50 = 19'h2AAAA;
    cau_tagStore_51 = 19'h2AAAA;
    cau_tagStore_52 = 19'h2AAAA;
    cau_tagStore_53 = 19'h2AAAA;
    cau_tagStore_54 = 19'h2AAAA;
    cau_tagStore_55 = 19'h2AAAA;
    cau_tagStore_56 = 19'h2AAAA;
    cau_tagStore_57 = 19'h2AAAA;
    cau_tagStore_58 = 19'h2AAAA;
    cau_tagStore_59 = 19'h2AAAA;
    cau_tagStore_6 = 19'h2AAAA;
    cau_tagStore_60 = 19'h2AAAA;
    cau_tagStore_61 = 19'h2AAAA;
    cau_tagStore_62 = 19'h2AAAA;
    cau_tagStore_63 = 19'h2AAAA;
    cau_tagStore_64 = 19'h2AAAA;
    cau_tagStore_65 = 19'h2AAAA;
    cau_tagStore_66 = 19'h2AAAA;
    cau_tagStore_67 = 19'h2AAAA;
    cau_tagStore_68 = 19'h2AAAA;
    cau_tagStore_69 = 19'h2AAAA;
    cau_tagStore_7 = 19'h2AAAA;
    cau_tagStore_70 = 19'h2AAAA;
    cau_tagStore_71 = 19'h2AAAA;
    cau_tagStore_72 = 19'h2AAAA;
    cau_tagStore_73 = 19'h2AAAA;
    cau_tagStore_74 = 19'h2AAAA;
    cau_tagStore_75 = 19'h2AAAA;
    cau_tagStore_76 = 19'h2AAAA;
    cau_tagStore_77 = 19'h2AAAA;
    cau_tagStore_78 = 19'h2AAAA;
    cau_tagStore_79 = 19'h2AAAA;
    cau_tagStore_8 = 19'h2AAAA;
    cau_tagStore_80 = 19'h2AAAA;
    cau_tagStore_81 = 19'h2AAAA;
    cau_tagStore_82 = 19'h2AAAA;
    cau_tagStore_83 = 19'h2AAAA;
    cau_tagStore_84 = 19'h2AAAA;
    cau_tagStore_85 = 19'h2AAAA;
    cau_tagStore_86 = 19'h2AAAA;
    cau_tagStore_87 = 19'h2AAAA;
    cau_tagStore_88 = 19'h2AAAA;
    cau_tagStore_89 = 19'h2AAAA;
    cau_tagStore_9 = 19'h2AAAA;
    cau_tagStore_90 = 19'h2AAAA;
    cau_tagStore_91 = 19'h2AAAA;
    cau_tagStore_92 = 19'h2AAAA;
    cau_tagStore_93 = 19'h2AAAA;
    cau_tagStore_94 = 19'h2AAAA;
    cau_tagStore_95 = 19'h2AAAA;
    cau_tagStore_96 = 19'h2AAAA;
    cau_tagStore_97 = 19'h2AAAA;
    cau_tagStore_98 = 19'h2AAAA;
    cau_tagStore_99 = 19'h2AAAA;
    cau_validStore = 128'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    currReqQ_rv = 68'hAAAAAAAAAAAAAAAAA;
    cyc = 32'hAAAAAAAA;
    doFlush_state = 1'h0;
    doInvalidate_state = 1'h0;
    doPassthrough = 1'h0;
    flushCounter = 8'hAA;
    hitQ_rv = 33'h0AAAAAAAA;
    state = 2'h2;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_handleWriteback && currReqQ_rv[0])
	$display("Sanity check failed, handling writeback for a hit request?");
    if (RST_N != `BSV_RESET_VALUE)
      if (cau_dataStore_serverAdapter_s2[1] &&
	  (!cau_dataStore_serverAdapter_outData_beforeEnq_Q_OUT ||
	   !cau_dataStore_serverAdapter_outData_beforeDeq_Q_OUT ||
	   !cau_dataStore_serverAdapter_outData_ff_FULL_N))
	$display("ERROR: %m: mkBRAMAdapter overrun");
    if (RST_N != `BSV_RESET_VALUE)
      if (cau_dirtyStore_serverAdapter_s2[1] &&
	  (!cau_dirtyStore_serverAdapter_outData_beforeEnq_Q_OUT ||
	   !cau_dirtyStore_serverAdapter_outData_beforeDeq_Q_OUT ||
	   !cau_dirtyStore_serverAdapter_outData_ff_FULL_N))
	$display("ERROR: %m: mkBRAMAdapter overrun");
  end
  // synopsys translate_on
endmodule  // mkCache32

