

================================================================
== Vitis HLS Report for 'cpp_FIR'
================================================================
* Date:           Mon Apr 18 12:06:18 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Tutorial
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160ti-ffv676-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.490 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      173|      173|  1.730 us|  1.730 us|  174|  174|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |      171|      171|         4|          2|          1|    85|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     100|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    2|       0|      21|    -|
|Memory           |        2|    -|       0|       0|    0|
|Multiplexer      |        -|    -|       -|     115|    -|
|Register         |        -|    -|     168|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        2|    2|     168|     236|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_32s_32_1_1_U1  |mul_16s_32s_32_1_1  |        0|   2|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   2|  0|  21|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |CFir_int_int_int_c_U  |CFir_int_int_int_c  |        1|  0|   0|    0|    85|   16|     1|         1360|
    |fir1_shift_reg_U      |fir1_shift_reg      |        1|  0|   0|    0|    84|   32|     1|         2688|
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                    |        2|  0|   0|    0|   169|   48|     2|         4048|
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_190_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln60_fu_167_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln65_fu_150_p2   |         +|   0|  0|  14|           7|           2|
    |ap_condition_109     |       and|   0|  0|   2|           1|           1|
    |ap_condition_125     |       and|   0|  0|   2|           1|           1|
    |ap_condition_260     |       and|   0|  0|   2|           1|           1|
    |ap_condition_264     |       and|   0|  0|   2|           1|           1|
    |icmp_ln61_fu_144_p2  |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln66_fu_161_p2  |      icmp|   0|  0|  11|           8|           7|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 100|          68|          50|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |acc_fu_54                         |   9|          2|   32|         64|
    |ap_NS_fsm                         |  13|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_m_1_reg_105  |   9|          2|   32|         64|
    |ap_sig_allocacmp_acc_load_1       |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1              |   9|          2|    8|         16|
    |fir1_shift_reg_address0           |  17|          4|    7|         28|
    |fir1_shift_reg_d0                 |  13|          3|   32|         96|
    |i_fu_58                           |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 115|         26|  155|        357|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |CFir_int_int_int_c_load_reg_255   |  16|   0|   16|          0|
    |acc_fu_54                         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_m_1_reg_105  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_m_1_reg_105  |  32|   0|   32|          0|
    |i_cast1_reg_227                   |   8|   0|   64|         56|
    |i_fu_58                           |   8|   0|    8|          0|
    |icmp_ln61_reg_232                 |   1|   0|    1|          0|
    |icmp_ln66_reg_241                 |   1|   0|    1|          0|
    |mul_ln69_reg_260                  |  32|   0|   32|          0|
    |tmp_reg_223                       |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 168|   0|  224|         56|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       cpp_FIR|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       cpp_FIR|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       cpp_FIR|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       cpp_FIR|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       cpp_FIR|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       cpp_FIR|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|       cpp_FIR|  return value|
|x          |   in|   32|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

