[libraries]

vunit_lib.files = [
    "vunit/vunit/vhdl/**/*.vhd",
]
vunit_lib.exclude = [
    "vunit/vunit/vhdl/**/*93*",
    "vunit/vunit/vhdl/**/*2019*",
    'vunit/vunit/vhdl/com/test/tb_com_codec.vhd',
]

osvvm.files = [
    'OSVVM/*.vhd',
]
osvvm.exclude = [
    'OSVVM/*_c.vhd',
    'OSVVM/VendorCovApiPkg_Aldec.vhd',
]

uvvm_util.files = ['UVVM/uvvm_util/**/*.vhd']

uvvm_vvc_framework.files = ['UVVM/uvvm_vvc_framework/src/*.vhd']

bitvis_vip_avalon_mm.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_avalon_mm/**/*.vhd',
]

bitvis_vip_avalon_st.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_avalon_st/**/*.vhd',
]

bitvis_vip_axi.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_axi/**/*.vhd',
]

bitvis_vip_axilite.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_axilite/**/*.vhd',
]

bitvis_vip_axistream.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_axistream/**/*.vhd',
]

bitvis_vip_clock_generator.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_clock_generator/**/*.vhd',
]

bitvis_vip_error_injection.files = ['UVVM/bitvis_vip_error_injection/**/*.vhd']

bitvis_vip_ethernet.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_ethernet/**/*.vhd',
]

bitvis_vip_gmii.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_gmii/**/*.vhd',
]

bitvis_vip_gpio.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_gpio/**/*.vhd',
]

bitvis_vip_hvvc_to_vvc_bridge.files = [
    'UVVM/bitvis_vip_hvvc_to_vvc_bridge/**/*.vhd',
]

bitvis_vip_i2c.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_i2c/**/*.vhd',
]

bitvis_vip_rgmii.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_rgmii/**/*.vhd',
]

bitvis_vip_sbi.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_sbi/**/*.vhd',
]

bitvis_vip_spec_cov.files = ['UVVM/bitvis_vip_spec_cov/src/*.vhd']

bitvis_vip_scoreboard.files = ['UVVM/bitvis_vip_scoreboard/**/*.vhd']

bitvis_vip_spi.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_spi/**/*.vhd',
]

bitvis_vip_uart.files = [
    'UVVM/uvvm_vvc_framework/src_target_dependent/*.vhd',
    'UVVM/bitvis_vip_uart/**/*.vhd',
]

bitvis_uart.files = ['UVVM/bitvis_uart/**/*.vhd']

bitvis_irqc.files = ['UVVM/bitvis_irqc/**/*.vhd']

PoC.files = [
    'PoC/src/sim/sim_global.v08.vhdl',
    #'PoC/src/sim/sim_random.v93.vhdl',
    #'PoC/src/sim/sim_unprotected.v93.vhdl',
    'PoC/src/sim/sim_random.v08.vhdl',
    'PoC/src/sim/sim_types.vhdl',
    #'PoC/src/sim/sim_global.v93.vhdl',
    'PoC/src/sim/sim_VCDParser.vhdl',
    'PoC/src/sim/sim_protected.v08.vhdl',
    #'PoC/src/sim/sim_simulation.v93.vhdl',
    'PoC/src/sim/sim_simulation.v08.vhdl',
    'PoC/src/sim/sim_waveform.vhdl',

    #'PoC/src/io/iic/*.vhdl',
    'PoC/src/io/uart/*.vhdl',

    #'PoC/src/io/pmod/*.vhdl',
    #'PoC/src/io/*.vhdl',

    #'PoC/src/io/ddrio/ddrio_inout_xilinx.vhdl',
    'PoC/src/io/ddrio/ddrio_inout.vhdl',
    #'PoC/src/io/ddrio/ddrio_inout_altera.vhdl',
    'PoC/src/io/ddrio/ddrio_in.vhdl',
    'PoC/src/io/ddrio/ddrio.pkg.vhdl',
    #'PoC/src/io/ddrio/ddrio_out_altera.vhdl',
    #'PoC/src/io/ddrio/ddrio_in_altera.vhdl',
    #'PoC/src/io/ddrio/ddrio_out_xilinx.vhdl',
    #'PoC/src/io/ddrio/ddrio_in_xilinx.vhdl',
    'PoC/src/io/ddrio/ddrio_out.vhdl',

    'PoC/src/cache/*.vhdl',

    'PoC/src/arith/arith_sqrt.vhdl',
    'PoC/src/arith/arith_same.vhdl',
    'PoC/src/arith/arith_scaler.vhdl',
    'PoC/src/arith/arith_cca.vhdl',
    'PoC/src/arith/arith_counter_free.vhdl',
    'PoC/src/arith/arith_firstone.vhdl',
    #'PoC/src/arith/xilinx/arith_addw_xilinx.vhdl',
    #'PoC/src/arith/xilinx/arith_cca_xilinx.vhdl',
    #'PoC/src/arith/xilinx/arith_prefix_and_xilinx.vhdl',
    #'PoC/src/arith/xilinx/arith_prefix_or_xilinx.vhdl',
    #'PoC/src/arith/xilinx/arith_carrychain_inc_xilinx.vhdl',
    #'PoC/src/arith/xilinx/arith_inc_ovcy_xilinx.vhdl',
    'PoC/src/arith/arith_prefix_or.vhdl',
    'PoC/src/arith/arith_carrychain_inc.vhdl',
    'PoC/src/arith/arith_addw.vhdl',
    'PoC/src/arith/arith_prng.vhdl',
    'PoC/src/arith/arith_prefix_and.vhdl',
    'PoC/src/arith/arith_convert_bin2bcd.vhdl',
    'PoC/src/arith/arith_trng.vhdl',
    'PoC/src/arith/arith_shifter_barrel.vhdl',
    'PoC/src/arith/arith_counter_bcd.vhdl',
    'PoC/src/arith/arith.pkg.vhdl',
    'PoC/src/arith/arith_counter_gray.vhdl',
    'PoC/src/arith/arith_counter_ring.vhdl',
    'PoC/src/arith/arith_div.vhdl',

    #'PoC/src/net/arp/*.vhdl',
    #'PoC/src/net/udp/*.vhdl',
    #'PoC/src/net/ipv4/*.vhdl',
    #'PoC/src/net/mac/*.vhdl',
    #'PoC/src/net/icmpv4/*.vhdl',
    #'PoC/src/net/ipv6/*.vhdl',
    #'PoC/src/net/*.vhdl',

    #'PoC/src/bus/stream/stream_Source.vhdl',
    'PoC/src/bus/stream/stream_DeMux.vhdl',
    # Is this file broken, contains undefined types?
    #'PoC/src/bus/stream/stream_FrameGenerator.vhdl',
    'PoC/src/bus/stream/stream_Mirror.vhdl',
    'PoC/src/bus/stream/stream_Mux.vhdl',
    # Ambiguous use of to string
    #'PoC/src/bus/stream/stream.pkg.vhdl',
    'PoC/src/bus/stream/stream_Buffer.vhdl',

    'PoC/src/bus/*.vhdl',

    'PoC/src/comm/*.vhdl',
    #'PoC/src/comm/remote/remote_terminal_control.vhdl',

    'PoC/src/common/my_project.vhdl.template',
    'PoC/src/common/common.vhdl',
    'PoC/src/common/protected.v08.vhdl',
    'PoC/src/common/my_config.vhdl.template',
    #'PoC/src/common/fileio.v93.vhdl',
    'PoC/src/common/fileio.v08.vhdl',
    'PoC/src/common/physical.vhdl',
    'PoC/src/common/config.vhdl',
    'PoC/src/common/vectors.vhdl',
    'PoC/src/common/math.vhdl',
    'PoC/src/common/strings.vhdl',
    'PoC/src/common/debug.vhdl',
    'PoC/src/common/components.vhdl',
    'PoC/src/common/utils.vhdl',

    'PoC/src/sort/sortnet/*.vhdl',
    'PoC/src/sort/*.vhdl',
    'PoC/src/fifo/fifo.pkg.vhdl',
    'PoC/src/fifo/fifo_cc_got.vhdl',
    'PoC/src/fifo/fifo_cc_got_tempgot.vhdl',
    'PoC/src/fifo/fifo_cc_got_tempput.vhdl',
    'PoC/src/fifo/fifo_glue.vhdl',
    'PoC/src/fifo/fifo_ic_assembly.vhdl',
    'PoC/src/fifo/fifo_shift.vhdl',
    'PoC/src/xil/xil.pkg.vhdl',
    #'PoC/src/xil/xil_ICAP.vhdl',
    #'PoC/src/xil/reconfig/reconfig_icap_wrapper.vhdl',
    'PoC/src/xil/reconfig/reconfig_icap_fsm.vhdl',
    #'PoC/src/xil/xil_ChipScopeICON.vhdl',
    'PoC/src/xil/xil_Reconfigurator.vhdl',
    #'PoC/src/xil/xil_BSCAN.vhdl',
    #'PoC/src/xil/xil_SystemMonitor.vhdl',

    #'PoC/src/mem/sdram/sdram_ctrl_phy_de0.vhdl',
    #'PoC/src/mem/sdram/sdram_ctrl_phy_s3esk.vhdl',
    #'PoC/src/mem/sdram/sdram_ctrl_de0.vhdl',
    #'PoC/src/mem/sdram/sdram_ctrl_s3esk.vhdl',
    #'PoC/src/mem/sdram/sdram_ctrl_fsm.vhdl',
    #'PoC/src/mem/ddr2/ddr2_mem2mig_adapter_Spartan6.vhdl',
    'PoC/src/mem/mem.pkg.vhdl',

    'PoC/src/mem/ocram/ocram.pkg.vhdl',
    #'PoC/src/mem/ocram/altera/ocram_tdp_altera.vhdl',
    #'PoC/src/mem/ocram/altera/ocram_sp_altera.vhdl',
    'PoC/src/mem/ocram/ocram_tdp.vhdl',
    'PoC/src/mem/ocram/ocram_sdp.vhdl',
    'PoC/src/mem/ocram/ocram_sp.vhdl',
    'PoC/src/mem/ocram/ocram_tdp_wf.vhdl',
    'PoC/src/mem/ocram/ocram_sdp_wf.vhdl',
    'PoC/src/mem/ocram/ocram_tdp_sim.vhdl',
    'PoC/src/mem/ocram/ocram_esdp.vhdl',

    'PoC/src/mem/ddr3/*.vhdl',
    'PoC/src/mem/lut/*.vhdl',
    'PoC/src/mem/ocrom/*.vhdl',
    'PoC/src/misc/stat/*.vhdl',
    'PoC/src/misc/filter/*.vhdl',
    'PoC/src/misc/gearbox/*.vhdl',

    'PoC/src/misc/sync/sync_Vector.vhdl',
    #'PoC/src/misc/sync/sync_Reset_Xilinx.vhdl',
    #'PoC/src/misc/sync/sync_Bits_Altera.vhdl',
    #'PoC/src/misc/sync/sync_Pulse_Xilinx.vhdl',
    'PoC/src/misc/sync/sync_Reset.vhdl',
    'PoC/src/misc/sync/sync_Strobe.vhdl',
    'PoC/src/misc/sync/sync_Bits.vhdl',
    #'PoC/src/misc/sync/sync_Reset_Altera.vhdl',
    #'PoC/src/misc/sync/sync_Bits_Xilinx.vhdl',
    'PoC/src/misc/sync/sync.pkg.vhdl',
    'PoC/src/misc/sync/sync_Command.vhdl',
    # Missing INIT/INIT_I
    #'PoC/src/misc/sync/sync_Pulse_Altera.vhdl',
    #'PoC/src/misc/sync/sync_Pulse.vhdl',

    'PoC/src/misc/*.vhdl',
    'PoC/src/dstruct/*.vhdl',
]

neorv32.files = [
    'neorv32/rtl/core/*.vhd',
    'neorv32/rtl/core/mem/*default*.vhd',
    'neorv32/rtl/processor_templates/*.vhd',
    'neorv32/rtl/system_integration/*.vhd',
    'neorv32/rtl/test_setups/*.vhd',
    'neorv32/sim/*.vhd',
]
