{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 14 20:02:18 2015 " "Info: Processing started: Tue Jul 14 20:02:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off testeIF -c testeIF " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off testeIF -c testeIF" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ledResult:inst\|result\[2\] " "Warning: Node \"ledResult:inst\|result\[2\]\" is a latch" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ledResult:inst\|result\[1\] " "Warning: Node \"ledResult:inst\|result\[1\]\" is a latch" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ledResult:inst\|result\[0\] " "Warning: Node \"ledResult:inst\|result\[0\]\" is a latch" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "r0 " "Info: Assuming node \"r0\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "testeIF.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/testeIF.bdf" { { 216 -32 136 232 "r0" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "r1 " "Info: Assuming node \"r1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "testeIF.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/testeIF.bdf" { { 184 -32 136 200 "r1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b1 " "Info: Assuming node \"b1\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "testeIF.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/testeIF.bdf" { { 296 -32 136 312 "b1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b0 " "Info: Assuming node \"b0\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "testeIF.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/testeIF.bdf" { { 328 -32 136 344 "b0" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "b2 " "Info: Assuming node \"b2\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "testeIF.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/testeIF.bdf" { { 272 -32 136 288 "b2" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ledResult:inst\|result\[2\]~19 " "Info: Detected gated clock \"ledResult:inst\|result\[2\]~19\" as buffer" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledResult:inst\|result\[2\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ledResult:inst\|result\[2\]~16 " "Info: Detected gated clock \"ledResult:inst\|result\[2\]~16\" as buffer" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledResult:inst\|result\[2\]~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ledResult:inst\|result\[2\] b0 r0 14.700 ns register " "Info: tsu for register \"ledResult:inst\|result\[2\]\" (data pin = \"b0\", clock pin = \"r0\") is 14.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.500 ns + Longest pin register " "Info: + Longest pin to register delay is 18.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns b0 1 CLK PIN_8 3 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_8; Fanout = 3; CLK Node = 'b0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b0 } "NODE_NAME" } } { "testeIF.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/testeIF.bdf" { { 328 -32 136 344 "b0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.300 ns) 8.700 ns ledResult:inst\|result\[2\]~16 2 COMB LC1_A5 2 " "Info: 2: + IC(2.900 ns) + CELL(2.300 ns) = 8.700 ns; Loc. = LC1_A5; Fanout = 2; COMB Node = 'ledResult:inst\|result\[2\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { b0 ledResult:inst|result[2]~16 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 12.700 ns ledResult:inst\|result\[2\]~17 3 COMB LC5_A2 1 " "Info: 3: + IC(2.200 ns) + CELL(1.800 ns) = 12.700 ns; Loc. = LC5_A2; Fanout = 1; COMB Node = 'ledResult:inst\|result\[2\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { ledResult:inst|result[2]~16 ledResult:inst|result[2]~17 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 15.600 ns ledResult:inst\|result\[2\]~18 4 COMB LC6_A2 1 " "Info: 4: + IC(0.600 ns) + CELL(2.300 ns) = 15.600 ns; Loc. = LC6_A2; Fanout = 1; COMB Node = 'ledResult:inst\|result\[2\]~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ledResult:inst|result[2]~17 ledResult:inst|result[2]~18 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 18.500 ns ledResult:inst\|result\[2\] 5 REG LC8_A2 1 " "Info: 5: + IC(0.600 ns) + CELL(2.300 ns) = 18.500 ns; Loc. = LC8_A2; Fanout = 1; REG Node = 'ledResult:inst\|result\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ledResult:inst|result[2]~18 ledResult:inst|result[2] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.200 ns ( 65.95 % ) " "Info: Total cell delay = 12.200 ns ( 65.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 34.05 % ) " "Info: Total interconnect delay = 6.300 ns ( 34.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.500 ns" { b0 ledResult:inst|result[2]~16 ledResult:inst|result[2]~17 ledResult:inst|result[2]~18 ledResult:inst|result[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.500 ns" { b0 {} b0~out {} ledResult:inst|result[2]~16 {} ledResult:inst|result[2]~17 {} ledResult:inst|result[2]~18 {} ledResult:inst|result[2] {} } { 0.000ns 0.000ns 2.900ns 2.200ns 0.600ns 0.600ns } { 0.000ns 3.500ns 2.300ns 1.800ns 2.300ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.700 ns + " "Info: + Micro setup delay of destination is 4.700 ns" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "r0 destination 8.500 ns - Shortest register " "Info: - Shortest clock path from clock \"r0\" to destination register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns r0 1 CLK PIN_210 4 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_210; Fanout = 4; CLK Node = 'r0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r0 } "NODE_NAME" } } { "testeIF.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/testeIF.bdf" { { 216 -32 136 232 "r0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.800 ns) 6.100 ns ledResult:inst\|result\[2\]~19 2 COMB LC3_A2 3 " "Info: 2: + IC(1.500 ns) + CELL(1.800 ns) = 6.100 ns; Loc. = LC3_A2; Fanout = 3; COMB Node = 'ledResult:inst\|result\[2\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { r0 ledResult:inst|result[2]~19 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 8.500 ns ledResult:inst\|result\[2\] 3 REG LC8_A2 1 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 8.500 ns; Loc. = LC8_A2; Fanout = 1; REG Node = 'ledResult:inst\|result\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { ledResult:inst|result[2]~19 ledResult:inst|result[2] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.400 ns ( 75.29 % ) " "Info: Total cell delay = 6.400 ns ( 75.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 24.71 % ) " "Info: Total interconnect delay = 2.100 ns ( 24.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { r0 ledResult:inst|result[2]~19 ledResult:inst|result[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { r0 {} r0~out {} ledResult:inst|result[2]~19 {} ledResult:inst|result[2] {} } { 0.000ns 0.000ns 1.500ns 0.600ns } { 0.000ns 2.800ns 1.800ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.500 ns" { b0 ledResult:inst|result[2]~16 ledResult:inst|result[2]~17 ledResult:inst|result[2]~18 ledResult:inst|result[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.500 ns" { b0 {} b0~out {} ledResult:inst|result[2]~16 {} ledResult:inst|result[2]~17 {} ledResult:inst|result[2]~18 {} ledResult:inst|result[2] {} } { 0.000ns 0.000ns 2.900ns 2.200ns 0.600ns 0.600ns } { 0.000ns 3.500ns 2.300ns 1.800ns 2.300ns 2.300ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { r0 ledResult:inst|result[2]~19 ledResult:inst|result[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { r0 {} r0~out {} ledResult:inst|result[2]~19 {} ledResult:inst|result[2] {} } { 0.000ns 0.000ns 1.500ns 0.600ns } { 0.000ns 2.800ns 1.800ns 1.800ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "b0 OUT0 ledResult:inst\|result\[0\] 24.000 ns register " "Info: tco from clock \"b0\" to destination pin \"OUT0\" through register \"ledResult:inst\|result\[0\]\" is 24.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b0 source 17.300 ns + Longest register " "Info: + Longest clock path from clock \"b0\" to source register is 17.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns b0 1 CLK PIN_8 3 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_8; Fanout = 3; CLK Node = 'b0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b0 } "NODE_NAME" } } { "testeIF.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/testeIF.bdf" { { 328 -32 136 344 "b0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.300 ns) 8.700 ns ledResult:inst\|result\[2\]~16 2 COMB LC1_A5 2 " "Info: 2: + IC(2.900 ns) + CELL(2.300 ns) = 8.700 ns; Loc. = LC1_A5; Fanout = 2; COMB Node = 'ledResult:inst\|result\[2\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { b0 ledResult:inst|result[2]~16 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 13.200 ns ledResult:inst\|result\[2\]~19 3 COMB LC3_A2 3 " "Info: 3: + IC(2.200 ns) + CELL(2.300 ns) = 13.200 ns; Loc. = LC3_A2; Fanout = 3; COMB Node = 'ledResult:inst\|result\[2\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { ledResult:inst|result[2]~16 ledResult:inst|result[2]~19 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.800 ns) 17.300 ns ledResult:inst\|result\[0\] 4 REG LC6_A5 1 " "Info: 4: + IC(2.300 ns) + CELL(1.800 ns) = 17.300 ns; Loc. = LC6_A5; Fanout = 1; REG Node = 'ledResult:inst\|result\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { ledResult:inst|result[2]~19 ledResult:inst|result[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 57.23 % ) " "Info: Total cell delay = 9.900 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 42.77 % ) " "Info: Total interconnect delay = 7.400 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { b0 ledResult:inst|result[2]~16 ledResult:inst|result[2]~19 ledResult:inst|result[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { b0 {} b0~out {} ledResult:inst|result[2]~16 {} ledResult:inst|result[2]~19 {} ledResult:inst|result[0] {} } { 0.000ns 0.000ns 2.900ns 2.200ns 2.300ns } { 0.000ns 3.500ns 2.300ns 2.300ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.700 ns + Longest register pin " "Info: + Longest register to pin delay is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ledResult:inst\|result\[0\] 1 REG LC6_A5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_A5; Fanout = 1; REG Node = 'ledResult:inst\|result\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledResult:inst|result[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(5.100 ns) 6.700 ns OUT0 2 PIN PIN_171 0 " "Info: 2: + IC(1.600 ns) + CELL(5.100 ns) = 6.700 ns; Loc. = PIN_171; Fanout = 0; PIN Node = 'OUT0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { ledResult:inst|result[0] OUT0 } "NODE_NAME" } } { "testeIF.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/testeIF.bdf" { { 392 464 640 408 "OUT0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 76.12 % ) " "Info: Total cell delay = 5.100 ns ( 76.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 23.88 % ) " "Info: Total interconnect delay = 1.600 ns ( 23.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { ledResult:inst|result[0] OUT0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { ledResult:inst|result[0] {} OUT0 {} } { 0.000ns 1.600ns } { 0.000ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { b0 ledResult:inst|result[2]~16 ledResult:inst|result[2]~19 ledResult:inst|result[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { b0 {} b0~out {} ledResult:inst|result[2]~16 {} ledResult:inst|result[2]~19 {} ledResult:inst|result[0] {} } { 0.000ns 0.000ns 2.900ns 2.200ns 2.300ns } { 0.000ns 3.500ns 2.300ns 2.300ns 1.800ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { ledResult:inst|result[0] OUT0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { ledResult:inst|result[0] {} OUT0 {} } { 0.000ns 1.600ns } { 0.000ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ledResult:inst\|result\[1\] r1 b0 8.100 ns register " "Info: th for register \"ledResult:inst\|result\[1\]\" (data pin = \"r1\", clock pin = \"b0\") is 8.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "b0 destination 17.300 ns + Longest register " "Info: + Longest clock path from clock \"b0\" to destination register is 17.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns b0 1 CLK PIN_8 3 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_8; Fanout = 3; CLK Node = 'b0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b0 } "NODE_NAME" } } { "testeIF.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/testeIF.bdf" { { 328 -32 136 344 "b0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.300 ns) 8.700 ns ledResult:inst\|result\[2\]~16 2 COMB LC1_A5 2 " "Info: 2: + IC(2.900 ns) + CELL(2.300 ns) = 8.700 ns; Loc. = LC1_A5; Fanout = 2; COMB Node = 'ledResult:inst\|result\[2\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { b0 ledResult:inst|result[2]~16 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 13.200 ns ledResult:inst\|result\[2\]~19 3 COMB LC3_A2 3 " "Info: 3: + IC(2.200 ns) + CELL(2.300 ns) = 13.200 ns; Loc. = LC3_A2; Fanout = 3; COMB Node = 'ledResult:inst\|result\[2\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { ledResult:inst|result[2]~16 ledResult:inst|result[2]~19 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.800 ns) 17.300 ns ledResult:inst\|result\[1\] 4 REG LC4_A5 1 " "Info: 4: + IC(2.300 ns) + CELL(1.800 ns) = 17.300 ns; Loc. = LC4_A5; Fanout = 1; REG Node = 'ledResult:inst\|result\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { ledResult:inst|result[2]~19 ledResult:inst|result[1] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 57.23 % ) " "Info: Total cell delay = 9.900 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 42.77 % ) " "Info: Total interconnect delay = 7.400 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { b0 ledResult:inst|result[2]~16 ledResult:inst|result[2]~19 ledResult:inst|result[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { b0 {} b0~out {} ledResult:inst|result[2]~16 {} ledResult:inst|result[2]~19 {} ledResult:inst|result[1] {} } { 0.000ns 0.000ns 2.900ns 2.200ns 2.300ns } { 0.000ns 3.500ns 2.300ns 2.300ns 1.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns r1 1 CLK PIN_212 6 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_212; Fanout = 6; CLK Node = 'r1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1 } "NODE_NAME" } } { "testeIF.bdf" "" { Schematic "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/testeIF.bdf" { { 184 -32 136 200 "r1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.800 ns) 6.300 ns ledResult:inst\|result\[1\]~22 2 COMB LC3_A5 1 " "Info: 2: + IC(1.700 ns) + CELL(1.800 ns) = 6.300 ns; Loc. = LC3_A5; Fanout = 1; COMB Node = 'ledResult:inst\|result\[1\]~22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { r1 ledResult:inst|result[1]~22 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 9.200 ns ledResult:inst\|result\[1\] 3 REG LC4_A5 1 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 9.200 ns; Loc. = LC4_A5; Fanout = 1; REG Node = 'ledResult:inst\|result\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { ledResult:inst|result[1]~22 ledResult:inst|result[1] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/testeIF/test.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.900 ns ( 75.00 % ) " "Info: Total cell delay = 6.900 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.300 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { r1 ledResult:inst|result[1]~22 ledResult:inst|result[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.200 ns" { r1 {} r1~out {} ledResult:inst|result[1]~22 {} ledResult:inst|result[1] {} } { 0.000ns 0.000ns 1.700ns 0.600ns } { 0.000ns 2.800ns 1.800ns 2.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.300 ns" { b0 ledResult:inst|result[2]~16 ledResult:inst|result[2]~19 ledResult:inst|result[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.300 ns" { b0 {} b0~out {} ledResult:inst|result[2]~16 {} ledResult:inst|result[2]~19 {} ledResult:inst|result[1] {} } { 0.000ns 0.000ns 2.900ns 2.200ns 2.300ns } { 0.000ns 3.500ns 2.300ns 2.300ns 1.800ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { r1 ledResult:inst|result[1]~22 ledResult:inst|result[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.200 ns" { r1 {} r1~out {} ledResult:inst|result[1]~22 {} ledResult:inst|result[1] {} } { 0.000ns 0.000ns 1.700ns 0.600ns } { 0.000ns 2.800ns 1.800ns 2.300ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 14 20:02:18 2015 " "Info: Processing ended: Tue Jul 14 20:02:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
