{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530738880449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530738880452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  4 18:14:40 2018 " "Processing started: Wed Jul  4 18:14:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530738880452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530738880452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mapeada -c Mapeada " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mapeada -c Mapeada" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530738880453 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530738881103 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "processor.qsys " "Elaborating Qsys system entity \"processor.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738881317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:46 Progress: Loading Quartus Teste Memoria Mapeada 2/processor.qsys " "2018.07.04.18:14:46 Progress: Loading Quartus Teste Memoria Mapeada 2/processor.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738886514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:46 Progress: Reading input file " "2018.07.04.18:14:46 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738886972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:47 Progress: Adding clk_0 \[clock_source 13.1\] " "2018.07.04.18:14:47 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738887121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:48 Progress: Parameterizing module clk_0 " "2018.07.04.18:14:48 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738888179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:48 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\] " "2018.07.04.18:14:48 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738888194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Parameterizing module nios2_qsys_0 " "2018.07.04.18:14:49 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\] " "2018.07.04.18:14:49 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Parameterizing module onchip_memory2_0 " "2018.07.04.18:14:49 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Adding switches \[altera_avalon_pio 13.1\] " "2018.07.04.18:14:49 Progress: Adding switches \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Parameterizing module switches " "2018.07.04.18:14:49 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Adding leds \[altera_avalon_pio 13.1\] " "2018.07.04.18:14:49 Progress: Adding leds \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Parameterizing module leds " "2018.07.04.18:14:49 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\] " "2018.07.04.18:14:49 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Parameterizing module jtag_uart_0 " "2018.07.04.18:14:49 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Adding pio_0 \[altera_avalon_pio 13.1\] " "2018.07.04.18:14:49 Progress: Adding pio_0 \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Parameterizing module pio_0 " "2018.07.04.18:14:49 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Building connections " "2018.07.04.18:14:49 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Parameterizing connections " "2018.07.04.18:14:49 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:49 Progress: Validating " "2018.07.04.18:14:49 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738889968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.04.18:14:51 Progress: Done reading input file " "2018.07.04.18:14:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738891678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Processor.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738892359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: Generating processor \"processor\" for QUARTUS_SYNTH " "Processor: Generating processor \"processor\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738896215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 7 modules, 25 connections " "Pipeline_bridge_swap_transform: After transform: 7 modules, 25 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738896860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738896874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 7 modules, 24 connections " "Merlin_initial_interconnect_transform: After transform: 7 modules, 24 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738896997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 15 modules, 48 connections " "Merlin_translator_transform: After transform: 15 modules, 48 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738897846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 30 modules, 122 connections " "Merlin_domain_transform: After transform: 30 modules, 122 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738899096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 38 modules, 146 connections " "Merlin_router_transform: After transform: 38 modules, 146 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738899344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 53 modules, 186 connections " "Merlin_network_to_switch_transform: After transform: 53 modules, 186 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738899684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_clock_and_reset_bridge_transform: After transform: 55 modules, 240 connections " "Merlin_clock_and_reset_bridge_transform: After transform: 55 modules, 240 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738899962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 8 modules, 23 connections " "Merlin_hierarchy_transform: After transform: 8 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738902470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 8 modules, 23 connections " "Merlin_mm_transform: After transform: 8 modules, 23 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738902471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 9 modules, 26 connections " "Merlin_interrupt_mapper_transform: After transform: 9 modules, 26 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738902514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 11 modules, 35 connections " "Reset_adaptation_transform: After transform: 11 modules, 35 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738902760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'processor_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'processor_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738906483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/eperlcmd -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_nios2_qsys_0 --dir=/tmp/alt7716_4149806623697145986.dir/0001_nios2_qsys_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_4149806623697145986.dir/0001_nios2_qsys_0_gen//processor_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/eperlcmd -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processor_nios2_qsys_0 --dir=/tmp/alt7716_4149806623697145986.dir/0001_nios2_qsys_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_4149806623697145986.dir/0001_nios2_qsys_0_gen//processor_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738906483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:15:07 (*) Starting Nios II generation " "Nios2_qsys_0: # 2018.07.04 18:15:07 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:15:07 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2018.07.04 18:15:07 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:15:10 (*)   Couldn't query license setup in Quartus directory /home/gaut/Programs/altera/13.1/quartus " "Nios2_qsys_0: # 2018.07.04 18:15:10 (*)   Couldn't query license setup in Quartus directory /home/gaut/Programs/altera/13.1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:15:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2018.07.04 18:15:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:15:10 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2018.07.04 18:15:10 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:15:10 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2018.07.04 18:15:10 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:15:10 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2018.07.04 18:15:10 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:15:10 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2018.07.04 18:15:10 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:15:11 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2018.07.04 18:15:11 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:15:14 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2018.07.04 18:15:14 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:15:14 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2018.07.04 18:15:14 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.07.04 18:15:19 (*) Done Nios II generation " "Nios2_qsys_0: # 2018.07.04 18:15:19 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'processor_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'processor_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"processor\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"processor\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'processor_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=/tmp/alt7716_4149806623697145986.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_4149806623697145986.dir/0002_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processor_onchip_memory2_0 --dir=/tmp/alt7716_4149806623697145986.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_4149806623697145986.dir/0002_onchip_memory2_0_gen//processor_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738919751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'processor_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738920103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"processor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"processor\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738920104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'processor_switches' " "Switches: Starting RTL generation for module 'processor_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738920194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_switches --dir=/tmp/alt7716_4149806623697145986.dir/0003_switches_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_4149806623697145986.dir/0003_switches_gen//processor_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_switches --dir=/tmp/alt7716_4149806623697145986.dir/0003_switches_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_4149806623697145986.dir/0003_switches_gen//processor_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738920194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'processor_switches' " "Switches: Done RTL generation for module 'processor_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738920507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"processor\" instantiated altera_avalon_pio \"switches\" " "Switches: \"processor\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738920511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'processor_leds' " "Leds: Starting RTL generation for module 'processor_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738920561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_leds --dir=/tmp/alt7716_4149806623697145986.dir/0004_leds_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_4149806623697145986.dir/0004_leds_gen//processor_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processor_leds --dir=/tmp/alt7716_4149806623697145986.dir/0004_leds_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_4149806623697145986.dir/0004_leds_gen//processor_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738920561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'processor_leds' " "Leds: Done RTL generation for module 'processor_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738920870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"processor\" instantiated altera_avalon_pio \"leds\" " "Leds: \"processor\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738920873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'processor_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'processor_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738920917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_jtag_uart_0 --dir=/tmp/alt7716_4149806623697145986.dir/0005_jtag_uart_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_4149806623697145986.dir/0005_jtag_uart_0_gen//processor_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processor_jtag_uart_0 --dir=/tmp/alt7716_4149806623697145986.dir/0005_jtag_uart_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7716_4149806623697145986.dir/0005_jtag_uart_0_gen//processor_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738920918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'processor_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'processor_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738921448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"processor\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"processor\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738921451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 48 modules, 167 connections " "Pipeline_bridge_swap_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922413 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections " "Merlin_hierarchy_transform: After transform: 48 modules, 167 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738922561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"processor\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\" " "Mm_interconnect_0: \"processor\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738923984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"processor\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"processor\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"processor\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"processor\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: Done \"processor\" with 20 modules, 33 files, 802561 bytes " "Processor: Done \"processor\" with 20 modules, 33 files, 802561 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1530738924618 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "processor.qsys " "Finished elaborating Qsys system entity \"processor.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738925952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_switches " "Found entity 1: processor_switches" {  } { { "processor/synthesis/submodules/processor_switches.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_onchip_memory2_0 " "Found entity 1: processor_onchip_memory2_0" {  } { { "processor/synthesis/submodules/processor_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_test_bench " "Found entity 1: processor_nios2_qsys_0_test_bench" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_oci_test_bench " "Found entity 1: processor_nios2_qsys_0_oci_test_bench" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_tck" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_register_bank_a_module " "Found entity 1: processor_nios2_qsys_0_register_bank_a_module" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_nios2_qsys_0_register_bank_b_module " "Found entity 2: processor_nios2_qsys_0_register_bank_b_module" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processor_nios2_qsys_0_nios2_oci_debug" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processor_nios2_qsys_0_ociram_sp_ram_module" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_nios2_qsys_0_nios2_ocimem " "Found entity 5: processor_nios2_qsys_0_nios2_ocimem" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "6 processor_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processor_nios2_qsys_0_nios2_avalon_reg" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "7 processor_nios2_qsys_0_nios2_oci_break " "Found entity 7: processor_nios2_qsys_0_nios2_oci_break" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "8 processor_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processor_nios2_qsys_0_nios2_oci_xbrk" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "9 processor_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processor_nios2_qsys_0_nios2_oci_dbrk" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "10 processor_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processor_nios2_qsys_0_nios2_oci_itrace" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "11 processor_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processor_nios2_qsys_0_nios2_oci_td_mode" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "12 processor_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processor_nios2_qsys_0_nios2_oci_dtrace" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "13 processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "14 processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "15 processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "16 processor_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processor_nios2_qsys_0_nios2_oci_fifo" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "17 processor_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processor_nios2_qsys_0_nios2_oci_pib" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "18 processor_nios2_qsys_0_nios2_oci_im " "Found entity 18: processor_nios2_qsys_0_nios2_oci_im" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "19 processor_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processor_nios2_qsys_0_nios2_performance_monitors" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "20 processor_nios2_qsys_0_nios2_oci " "Found entity 20: processor_nios2_qsys_0_nios2_oci" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""} { "Info" "ISGN_ENTITY_NAME" "21 processor_nios2_qsys_0 " "Found entity 21: processor_nios2_qsys_0" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processor_mm_interconnect_0_rsp_xbar_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processor_mm_interconnect_0_rsp_xbar_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530738926119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530738926119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_id_router_default_decode " "Found entity 1: processor_mm_interconnect_0_id_router_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926122 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_id_router " "Found entity 2: processor_mm_interconnect_0_id_router" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processor_mm_interconnect_0_cmd_xbar_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processor_mm_interconnect_0_cmd_xbar_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530738926132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530738926133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processor_mm_interconnect_0_addr_router_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926135 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_addr_router " "Found entity 2: processor_mm_interconnect_0_addr_router" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0 " "Found entity 1: processor_mm_interconnect_0" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_leds " "Found entity 1: processor_leds" {  } { { "processor/synthesis/submodules/processor_leds.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file processor/synthesis/submodules/processor_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_jtag_uart_0_sim_scfifo_w " "Found entity 1: processor_jtag_uart_0_sim_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926174 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_jtag_uart_0_scfifo_w " "Found entity 2: processor_jtag_uart_0_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926174 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_jtag_uart_0_sim_scfifo_r " "Found entity 3: processor_jtag_uart_0_sim_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926174 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_jtag_uart_0_scfifo_r " "Found entity 4: processor_jtag_uart_0_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926174 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_jtag_uart_0 " "Found entity 5: processor_jtag_uart_0" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_irq_mapper " "Found entity 1: processor_irq_mapper" {  } { { "processor/synthesis/submodules/processor_irq_mapper.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926219 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/synthesis/processor.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_irq_mapper " "Found entity 1: processor_irq_mapper" {  } { { "processor/synthesis/submodules/processor_irq_mapper.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0 " "Found entity 1: processor_mm_interconnect_0" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926270 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processor_mm_interconnect_0_rsp_xbar_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processor_mm_interconnect_0_rsp_xbar_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processor_mm_interconnect_0_cmd_xbar_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processor_mm_interconnect_0_cmd_xbar_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530738926288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530738926288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_id_router_default_decode " "Found entity 1: processor_mm_interconnect_0_id_router_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926290 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_id_router " "Found entity 2: processor_mm_interconnect_0_id_router" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530738926295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530738926295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processor_mm_interconnect_0_addr_router_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926297 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_addr_router " "Found entity 2: processor_mm_interconnect_0_addr_router" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file processor/synthesis/submodules/processor_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_jtag_uart_0_sim_scfifo_w " "Found entity 1: processor_jtag_uart_0_sim_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926339 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_jtag_uart_0_scfifo_w " "Found entity 2: processor_jtag_uart_0_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926339 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_jtag_uart_0_sim_scfifo_r " "Found entity 3: processor_jtag_uart_0_sim_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926339 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_jtag_uart_0_scfifo_r " "Found entity 4: processor_jtag_uart_0_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926339 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_jtag_uart_0 " "Found entity 5: processor_jtag_uart_0" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_leds " "Found entity 1: processor_leds" {  } { { "processor/synthesis/submodules/processor_leds.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_switches " "Found entity 1: processor_switches" {  } { { "processor/synthesis/submodules/processor_switches.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_onchip_memory2_0 " "Found entity 1: processor_onchip_memory2_0" {  } { { "processor/synthesis/submodules/processor_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_tck" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_oci_test_bench " "Found entity 1: processor_nios2_qsys_0_oci_test_bench" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_register_bank_a_module " "Found entity 1: processor_nios2_qsys_0_register_bank_a_module" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_nios2_qsys_0_register_bank_b_module " "Found entity 2: processor_nios2_qsys_0_register_bank_b_module" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processor_nios2_qsys_0_nios2_oci_debug" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processor_nios2_qsys_0_ociram_sp_ram_module" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_nios2_qsys_0_nios2_ocimem " "Found entity 5: processor_nios2_qsys_0_nios2_ocimem" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "6 processor_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processor_nios2_qsys_0_nios2_avalon_reg" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "7 processor_nios2_qsys_0_nios2_oci_break " "Found entity 7: processor_nios2_qsys_0_nios2_oci_break" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "8 processor_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processor_nios2_qsys_0_nios2_oci_xbrk" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "9 processor_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processor_nios2_qsys_0_nios2_oci_dbrk" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "10 processor_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processor_nios2_qsys_0_nios2_oci_itrace" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "11 processor_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processor_nios2_qsys_0_nios2_oci_td_mode" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "12 processor_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processor_nios2_qsys_0_nios2_oci_dtrace" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "13 processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "14 processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "15 processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "16 processor_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processor_nios2_qsys_0_nios2_oci_fifo" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "17 processor_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processor_nios2_qsys_0_nios2_oci_pib" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "18 processor_nios2_qsys_0_nios2_oci_im " "Found entity 18: processor_nios2_qsys_0_nios2_oci_im" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "19 processor_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processor_nios2_qsys_0_nios2_performance_monitors" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "20 processor_nios2_qsys_0_nios2_oci " "Found entity 20: processor_nios2_qsys_0_nios2_oci" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""} { "Info" "ISGN_ENTITY_NAME" "21 processor_nios2_qsys_0 " "Found entity 21: processor_nios2_qsys_0" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_test_bench " "Found entity 1: processor_nios2_qsys_0_test_bench" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mapeada.v 1 1 " "Found 1 design units, including 1 entities, in source file Mapeada.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "Mapeada.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/Mapeada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926419 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" LCD1602_inst.v(20) " "Verilog HDL syntax error at LCD1602_inst.v(20) near text \"(\";  expecting \";\"" {  } { { "LCD1602_inst.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/LCD1602_inst.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1530738926421 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects LCD1602_inst.v(19) " "Verilog HDL error at LCD1602_inst.v(19): declaring global objects is a SystemVerilog feature" {  } { { "LCD1602_inst.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/LCD1602_inst.v" 19 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Quartus II" 0 -1 1530738926436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD1602_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file LCD1602_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926436 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD1602.v(44) " "Verilog HDL information at LCD1602.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "LCD1602.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/LCD1602.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1530738926440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD1602.v 1 1 " "Found 1 design units, including 1 entities, in source file LCD1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602 " "Found entity 1: LCD1602" {  } { { "LCD1602.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/LCD1602.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processor/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "db/ip/processor/processor.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530738926450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926450 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_sc_fifo altera_avalon_sc_fifo.v(21) " "Verilog HDL error at altera_avalon_sc_fifo.v(21): module \"altera_avalon_sc_fifo\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_avalon_sc_fifo.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926459 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_sc_fifo altera_avalon_sc_fifo.v(21) " "HDL info at altera_avalon_sc_fifo.v(21): see declaration for object \"altera_avalon_sc_fifo\"" {  } { { "processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926461 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "Verilog HDL error at altera_merlin_arbitrator.sv(103): module \"altera_merlin_arbitrator\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926465 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "HDL info at altera_merlin_arbitrator.sv(103): see declaration for object \"altera_merlin_arbitrator\"" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926465 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_arb_adder altera_merlin_arbitrator.sv(228) " "Ignored design unit \"altera_merlin_arb_adder\" at altera_merlin_arbitrator.sv(228) due to previous errors" {  } { { "db/ip/processor/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_arbitrator.sv" 228 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926466 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "Verilog HDL error at altera_merlin_burst_uncompressor.sv(40): module \"altera_merlin_burst_uncompressor\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926470 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "HDL info at altera_merlin_burst_uncompressor.sv(40): see declaration for object \"altera_merlin_burst_uncompressor\"" {  } { { "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926470 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "Verilog HDL error at altera_merlin_master_agent.sv(28): module \"altera_merlin_master_agent\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926475 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "HDL info at altera_merlin_master_agent.sv(28): see declaration for object \"altera_merlin_master_agent\"" {  } { { "processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926477 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_translator altera_merlin_master_translator.sv(30) " "Verilog HDL error at altera_merlin_master_translator.sv(30): module \"altera_merlin_master_translator\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_master_translator.sv" 30 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926483 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_translator altera_merlin_master_translator.sv(30) " "HDL info at altera_merlin_master_translator.sv(30): see declaration for object \"altera_merlin_master_translator\"" {  } { { "processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_master_translator.sv" 30 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926484 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "Verilog HDL error at altera_merlin_slave_agent.sv(34): module \"altera_merlin_slave_agent\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926489 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "HDL info at altera_merlin_slave_agent.sv(34): see declaration for object \"altera_merlin_slave_agent\"" {  } { { "processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926491 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "Verilog HDL error at altera_merlin_slave_translator.sv(35): module \"altera_merlin_slave_translator\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926497 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "HDL info at altera_merlin_slave_translator.sv(35): see declaration for object \"altera_merlin_slave_translator\"" {  } { { "processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926499 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_controller altera_reset_controller.v(42) " "Verilog HDL error at altera_reset_controller.v(42): module \"altera_reset_controller\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_reset_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926502 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_controller altera_reset_controller.v(42) " "HDL info at altera_reset_controller.v(42): see declaration for object \"altera_reset_controller\"" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926503 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "Verilog HDL error at altera_reset_synchronizer.v(24): module \"altera_reset_synchronizer\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/altera_reset_synchronizer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926505 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "HDL info at altera_reset_synchronizer.v(24): see declaration for object \"altera_reset_synchronizer\"" {  } { { "processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926506 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_irq_mapper processor_irq_mapper.sv(31) " "Verilog HDL error at processor_irq_mapper.sv(31): module \"processor_irq_mapper\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_irq_mapper.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_irq_mapper.sv" 31 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926508 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_irq_mapper processor_irq_mapper.sv(31) " "HDL info at processor_irq_mapper.sv(31): see declaration for object \"processor_irq_mapper\"" {  } { { "processor/synthesis/submodules/processor_irq_mapper.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_irq_mapper.sv" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926508 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_jtag_uart_0_sim_scfifo_w processor_jtag_uart_0.v(21) " "Verilog HDL error at processor_jtag_uart_0.v(21): module \"processor_jtag_uart_0_sim_scfifo_w\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_jtag_uart_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926511 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_jtag_uart_0_sim_scfifo_w processor_jtag_uart_0.v(21) " "HDL info at processor_jtag_uart_0.v(21): see declaration for object \"processor_jtag_uart_0_sim_scfifo_w\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_jtag_uart_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926511 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_jtag_uart_0_scfifo_w processor_jtag_uart_0.v(77) " "Ignored design unit \"processor_jtag_uart_0_scfifo_w\" at processor_jtag_uart_0.v(77) due to previous errors" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_jtag_uart_0.v" 77 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926512 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_jtag_uart_0_sim_scfifo_r processor_jtag_uart_0.v(162) " "Ignored design unit \"processor_jtag_uart_0_sim_scfifo_r\" at processor_jtag_uart_0.v(162) due to previous errors" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_jtag_uart_0.v" 162 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926512 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_jtag_uart_0_scfifo_r processor_jtag_uart_0.v(240) " "Ignored design unit \"processor_jtag_uart_0_scfifo_r\" at processor_jtag_uart_0.v(240) due to previous errors" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_jtag_uart_0.v" 240 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926513 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_jtag_uart_0 processor_jtag_uart_0.v(327) " "Ignored design unit \"processor_jtag_uart_0\" at processor_jtag_uart_0.v(327) due to previous errors" {  } { { "db/ip/processor/submodules/processor_jtag_uart_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_jtag_uart_0.v" 327 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926516 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_leds processor_leds.v(21) " "Verilog HDL error at processor_leds.v(21): module \"processor_leds\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_leds.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_leds.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926518 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_leds processor_leds.v(21) " "HDL info at processor_leds.v(21): see declaration for object \"processor_leds\"" {  } { { "processor/synthesis/submodules/processor_leds.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_leds.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926519 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0 processor_mm_interconnect_0.v(9) " "Verilog HDL error at processor_mm_interconnect_0.v(9): module \"processor_mm_interconnect_0\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926536 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0 processor_mm_interconnect_0.v(9) " "HDL info at processor_mm_interconnect_0.v(9): see declaration for object \"processor_mm_interconnect_0\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530738926543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530738926544 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0_addr_router_default_decode processor_mm_interconnect_0_addr_router.sv(45) " "Verilog HDL error at processor_mm_interconnect_0_addr_router.sv(45): module \"processor_mm_interconnect_0_addr_router_default_decode\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926544 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0_addr_router_default_decode processor_mm_interconnect_0_addr_router.sv(45) " "HDL info at processor_mm_interconnect_0_addr_router.sv(45): see declaration for object \"processor_mm_interconnect_0_addr_router_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_addr_router.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926544 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_mm_interconnect_0_addr_router processor_mm_interconnect_0_addr_router.sv(86) " "Ignored design unit \"processor_mm_interconnect_0_addr_router\" at processor_mm_interconnect_0_addr_router.sv(86) due to previous errors" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_addr_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926546 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0_cmd_xbar_demux processor_mm_interconnect_0_cmd_xbar_demux.sv(43) " "Verilog HDL error at processor_mm_interconnect_0_cmd_xbar_demux.sv(43): module \"processor_mm_interconnect_0_cmd_xbar_demux\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926549 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0_cmd_xbar_demux processor_mm_interconnect_0_cmd_xbar_demux.sv(43) " "HDL info at processor_mm_interconnect_0_cmd_xbar_demux.sv(43): see declaration for object \"processor_mm_interconnect_0_cmd_xbar_demux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926549 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0_cmd_xbar_mux processor_mm_interconnect_0_cmd_xbar_mux.sv(38) " "Verilog HDL error at processor_mm_interconnect_0_cmd_xbar_mux.sv(38): module \"processor_mm_interconnect_0_cmd_xbar_mux\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" 38 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926552 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0_cmd_xbar_mux processor_mm_interconnect_0_cmd_xbar_mux.sv(38) " "HDL info at processor_mm_interconnect_0_cmd_xbar_mux.sv(38): see declaration for object \"processor_mm_interconnect_0_cmd_xbar_mux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" 38 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_cmd_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530738926555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530738926555 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0_id_router_default_decode processor_mm_interconnect_0_id_router.sv(45) " "Verilog HDL error at processor_mm_interconnect_0_id_router.sv(45): module \"processor_mm_interconnect_0_id_router_default_decode\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926556 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0_id_router_default_decode processor_mm_interconnect_0_id_router.sv(45) " "HDL info at processor_mm_interconnect_0_id_router.sv(45): see declaration for object \"processor_mm_interconnect_0_id_router_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_id_router.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926556 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_mm_interconnect_0_id_router processor_mm_interconnect_0_id_router.sv(86) " "Ignored design unit \"processor_mm_interconnect_0_id_router\" at processor_mm_interconnect_0_id_router.sv(86) due to previous errors" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_id_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926558 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0_rsp_xbar_demux processor_mm_interconnect_0_rsp_xbar_demux.sv(43) " "Verilog HDL error at processor_mm_interconnect_0_rsp_xbar_demux.sv(43): module \"processor_mm_interconnect_0_rsp_xbar_demux\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926562 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0_rsp_xbar_demux processor_mm_interconnect_0_rsp_xbar_demux.sv(43) " "HDL info at processor_mm_interconnect_0_rsp_xbar_demux.sv(43): see declaration for object \"processor_mm_interconnect_0_rsp_xbar_demux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926563 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_mm_interconnect_0_rsp_xbar_mux processor_mm_interconnect_0_rsp_xbar_mux.sv(38) " "Verilog HDL error at processor_mm_interconnect_0_rsp_xbar_mux.sv(38): module \"processor_mm_interconnect_0_rsp_xbar_mux\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" 38 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926567 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_mm_interconnect_0_rsp_xbar_mux processor_mm_interconnect_0_rsp_xbar_mux.sv(38) " "HDL info at processor_mm_interconnect_0_rsp_xbar_mux.sv(38): see declaration for object \"processor_mm_interconnect_0_rsp_xbar_mux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" 38 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_mm_interconnect_0_rsp_xbar_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926568 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_nios2_qsys_0_register_bank_a_module processor_nios2_qsys_0.v(21) " "Verilog HDL error at processor_nios2_qsys_0.v(21): module \"processor_nios2_qsys_0_register_bank_a_module\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926571 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_nios2_qsys_0_register_bank_a_module processor_nios2_qsys_0.v(21) " "HDL info at processor_nios2_qsys_0.v(21): see declaration for object \"processor_nios2_qsys_0_register_bank_a_module\"" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926571 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_register_bank_b_module processor_nios2_qsys_0.v(86) " "Ignored design unit \"processor_nios2_qsys_0_register_bank_b_module\" at processor_nios2_qsys_0.v(86) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926572 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_debug processor_nios2_qsys_0.v(151) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_debug\" at processor_nios2_qsys_0.v(151) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 151 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926573 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_ociram_sp_ram_module processor_nios2_qsys_0.v(292) " "Ignored design unit \"processor_nios2_qsys_0_ociram_sp_ram_module\" at processor_nios2_qsys_0.v(292) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 292 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926574 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_ocimem processor_nios2_qsys_0.v(355) " "Ignored design unit \"processor_nios2_qsys_0_nios2_ocimem\" at processor_nios2_qsys_0.v(355) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 355 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926575 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_avalon_reg processor_nios2_qsys_0.v(536) " "Ignored design unit \"processor_nios2_qsys_0_nios2_avalon_reg\" at processor_nios2_qsys_0.v(536) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 536 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926576 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_break processor_nios2_qsys_0.v(628) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_break\" at processor_nios2_qsys_0.v(628) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 628 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926578 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_xbrk processor_nios2_qsys_0.v(922) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_xbrk\" at processor_nios2_qsys_0.v(922) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 922 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926580 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_dbrk processor_nios2_qsys_0.v(1128) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_dbrk\" at processor_nios2_qsys_0.v(1128) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1128 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926581 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_itrace processor_nios2_qsys_0.v(1314) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_itrace\" at processor_nios2_qsys_0.v(1314) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1314 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926583 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_td_mode processor_nios2_qsys_0.v(1637) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_td_mode\" at processor_nios2_qsys_0.v(1637) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1637 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926584 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_dtrace processor_nios2_qsys_0.v(1704) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_dtrace\" at processor_nios2_qsys_0.v(1704) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1704 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926584 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt processor_nios2_qsys_0.v(1798) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" at processor_nios2_qsys_0.v(1798) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1798 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926585 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc processor_nios2_qsys_0.v(1869) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" at processor_nios2_qsys_0.v(1869) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1869 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926585 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc processor_nios2_qsys_0.v(1911) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" at processor_nios2_qsys_0.v(1911) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1911 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926586 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_fifo processor_nios2_qsys_0.v(1957) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_fifo\" at processor_nios2_qsys_0.v(1957) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 1957 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926589 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_pib processor_nios2_qsys_0.v(2458) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_pib\" at processor_nios2_qsys_0.v(2458) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2458 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926591 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_oci_im processor_nios2_qsys_0.v(2526) " "Ignored design unit \"processor_nios2_qsys_0_nios2_oci_im\" at processor_nios2_qsys_0.v(2526) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2526 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926592 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "processor_nios2_qsys_0_nios2_performance_monitors processor_nios2_qsys_0.v(2642) " "Ignored design unit \"processor_nios2_qsys_0_nios2_performance_monitors\" at processor_nios2_qsys_0.v(2642) due to previous errors" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0.v" 2642 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1530738926593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926611 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_nios2_qsys_0_jtag_debug_module_sysclk processor_nios2_qsys_0_jtag_debug_module_sysclk.v(21) " "Verilog HDL error at processor_nios2_qsys_0_jtag_debug_module_sysclk.v(21): module \"processor_nios2_qsys_0_jtag_debug_module_sysclk\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926616 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_nios2_qsys_0_jtag_debug_module_sysclk processor_nios2_qsys_0_jtag_debug_module_sysclk.v(21) " "HDL info at processor_nios2_qsys_0_jtag_debug_module_sysclk.v(21): see declaration for object \"processor_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926616 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_nios2_qsys_0_jtag_debug_module_tck processor_nios2_qsys_0_jtag_debug_module_tck.v(21) " "Verilog HDL error at processor_nios2_qsys_0_jtag_debug_module_tck.v(21): module \"processor_nios2_qsys_0_jtag_debug_module_tck\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926619 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_nios2_qsys_0_jtag_debug_module_tck processor_nios2_qsys_0_jtag_debug_module_tck.v(21) " "HDL info at processor_nios2_qsys_0_jtag_debug_module_tck.v(21): see declaration for object \"processor_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926620 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_nios2_qsys_0_jtag_debug_module_wrapper processor_nios2_qsys_0_jtag_debug_module_wrapper.v(21) " "Verilog HDL error at processor_nios2_qsys_0_jtag_debug_module_wrapper.v(21): module \"processor_nios2_qsys_0_jtag_debug_module_wrapper\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926623 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_nios2_qsys_0_jtag_debug_module_wrapper processor_nios2_qsys_0_jtag_debug_module_wrapper.v(21) " "HDL info at processor_nios2_qsys_0_jtag_debug_module_wrapper.v(21): see declaration for object \"processor_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926624 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_nios2_qsys_0_oci_test_bench processor_nios2_qsys_0_oci_test_bench.v(21) " "Verilog HDL error at processor_nios2_qsys_0_oci_test_bench.v(21): module \"processor_nios2_qsys_0_oci_test_bench\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926627 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_nios2_qsys_0_oci_test_bench processor_nios2_qsys_0_oci_test_bench.v(21) " "HDL info at processor_nios2_qsys_0_oci_test_bench.v(21): see declaration for object \"processor_nios2_qsys_0_oci_test_bench\"" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926628 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_nios2_qsys_0_test_bench processor_nios2_qsys_0_test_bench.v(21) " "Verilog HDL error at processor_nios2_qsys_0_test_bench.v(21): module \"processor_nios2_qsys_0_test_bench\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926633 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_nios2_qsys_0_test_bench processor_nios2_qsys_0_test_bench.v(21) " "HDL info at processor_nios2_qsys_0_test_bench.v(21): see declaration for object \"processor_nios2_qsys_0_test_bench\"" {  } { { "processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_nios2_qsys_0_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926634 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_onchip_memory2_0 processor_onchip_memory2_0.v(21) " "Verilog HDL error at processor_onchip_memory2_0.v(21): module \"processor_onchip_memory2_0\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_onchip_memory2_0.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926638 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_onchip_memory2_0 processor_onchip_memory2_0.v(21) " "HDL info at processor_onchip_memory2_0.v(21): see declaration for object \"processor_onchip_memory2_0\"" {  } { { "processor/synthesis/submodules/processor_onchip_memory2_0.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_onchip_memory2_0.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926639 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "processor_switches processor_switches.v(21) " "Verilog HDL error at processor_switches.v(21): module \"processor_switches\" cannot be declared more than once" {  } { { "db/ip/processor/submodules/processor_switches.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/db/ip/processor/submodules/processor_switches.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1530738926642 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "processor_switches processor_switches.v(21) " "HDL info at processor_switches.v(21): see declaration for object \"processor_switches\"" {  } { { "processor/synthesis/submodules/processor_switches.v" "" { Text "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/processor/synthesis/submodules/processor_switches.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530738926643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processor/submodules/processor_switches.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/processor/submodules/processor_switches.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530738926643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/output_files/Mapeada.map.smsg " "Generated suppressed messages file /home/gaut/Documents/Remote Repository/MI-SD-Comunicacao-Serial-Nios/Quartus Teste Memoria Mapeada 2/output_files/Mapeada.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530738926775 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 54 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 54 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530738926923 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul  4 18:15:26 2018 " "Processing ended: Wed Jul  4 18:15:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530738926923 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530738926923 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530738926923 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530738926923 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 56 s 1  " "Quartus II Full Compilation was unsuccessful. 56 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530738927167 ""}
