# Reading C:/Microsemi/Libero_v11.6/Model/tcl/vsim/pref.tcl
# do run.do
# --- Using Windows Actel DirectCore AMBA BFM compiler
# --- Compiling Actel DirectCore AMBA BFM source files ...
# 
# AMBA BFM Compiler (BETA Version 2.1.107 04Feb09) 
#   Reading
#    Processing ./coreahblite_usertb_ahb_master0.bfm
#    Processing coreahblite_usertb_include.bfm
#   Enumerating
#   Assigning
#   Checking
#    Checking Complete
#    162 Global  localconstants Defined
#    92 Global  localvariables Defined
#   Writing Vectors ./coreahblite_usertb_ahb_master0.vec
#    Commands Generated 883
#    Vectors Generated 3718
#    Vector CheckSum 4be90ef5
# 
# BFM Compiler Completed Okay
# 
# AMBA BFM Compiler (BETA Version 2.1.107 04Feb09) 
#   Reading
#    Processing ./coreahblite_usertb_ahb_master1.bfm
#    Processing coreahblite_usertb_include.bfm
#   Enumerating
#   Assigning
#   Checking
#    Checking Complete
#    44 Global  localconstants Defined
#    92 Global  localvariables Defined
#   Writing Vectors ./coreahblite_usertb_ahb_master1.vec
#    Commands Generated 429
#    Vectors Generated 1704
#    Vector CheckSum dc8a2f46
# 
# BFM Compiler Completed Okay
# --- Done Compiling Actel DirectCore AMBA BFM source files.
# INFO: Simulation library presynth already exists
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.07 Jul 19 2014
# vmap -modelsim_quiet presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.07 Jul 19 2014
# vmap -modelsim_quiet smartfusion C:/Microsemi/Libero_v11.6/Designer/lib/modelsim/precompiled/vlog/smartfusion 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.07 Jul 19 2014
# vmap -modelsim_quiet MSS_BFM_LIB ../component/Actel/SmartFusionMSS/MSS/2.5.106/mti/user_verilog/MSS_BFM_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:41 on Aug 09,2016
# vcom -reportprogress 300 -work MSS_BFM_LIB -force_refresh 
# -- Skipping module acb_96_bit
# -- Skipping module adc
# -- Skipping module AddrDecM0
# -- Skipping module AddrDecM1
# -- Skipping module AddrDecM2
# -- Skipping module AddrDecM3
# -- Skipping module AddrDecM4
# -- Skipping module AhbClient_HM
# -- Skipping module AhbWrapper_FM
# -- Skipping module AhbWrapper_HM
# -- Skipping module analog_mux
# -- Skipping module analog_mux_F060
# -- Skipping module analog_quad
# -- Skipping module ApbClient_HM
# -- Skipping module ApbWrapper_FM
# -- Skipping module BFM_MAIN
# -- Skipping module Client_FM
# -- Skipping module ClientAddrData_FM
# -- Skipping module ClientAddrData_HM
# -- Skipping module CMMaster0Stage
# -- Skipping module CMMaster1Stage
# -- Skipping module CMMaster2Stage
# -- Skipping module CMMaster3Stage
# -- Skipping module CMMaster4Stage
# -- Skipping module CMSlaveStage
# -- Skipping module DefaultSlaveSM
# -- Skipping module dp512x32
# -- Skipping module dp512x32_col
# -- Skipping module drive_analog_input
# -- Skipping module drive_analog_input_varef
# -- Skipping module drive_analog_io
# -- Skipping module drive_analog_io_39bit
# -- Skipping module drive_current_inputs
# -- Skipping module drive_current_monitor
# -- Skipping module drive_differential_inputs
# -- Skipping module drive_temperature_quad
# -- Skipping module drive_varef_out
# -- Skipping module DSSAB
# -- Skipping module DSSAB_F060
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package em_pkg
# -- Compiling entity em_addr_gen
# -- Compiling architecture rtl of em_addr_gen
# -- Compiling entity em_ahb_int
# -- Compiling architecture rtl of em_ahb_int
# -- Compiling entity em_phase_gen
# -- Compiling architecture rtl of em_phase_gen
# -- Compiling package em_pkg
# -- Compiling package body em_pkg
# -- Loading package em_pkg
# -- Loading package em_pkg
# -- Compiling entity em_rdata_gen
# -- Compiling architecture rtl of em_rdata_gen
# -- Compiling entity em_wdata_gen
# -- Compiling architecture rtl of em_wdata_gen
# -- Skipping module F2_ACE_512x16
# -- Skipping module F2AB
# -- Skipping module F2AB_F060
# -- Skipping module F2DSS_ACE
# -- Skipping module F2DSS_ACE_MISC
# -- Skipping module F2DSS_ACE_MISC_APB3
# -- Skipping module F2DSS_ACE_MISC_FDET
# -- Skipping module F2DSS_ACE_MISC_FDET12
# -- Skipping module F2DSS_ACE_MISC_INT_LOGIC
# -- Skipping module F2DSS_ACE_MISC_PDMA
# -- Skipping module F2DSS_ACE_MISC_RDET
# -- Skipping module F2DSS_ACE_MISC_RDET12
# -- Skipping module F2DSS_ACE_MISC_RDET32
# -- Skipping module F2DSS_ACE_MISC_RDMUX
# -- Skipping module F2DSS_ACE_MISC_STICKYFLAG
# -- Skipping module F2DSS_ACE_MISC_STICKYFLAG21
# -- Skipping module F2DSS_ACE_MISC_STICKYFLAG24
# -- Skipping module F2DSS_ACE_MISC_STICKYFLAG32
# -- Skipping module F2DSS_ACE_MISC_STICKYFLAG9
# -- Skipping module F2DSS_ACE_MISC_SYNC
# -- Skipping module F2DSS_ACE_MISC_SYNC12
# -- Skipping module F2DSS_ACE_PPE
# -- Skipping module F2DSS_ACE_PPE_ADDER
# -- Skipping module F2DSS_ACE_PPE_ALU
# -- Skipping module F2DSS_ACE_PPE_DPRAM
# -- Skipping module F2DSS_ACE_PPE_DPRAM_CTRL
# -- Skipping module F2DSS_ACE_PPE_FIFO
# -- Skipping module F2DSS_ACE_PPE_FIFO_CTRL
# -- Skipping module F2DSS_ACE_PPE_FSM
# -- Skipping module F2DSS_ACE_PPE_FSM_STFILT
# -- Skipping module F2DSS_ACE_PPE_MULT
# -- Skipping module F2DSS_ACE_PPE_RDMUX
# -- Skipping module F2DSS_ACE_PPE_SSE_CTRL
# -- Skipping module F2DSS_ACE_PPE_THRFLAGS
# -- Skipping module F2DSS_ACE_PPE_XFER_DINMUX
# -- Skipping module F2DSS_ACE_RAMS
# -- Skipping module F2DSS_COMMSMATRIX
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity f2dss_emc
# -- Compiling architecture rtl of f2dss_emc
# -- Skipping module F2DSS_FABRICIF
# -- Skipping module F2DSS_GPIO
# -- Skipping module F2DSS_SSE
# -- Skipping module F2DSS_SSE_APB3_PPE_IF
# -- Skipping module F2DSS_SSE_ENGINE
# -- Skipping module F2DSS_SSE_PHASE_ACCUMS
# -- Skipping module F2DSS_SSE_TDM_FSM
# -- Skipping module FABRICIF_FM
# -- Skipping module FABRICIF_HM
# -- Skipping module M3_BFM
# -- Skipping module Matrix5x8
# -- Skipping module MSS_AHB
# -- Skipping module MSS_AHB_F060
# -- Skipping module MSS_AHB_F060_IP
# -- Skipping module MSS_AHB_IP
# -- Skipping module MSS_APB
# -- Skipping module MSS_APB_F060
# -- Skipping module MSS_APB_F060_IP
# -- Skipping module MSS_APB_IP
# -- Skipping module MSS_APBSLAVES
# -- Skipping module MSS_BFM_AHB2APB
# -- Skipping module MSS_BFM_AHBSLAVE
# -- Skipping module MSS_BFM_AHBSLAVEEXT
# -- Skipping module mss_clockgen
# -- Skipping module MSS_SYSREG
# -- Skipping module obd
# -- Skipping module obd_mux
# -- Skipping module read_39bit_analog_io
# -- Skipping module read_analog_input
# -- Skipping module read_analog_io
# -- Skipping module SINGLE_PORT_RAM
# -- Skipping module SlaveArbiter
# -- Skipping module sp512x16
# End time: 23:43:42 on Aug 09,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:42 on Aug 09,2016
# vlog -reportprogress 300 -work MSS_BFM_LIB -force_refresh 
# -- Refreshing module acb_96_bit
# -- Refreshing module adc
# -- Refreshing module AddrDecM0
# -- Refreshing module AddrDecM1
# -- Refreshing module AddrDecM2
# -- Refreshing module AddrDecM3
# -- Refreshing module AddrDecM4
# -- Refreshing module AhbClient_HM
# -- Refreshing module AhbWrapper_FM
# -- Refreshing module AhbWrapper_HM
# -- Refreshing module analog_mux
# -- Refreshing module analog_mux_F060
# -- Refreshing module analog_quad
# -- Refreshing module ApbClient_HM
# -- Refreshing module ApbWrapper_FM
# -- Refreshing module BFM_MAIN
# -- Refreshing module Client_FM
# -- Refreshing module ClientAddrData_FM
# -- Refreshing module ClientAddrData_HM
# -- Refreshing module CMMaster0Stage
# -- Refreshing module CMMaster1Stage
# -- Refreshing module CMMaster2Stage
# -- Refreshing module CMMaster3Stage
# -- Refreshing module CMMaster4Stage
# -- Refreshing module CMSlaveStage
# -- Refreshing module DefaultSlaveSM
# -- Refreshing module dp512x32
# -- Refreshing module dp512x32_col
# -- Refreshing module drive_analog_input
# -- Refreshing module drive_analog_input_varef
# -- Refreshing module drive_analog_io
# -- Refreshing module drive_analog_io_39bit
# -- Refreshing module drive_current_inputs
# -- Refreshing module drive_current_monitor
# -- Refreshing module drive_differential_inputs
# -- Refreshing module drive_temperature_quad
# -- Refreshing module drive_varef_out
# -- Refreshing module DSSAB
# -- Refreshing module DSSAB_F060
# -- Skipping entity em_addr_gen
# -- Skipping entity em_ahb_int
# -- Skipping entity em_phase_gen
# -- Skipping package em_pkg
# -- Skipping entity em_rdata_gen
# -- Skipping entity em_wdata_gen
# -- Refreshing module F2_ACE_512x16
# -- Refreshing module F2AB
# -- Refreshing module F2AB_F060
# -- Refreshing module F2DSS_ACE
# -- Refreshing module F2DSS_ACE_MISC
# -- Refreshing module F2DSS_ACE_MISC_APB3
# -- Refreshing module F2DSS_ACE_MISC_FDET
# -- Refreshing module F2DSS_ACE_MISC_FDET12
# -- Refreshing module F2DSS_ACE_MISC_INT_LOGIC
# -- Refreshing module F2DSS_ACE_MISC_PDMA
# -- Refreshing module F2DSS_ACE_MISC_RDET
# -- Refreshing module F2DSS_ACE_MISC_RDET12
# -- Refreshing module F2DSS_ACE_MISC_RDET32
# -- Refreshing module F2DSS_ACE_MISC_RDMUX
# -- Refreshing module F2DSS_ACE_MISC_STICKYFLAG
# -- Refreshing module F2DSS_ACE_MISC_STICKYFLAG21
# -- Refreshing module F2DSS_ACE_MISC_STICKYFLAG24
# -- Refreshing module F2DSS_ACE_MISC_STICKYFLAG32
# -- Refreshing module F2DSS_ACE_MISC_STICKYFLAG9
# -- Refreshing module F2DSS_ACE_MISC_SYNC
# -- Refreshing module F2DSS_ACE_MISC_SYNC12
# -- Refreshing module F2DSS_ACE_PPE
# -- Refreshing module F2DSS_ACE_PPE_ADDER
# -- Refreshing module F2DSS_ACE_PPE_ALU
# -- Refreshing module F2DSS_ACE_PPE_DPRAM
# -- Refreshing module F2DSS_ACE_PPE_DPRAM_CTRL
# -- Refreshing module F2DSS_ACE_PPE_FIFO
# -- Refreshing module F2DSS_ACE_PPE_FIFO_CTRL
# -- Refreshing module F2DSS_ACE_PPE_FSM
# -- Refreshing module F2DSS_ACE_PPE_FSM_STFILT
# -- Refreshing module F2DSS_ACE_PPE_MULT
# -- Refreshing module F2DSS_ACE_PPE_RDMUX
# -- Refreshing module F2DSS_ACE_PPE_SSE_CTRL
# -- Refreshing module F2DSS_ACE_PPE_THRFLAGS
# -- Refreshing module F2DSS_ACE_PPE_XFER_DINMUX
# -- Refreshing module F2DSS_ACE_RAMS
# -- Refreshing module F2DSS_COMMSMATRIX
# -- Skipping entity f2dss_emc
# -- Refreshing module F2DSS_FABRICIF
# -- Refreshing module F2DSS_GPIO
# -- Refreshing module F2DSS_SSE
# -- Refreshing module F2DSS_SSE_APB3_PPE_IF
# -- Refreshing module F2DSS_SSE_ENGINE
# -- Refreshing module F2DSS_SSE_PHASE_ACCUMS
# -- Refreshing module F2DSS_SSE_TDM_FSM
# -- Refreshing module FABRICIF_FM
# -- Refreshing module FABRICIF_HM
# -- Refreshing module M3_BFM
# -- Refreshing module Matrix5x8
# -- Refreshing module MSS_AHB
# -- Refreshing module MSS_AHB_F060
# -- Refreshing module MSS_AHB_F060_IP
# -- Refreshing module MSS_AHB_IP
# -- Refreshing module MSS_APB
# -- Refreshing module MSS_APB_F060
# -- Refreshing module MSS_APB_F060_IP
# -- Refreshing module MSS_APB_IP
# -- Refreshing module MSS_APBSLAVES
# -- Refreshing module MSS_BFM_AHB2APB
# -- Refreshing module MSS_BFM_AHBSLAVE
# -- Refreshing module MSS_BFM_AHBSLAVEEXT
# -- Refreshing module mss_clockgen
# -- Refreshing module MSS_SYSREG
# -- Refreshing module obd
# -- Refreshing module obd_mux
# -- Refreshing module read_39bit_analog_io
# -- Refreshing module read_analog_input
# -- Refreshing module read_analog_io
# -- Refreshing module SINGLE_PORT_RAM
# -- Refreshing module SlaveArbiter
# -- Refreshing module sp512x16
# End time: 23:43:44 on Aug 09,2016, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.07 Jul 19 2014
# vmap -modelsim_quiet COREAHBLITE_LIB ../component/Actel/DirectCore/CoreAHBLite/5.0.100/mti/user_vlog/COREAHBLITE_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:45 on Aug 09,2016
# vcom -reportprogress 300 -work COREAHBLITE_LIB -force_refresh 
# -- Skipping module BFM_AHBL
# -- Skipping module BFM_AHBSLAVE
# -- Skipping module BFM_AHBSLAVEEXT
# -- Skipping module BFM_MAIN
# -- Skipping module CoreAHBLite
# -- Skipping module COREAHBLITE_ADDRDEC
# -- Skipping module COREAHBLITE_DEFAULTSLAVESM
# -- Skipping module COREAHBLITE_MASTERSTAGE
# -- Skipping module COREAHBLITE_MATRIX4X16
# -- Skipping module COREAHBLITE_SLAVEARBITER
# -- Skipping module COREAHBLITE_SLAVESTAGE
# End time: 23:43:45 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:45 on Aug 09,2016
# vlog -reportprogress 300 -work COREAHBLITE_LIB -force_refresh 
# -- Refreshing module BFM_AHBL
# -- Refreshing module BFM_AHBSLAVE
# -- Refreshing module BFM_AHBSLAVEEXT
# -- Refreshing module BFM_MAIN
# -- Refreshing module CoreAHBLite
# -- Refreshing module COREAHBLITE_ADDRDEC
# -- Refreshing module COREAHBLITE_DEFAULTSLAVESM
# -- Refreshing module COREAHBLITE_MASTERSTAGE
# -- Refreshing module COREAHBLITE_MATRIX4X16
# -- Refreshing module COREAHBLITE_SLAVEARBITER
# -- Refreshing module COREAHBLITE_SLAVESTAGE
# End time: 23:43:46 on Aug 09,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:47 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work presynth E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip_MSS/MSS_CCC_0/crc_ahb_ip_MSS_tmp_MSS_CCC_0_MSS_CCC.v 
# -- Compiling module crc_ahb_ip_MSS_tmp_MSS_CCC_0_MSS_CCC
# 
# Top level modules:
# 	crc_ahb_ip_MSS_tmp_MSS_CCC_0_MSS_CCC
# End time: 23:43:47 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:47 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work presynth E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip_MSS/crc_ahb_ip_MSS.v 
# -- Compiling module crc_ahb_ip_MSS
# 
# Top level modules:
# 	crc_ahb_ip_MSS
# End time: 23:43:47 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:48 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work presynth E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_control_unit.v 
# -- Compiling module crc_control_unit
# 
# Top level modules:
# 	crc_control_unit
# End time: 23:43:48 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:48 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work presynth E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/bit_reversal.v 
# -- Compiling module bit_reversal
# 
# Top level modules:
# 	bit_reversal
# End time: 23:43:48 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:49 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work presynth E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_comb.v 
# -- Compiling module crc_comb
# 
# Top level modules:
# 	crc_comb
# End time: 23:43:49 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:49 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work presynth E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_parrallel.v 
# -- Compiling module crc_parallel
# 
# Top level modules:
# 	crc_parallel
# End time: 23:43:50 on Aug 09,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:50 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work presynth E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_datapath.v 
# -- Compiling module crc_datapath
# 
# Top level modules:
# 	crc_datapath
# End time: 23:43:50 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:51 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work presynth E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_unit.v 
# -- Compiling module crc_unit
# 
# Top level modules:
# 	crc_unit
# End time: 23:43:51 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:51 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work presynth E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/host_interface.v 
# -- Compiling module host_interface
# 
# Top level modules:
# 	host_interface
# End time: 23:43:51 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:52 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work presynth E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/hdl/crc_ip.v 
# -- Compiling module crc_ip
# 
# Top level modules:
# 	crc_ip
# End time: 23:43:52 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:52 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work COREAHBLITE_LIB E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_addrdec.v 
# -- Compiling module COREAHBLITE_ADDRDEC
# 
# Top level modules:
# 	COREAHBLITE_ADDRDEC
# End time: 23:43:52 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:53 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work COREAHBLITE_LIB E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_defaultslavesm.v 
# -- Compiling module COREAHBLITE_DEFAULTSLAVESM
# 
# Top level modules:
# 	COREAHBLITE_DEFAULTSLAVESM
# End time: 23:43:53 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:53 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work COREAHBLITE_LIB E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_masterstage.v 
# -- Compiling module COREAHBLITE_MASTERSTAGE
# 
# Top level modules:
# 	COREAHBLITE_MASTERSTAGE
# End time: 23:43:54 on Aug 09,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:54 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work COREAHBLITE_LIB E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_slavearbiter.v 
# -- Compiling module COREAHBLITE_SLAVEARBITER
# 
# Top level modules:
# 	COREAHBLITE_SLAVEARBITER
# End time: 23:43:54 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:55 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work COREAHBLITE_LIB E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_slavestage.v 
# -- Compiling module COREAHBLITE_SLAVESTAGE
# 
# Top level modules:
# 	COREAHBLITE_SLAVESTAGE
# End time: 23:43:55 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:55 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work COREAHBLITE_LIB E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite_matrix4x16.v 
# -- Compiling module COREAHBLITE_MATRIX4X16
# 
# Top level modules:
# 	COREAHBLITE_MATRIX4X16
# End time: 23:43:56 on Aug 09,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:56 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work COREAHBLITE_LIB E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/Actel/DirectCore/CoreAHBLite/5.0.100/rtl/vlog/core/coreahblite.v 
# -- Compiling module CoreAHBLite
# 
# Top level modules:
# 	CoreAHBLite
# End time: 23:43:56 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:57 on Aug 09,2016
# vlog -reportprogress 300 -vlog01compat -work presynth E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip/crc_ahb_ip.v 
# -- Compiling module crc_ahb_ip
# 
# Top level modules:
# 	crc_ahb_ip
# End time: 23:43:57 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 23:43:57 on Aug 09,2016
# vlog -reportprogress 300 "+incdir+E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus" -vlog01compat -work presynth E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v 
# -- Compiling module teste
# 
# Top level modules:
# 	teste
# End time: 23:43:57 on Aug 09,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -do "do run.do" -l teste_presynth_simulation.log 
# Start time: 23:43:58 on Aug 09,2016
# //  ModelSim Microsemi 10.3c Jul 19 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading presynth.teste
# Loading presynth.crc_ahb_ip
# Loading COREAHBLITE_LIB.CoreAHBLite
# Loading COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16
# Loading COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE
# Loading COREAHBLITE_LIB.COREAHBLITE_ADDRDEC
# Loading COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM
# Loading COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE
# Loading COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER
# Loading presynth.crc_ahb_ip_MSS
# Loading MSS_BFM_LIB.MSS_AHB
# Loading MSS_BFM_LIB.MSS_AHB_IP
# Loading MSS_BFM_LIB.MSS_BFM_AHB2APB
# Loading MSS_BFM_LIB.DSSAB
# Loading MSS_BFM_LIB.F2AB
# Loading MSS_BFM_LIB.read_analog_io
# Loading MSS_BFM_LIB.drive_varef_out
# Loading MSS_BFM_LIB.acb_96_bit
# Loading MSS_BFM_LIB.adc
# Loading MSS_BFM_LIB.MSS_BFM_AHBSLAVE
# Loading MSS_BFM_LIB.MSS_BFM_AHBSLAVEEXT
# Loading MSS_BFM_LIB.MSS_APBSLAVES
# Loading MSS_BFM_LIB.F2DSS_GPIO
# Loading MSS_BFM_LIB.M3_BFM
# Loading MSS_BFM_LIB.BFM_MAIN
# Loading MSS_BFM_LIB.MSS_SYSREG
# Loading MSS_BFM_LIB.F2DSS_ACE
# Loading MSS_BFM_LIB.F2DSS_SSE
# Loading MSS_BFM_LIB.F2DSS_SSE_APB3_PPE_IF
# Loading MSS_BFM_LIB.F2DSS_SSE_ENGINE
# Loading MSS_BFM_LIB.F2DSS_SSE_TDM_FSM
# Loading MSS_BFM_LIB.F2DSS_SSE_PHASE_ACCUMS
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE_FSM
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE_DPRAM_CTRL
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE_DPRAM
# Loading MSS_BFM_LIB.dp512x32_col
# Loading MSS_BFM_LIB.dp512x32
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE_XFER_DINMUX
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE_FIFO_CTRL
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE_FIFO
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE_ALU
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE_ADDER
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE_MULT
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE_FSM_STFILT
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE_THRFLAGS
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE_SSE_CTRL
# Loading MSS_BFM_LIB.F2DSS_ACE_PPE_RDMUX
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_SYNC12
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_INT_LOGIC
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_STICKYFLAG21
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_RDET12
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_FDET12
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_STICKYFLAG24
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_RDET32
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_STICKYFLAG32
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_RDET
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_FDET
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_STICKYFLAG9
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_PDMA
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_APB3
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_RDMUX
# Loading MSS_BFM_LIB.F2DSS_COMMSMATRIX
# Loading MSS_BFM_LIB.Matrix5x8
# Loading MSS_BFM_LIB.CMMaster0Stage
# Loading MSS_BFM_LIB.AddrDecM0
# Loading MSS_BFM_LIB.DefaultSlaveSM
# Loading MSS_BFM_LIB.CMMaster1Stage
# Loading MSS_BFM_LIB.AddrDecM1
# Loading MSS_BFM_LIB.CMMaster2Stage
# Loading MSS_BFM_LIB.AddrDecM2
# Loading MSS_BFM_LIB.CMMaster3Stage
# Loading MSS_BFM_LIB.AddrDecM3
# Loading MSS_BFM_LIB.CMMaster4Stage
# Loading MSS_BFM_LIB.AddrDecM4
# Loading MSS_BFM_LIB.CMSlaveStage
# Loading MSS_BFM_LIB.SlaveArbiter
# Loading MSS_BFM_LIB.mss_clockgen
# Loading MSS_BFM_LIB.F2DSS_FABRICIF
# Loading MSS_BFM_LIB.FABRICIF_HM
# Loading MSS_BFM_LIB.AhbWrapper_HM
# Loading MSS_BFM_LIB.ClientAddrData_HM
# Loading MSS_BFM_LIB.AhbClient_HM
# Loading MSS_BFM_LIB.ApbClient_HM
# Loading MSS_BFM_LIB.FABRICIF_FM
# Loading MSS_BFM_LIB.Client_FM
# Loading MSS_BFM_LIB.ClientAddrData_FM
# Loading MSS_BFM_LIB.AhbWrapper_FM
# Loading MSS_BFM_LIB.ApbWrapper_FM
# Loading presynth.crc_ahb_ip_MSS_tmp_MSS_CCC_0_MSS_CCC
# Loading smartfusion.MSS_CCC
# Loading smartfusion.MSS_CCC_IP
# Loading smartfusion.PLLPRIM
# Loading smartfusion.NGMUXPRIM
# Loading smartfusion.SHREG
# Loading smartfusion.RCOSC
# Loading smartfusion.GND
# Loading smartfusion.VCC
# Loading smartfusion.INBUF_MSS
# Loading smartfusion.OUTBUF_MSS
# Loading presynth.crc_ip
# Loading presynth.host_interface
# Loading presynth.crc_unit
# Loading presynth.crc_datapath
# Loading presynth.bit_reversal
# Loading presynth.crc_parallel
# Loading presynth.crc_control_unit
# Loading MSS_BFM_LIB.analog_quad
# Loading MSS_BFM_LIB.analog_mux
# Loading MSS_BFM_LIB.obd_mux
# Loading MSS_BFM_LIB.obd
# Loading MSS_BFM_LIB.sp512x16
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_SYNC
# Loading MSS_BFM_LIB.F2DSS_ACE_MISC_STICKYFLAG
# Loading presynth.crc_comb
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading MSS_BFM_LIB.em_pkg(body)
# Loading MSS_BFM_LIB.f2dss_emc(rtl)
# Loading MSS_BFM_LIB.em_ahb_int(rtl)
# Loading MSS_BFM_LIB.em_phase_gen(rtl)
# Loading MSS_BFM_LIB.em_addr_gen(rtl)
# Loading MSS_BFM_LIB.em_rdata_gen(rtl)
# Loading MSS_BFM_LIB.em_wdata_gen(rtl)
# ** Error: (vsim-3389) E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v(697): Port 'HRDATA' not found in the connected module (1st connection).
# 
#         Region: /teste/crc_ahb_ip_0
# ** Error: (vsim-3389) E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v(697): Port 'HREADYOUT' not found in the connected module (2nd connection).
# 
#         Region: /teste/crc_ahb_ip_0
# ** Error: (vsim-3389) E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v(697): Port 'HRESP' not found in the connected module (3rd connection).
# 
#         Region: /teste/crc_ahb_ip_0
# ** Error: (vsim-3389) E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v(697): Port 'HWDATA' not found in the connected module (4th connection).
# 
#         Region: /teste/crc_ahb_ip_0
# ** Error: (vsim-3389) E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v(697): Port 'HADDR' not found in the connected module (5th connection).
# 
#         Region: /teste/crc_ahb_ip_0
# ** Error: (vsim-3389) E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v(697): Port 'HSIZE' not found in the connected module (6th connection).
# 
#         Region: /teste/crc_ahb_ip_0
# ** Error: (vsim-3389) E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v(697): Port 'HTRANS' not found in the connected module (7th connection).
# 
#         Region: /teste/crc_ahb_ip_0
# ** Error: (vsim-3389) E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v(697): Port 'HWRITE' not found in the connected module (8th connection).
# 
#         Region: /teste/crc_ahb_ip_0
# ** Error: (vsim-3389) E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v(697): Port 'HSElx' not found in the connected module (9th connection).
# 
#         Region: /teste/crc_ahb_ip_0
# ** Error: (vsim-3389) E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v(697): Port 'HREADY' not found in the connected module (10th connection).
# 
#         Region: /teste/crc_ahb_ip_0
# ** Error: (vsim-3389) E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v(697): Port 'HRESETn' not found in the connected module (11th connection).
# 
#         Region: /teste/crc_ahb_ip_0
# ** Error: (vsim-3389) E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v(697): Port 'HCLK' not found in the connected module (12th connection).
# 
#         Region: /teste/crc_ahb_ip_0
# ** Fatal: (vsim-3365) E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/stimulus/teste.v(697): Too many port connections. Expected 3, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /teste/crc_ahb_ip_0 File: E:/Julio/Projetos/IPs/CRC/src/SoC/crc_ahb_ip/component/work/crc_ahb_ip/crc_ahb_ip.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 40
# End time: 23:44:46 on Aug 09,2016, Elapsed time: 0:00:48
# Errors: 13, Warnings: 0
