
I2C_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036d4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  0800385c  0800385c  0001385c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003948  08003948  000200cc  2**0
                  CONTENTS
  4 .ARM          00000000  08003948  08003948  000200cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003948  08003948  000200cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003948  08003948  00013948  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800394c  0800394c  0001394c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  08003950  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200cc  2**0
                  CONTENTS
 10 .bss          0000007c  200000cc  200000cc  000200cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000148  20000148  000200cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005f8e  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000119a  00000000  00000000  0002608a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000668  00000000  00000000  00027228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000005b0  00000000  00000000  00027890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000ecac  00000000  00000000  00027e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006ed1  00000000  00000000  00036aec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000584cd  00000000  00000000  0003d9bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00095e8a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000019cc  00000000  00000000  00095edc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000cc 	.word	0x200000cc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003844 	.word	0x08003844

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000d0 	.word	0x200000d0
 80001c4:	08003844 	.word	0x08003844

080001c8 <CPAL_HAL_NVICInit>:
  * @brief  Configure NVIC Priority Group.
  * @param  None.
  * @retval None. 
  */
void CPAL_HAL_NVICInit(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
 /* Set NVIC Group Priority */
  NVIC_PriorityGroupConfig (CPAL_NVIC_PRIOGROUP);
 80001cc:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80001d0:	f002 fdf2 	bl	8002db8 <NVIC_PriorityGroupConfig>
}
 80001d4:	bf00      	nop
 80001d6:	bd80      	pop	{r7, pc}

080001d8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
 80001de:	4603      	mov	r3, r0
 80001e0:	6039      	str	r1, [r7, #0]
 80001e2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80001e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	da0b      	bge.n	8000204 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80001ec:	683b      	ldr	r3, [r7, #0]
 80001ee:	b2da      	uxtb	r2, r3
 80001f0:	490c      	ldr	r1, [pc, #48]	; (8000224 <NVIC_SetPriority+0x4c>)
 80001f2:	79fb      	ldrb	r3, [r7, #7]
 80001f4:	f003 030f 	and.w	r3, r3, #15
 80001f8:	3b04      	subs	r3, #4
 80001fa:	0112      	lsls	r2, r2, #4
 80001fc:	b2d2      	uxtb	r2, r2
 80001fe:	440b      	add	r3, r1
 8000200:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000202:	e009      	b.n	8000218 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000204:	683b      	ldr	r3, [r7, #0]
 8000206:	b2da      	uxtb	r2, r3
 8000208:	4907      	ldr	r1, [pc, #28]	; (8000228 <NVIC_SetPriority+0x50>)
 800020a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800020e:	0112      	lsls	r2, r2, #4
 8000210:	b2d2      	uxtb	r2, r2
 8000212:	440b      	add	r3, r1
 8000214:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000218:	bf00      	nop
 800021a:	370c      	adds	r7, #12
 800021c:	46bd      	mov	sp, r7
 800021e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000222:	4770      	bx	lr
 8000224:	e000ed00 	.word	0xe000ed00
 8000228:	e000e100 	.word	0xe000e100

0800022c <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b> 
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b082      	sub	sp, #8
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800023a:	d301      	bcc.n	8000240 <SysTick_Config+0x14>
 800023c:	2301      	movs	r3, #1
 800023e:	e011      	b.n	8000264 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000246:	4a09      	ldr	r2, [pc, #36]	; (800026c <SysTick_Config+0x40>)
 8000248:	3b01      	subs	r3, #1
 800024a:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800024c:	210f      	movs	r1, #15
 800024e:	f04f 30ff 	mov.w	r0, #4294967295
 8000252:	f7ff ffc1 	bl	80001d8 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000256:	4b05      	ldr	r3, [pc, #20]	; (800026c <SysTick_Config+0x40>)
 8000258:	2200      	movs	r2, #0
 800025a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800025c:	4b03      	ldr	r3, [pc, #12]	; (800026c <SysTick_Config+0x40>)
 800025e:	2207      	movs	r2, #7
 8000260:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8000262:	2300      	movs	r3, #0
}
 8000264:	4618      	mov	r0, r3
 8000266:	3708      	adds	r7, #8
 8000268:	46bd      	mov	sp, r7
 800026a:	bd80      	pop	{r7, pc}
 800026c:	e000e010 	.word	0xe000e010

08000270 <CPAL_I2C_Init>:
  *         CPAL_InitTypeDef structure.
  * @param  pDevInitStruct : Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS or CPAL_FAIL 
  */
uint32_t CPAL_I2C_Init(CPAL_InitTypeDef* pDevInitStruct) 
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
  CPAL_LOG("\n\r\n\rLOG <CPAL_I2C_Init> : I2C Device Init");
  
  /* If CPAL_State is not BUSY */
  if ((pDevInitStruct->CPAL_State == CPAL_STATE_READY) 
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	7b1b      	ldrb	r3, [r3, #12]
 800027c:	b2db      	uxtb	r3, r3
 800027e:	2b01      	cmp	r3, #1
 8000280:	d00a      	beq.n	8000298 <CPAL_I2C_Init+0x28>
     || (pDevInitStruct->CPAL_State == CPAL_STATE_ERROR) 
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	7b1b      	ldrb	r3, [r3, #12]
 8000286:	b2db      	uxtb	r3, r3
 8000288:	2b10      	cmp	r3, #16
 800028a:	d005      	beq.n	8000298 <CPAL_I2C_Init+0x28>
     || (pDevInitStruct->CPAL_State == CPAL_STATE_DISABLED))
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	7b1b      	ldrb	r3, [r3, #12]
 8000290:	b2db      	uxtb	r3, r3
 8000292:	2b00      	cmp	r3, #0
 8000294:	f040 80ee 	bne.w	8000474 <CPAL_I2C_Init+0x204>
      return CPAL_FAIL;
    }
#endif /* CPAL_I2C_IT_PROGMODEL */ 
        
    /* Disable I2Cx Device */
    __CPAL_I2C_HAL_DISABLE_DEV(pDevInitStruct->CPAL_Dev);
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	781b      	ldrb	r3, [r3, #0]
 800029c:	461a      	mov	r2, r3
 800029e:	4b78      	ldr	r3, [pc, #480]	; (8000480 <CPAL_I2C_Init+0x210>)
 80002a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80002a4:	881b      	ldrh	r3, [r3, #0]
 80002a6:	b29a      	uxth	r2, r3
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	4619      	mov	r1, r3
 80002ae:	4b74      	ldr	r3, [pc, #464]	; (8000480 <CPAL_I2C_Init+0x210>)
 80002b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80002b4:	f022 0201 	bic.w	r2, r2, #1
 80002b8:	b292      	uxth	r2, r2
 80002ba:	801a      	strh	r2, [r3, #0]
    
    CPAL_LOG("\n\rLOG : I2C Device Disabled"); 
    
    /* Deinitialize I2Cx GPIO */
    CPAL_I2C_HAL_GPIODeInit(pDevInitStruct->CPAL_Dev);
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	781b      	ldrb	r3, [r3, #0]
 80002c0:	4618      	mov	r0, r3
 80002c2:	f002 fa51 	bl	8002768 <CPAL_I2C_HAL_GPIODeInit>
    
    CPAL_LOG("\n\rLOG : I2C Device IOs Deinit");
    
    /* Deinitialize I2Cx Clock */
    CPAL_I2C_HAL_CLKDeInit(pDevInitStruct->CPAL_Dev);
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	4618      	mov	r0, r3
 80002cc:	f002 f9ba 	bl	8002644 <CPAL_I2C_HAL_CLKDeInit>
    
    CPAL_LOG("\n\rLOG : I2C Device Clock Deinit");
    
#ifdef CPAL_I2C_DMA_PROGMODEL    
    /* Deinitialize DMA Channels */
    if (pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_DMA)
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	78db      	ldrb	r3, [r3, #3]
 80002d4:	2b02      	cmp	r3, #2
 80002d6:	d107      	bne.n	80002e8 <CPAL_I2C_Init+0x78>
    {
      CPAL_I2C_HAL_DMADeInit(pDevInitStruct->CPAL_Dev, pDevInitStruct->CPAL_Direction);
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	781a      	ldrb	r2, [r3, #0]
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	785b      	ldrb	r3, [r3, #1]
 80002e0:	4619      	mov	r1, r3
 80002e2:	4610      	mov	r0, r2
 80002e4:	f002 fb66 	bl	80029b4 <CPAL_I2C_HAL_DMADeInit>
    
    /*----------------------------------------------------------------------------
    Peripheral Clock Initialization
    ---------------------------------------------------------------------------*/   
    /* Initialize I2Cx Clock */
    CPAL_I2C_HAL_CLKInit(pDevInitStruct->CPAL_Dev);
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	781b      	ldrb	r3, [r3, #0]
 80002ec:	4618      	mov	r0, r3
 80002ee:	f002 f985 	bl	80025fc <CPAL_I2C_HAL_CLKInit>
    
	/*----------------------------------------------------------------------------
    GPIO pins configuration
    ---------------------------------------------------------------------------*/
    /* Initialize I2Cx GPIO */
    CPAL_I2C_HAL_GPIOInit(pDevInitStruct->CPAL_Dev);
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	4618      	mov	r0, r3
 80002f8:	f002 f9c8 	bl	800268c <CPAL_I2C_HAL_GPIOInit>
	       
    /*----------------------------------------------------------------------------
    Peripheral Initialization
    ---------------------------------------------------------------------------*/   
    /* Enable I2Cx Device */
    __CPAL_I2C_HAL_ENABLE_DEV(pDevInitStruct->CPAL_Dev); 
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	461a      	mov	r2, r3
 8000302:	4b5f      	ldr	r3, [pc, #380]	; (8000480 <CPAL_I2C_Init+0x210>)
 8000304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000308:	881b      	ldrh	r3, [r3, #0]
 800030a:	b29a      	uxth	r2, r3
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	4619      	mov	r1, r3
 8000312:	4b5b      	ldr	r3, [pc, #364]	; (8000480 <CPAL_I2C_Init+0x210>)
 8000314:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000318:	f042 0201 	orr.w	r2, r2, #1
 800031c:	b292      	uxth	r2, r2
 800031e:	801a      	strh	r2, [r3, #0]
    
    CPAL_LOG("\n\rLOG : I2C Device Enabled"); 
    
    /* Initialize I2Cx device with parameters stored in pCPAL_I2C_Struct */
    I2C_Init(CPAL_I2C_DEVICE[pDevInitStruct->CPAL_Dev], pDevInitStruct->pCPAL_I2C_Struct);
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	781b      	ldrb	r3, [r3, #0]
 8000324:	461a      	mov	r2, r3
 8000326:	4b56      	ldr	r3, [pc, #344]	; (8000480 <CPAL_I2C_Init+0x210>)
 8000328:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	69db      	ldr	r3, [r3, #28]
 8000330:	4619      	mov	r1, r3
 8000332:	4610      	mov	r0, r2
 8000334:	f002 ffba 	bl	80032ac <I2C_Init>
    
    CPAL_LOG("\n\rLOG : I2C Device Config");   
    
    /* If General Call Mode Option Bit Selected */
    if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_I2C_GENCALL) != 0)
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	695b      	ldr	r3, [r3, #20]
 800033c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000340:	2b00      	cmp	r3, #0
 8000342:	d011      	beq.n	8000368 <CPAL_I2C_Init+0xf8>
    {
      /* Enable GENERAL CALL Address Mode */
      __CPAL_I2C_HAL_ENABLE_GENCALL(pDevInitStruct->CPAL_Dev); 
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	781b      	ldrb	r3, [r3, #0]
 8000348:	461a      	mov	r2, r3
 800034a:	4b4d      	ldr	r3, [pc, #308]	; (8000480 <CPAL_I2C_Init+0x210>)
 800034c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000350:	881b      	ldrh	r3, [r3, #0]
 8000352:	b29a      	uxth	r2, r3
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	781b      	ldrb	r3, [r3, #0]
 8000358:	4619      	mov	r1, r3
 800035a:	4b49      	ldr	r3, [pc, #292]	; (8000480 <CPAL_I2C_Init+0x210>)
 800035c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000360:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000364:	b292      	uxth	r2, r2
 8000366:	801a      	strh	r2, [r3, #0]
      
      CPAL_LOG("\n\rLOG : I2C Device GENCALL Mode Enabled"); 
    }
    
    /* If Dual Address Mode Option Bit Selected */
    if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_I2C_DUALADDR) != 0)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	695b      	ldr	r3, [r3, #20]
 800036c:	f003 0301 	and.w	r3, r3, #1
 8000370:	2b00      	cmp	r3, #0
 8000372:	d03d      	beq.n	80003f0 <CPAL_I2C_Init+0x180>
    {
      /* Enable Dual Address Mode */
     __CPAL_I2C_HAL_ENABLE_DUALADDR(pDevInitStruct->CPAL_Dev);
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	461a      	mov	r2, r3
 800037a:	4b41      	ldr	r3, [pc, #260]	; (8000480 <CPAL_I2C_Init+0x210>)
 800037c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000380:	899b      	ldrh	r3, [r3, #12]
 8000382:	b29a      	uxth	r2, r3
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	781b      	ldrb	r3, [r3, #0]
 8000388:	4619      	mov	r1, r3
 800038a:	4b3d      	ldr	r3, [pc, #244]	; (8000480 <CPAL_I2C_Init+0x210>)
 800038c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000390:	f042 0201 	orr.w	r2, r2, #1
 8000394:	b292      	uxth	r2, r2
 8000396:	819a      	strh	r2, [r3, #12]
      
      /* Configure OAR2 */
      __CPAL_I2C_HAL_OAR2_CONF(pDevInitStruct->CPAL_Dev, (uint8_t)(pDevInitStruct->wCPAL_Options & 0x000000FE));
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	461a      	mov	r2, r3
 800039e:	4b38      	ldr	r3, [pc, #224]	; (8000480 <CPAL_I2C_Init+0x210>)
 80003a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80003a4:	899b      	ldrh	r3, [r3, #12]
 80003a6:	b29a      	uxth	r2, r3
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	4619      	mov	r1, r3
 80003ae:	4b34      	ldr	r3, [pc, #208]	; (8000480 <CPAL_I2C_Init+0x210>)
 80003b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80003b4:	f022 02fe 	bic.w	r2, r2, #254	; 0xfe
 80003b8:	b292      	uxth	r2, r2
 80003ba:	819a      	strh	r2, [r3, #12]
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	781b      	ldrb	r3, [r3, #0]
 80003c0:	461a      	mov	r2, r3
 80003c2:	4b2f      	ldr	r3, [pc, #188]	; (8000480 <CPAL_I2C_Init+0x210>)
 80003c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80003c8:	899b      	ldrh	r3, [r3, #12]
 80003ca:	b29b      	uxth	r3, r3
 80003cc:	b21a      	sxth	r2, r3
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	b2db      	uxtb	r3, r3
 80003d4:	b21b      	sxth	r3, r3
 80003d6:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80003da:	b21b      	sxth	r3, r3
 80003dc:	4313      	orrs	r3, r2
 80003de:	b21a      	sxth	r2, r3
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	4619      	mov	r1, r3
 80003e6:	4b26      	ldr	r3, [pc, #152]	; (8000480 <CPAL_I2C_Init+0x210>)
 80003e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80003ec:	b292      	uxth	r2, r2
 80003ee:	819a      	strh	r2, [r3, #12]
         
      CPAL_LOG("\n\rLOG : I2C Device DUAL ADDR Mode Enabled"); 
    }    

    /* If NACK Slave Own Address option bit selected */
    if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_I2C_NACK_ADD) != 0)
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	695b      	ldr	r3, [r3, #20]
 80003f4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d011      	beq.n	8000420 <CPAL_I2C_Init+0x1b0>
    {
      /* Disable Acknowledgement of own Address */
      __CPAL_I2C_HAL_DISABLE_ACK(pDevInitStruct->CPAL_Dev);
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	461a      	mov	r2, r3
 8000402:	4b1f      	ldr	r3, [pc, #124]	; (8000480 <CPAL_I2C_Init+0x210>)
 8000404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000408:	881b      	ldrh	r3, [r3, #0]
 800040a:	b29a      	uxth	r2, r3
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	4619      	mov	r1, r3
 8000412:	4b1b      	ldr	r3, [pc, #108]	; (8000480 <CPAL_I2C_Init+0x210>)
 8000414:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000418:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800041c:	b292      	uxth	r2, r2
 800041e:	801a      	strh	r2, [r3, #0]
#ifdef CPAL_I2C_DMA_PROGMODEL
    /*----------------------------------------------------------------------------
    DMA Initialization : 
    ---------------------------------------------------------------------------*/   
    /* If DMA Programming model is selected*/
    if (pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_DMA) 
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	78db      	ldrb	r3, [r3, #3]
 8000424:	2b02      	cmp	r3, #2
 8000426:	d108      	bne.n	800043a <CPAL_I2C_Init+0x1ca>
    {
      /* Initialize I2Cx DMA Channels */
      CPAL_I2C_HAL_DMAInit(pDevInitStruct->CPAL_Dev, pDevInitStruct->CPAL_Direction, pDevInitStruct->wCPAL_Options);
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	7818      	ldrb	r0, [r3, #0]
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	7859      	ldrb	r1, [r3, #1]
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	695b      	ldr	r3, [r3, #20]
 8000434:	461a      	mov	r2, r3
 8000436:	f002 f9cb 	bl	80027d0 <CPAL_I2C_HAL_DMAInit>
    
    /*----------------------------------------------------------------------------
    Peripheral and DMA interrupts Initialization
    ---------------------------------------------------------------------------*/
    /* Initialize I2Cx Interrupts */
    CPAL_I2C_HAL_ITInit(pDevInitStruct->CPAL_Dev, pDevInitStruct->wCPAL_Options, pDevInitStruct->CPAL_Direction, pDevInitStruct->CPAL_ProgModel);
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	7818      	ldrb	r0, [r3, #0]
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6959      	ldr	r1, [r3, #20]
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	785a      	ldrb	r2, [r3, #1]
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	78db      	ldrb	r3, [r3, #3]
 800044a:	f002 fadb 	bl	8002a04 <CPAL_I2C_HAL_ITInit>
    
    CPAL_LOG("\n\rLOG : I2C Device IT Init");
    
    /* Update CPAL_State to CPAL_STATE_READY */
    pDevInitStruct->CPAL_State = CPAL_STATE_READY;
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	2201      	movs	r2, #1
 8000452:	731a      	strb	r2, [r3, #12]
    
    CPAL_LOG("\n\rLOG : I2C Device Ready"); 
    
    /* Initialize Timeout Procedure */
    _CPAL_TIMEOUT_INIT();
 8000454:	4b0b      	ldr	r3, [pc, #44]	; (8000484 <CPAL_I2C_Init+0x214>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a0b      	ldr	r2, [pc, #44]	; (8000488 <CPAL_I2C_Init+0x218>)
 800045a:	fba2 2303 	umull	r2, r3, r2, r3
 800045e:	099b      	lsrs	r3, r3, #6
 8000460:	4618      	mov	r0, r3
 8000462:	f7ff fee3 	bl	800022c <SysTick_Config>
 8000466:	2100      	movs	r1, #0
 8000468:	f04f 30ff 	mov.w	r0, #4294967295
 800046c:	f7ff feb4 	bl	80001d8 <NVIC_SetPriority>
    
    return CPAL_PASS;
 8000470:	2300      	movs	r3, #0
 8000472:	e000      	b.n	8000476 <CPAL_I2C_Init+0x206>
  /* If CPAL_State is BUSY (a transaction is still on going) Exit Init function */
  else 
  {
    CPAL_LOG("\n\rERROR : I2C Device Busy"); 
    
    return CPAL_FAIL; 
 8000474:	2301      	movs	r3, #1
  }
}
 8000476:	4618      	mov	r0, r3
 8000478:	3708      	adds	r7, #8
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	2000006c 	.word	0x2000006c
 8000484:	200000c8 	.word	0x200000c8
 8000488:	10624dd3 	.word	0x10624dd3

0800048c <CPAL_I2C_Read>:
  *         from a selected device in a selected location address.
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS or CPAL_FAIL. 
  */
uint32_t CPAL_I2C_Read(CPAL_InitTypeDef* pDevInitStruct)
{    
 800048c:	b580      	push	{r7, lr}
 800048e:	b084      	sub	sp, #16
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
          - Enable Event Interrupt                                               */
  
  CPAL_LOG("\n\r\n\rLOG <CPAL_I2C_Read> : I2C Device Perform Read OP");
  
   /* If Device is Busy (a transaction is still on going) Exit Read function */
   if (((pDevInitStruct->CPAL_State & CPAL_STATE_BUSY) != 0)
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	7b1b      	ldrb	r3, [r3, #12]
 8000498:	b2db      	uxtb	r3, r3
 800049a:	f003 0302 	and.w	r3, r3, #2
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d109      	bne.n	80004b6 <CPAL_I2C_Read+0x2a>
      || (pDevInitStruct->CPAL_State == CPAL_STATE_READY_TX)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	7b1b      	ldrb	r3, [r3, #12]
 80004a6:	b2db      	uxtb	r3, r3
 80004a8:	2b03      	cmp	r3, #3
 80004aa:	d004      	beq.n	80004b6 <CPAL_I2C_Read+0x2a>
      || (pDevInitStruct->CPAL_State == CPAL_STATE_READY_RX))
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	7b1b      	ldrb	r3, [r3, #12]
 80004b0:	b2db      	uxtb	r3, r3
 80004b2:	2b05      	cmp	r3, #5
 80004b4:	d101      	bne.n	80004ba <CPAL_I2C_Read+0x2e>
  {
    CPAL_LOG("\n\rERROR : I2C Device Busy"); 
    
    return CPAL_FAIL;
 80004b6:	2301      	movs	r3, #1
 80004b8:	e29c      	b.n	80009f4 <CPAL_I2C_Read+0x568>
  }  
  /* If CPAL_State is CPAL_STATE_DISABLED (device is not initialized) Exit Read function */  
  else if (pDevInitStruct->CPAL_State == CPAL_STATE_DISABLED)  
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	7b1b      	ldrb	r3, [r3, #12]
 80004be:	b2db      	uxtb	r3, r3
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d101      	bne.n	80004c8 <CPAL_I2C_Read+0x3c>
  {
    CPAL_LOG("\n\rERROR : I2C Device Not Initialized"); 
    
    return CPAL_FAIL;
 80004c4:	2301      	movs	r3, #1
 80004c6:	e295      	b.n	80009f4 <CPAL_I2C_Read+0x568>
  }  
  /* If CPAL_State is CPAL_STATE_ERROR (Error occurred ) */
  else if (pDevInitStruct->CPAL_State == CPAL_STATE_ERROR)
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	7b1b      	ldrb	r3, [r3, #12]
 80004cc:	b2db      	uxtb	r3, r3
 80004ce:	2b10      	cmp	r3, #16
 80004d0:	d101      	bne.n	80004d6 <CPAL_I2C_Read+0x4a>
  {
    CPAL_LOG("\n\rERROR : I2C Device Error"); 
    
    return CPAL_FAIL;
 80004d2:	2301      	movs	r3, #1
 80004d4:	e28e      	b.n	80009f4 <CPAL_I2C_Read+0x568>
  }  
  /* If CPAL_State is CPAL_STATE_READY */
  else
  {
    /* Update CPAL_State to CPAL_STATE_BUSY */
    pDevInitStruct->CPAL_State = CPAL_STATE_BUSY;
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	2202      	movs	r2, #2
 80004da:	731a      	strb	r2, [r3, #12]
   
    /* No Stop Condition Generation Mode option bit not selected */   
    if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_I2C_NOSTOP_MODE) == 0)
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	695b      	ldr	r3, [r3, #20]
 80004e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d12a      	bne.n	800053e <CPAL_I2C_Read+0xb2>
    {
      /* Wait until Busy flag is reset */ 
      __CPAL_I2C_TIMEOUT(!(__CPAL_I2C_HAL_GET_BUSY(pDevInitStruct->CPAL_Dev)), CPAL_I2C_TIMEOUT_BUSY);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	2206      	movs	r2, #6
 80004ec:	619a      	str	r2, [r3, #24]
 80004ee:	bf00      	nop
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	781b      	ldrb	r3, [r3, #0]
 80004f4:	461a      	mov	r2, r3
 80004f6:	4b7e      	ldr	r3, [pc, #504]	; (80006f0 <CPAL_I2C_Read+0x264>)
 80004f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80004fc:	8b1b      	ldrh	r3, [r3, #24]
 80004fe:	b29b      	uxth	r3, r3
 8000500:	f003 0302 	and.w	r3, r3, #2
 8000504:	2b00      	cmp	r3, #0
 8000506:	d008      	beq.n	800051a <CPAL_I2C_Read+0x8e>
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	699b      	ldr	r3, [r3, #24]
 800050c:	2b01      	cmp	r3, #1
 800050e:	d004      	beq.n	800051a <CPAL_I2C_Read+0x8e>
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	699b      	ldr	r3, [r3, #24]
 8000514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000518:	d1ea      	bne.n	80004f0 <CPAL_I2C_Read+0x64>
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	699b      	ldr	r3, [r3, #24]
 800051e:	2b01      	cmp	r3, #1
 8000520:	d004      	beq.n	800052c <CPAL_I2C_Read+0xa0>
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	699b      	ldr	r3, [r3, #24]
 8000526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800052a:	d104      	bne.n	8000536 <CPAL_I2C_Read+0xaa>
 800052c:	6878      	ldr	r0, [r7, #4]
 800052e:	f001 f84b 	bl	80015c8 <CPAL_I2C_Timeout>
 8000532:	4603      	mov	r3, r0
 8000534:	e25e      	b.n	80009f4 <CPAL_I2C_Read+0x568>
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	f04f 32ff 	mov.w	r2, #4294967295
 800053c:	619a      	str	r2, [r3, #24]
    }

#ifdef CPAL_I2C_DMA_1BYTE_CASE              
    /* If One byte transfer with DMA programming model */
    if ((pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_DMA) 
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	78db      	ldrb	r3, [r3, #3]
 8000542:	2b02      	cmp	r3, #2
 8000544:	d10d      	bne.n	8000562 <CPAL_I2C_Read+0xd6>
       && (pDevInitStruct->pCPAL_TransferRx->wNumData == 1))
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	689b      	ldr	r3, [r3, #8]
 800054a:	685b      	ldr	r3, [r3, #4]
 800054c:	2b01      	cmp	r3, #1
 800054e:	d108      	bne.n	8000562 <CPAL_I2C_Read+0xd6>
    {
      /* Affect 1Byte DMA option to wCPAL_Options */
      pDevInitStruct->wCPAL_Options |= CPAL_DMA_1BYTE_CASE;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	695b      	ldr	r3, [r3, #20]
 8000554:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	615a      	str	r2, [r3, #20]
      
      /* Change ProgModel to Interrupt */
      pDevInitStruct->CPAL_ProgModel = CPAL_PROGMODEL_INTERRUPT;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	2201      	movs	r2, #1
 8000560:	70da      	strb	r2, [r3, #3]
    }
#endif /* CPAL_I2C_DMA_1BYTE_CASE */
    
#ifdef CPAL_I2C_MASTER_MODE    
    /* If "No Memory Address" Option Bit is not selected and Master Mode selected */
    if (((pDevInitStruct->wCPAL_Options & CPAL_OPT_NO_MEM_ADDR) == 0) 
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	695b      	ldr	r3, [r3, #20]
 8000566:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800056a:	2b00      	cmp	r3, #0
 800056c:	f040 81ea 	bne.w	8000944 <CPAL_I2C_Read+0x4b8>
       && (pDevInitStruct->CPAL_Mode == CPAL_MODE_MASTER ))
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	789b      	ldrb	r3, [r3, #2]
 8000574:	2b00      	cmp	r3, #0
 8000576:	f040 81e5 	bne.w	8000944 <CPAL_I2C_Read+0x4b8>
    {       
      CPAL_LOG("\n\rLOG : I2C Device Master No Addr Mem Mode");
      
      /* Generate Start */
      __CPAL_I2C_HAL_START(pDevInitStruct->CPAL_Dev);
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	461a      	mov	r2, r3
 8000580:	4b5b      	ldr	r3, [pc, #364]	; (80006f0 <CPAL_I2C_Read+0x264>)
 8000582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000586:	881b      	ldrh	r3, [r3, #0]
 8000588:	b29a      	uxth	r2, r3
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	4619      	mov	r1, r3
 8000590:	4b57      	ldr	r3, [pc, #348]	; (80006f0 <CPAL_I2C_Read+0x264>)
 8000592:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000596:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800059a:	b292      	uxth	r2, r2
 800059c:	801a      	strh	r2, [r3, #0]
      
      /* Wait until SB flag is set */
      __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_SB(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_SB);
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	221f      	movs	r2, #31
 80005a2:	619a      	str	r2, [r3, #24]
 80005a4:	bf00      	nop
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	781b      	ldrb	r3, [r3, #0]
 80005aa:	461a      	mov	r2, r3
 80005ac:	4b50      	ldr	r3, [pc, #320]	; (80006f0 <CPAL_I2C_Read+0x264>)
 80005ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80005b2:	8a9b      	ldrh	r3, [r3, #20]
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	f003 0301 	and.w	r3, r3, #1
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d108      	bne.n	80005d0 <CPAL_I2C_Read+0x144>
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	699b      	ldr	r3, [r3, #24]
 80005c2:	2b01      	cmp	r3, #1
 80005c4:	d004      	beq.n	80005d0 <CPAL_I2C_Read+0x144>
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	699b      	ldr	r3, [r3, #24]
 80005ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005ce:	d1ea      	bne.n	80005a6 <CPAL_I2C_Read+0x11a>
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d004      	beq.n	80005e2 <CPAL_I2C_Read+0x156>
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	699b      	ldr	r3, [r3, #24]
 80005dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005e0:	d104      	bne.n	80005ec <CPAL_I2C_Read+0x160>
 80005e2:	6878      	ldr	r0, [r7, #4]
 80005e4:	f000 fff0 	bl	80015c8 <CPAL_I2C_Timeout>
 80005e8:	4603      	mov	r3, r0
 80005ea:	e203      	b.n	80009f4 <CPAL_I2C_Read+0x568>
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	f04f 32ff 	mov.w	r2, #4294967295
 80005f2:	619a      	str	r2, [r3, #24]
      
      /* Send Device Address */
      /* If 7 Bit Addressing Mode */
      if (pDevInitStruct->pCPAL_I2C_Struct->I2C_AcknowledgedAddress == I2C_AcknowledgedAddress_7bit)
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	69db      	ldr	r3, [r3, #28]
 80005f8:	899b      	ldrh	r3, [r3, #12]
 80005fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80005fe:	d13a      	bne.n	8000676 <CPAL_I2C_Read+0x1ea>
      {             
        /* Send Slave address with bit0 reset for write -- ORIGINAL */
        __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (uint8_t)((pDevInitStruct->pCPAL_TransferRx->wAddr1) & (uint8_t)(~I2C_OAR1_ADD0)));   
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	689b      	ldr	r3, [r3, #8]
 8000604:	689b      	ldr	r3, [r3, #8]
 8000606:	b2db      	uxtb	r3, r3
 8000608:	b29a      	uxth	r2, r3
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	4619      	mov	r1, r3
 8000610:	4b37      	ldr	r3, [pc, #220]	; (80006f0 <CPAL_I2C_Read+0x264>)
 8000612:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000616:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800061a:	b292      	uxth	r2, r2
 800061c:	821a      	strh	r2, [r3, #16]
        /* Send Slave address with bit0 set for read for MCP */
        // __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (uint8_t)((pDevInitStruct->pCPAL_TransferRx->wAddr1)));   
        
        /* Wait until ADDR flag is reset */ 
        __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_ADDR(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_ADDR);        
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	2204      	movs	r2, #4
 8000622:	619a      	str	r2, [r3, #24]
 8000624:	bf00      	nop
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	461a      	mov	r2, r3
 800062c:	4b30      	ldr	r3, [pc, #192]	; (80006f0 <CPAL_I2C_Read+0x264>)
 800062e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000632:	8a9b      	ldrh	r3, [r3, #20]
 8000634:	b29b      	uxth	r3, r3
 8000636:	f003 0302 	and.w	r3, r3, #2
 800063a:	2b00      	cmp	r3, #0
 800063c:	d108      	bne.n	8000650 <CPAL_I2C_Read+0x1c4>
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	699b      	ldr	r3, [r3, #24]
 8000642:	2b01      	cmp	r3, #1
 8000644:	d004      	beq.n	8000650 <CPAL_I2C_Read+0x1c4>
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	699b      	ldr	r3, [r3, #24]
 800064a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800064e:	d1ea      	bne.n	8000626 <CPAL_I2C_Read+0x19a>
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	699b      	ldr	r3, [r3, #24]
 8000654:	2b01      	cmp	r3, #1
 8000656:	d004      	beq.n	8000662 <CPAL_I2C_Read+0x1d6>
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	699b      	ldr	r3, [r3, #24]
 800065c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000660:	d104      	bne.n	800066c <CPAL_I2C_Read+0x1e0>
 8000662:	6878      	ldr	r0, [r7, #4]
 8000664:	f000 ffb0 	bl	80015c8 <CPAL_I2C_Timeout>
 8000668:	4603      	mov	r3, r0
 800066a:	e1c3      	b.n	80009f4 <CPAL_I2C_Read+0x568>
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	f04f 32ff 	mov.w	r2, #4294967295
 8000672:	619a      	str	r2, [r3, #24]
 8000674:	e079      	b.n	800076a <CPAL_I2C_Read+0x2de>
  #ifdef CPAL_I2C_10BIT_ADDR_MODE
      /* If 10 Bit Addressing Mode */
      else
      {
        /* Declare local variable that contains Address Header */
        uint8_t I2CHeaderAddress = 0x00;
 8000676:	2300      	movs	r3, #0
 8000678:	73fb      	strb	r3, [r7, #15]
        
        /* Calculate Header Address  */ 
        I2CHeaderAddress = (uint8_t)((((pDevInitStruct->pCPAL_TransferRx->wAddr1) & 0xFF00) >>7) | 0xF0);
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	689b      	ldr	r3, [r3, #8]
 800067e:	689b      	ldr	r3, [r3, #8]
 8000680:	09db      	lsrs	r3, r3, #7
 8000682:	b2db      	uxtb	r3, r3
 8000684:	f003 030e 	and.w	r3, r3, #14
 8000688:	b2db      	uxtb	r3, r3
 800068a:	f063 030f 	orn	r3, r3, #15
 800068e:	73fb      	strb	r3, [r7, #15]
        
        /* Send Header Address */ 
        __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), I2CHeaderAddress);   
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	461a      	mov	r2, r3
 8000696:	4b16      	ldr	r3, [pc, #88]	; (80006f0 <CPAL_I2C_Read+0x264>)
 8000698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800069c:	7bfa      	ldrb	r2, [r7, #15]
 800069e:	b292      	uxth	r2, r2
 80006a0:	821a      	strh	r2, [r3, #16]
        
        /* Wait until ADD10 flag is set */ 
        __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_ADD10(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_ADD10); 
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2204      	movs	r2, #4
 80006a6:	619a      	str	r2, [r3, #24]
 80006a8:	bf00      	nop
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	461a      	mov	r2, r3
 80006b0:	4b0f      	ldr	r3, [pc, #60]	; (80006f0 <CPAL_I2C_Read+0x264>)
 80006b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80006b6:	8a9b      	ldrh	r3, [r3, #20]
 80006b8:	b29b      	uxth	r3, r3
 80006ba:	f003 0308 	and.w	r3, r3, #8
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d108      	bne.n	80006d4 <CPAL_I2C_Read+0x248>
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	699b      	ldr	r3, [r3, #24]
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	d004      	beq.n	80006d4 <CPAL_I2C_Read+0x248>
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	699b      	ldr	r3, [r3, #24]
 80006ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006d2:	d1ea      	bne.n	80006aa <CPAL_I2C_Read+0x21e>
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	699b      	ldr	r3, [r3, #24]
 80006d8:	2b01      	cmp	r3, #1
 80006da:	d004      	beq.n	80006e6 <CPAL_I2C_Read+0x25a>
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	699b      	ldr	r3, [r3, #24]
 80006e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006e4:	d106      	bne.n	80006f4 <CPAL_I2C_Read+0x268>
 80006e6:	6878      	ldr	r0, [r7, #4]
 80006e8:	f000 ff6e 	bl	80015c8 <CPAL_I2C_Timeout>
 80006ec:	4603      	mov	r3, r0
 80006ee:	e181      	b.n	80009f4 <CPAL_I2C_Read+0x568>
 80006f0:	2000006c 	.word	0x2000006c
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	f04f 32ff 	mov.w	r2, #4294967295
 80006fa:	619a      	str	r2, [r3, #24]
        
        /* Send Slave address with bit0 reset for write */
        __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (uint8_t)(pDevInitStruct->pCPAL_TransferRx->wAddr1));   
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	689b      	ldr	r3, [r3, #8]
 8000700:	689b      	ldr	r3, [r3, #8]
 8000702:	b2da      	uxtb	r2, r3
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	4619      	mov	r1, r3
 800070a:	4b8d      	ldr	r3, [pc, #564]	; (8000940 <CPAL_I2C_Read+0x4b4>)
 800070c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000710:	b292      	uxth	r2, r2
 8000712:	821a      	strh	r2, [r3, #16]
        
        /* Wait until ADDR flag is set */ 
        __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_ADDR(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_ADDR);         
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	2204      	movs	r2, #4
 8000718:	619a      	str	r2, [r3, #24]
 800071a:	bf00      	nop
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	461a      	mov	r2, r3
 8000722:	4b87      	ldr	r3, [pc, #540]	; (8000940 <CPAL_I2C_Read+0x4b4>)
 8000724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000728:	8a9b      	ldrh	r3, [r3, #20]
 800072a:	b29b      	uxth	r3, r3
 800072c:	f003 0302 	and.w	r3, r3, #2
 8000730:	2b00      	cmp	r3, #0
 8000732:	d108      	bne.n	8000746 <CPAL_I2C_Read+0x2ba>
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	699b      	ldr	r3, [r3, #24]
 8000738:	2b01      	cmp	r3, #1
 800073a:	d004      	beq.n	8000746 <CPAL_I2C_Read+0x2ba>
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	699b      	ldr	r3, [r3, #24]
 8000740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000744:	d1ea      	bne.n	800071c <CPAL_I2C_Read+0x290>
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	699b      	ldr	r3, [r3, #24]
 800074a:	2b01      	cmp	r3, #1
 800074c:	d004      	beq.n	8000758 <CPAL_I2C_Read+0x2cc>
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	699b      	ldr	r3, [r3, #24]
 8000752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000756:	d104      	bne.n	8000762 <CPAL_I2C_Read+0x2d6>
 8000758:	6878      	ldr	r0, [r7, #4]
 800075a:	f000 ff35 	bl	80015c8 <CPAL_I2C_Timeout>
 800075e:	4603      	mov	r3, r0
 8000760:	e148      	b.n	80009f4 <CPAL_I2C_Read+0x568>
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	f04f 32ff 	mov.w	r2, #4294967295
 8000768:	619a      	str	r2, [r3, #24]
  #endif /* CPAL_I2C_10BIT_ADDR_MODE */     
      
      CPAL_LOG("\n\rLOG : I2C Device Target Address Sent ");
      
      /* Clear ADDR flag: (Read SR1 followed by read of SR2), SR1 read operation is already done */
      __CPAL_I2C_HAL_CLEAR_ADDR(pDevInitStruct->CPAL_Dev); 
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	461a      	mov	r2, r3
 8000770:	4b73      	ldr	r3, [pc, #460]	; (8000940 <CPAL_I2C_Read+0x4b4>)
 8000772:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000776:	8a9b      	ldrh	r3, [r3, #20]
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	461a      	mov	r2, r3
 800077e:	4b70      	ldr	r3, [pc, #448]	; (8000940 <CPAL_I2C_Read+0x4b4>)
 8000780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000784:	8b1b      	ldrh	r3, [r3, #24]
      
      /* Wait until TXE flag is set */ 
      __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_TXE(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_TXE); 
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	2203      	movs	r2, #3
 800078a:	619a      	str	r2, [r3, #24]
 800078c:	bf00      	nop
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	461a      	mov	r2, r3
 8000794:	4b6a      	ldr	r3, [pc, #424]	; (8000940 <CPAL_I2C_Read+0x4b4>)
 8000796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800079a:	8a9b      	ldrh	r3, [r3, #20]
 800079c:	b29b      	uxth	r3, r3
 800079e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d108      	bne.n	80007b8 <CPAL_I2C_Read+0x32c>
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	699b      	ldr	r3, [r3, #24]
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d004      	beq.n	80007b8 <CPAL_I2C_Read+0x32c>
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	699b      	ldr	r3, [r3, #24]
 80007b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007b6:	d1ea      	bne.n	800078e <CPAL_I2C_Read+0x302>
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d004      	beq.n	80007ca <CPAL_I2C_Read+0x33e>
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	699b      	ldr	r3, [r3, #24]
 80007c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007c8:	d104      	bne.n	80007d4 <CPAL_I2C_Read+0x348>
 80007ca:	6878      	ldr	r0, [r7, #4]
 80007cc:	f000 fefc 	bl	80015c8 <CPAL_I2C_Timeout>
 80007d0:	4603      	mov	r3, r0
 80007d2:	e10f      	b.n	80009f4 <CPAL_I2C_Read+0x568>
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	f04f 32ff 	mov.w	r2, #4294967295
 80007da:	619a      	str	r2, [r3, #24]
      
      /* If 8 Bit register mode */
      if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_16BIT_REG) == 0)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	695b      	ldr	r3, [r3, #20]
 80007e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d137      	bne.n	8000858 <CPAL_I2C_Read+0x3cc>
      {
        /* Send Register Address */
        __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (uint8_t)(((pDevInitStruct->pCPAL_TransferRx->wAddr2)& 0x00FF))); 
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	689b      	ldr	r3, [r3, #8]
 80007ec:	68db      	ldr	r3, [r3, #12]
 80007ee:	b2da      	uxtb	r2, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	4619      	mov	r1, r3
 80007f6:	4b52      	ldr	r3, [pc, #328]	; (8000940 <CPAL_I2C_Read+0x4b4>)
 80007f8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80007fc:	b292      	uxth	r2, r2
 80007fe:	821a      	strh	r2, [r3, #16]
        
        /* Wait until TXE flag is set */ 
        __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_TXE(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_TXE); 
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	2203      	movs	r2, #3
 8000804:	619a      	str	r2, [r3, #24]
 8000806:	bf00      	nop
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	461a      	mov	r2, r3
 800080e:	4b4c      	ldr	r3, [pc, #304]	; (8000940 <CPAL_I2C_Read+0x4b4>)
 8000810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000814:	8a9b      	ldrh	r3, [r3, #20]
 8000816:	b29b      	uxth	r3, r3
 8000818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800081c:	2b00      	cmp	r3, #0
 800081e:	d108      	bne.n	8000832 <CPAL_I2C_Read+0x3a6>
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	2b01      	cmp	r3, #1
 8000826:	d004      	beq.n	8000832 <CPAL_I2C_Read+0x3a6>
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	699b      	ldr	r3, [r3, #24]
 800082c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000830:	d1ea      	bne.n	8000808 <CPAL_I2C_Read+0x37c>
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	699b      	ldr	r3, [r3, #24]
 8000836:	2b01      	cmp	r3, #1
 8000838:	d004      	beq.n	8000844 <CPAL_I2C_Read+0x3b8>
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	699b      	ldr	r3, [r3, #24]
 800083e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000842:	d104      	bne.n	800084e <CPAL_I2C_Read+0x3c2>
 8000844:	6878      	ldr	r0, [r7, #4]
 8000846:	f000 febf 	bl	80015c8 <CPAL_I2C_Timeout>
 800084a:	4603      	mov	r3, r0
 800084c:	e0d2      	b.n	80009f4 <CPAL_I2C_Read+0x568>
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	f04f 32ff 	mov.w	r2, #4294967295
 8000854:	619a      	str	r2, [r3, #24]
        /* Wait until TXE flag is set */ 
        __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_TXE(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_TXE); 
      }      
  #endif /* CPAL_16BIT_REG_OPTION */
      
      CPAL_LOG("\n\rLOG : I2C Device Target Memory Address Sent");      
 8000856:	e07d      	b.n	8000954 <CPAL_I2C_Read+0x4c8>
        __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (uint8_t)(((pDevInitStruct->pCPAL_TransferRx->wAddr2)& 0xFF00) >>8));  
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	689b      	ldr	r3, [r3, #8]
 800085c:	68db      	ldr	r3, [r3, #12]
 800085e:	0a1b      	lsrs	r3, r3, #8
 8000860:	b2da      	uxtb	r2, r3
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	4619      	mov	r1, r3
 8000868:	4b35      	ldr	r3, [pc, #212]	; (8000940 <CPAL_I2C_Read+0x4b4>)
 800086a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800086e:	b292      	uxth	r2, r2
 8000870:	821a      	strh	r2, [r3, #16]
        __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_TXE(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_TXE);
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	2203      	movs	r2, #3
 8000876:	619a      	str	r2, [r3, #24]
 8000878:	bf00      	nop
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	461a      	mov	r2, r3
 8000880:	4b2f      	ldr	r3, [pc, #188]	; (8000940 <CPAL_I2C_Read+0x4b4>)
 8000882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000886:	8a9b      	ldrh	r3, [r3, #20]
 8000888:	b29b      	uxth	r3, r3
 800088a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800088e:	2b00      	cmp	r3, #0
 8000890:	d108      	bne.n	80008a4 <CPAL_I2C_Read+0x418>
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	699b      	ldr	r3, [r3, #24]
 8000896:	2b01      	cmp	r3, #1
 8000898:	d004      	beq.n	80008a4 <CPAL_I2C_Read+0x418>
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	699b      	ldr	r3, [r3, #24]
 800089e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008a2:	d1ea      	bne.n	800087a <CPAL_I2C_Read+0x3ee>
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d004      	beq.n	80008b6 <CPAL_I2C_Read+0x42a>
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	699b      	ldr	r3, [r3, #24]
 80008b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008b4:	d104      	bne.n	80008c0 <CPAL_I2C_Read+0x434>
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f000 fe86 	bl	80015c8 <CPAL_I2C_Timeout>
 80008bc:	4603      	mov	r3, r0
 80008be:	e099      	b.n	80009f4 <CPAL_I2C_Read+0x568>
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	f04f 32ff 	mov.w	r2, #4294967295
 80008c6:	619a      	str	r2, [r3, #24]
        __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (uint8_t)((pDevInitStruct->pCPAL_TransferRx->wAddr2)& 0x00FF));  
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	689b      	ldr	r3, [r3, #8]
 80008cc:	68db      	ldr	r3, [r3, #12]
 80008ce:	b2da      	uxtb	r2, r3
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	4619      	mov	r1, r3
 80008d6:	4b1a      	ldr	r3, [pc, #104]	; (8000940 <CPAL_I2C_Read+0x4b4>)
 80008d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80008dc:	b292      	uxth	r2, r2
 80008de:	821a      	strh	r2, [r3, #16]
        pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_MIN + CPAL_I2C_TIMEOUT_TXE;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	2203      	movs	r2, #3
 80008e4:	619a      	str	r2, [r3, #24]
        __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_TXE(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_TXE); 
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2203      	movs	r2, #3
 80008ea:	619a      	str	r2, [r3, #24]
 80008ec:	bf00      	nop
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	461a      	mov	r2, r3
 80008f4:	4b12      	ldr	r3, [pc, #72]	; (8000940 <CPAL_I2C_Read+0x4b4>)
 80008f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008fa:	8a9b      	ldrh	r3, [r3, #20]
 80008fc:	b29b      	uxth	r3, r3
 80008fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000902:	2b00      	cmp	r3, #0
 8000904:	d108      	bne.n	8000918 <CPAL_I2C_Read+0x48c>
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	699b      	ldr	r3, [r3, #24]
 800090a:	2b01      	cmp	r3, #1
 800090c:	d004      	beq.n	8000918 <CPAL_I2C_Read+0x48c>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	699b      	ldr	r3, [r3, #24]
 8000912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000916:	d1ea      	bne.n	80008ee <CPAL_I2C_Read+0x462>
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	699b      	ldr	r3, [r3, #24]
 800091c:	2b01      	cmp	r3, #1
 800091e:	d004      	beq.n	800092a <CPAL_I2C_Read+0x49e>
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	699b      	ldr	r3, [r3, #24]
 8000924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000928:	d104      	bne.n	8000934 <CPAL_I2C_Read+0x4a8>
 800092a:	6878      	ldr	r0, [r7, #4]
 800092c:	f000 fe4c 	bl	80015c8 <CPAL_I2C_Timeout>
 8000930:	4603      	mov	r3, r0
 8000932:	e05f      	b.n	80009f4 <CPAL_I2C_Read+0x568>
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	f04f 32ff 	mov.w	r2, #4294967295
 800093a:	619a      	str	r2, [r3, #24]
      CPAL_LOG("\n\rLOG : I2C Device Target Memory Address Sent");      
 800093c:	e00a      	b.n	8000954 <CPAL_I2C_Read+0x4c8>
 800093e:	bf00      	nop
 8000940:	2000006c 	.word	0x2000006c
    }  
   else 
#endif /* CPAL_I2C_MASTER_MODE */   
      if (pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_DMA)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	78db      	ldrb	r3, [r3, #3]
 8000948:	2b02      	cmp	r3, #2
 800094a:	d103      	bne.n	8000954 <CPAL_I2C_Read+0x4c8>
    {     
      CPAL_LOG("\n\rLOG : I2C Device Master No Memory Address Mode ");
      
       /* Switch Programing Mode Enable DMA or IT Buffer */
      CPAL_I2C_Enable_DMA_IT(pDevInitStruct, CPAL_DIRECTION_RX);
 800094c:	2102      	movs	r1, #2
 800094e:	6878      	ldr	r0, [r7, #4]
 8000950:	f001 fd94 	bl	800247c <CPAL_I2C_Enable_DMA_IT>
    }   
    
    /* Update CPAL_State to CPAL_STATE_READY_RX */
    pDevInitStruct->CPAL_State = CPAL_STATE_READY_RX;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2205      	movs	r2, #5
 8000958:	731a      	strb	r2, [r3, #12]
    
    CPAL_LOG("\n\rLOG : I2C Device Ready RX"); 
        
    
    /* If Master Mode selected */
    if (pDevInitStruct->CPAL_Mode == CPAL_MODE_MASTER )
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	789b      	ldrb	r3, [r3, #2]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d115      	bne.n	800098e <CPAL_I2C_Read+0x502>
    {
#ifdef CPAL_I2C_MASTER_MODE 
      CPAL_LOG("\n\rLOG : I2C Device Master");
      
      /* Generate Start */
     __CPAL_I2C_HAL_START(pDevInitStruct->CPAL_Dev);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	461a      	mov	r2, r3
 8000968:	4b24      	ldr	r3, [pc, #144]	; (80009fc <CPAL_I2C_Read+0x570>)
 800096a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800096e:	881b      	ldrh	r3, [r3, #0]
 8000970:	b29a      	uxth	r2, r3
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	4619      	mov	r1, r3
 8000978:	4b20      	ldr	r3, [pc, #128]	; (80009fc <CPAL_I2C_Read+0x570>)
 800097a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800097e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000982:	b292      	uxth	r2, r2
 8000984:	801a      	strh	r2, [r3, #0]
      
     CPAL_LOG("\n\rLOG : I2C Device Generates Start"); 
         
      /* Initialize Timeout value */
      pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_MIN + CPAL_I2C_TIMEOUT_SB;      
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	221f      	movs	r2, #31
 800098a:	619a      	str	r2, [r3, #24]
 800098c:	e01f      	b.n	80009ce <CPAL_I2C_Read+0x542>
    /* If Slave Mode selected */
    else   
    {   
#ifdef CPAL_I2C_SLAVE_MODE      
      /* If NACK Slave Own Address option bit selected */
      if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_I2C_NACK_ADD) != 0)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	695b      	ldr	r3, [r3, #20]
 8000992:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000996:	2b00      	cmp	r3, #0
 8000998:	d011      	beq.n	80009be <CPAL_I2C_Read+0x532>
      {
        /* Enable Acknowledgement of Own address */
        __CPAL_I2C_HAL_ENABLE_ACK(pDevInitStruct->CPAL_Dev);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	461a      	mov	r2, r3
 80009a0:	4b16      	ldr	r3, [pc, #88]	; (80009fc <CPAL_I2C_Read+0x570>)
 80009a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009a6:	881b      	ldrh	r3, [r3, #0]
 80009a8:	b29a      	uxth	r2, r3
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	4619      	mov	r1, r3
 80009b0:	4b12      	ldr	r3, [pc, #72]	; (80009fc <CPAL_I2C_Read+0x570>)
 80009b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80009b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80009ba:	b292      	uxth	r2, r2
 80009bc:	801a      	strh	r2, [r3, #0]
      }   
      
      if (pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_INTERRUPT)
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	78db      	ldrb	r3, [r3, #3]
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d103      	bne.n	80009ce <CPAL_I2C_Read+0x542>
      {       
        /* Enable IT Buffer */
        CPAL_I2C_Enable_DMA_IT(pDevInitStruct, CPAL_DIRECTION_RX);
 80009c6:	2102      	movs	r1, #2
 80009c8:	6878      	ldr	r0, [r7, #4]
 80009ca:	f001 fd57 	bl	800247c <CPAL_I2C_Enable_DMA_IT>
    } 
    
    CPAL_LOG("\n\rLOG : I2C Device EVT IT Enabled");   
    
    /* Enable EVENT Interrupts*/
     __CPAL_I2C_HAL_ENABLE_EVTIT(pDevInitStruct->CPAL_Dev);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	461a      	mov	r2, r3
 80009d4:	4b09      	ldr	r3, [pc, #36]	; (80009fc <CPAL_I2C_Read+0x570>)
 80009d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009da:	889b      	ldrh	r3, [r3, #4]
 80009dc:	b29a      	uxth	r2, r3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	4619      	mov	r1, r3
 80009e4:	4b05      	ldr	r3, [pc, #20]	; (80009fc <CPAL_I2C_Read+0x570>)
 80009e6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80009ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80009ee:	b292      	uxth	r2, r2
 80009f0:	809a      	strh	r2, [r3, #4]
  }
  
  return CPAL_PASS;
 80009f2:	2300      	movs	r3, #0
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	3710      	adds	r7, #16
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	2000006c 	.word	0x2000006c

08000a00 <CPAL_I2C_EV_IRQHandler>:
  *         and for transfer phase in case of using Interrupt Programming Model.
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS. 
  */
uint32_t CPAL_I2C_EV_IRQHandler( CPAL_InitTypeDef* pDevInitStruct)
{     
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  __IO uint16_t I2CFlagStatus = 0x0000;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	81fb      	strh	r3, [r7, #14]
  
  /* Read I2C1 Status Registers 1 and 2 */
  I2CFlagStatus = __CPAL_I2C_HAL_GET_EVENT(pDevInitStruct->CPAL_Dev); 
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	461a      	mov	r2, r3
 8000a12:	4b41      	ldr	r3, [pc, #260]	; (8000b18 <CPAL_I2C_EV_IRQHandler+0x118>)
 8000a14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a18:	8a9b      	ldrh	r3, [r3, #20]
 8000a1a:	b29b      	uxth	r3, r3
 8000a1c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8000a20:	b29b      	uxth	r3, r3
 8000a22:	81fb      	strh	r3, [r7, #14]
 
#ifdef CPAL_I2C_MASTER_MODE
  /*----------------------------------------------------------------------------------------------*/
  /*---------------------------------- If Master Mode selected ----------------------------------*/
  if (pDevInitStruct->CPAL_Mode == CPAL_MODE_MASTER)
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	789b      	ldrb	r3, [r3, #2]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d140      	bne.n	8000aae <CPAL_I2C_EV_IRQHandler+0xae>
  { 
    /*----------------------------------------*/  
    /*------------- If SB event --------------*/
    if ((I2CFlagStatus & (uint16_t)CPAL_I2C_EVT_SB ) != 0)
 8000a2c:	89fb      	ldrh	r3, [r7, #14]
 8000a2e:	b29b      	uxth	r3, r3
 8000a30:	f003 0301 	and.w	r3, r3, #1
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d004      	beq.n	8000a42 <CPAL_I2C_EV_IRQHandler+0x42>
    {       
      return I2C_MASTER_START_Handle(pDevInitStruct);        
 8000a38:	6878      	ldr	r0, [r7, #4]
 8000a3a:	f000 fddb 	bl	80015f4 <I2C_MASTER_START_Handle>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	e066      	b.n	8000b10 <CPAL_I2C_EV_IRQHandler+0x110>
    } 
    
    /*----------------------------------------*/
    /*------------- If ADDR event ------------*/
    if((I2CFlagStatus & (uint16_t)CPAL_I2C_EVT_ADDR ) != 0)
 8000a42:	89fb      	ldrh	r3, [r7, #14]
 8000a44:	b29b      	uxth	r3, r3
 8000a46:	f003 0302 	and.w	r3, r3, #2
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d004      	beq.n	8000a58 <CPAL_I2C_EV_IRQHandler+0x58>
    {  
      return I2C_MASTER_ADDR_Handle(pDevInitStruct);              
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f000 fe52 	bl	80016f8 <I2C_MASTER_ADDR_Handle>
 8000a54:	4603      	mov	r3, r0
 8000a56:	e05b      	b.n	8000b10 <CPAL_I2C_EV_IRQHandler+0x110>
    }
    
 #ifdef CPAL_I2C_10BIT_ADDR_MODE
    /*----------------------------------------*/
    /*------------- If ADD10 event *----------*/
    if ((I2CFlagStatus & (uint16_t)CPAL_I2C_EVT_ADD10) != 0)
 8000a58:	89fb      	ldrh	r3, [r7, #14]
 8000a5a:	b29b      	uxth	r3, r3
 8000a5c:	f003 0308 	and.w	r3, r3, #8
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d004      	beq.n	8000a6e <CPAL_I2C_EV_IRQHandler+0x6e>
    { 
      return I2C_MASTER_ADD10_Handle(pDevInitStruct);  
 8000a64:	6878      	ldr	r0, [r7, #4]
 8000a66:	f001 f837 	bl	8001ad8 <I2C_MASTER_ADD10_Handle>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	e050      	b.n	8000b10 <CPAL_I2C_EV_IRQHandler+0x110>
 #endif /* CPAL_I2C_10BIT_ADDR_MODE */
    
 #ifdef CPAL_I2C_IT_PROGMODEL   
    /*----------------------------------------*/
    /*------------- If TXE event -------------*/
    if (((I2CFlagStatus & (uint16_t)CPAL_I2C_EVT_TXE) != 0) && (pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_TX))
 8000a6e:	89fb      	ldrh	r3, [r7, #14]
 8000a70:	b29b      	uxth	r3, r3
 8000a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d009      	beq.n	8000a8e <CPAL_I2C_EV_IRQHandler+0x8e>
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	7b1b      	ldrb	r3, [r3, #12]
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	2b06      	cmp	r3, #6
 8000a82:	d104      	bne.n	8000a8e <CPAL_I2C_EV_IRQHandler+0x8e>
    {  
      return I2C_MASTER_TXE_Handle(pDevInitStruct); 
 8000a84:	6878      	ldr	r0, [r7, #4]
 8000a86:	f001 f85f 	bl	8001b48 <I2C_MASTER_TXE_Handle>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	e040      	b.n	8000b10 <CPAL_I2C_EV_IRQHandler+0x110>
 #endif /* CPAL_I2C_IT_PROGMODEL */
    
 #if defined (CPAL_I2C_IT_PROGMODEL) || defined (CPAL_I2C_DMA_1BYTE_CASE)    
    /*----------------------------------------*/
    /*------------- If RXNE event ------------*/
    if (((I2CFlagStatus & (uint16_t)CPAL_I2C_EVT_RXNE) != 0) && (pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_RX))
 8000a8e:	89fb      	ldrh	r3, [r7, #14]
 8000a90:	b29b      	uxth	r3, r3
 8000a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d009      	beq.n	8000aae <CPAL_I2C_EV_IRQHandler+0xae>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	7b1b      	ldrb	r3, [r3, #12]
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	2b0a      	cmp	r3, #10
 8000aa2:	d104      	bne.n	8000aae <CPAL_I2C_EV_IRQHandler+0xae>
    { 
      return I2C_MASTER_RXNE_Handle(pDevInitStruct); 
 8000aa4:	6878      	ldr	r0, [r7, #4]
 8000aa6:	f001 f91d 	bl	8001ce4 <I2C_MASTER_RXNE_Handle>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	e030      	b.n	8000b10 <CPAL_I2C_EV_IRQHandler+0x110>
#endif /* CPAL_I2C_MASTER_MODE */
 
#ifdef CPAL_I2C_SLAVE_MODE  
  /*----------------------------------------------------------------------------------------------*/
  /*---------------------------------- If Slave Mode selected ------------------------------------*/
  if (pDevInitStruct->CPAL_Mode == CPAL_MODE_SLAVE)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	789b      	ldrb	r3, [r3, #2]
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d12b      	bne.n	8000b0e <CPAL_I2C_EV_IRQHandler+0x10e>
  {  
    /*----------------------------------------*/        
    /*------------- If ADDR event ------------*/
    if ((I2CFlagStatus & (uint16_t)CPAL_I2C_EVT_ADDR ) != 0)
 8000ab6:	89fb      	ldrh	r3, [r7, #14]
 8000ab8:	b29b      	uxth	r3, r3
 8000aba:	f003 0302 	and.w	r3, r3, #2
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d004      	beq.n	8000acc <CPAL_I2C_EV_IRQHandler+0xcc>
    { 
      return I2C_SLAVE_ADDR_Handle(pDevInitStruct); 
 8000ac2:	6878      	ldr	r0, [r7, #4]
 8000ac4:	f001 fb3e 	bl	8002144 <I2C_SLAVE_ADDR_Handle>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	e021      	b.n	8000b10 <CPAL_I2C_EV_IRQHandler+0x110>
    }    

 #ifdef CPAL_I2C_IT_PROGMODEL    
    /*----------------------------------------*/
    /*------------- If TXE event -------------*/
    if ((I2CFlagStatus & (uint16_t)CPAL_I2C_EVT_TXE) != 0)
 8000acc:	89fb      	ldrh	r3, [r7, #14]
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d004      	beq.n	8000ae2 <CPAL_I2C_EV_IRQHandler+0xe2>
    { 
      return I2C_SLAVE_TXE_Handle(pDevInitStruct); 
 8000ad8:	6878      	ldr	r0, [r7, #4]
 8000ada:	f001 fc3d 	bl	8002358 <I2C_SLAVE_TXE_Handle>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	e016      	b.n	8000b10 <CPAL_I2C_EV_IRQHandler+0x110>
    }  
    
    /*----------------------------------------*/
    /*------------- If RXNE event ------------*/
    if ((I2CFlagStatus & (uint16_t)CPAL_I2C_EVT_RXNE) != 0)
 8000ae2:	89fb      	ldrh	r3, [r7, #14]
 8000ae4:	b29b      	uxth	r3, r3
 8000ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d004      	beq.n	8000af8 <CPAL_I2C_EV_IRQHandler+0xf8>
    { 
      return I2C_SLAVE_RXNE_Handle(pDevInitStruct); 
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	f001 fc64 	bl	80023bc <I2C_SLAVE_RXNE_Handle>
 8000af4:	4603      	mov	r3, r0
 8000af6:	e00b      	b.n	8000b10 <CPAL_I2C_EV_IRQHandler+0x110>
    }    
 #endif /* CPAL_I2C_IT_PROGMODEL */
    
    /*----------------------------------------*/
    /*------------- If STOPF event ------------*/
    if ((I2CFlagStatus & (uint16_t)CPAL_I2C_EVT_STOPF) != 0)
 8000af8:	89fb      	ldrh	r3, [r7, #14]
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	f003 0310 	and.w	r3, r3, #16
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d004      	beq.n	8000b0e <CPAL_I2C_EV_IRQHandler+0x10e>
    { 
      return I2C_SLAVE_STOP_Handle(pDevInitStruct); 
 8000b04:	6878      	ldr	r0, [r7, #4]
 8000b06:	f001 fb49 	bl	800219c <I2C_SLAVE_STOP_Handle>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	e000      	b.n	8000b10 <CPAL_I2C_EV_IRQHandler+0x110>
    }
  }
#endif /* CPAL_I2C_SLAVE_MODE */
  
  return CPAL_PASS;
 8000b0e:	2300      	movs	r3, #0
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3710      	adds	r7, #16
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	2000006c 	.word	0x2000006c

08000b1c <CPAL_I2C_ER_IRQHandler>:
  *         user functions.
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS. 
  */
uint32_t CPAL_I2C_ER_IRQHandler(CPAL_InitTypeDef* pDevInitStruct)
{  
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  /* If AF detected in Slave mode transmitter */
  if ((pDevInitStruct->CPAL_Mode == CPAL_MODE_SLAVE) && (pDevInitStruct->pCPAL_TransferTx->wNumData == 0) &&
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	789b      	ldrb	r3, [r3, #2]
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d16f      	bne.n	8000c0c <CPAL_I2C_ER_IRQHandler+0xf0>
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d16a      	bne.n	8000c0c <CPAL_I2C_ER_IRQHandler+0xf0>
      ((pDevInitStruct->CPAL_State == CPAL_STATE_READY) || (pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_TX)))
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	7b1b      	ldrb	r3, [r3, #12]
 8000b3a:	b2db      	uxtb	r3, r3
  if ((pDevInitStruct->CPAL_Mode == CPAL_MODE_SLAVE) && (pDevInitStruct->pCPAL_TransferTx->wNumData == 0) &&
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	d004      	beq.n	8000b4a <CPAL_I2C_ER_IRQHandler+0x2e>
      ((pDevInitStruct->CPAL_State == CPAL_STATE_READY) || (pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_TX)))
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	7b1b      	ldrb	r3, [r3, #12]
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	2b06      	cmp	r3, #6
 8000b48:	d160      	bne.n	8000c0c <CPAL_I2C_ER_IRQHandler+0xf0>
  {      
    /* Clear error flags that can be cleared by writing to SR register */
    __CPAL_I2C_HAL_CLEAR_ERROR((pDevInitStruct->CPAL_Dev));  
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	461a      	mov	r2, r3
 8000b50:	4b6c      	ldr	r3, [pc, #432]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b56:	f24f 02ff 	movw	r2, #61695	; 0xf0ff
 8000b5a:	829a      	strh	r2, [r3, #20]
    
    /* If Interrupt Programming Model */
    if (pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_INTERRUPT)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	78db      	ldrb	r3, [r3, #3]
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	f040 80c9 	bne.w	8000cf8 <CPAL_I2C_ER_IRQHandler+0x1dc>
    {  
#ifdef CPAL_I2C_IT_PROGMODEL  
      
      /* Disable EVENT Interrupt */
      __CPAL_I2C_HAL_DISABLE_EVTIT(pDevInitStruct->CPAL_Dev);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	4b65      	ldr	r3, [pc, #404]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000b6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b72:	889b      	ldrh	r3, [r3, #4]
 8000b74:	b29a      	uxth	r2, r3
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4b61      	ldr	r3, [pc, #388]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000b7e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000b82:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000b86:	b292      	uxth	r2, r2
 8000b88:	809a      	strh	r2, [r3, #4]
      
      CPAL_LOG("\n\rLOG : I2C Device EVT IT Disabled");
      
      /* Disable Buffer interrupt */
      __CPAL_I2C_HAL_DISABLE_BUFIT(pDevInitStruct->CPAL_Dev);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	461a      	mov	r2, r3
 8000b90:	4b5c      	ldr	r3, [pc, #368]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000b92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b96:	889b      	ldrh	r3, [r3, #4]
 8000b98:	b29a      	uxth	r2, r3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4b58      	ldr	r3, [pc, #352]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000ba2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000ba6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000baa:	b292      	uxth	r2, r2
 8000bac:	809a      	strh	r2, [r3, #4]
      
      CPAL_LOG("\n\rLOG : I2C Device BUFF IT Disabled"); 
      
      /* Wait until Busy flag is reset */ 
      __CPAL_I2C_TIMEOUT(!(__CPAL_I2C_HAL_GET_BUSY(pDevInitStruct->CPAL_Dev)), CPAL_I2C_TIMEOUT_BUSY);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2206      	movs	r2, #6
 8000bb2:	619a      	str	r2, [r3, #24]
 8000bb4:	bf00      	nop
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	461a      	mov	r2, r3
 8000bbc:	4b51      	ldr	r3, [pc, #324]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000bbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000bc2:	8b1b      	ldrh	r3, [r3, #24]
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	f003 0302 	and.w	r3, r3, #2
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d008      	beq.n	8000be0 <CPAL_I2C_ER_IRQHandler+0xc4>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	699b      	ldr	r3, [r3, #24]
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d004      	beq.n	8000be0 <CPAL_I2C_ER_IRQHandler+0xc4>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	699b      	ldr	r3, [r3, #24]
 8000bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bde:	d1ea      	bne.n	8000bb6 <CPAL_I2C_ER_IRQHandler+0x9a>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	699b      	ldr	r3, [r3, #24]
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d004      	beq.n	8000bf2 <CPAL_I2C_ER_IRQHandler+0xd6>
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	699b      	ldr	r3, [r3, #24]
 8000bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bf0:	d104      	bne.n	8000bfc <CPAL_I2C_ER_IRQHandler+0xe0>
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f000 fce8 	bl	80015c8 <CPAL_I2C_Timeout>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	e07e      	b.n	8000cfa <CPAL_I2C_ER_IRQHandler+0x1de>
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8000c02:	619a      	str	r2, [r3, #24]
      
      /* Update CPAL_State to CPAL_STATE_READY */
      pDevInitStruct->CPAL_State = CPAL_STATE_READY;  
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	2201      	movs	r2, #1
 8000c08:	731a      	strb	r2, [r3, #12]
    if (pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_INTERRUPT)
 8000c0a:	e075      	b.n	8000cf8 <CPAL_I2C_ER_IRQHandler+0x1dc>
    }   
  }  
  else
  {
    /* Read Error Register and affect to wCPAL_DevError */
    pDevInitStruct->wCPAL_DevError = __CPAL_I2C_HAL_GET_ERROR(pDevInitStruct->CPAL_Dev);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	461a      	mov	r2, r3
 8000c12:	4b3c      	ldr	r3, [pc, #240]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000c14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c18:	8a9b      	ldrh	r3, [r3, #20]
 8000c1a:	b29b      	uxth	r3, r3
 8000c1c:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	611a      	str	r2, [r3, #16]
    
    /* Set Device state to CPAL_STATE_ERROR */
    pDevInitStruct->CPAL_State = CPAL_STATE_ERROR;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2210      	movs	r2, #16
 8000c28:	731a      	strb	r2, [r3, #12]
    
    CPAL_LOG("\n\r\n\rERROR <CPAL_I2C_ErrorHandler> : I2C Device Error"); 
    
    /* Clear error flags that can be cleared by writing to SR register */
    __CPAL_I2C_HAL_CLEAR_ERROR((pDevInitStruct->CPAL_Dev)); 
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	461a      	mov	r2, r3
 8000c30:	4b34      	ldr	r3, [pc, #208]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c36:	f24f 02ff 	movw	r2, #61695	; 0xf0ff
 8000c3a:	829a      	strh	r2, [r3, #20]
    
    /* If Bus error occurred ---------------------------------------------------*/
    if ((pDevInitStruct->wCPAL_DevError & CPAL_I2C_ERR_BERR) != 0)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	691b      	ldr	r3, [r3, #16]
 8000c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d025      	beq.n	8000c94 <CPAL_I2C_ER_IRQHandler+0x178>
    {      
      CPAL_LOG("\n\rERROR : I2C Device BERR"); 
      
      /* Generate I2C software reset in order to release SDA and SCL lines */
      __CPAL_I2C_HAL_SWRST(pDevInitStruct->CPAL_Dev);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	461a      	mov	r2, r3
 8000c4e:	4b2d      	ldr	r3, [pc, #180]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000c50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c54:	881b      	ldrh	r3, [r3, #0]
 8000c56:	b29b      	uxth	r3, r3
 8000c58:	687a      	ldr	r2, [r7, #4]
 8000c5a:	7812      	ldrb	r2, [r2, #0]
 8000c5c:	4611      	mov	r1, r2
 8000c5e:	4a29      	ldr	r2, [pc, #164]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000c60:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8000c64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000c68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000c6c:	b29b      	uxth	r3, r3
 8000c6e:	8013      	strh	r3, [r2, #0]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	461a      	mov	r2, r3
 8000c76:	4b23      	ldr	r3, [pc, #140]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000c78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c7c:	881b      	ldrh	r3, [r3, #0]
 8000c7e:	b29a      	uxth	r2, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	4619      	mov	r1, r3
 8000c86:	4b1f      	ldr	r3, [pc, #124]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000c88:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000c8c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8000c90:	b292      	uxth	r2, r2
 8000c92:	801a      	strh	r2, [r3, #0]
      CPAL_I2C_BERR_UserCallback(pDevInitStruct->CPAL_Dev);    
#endif /* USE_MULTIPLE_ERROR_CALLBACK */
    }
    
    /* If Arbitration Loss error occurred --------------------------------------*/
    if ((pDevInitStruct->wCPAL_DevError & CPAL_I2C_ERR_ARLO) != 0)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	691b      	ldr	r3, [r3, #16]
 8000c98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d025      	beq.n	8000cec <CPAL_I2C_ER_IRQHandler+0x1d0>
    {
      CPAL_LOG("\n\rERROR : I2C Device ARLO"); 
      
      /* Generate I2C software reset in order to release SDA and SCL lines */    
      __CPAL_I2C_HAL_SWRST(pDevInitStruct->CPAL_Dev);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	4b17      	ldr	r3, [pc, #92]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000ca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cac:	881b      	ldrh	r3, [r3, #0]
 8000cae:	b29b      	uxth	r3, r3
 8000cb0:	687a      	ldr	r2, [r7, #4]
 8000cb2:	7812      	ldrb	r2, [r2, #0]
 8000cb4:	4611      	mov	r1, r2
 8000cb6:	4a13      	ldr	r2, [pc, #76]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000cb8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8000cbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000cc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000cc4:	b29b      	uxth	r3, r3
 8000cc6:	8013      	strh	r3, [r2, #0]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	461a      	mov	r2, r3
 8000cce:	4b0d      	ldr	r3, [pc, #52]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000cd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cd4:	881b      	ldrh	r3, [r3, #0]
 8000cd6:	b29a      	uxth	r2, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4b09      	ldr	r3, [pc, #36]	; (8000d04 <CPAL_I2C_ER_IRQHandler+0x1e8>)
 8000ce0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000ce4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8000ce8:	b292      	uxth	r2, r2
 8000cea:	801a      	strh	r2, [r3, #0]
      CPAL_I2C_ARLO_UserCallback(pDevInitStruct->CPAL_Dev);  
#endif /* USE_MULTIPLE_ERROR_CALLBACK */    
    }
    
    /* If Overrun error occurred -----------------------------------------------*/
    if ((pDevInitStruct->wCPAL_DevError & CPAL_I2C_ERR_OVR) != 0)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	691b      	ldr	r3, [r3, #16]
      CPAL_I2C_OVR_UserCallback(pDevInitStruct->CPAL_Dev);
#endif /* USE_MULTIPLE_ERROR_CALLBACK */    
    }
        
    /* If Acknowledge Failure error occurred -----------------------------------*/
    if ((pDevInitStruct->wCPAL_DevError & CPAL_I2C_ERR_AF) != 0)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	691b      	ldr	r3, [r3, #16]
    }   
        
    /* USE_SINGLE_ERROR_CALLBACK is defined in cpal_conf.h file */
#if defined(USE_SINGLE_ERROR_CALLBACK)  
    /* Call Error UserCallback */  
    CPAL_I2C_ERR_UserCallback(pDevInitStruct->CPAL_Dev, pDevInitStruct->wCPAL_DevError);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	691b      	ldr	r3, [r3, #16]
#endif /* USE_SINGLE_ERROR_CALLBACK */
  }
  
  return CPAL_PASS;
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	2000006c 	.word	0x2000006c

08000d08 <CPAL_I2C_DMA_TX_IRQHandler>:
  *         used for data transmission. 
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS. 
  */
uint32_t CPAL_I2C_DMA_TX_IRQHandler(CPAL_InitTypeDef* pDevInitStruct)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  /* Reinitialize Timeout Value to default (no timeout initiated) */
  pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_DEFAULT; 
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	f04f 32ff 	mov.w	r2, #4294967295
 8000d16:	619a      	str	r2, [r3, #24]
  
  CPAL_LOG("\n\r\n\rLOG <CPAL_I2C_DMA_TX_IRQHandler> : I2C Device TX DMA ");
  
  /*------------- If TC interrupt ------------*/
  if((__CPAL_I2C_HAL_GET_DMATX_TCIT(pDevInitStruct->CPAL_Dev)) != 0)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4b73      	ldr	r3, [pc, #460]	; (8000eec <CPAL_I2C_DMA_TX_IRQHandler+0x1e4>)
 8000d20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d013      	beq.n	8000d54 <CPAL_I2C_DMA_TX_IRQHandler+0x4c>
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	461a      	mov	r2, r3
 8000d32:	4b6f      	ldr	r3, [pc, #444]	; (8000ef0 <CPAL_I2C_DMA_TX_IRQHandler+0x1e8>)
 8000d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d38:	685a      	ldr	r2, [r3, #4]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4b6a      	ldr	r3, [pc, #424]	; (8000eec <CPAL_I2C_DMA_TX_IRQHandler+0x1e4>)
 8000d42:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000d46:	4013      	ands	r3, r2
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	bf14      	ite	ne
 8000d4c:	2301      	movne	r3, #1
 8000d4e:	2300      	moveq	r3, #0
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	e012      	b.n	8000d7a <CPAL_I2C_DMA_TX_IRQHandler+0x72>
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4b65      	ldr	r3, [pc, #404]	; (8000ef0 <CPAL_I2C_DMA_TX_IRQHandler+0x1e8>)
 8000d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	4619      	mov	r1, r3
 8000d68:	4b60      	ldr	r3, [pc, #384]	; (8000eec <CPAL_I2C_DMA_TX_IRQHandler+0x1e4>)
 8000d6a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000d6e:	4013      	ands	r3, r2
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	bf14      	ite	ne
 8000d74:	2301      	movne	r3, #1
 8000d76:	2300      	moveq	r3, #0
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	f000 8121 	beq.w	8000fc2 <CPAL_I2C_DMA_TX_IRQHandler+0x2ba>
  {  
    CPAL_LOG("\n\rLOG : I2C Device TX Complete");
    
    /* Update remaining number of data */
    pDevInitStruct->pCPAL_TransferTx->wNumData = 0;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	2200      	movs	r2, #0
 8000d86:	605a      	str	r2, [r3, #4]
    
    /* Call DMA TX TC UserCallback */
    CPAL_I2C_DMATXTC_UserCallback(pDevInitStruct);
    
    /* If DMA Normal mode */
    if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_DMATX_CIRCULAR) == 0)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	695b      	ldr	r3, [r3, #20]
 8000d8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	f040 8189 	bne.w	80010a8 <CPAL_I2C_DMA_TX_IRQHandler+0x3a0>
    {           
      /* If Master Mode selected */
      if (pDevInitStruct->CPAL_Mode == CPAL_MODE_MASTER) 
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	789b      	ldrb	r3, [r3, #2]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	f040 80ae 	bne.w	8000efc <CPAL_I2C_DMA_TX_IRQHandler+0x1f4>
      {
 #ifdef CPAL_I2C_MASTER_MODE         
        /* Disable DMA Request */
        __CPAL_I2C_HAL_DISABLE_DMAREQ(pDevInitStruct->CPAL_Dev); 
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	461a      	mov	r2, r3
 8000da6:	4b53      	ldr	r3, [pc, #332]	; (8000ef4 <CPAL_I2C_DMA_TX_IRQHandler+0x1ec>)
 8000da8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dac:	889b      	ldrh	r3, [r3, #4]
 8000dae:	b29a      	uxth	r2, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	4619      	mov	r1, r3
 8000db6:	4b4f      	ldr	r3, [pc, #316]	; (8000ef4 <CPAL_I2C_DMA_TX_IRQHandler+0x1ec>)
 8000db8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000dbc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000dc0:	b292      	uxth	r2, r2
 8000dc2:	809a      	strh	r2, [r3, #4]
        
        /* Wait until BTF flag is set */ 
        __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_BTF(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_BTF);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2205      	movs	r2, #5
 8000dc8:	619a      	str	r2, [r3, #24]
 8000dca:	bf00      	nop
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	4b48      	ldr	r3, [pc, #288]	; (8000ef4 <CPAL_I2C_DMA_TX_IRQHandler+0x1ec>)
 8000dd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dd8:	8a9b      	ldrh	r3, [r3, #20]
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	f003 0304 	and.w	r3, r3, #4
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d108      	bne.n	8000df6 <CPAL_I2C_DMA_TX_IRQHandler+0xee>
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	699b      	ldr	r3, [r3, #24]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d004      	beq.n	8000df6 <CPAL_I2C_DMA_TX_IRQHandler+0xee>
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	699b      	ldr	r3, [r3, #24]
 8000df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000df4:	d1ea      	bne.n	8000dcc <CPAL_I2C_DMA_TX_IRQHandler+0xc4>
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	699b      	ldr	r3, [r3, #24]
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d004      	beq.n	8000e08 <CPAL_I2C_DMA_TX_IRQHandler+0x100>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	699b      	ldr	r3, [r3, #24]
 8000e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e06:	d104      	bne.n	8000e12 <CPAL_I2C_DMA_TX_IRQHandler+0x10a>
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f000 fbdd 	bl	80015c8 <CPAL_I2C_Timeout>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	e18e      	b.n	8001130 <CPAL_I2C_DMA_TX_IRQHandler+0x428>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f04f 32ff 	mov.w	r2, #4294967295
 8000e18:	619a      	str	r2, [r3, #24]
        
        /* No Stop Condition Generation option bit not selected */   
        if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_I2C_NOSTOP) == 0)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	695b      	ldr	r3, [r3, #20]
 8000e1e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d13c      	bne.n	8000ea0 <CPAL_I2C_DMA_TX_IRQHandler+0x198>
        {          
          /* Generate Stop Condition */
          __CPAL_I2C_HAL_STOP(pDevInitStruct->CPAL_Dev);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	4b31      	ldr	r3, [pc, #196]	; (8000ef4 <CPAL_I2C_DMA_TX_IRQHandler+0x1ec>)
 8000e2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e32:	881b      	ldrh	r3, [r3, #0]
 8000e34:	b29a      	uxth	r2, r3
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4b2d      	ldr	r3, [pc, #180]	; (8000ef4 <CPAL_I2C_DMA_TX_IRQHandler+0x1ec>)
 8000e3e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000e42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000e46:	b292      	uxth	r2, r2
 8000e48:	801a      	strh	r2, [r3, #0]
          
          /* Wait until Busy flag is reset */         
          __CPAL_I2C_TIMEOUT(!(__CPAL_I2C_HAL_GET_BUSY(pDevInitStruct->CPAL_Dev)), CPAL_I2C_TIMEOUT_BUSY);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2206      	movs	r2, #6
 8000e4e:	619a      	str	r2, [r3, #24]
 8000e50:	bf00      	nop
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	461a      	mov	r2, r3
 8000e58:	4b26      	ldr	r3, [pc, #152]	; (8000ef4 <CPAL_I2C_DMA_TX_IRQHandler+0x1ec>)
 8000e5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e5e:	8b1b      	ldrh	r3, [r3, #24]
 8000e60:	b29b      	uxth	r3, r3
 8000e62:	f003 0302 	and.w	r3, r3, #2
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d008      	beq.n	8000e7c <CPAL_I2C_DMA_TX_IRQHandler+0x174>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	699b      	ldr	r3, [r3, #24]
 8000e6e:	2b01      	cmp	r3, #1
 8000e70:	d004      	beq.n	8000e7c <CPAL_I2C_DMA_TX_IRQHandler+0x174>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	699b      	ldr	r3, [r3, #24]
 8000e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e7a:	d1ea      	bne.n	8000e52 <CPAL_I2C_DMA_TX_IRQHandler+0x14a>
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	699b      	ldr	r3, [r3, #24]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d004      	beq.n	8000e8e <CPAL_I2C_DMA_TX_IRQHandler+0x186>
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e8c:	d104      	bne.n	8000e98 <CPAL_I2C_DMA_TX_IRQHandler+0x190>
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f000 fb9a 	bl	80015c8 <CPAL_I2C_Timeout>
 8000e94:	4603      	mov	r3, r0
 8000e96:	e14b      	b.n	8001130 <CPAL_I2C_DMA_TX_IRQHandler+0x428>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f04f 32ff 	mov.w	r2, #4294967295
 8000e9e:	619a      	str	r2, [r3, #24]
        }
        
        /* Disable DMA Channel */                 
        __CPAL_I2C_HAL_DISABLE_DMATX(pDevInitStruct->CPAL_Dev);        
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	4b14      	ldr	r3, [pc, #80]	; (8000ef8 <CPAL_I2C_DMA_TX_IRQHandler+0x1f0>)
 8000ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4b10      	ldr	r3, [pc, #64]	; (8000ef8 <CPAL_I2C_DMA_TX_IRQHandler+0x1f0>)
 8000eb6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000eba:	f022 0201 	bic.w	r2, r2, #1
 8000ebe:	601a      	str	r2, [r3, #0]
        
        /* Disable EVENT Interrupt */
        __CPAL_I2C_HAL_DISABLE_EVTIT(pDevInitStruct->CPAL_Dev);   
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	4b0b      	ldr	r3, [pc, #44]	; (8000ef4 <CPAL_I2C_DMA_TX_IRQHandler+0x1ec>)
 8000ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ecc:	889b      	ldrh	r3, [r3, #4]
 8000ece:	b29a      	uxth	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4b07      	ldr	r3, [pc, #28]	; (8000ef4 <CPAL_I2C_DMA_TX_IRQHandler+0x1ec>)
 8000ed8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000edc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000ee0:	b292      	uxth	r2, r2
 8000ee2:	809a      	strh	r2, [r3, #4]
        
        CPAL_LOG("\n\rLOG : I2C Device Master TX DMA Disabled");
        
        /* Update CPAL_State to CPAL_STATE_READY */
        pDevInitStruct->CPAL_State = CPAL_STATE_READY; 
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	731a      	strb	r2, [r3, #12]
 8000eea:	e0dd      	b.n	80010a8 <CPAL_I2C_DMA_TX_IRQHandler+0x3a0>
 8000eec:	08003900 	.word	0x08003900
 8000ef0:	200000a8 	.word	0x200000a8
 8000ef4:	2000006c 	.word	0x2000006c
 8000ef8:	20000090 	.word	0x20000090
 #endif /* CPAL_I2C_MASTER_MODE */  
      else
      {
 #ifdef CPAL_I2C_SLAVE_MODE    	      
        /* Disable DMA Request and Channel */
        __CPAL_I2C_HAL_DISABLE_DMAREQ(pDevInitStruct->CPAL_Dev);      
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	461a      	mov	r2, r3
 8000f02:	4b8d      	ldr	r3, [pc, #564]	; (8001138 <CPAL_I2C_DMA_TX_IRQHandler+0x430>)
 8000f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f08:	889b      	ldrh	r3, [r3, #4]
 8000f0a:	b29a      	uxth	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	4619      	mov	r1, r3
 8000f12:	4b89      	ldr	r3, [pc, #548]	; (8001138 <CPAL_I2C_DMA_TX_IRQHandler+0x430>)
 8000f14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000f18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f1c:	b292      	uxth	r2, r2
 8000f1e:	809a      	strh	r2, [r3, #4]
        __CPAL_I2C_HAL_DISABLE_DMATX(pDevInitStruct->CPAL_Dev);      
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	461a      	mov	r2, r3
 8000f26:	4b85      	ldr	r3, [pc, #532]	; (800113c <CPAL_I2C_DMA_TX_IRQHandler+0x434>)
 8000f28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	4619      	mov	r1, r3
 8000f34:	4b81      	ldr	r3, [pc, #516]	; (800113c <CPAL_I2C_DMA_TX_IRQHandler+0x434>)
 8000f36:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000f3a:	f022 0201 	bic.w	r2, r2, #1
 8000f3e:	601a      	str	r2, [r3, #0]
        
        /* Disable EVENT Interrupt */
        __CPAL_I2C_HAL_DISABLE_EVTIT(pDevInitStruct->CPAL_Dev);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	461a      	mov	r2, r3
 8000f46:	4b7c      	ldr	r3, [pc, #496]	; (8001138 <CPAL_I2C_DMA_TX_IRQHandler+0x430>)
 8000f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f4c:	889b      	ldrh	r3, [r3, #4]
 8000f4e:	b29a      	uxth	r2, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	4619      	mov	r1, r3
 8000f56:	4b78      	ldr	r3, [pc, #480]	; (8001138 <CPAL_I2C_DMA_TX_IRQHandler+0x430>)
 8000f58:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000f5c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000f60:	b292      	uxth	r2, r2
 8000f62:	809a      	strh	r2, [r3, #4]
        
        /* Wait until Busy flag is reset */ 
        __CPAL_I2C_TIMEOUT(!(__CPAL_I2C_HAL_GET_BUSY(pDevInitStruct->CPAL_Dev)), CPAL_I2C_TIMEOUT_BUSY);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2206      	movs	r2, #6
 8000f68:	619a      	str	r2, [r3, #24]
 8000f6a:	bf00      	nop
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	461a      	mov	r2, r3
 8000f72:	4b71      	ldr	r3, [pc, #452]	; (8001138 <CPAL_I2C_DMA_TX_IRQHandler+0x430>)
 8000f74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f78:	8b1b      	ldrh	r3, [r3, #24]
 8000f7a:	b29b      	uxth	r3, r3
 8000f7c:	f003 0302 	and.w	r3, r3, #2
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d008      	beq.n	8000f96 <CPAL_I2C_DMA_TX_IRQHandler+0x28e>
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	699b      	ldr	r3, [r3, #24]
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d004      	beq.n	8000f96 <CPAL_I2C_DMA_TX_IRQHandler+0x28e>
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	699b      	ldr	r3, [r3, #24]
 8000f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f94:	d1ea      	bne.n	8000f6c <CPAL_I2C_DMA_TX_IRQHandler+0x264>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	699b      	ldr	r3, [r3, #24]
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d004      	beq.n	8000fa8 <CPAL_I2C_DMA_TX_IRQHandler+0x2a0>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	699b      	ldr	r3, [r3, #24]
 8000fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fa6:	d104      	bne.n	8000fb2 <CPAL_I2C_DMA_TX_IRQHandler+0x2aa>
 8000fa8:	6878      	ldr	r0, [r7, #4]
 8000faa:	f000 fb0d 	bl	80015c8 <CPAL_I2C_Timeout>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	e0be      	b.n	8001130 <CPAL_I2C_DMA_TX_IRQHandler+0x428>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb8:	619a      	str	r2, [r3, #24]
        
        CPAL_LOG("\n\rLOG : I2C Device Slave TX DMA Disabled");
        
        /* Update CPAL_State to CPAL_STATE_READY */
        pDevInitStruct->CPAL_State = CPAL_STATE_READY; 
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	731a      	strb	r2, [r3, #12]
 8000fc0:	e072      	b.n	80010a8 <CPAL_I2C_DMA_TX_IRQHandler+0x3a0>
    } 
    /* Call TX TC UserCallback */
    CPAL_I2C_TXTC_UserCallback(pDevInitStruct);
  }
  /*------------- If HT interrupt ------------*/
  else if ((__CPAL_I2C_HAL_GET_DMATX_HTIT(pDevInitStruct->CPAL_Dev)) != 0)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	4b5d      	ldr	r3, [pc, #372]	; (8001140 <CPAL_I2C_DMA_TX_IRQHandler+0x438>)
 8000fca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d013      	beq.n	8000ffe <CPAL_I2C_DMA_TX_IRQHandler+0x2f6>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	461a      	mov	r2, r3
 8000fdc:	4b59      	ldr	r3, [pc, #356]	; (8001144 <CPAL_I2C_DMA_TX_IRQHandler+0x43c>)
 8000fde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fe2:	685a      	ldr	r2, [r3, #4]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4b55      	ldr	r3, [pc, #340]	; (8001140 <CPAL_I2C_DMA_TX_IRQHandler+0x438>)
 8000fec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	bf14      	ite	ne
 8000ff6:	2301      	movne	r3, #1
 8000ff8:	2300      	moveq	r3, #0
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	e012      	b.n	8001024 <CPAL_I2C_DMA_TX_IRQHandler+0x31c>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	461a      	mov	r2, r3
 8001004:	4b4f      	ldr	r3, [pc, #316]	; (8001144 <CPAL_I2C_DMA_TX_IRQHandler+0x43c>)
 8001006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	4619      	mov	r1, r3
 8001012:	4b4b      	ldr	r3, [pc, #300]	; (8001140 <CPAL_I2C_DMA_TX_IRQHandler+0x438>)
 8001014:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001018:	4013      	ands	r3, r2
 800101a:	2b00      	cmp	r3, #0
 800101c:	bf14      	ite	ne
 800101e:	2301      	movne	r3, #1
 8001020:	2300      	moveq	r3, #0
 8001022:	b2db      	uxtb	r3, r3
 8001024:	2b00      	cmp	r3, #0
 8001026:	d13f      	bne.n	80010a8 <CPAL_I2C_DMA_TX_IRQHandler+0x3a0>
    
    /* Call DMA TX HT UserCallback */
    CPAL_I2C_DMATXHT_UserCallback(pDevInitStruct);
  }  
  /*------------- If TE interrupt ------------*/
  else if ((__CPAL_I2C_HAL_GET_DMATX_TEIT(pDevInitStruct->CPAL_Dev)) != 0)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	461a      	mov	r2, r3
 800102e:	4b46      	ldr	r3, [pc, #280]	; (8001148 <CPAL_I2C_DMA_TX_IRQHandler+0x440>)
 8001030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001034:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001038:	2b00      	cmp	r3, #0
 800103a:	d013      	beq.n	8001064 <CPAL_I2C_DMA_TX_IRQHandler+0x35c>
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	461a      	mov	r2, r3
 8001042:	4b40      	ldr	r3, [pc, #256]	; (8001144 <CPAL_I2C_DMA_TX_IRQHandler+0x43c>)
 8001044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001048:	685a      	ldr	r2, [r3, #4]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	4619      	mov	r1, r3
 8001050:	4b3d      	ldr	r3, [pc, #244]	; (8001148 <CPAL_I2C_DMA_TX_IRQHandler+0x440>)
 8001052:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001056:	4013      	ands	r3, r2
 8001058:	2b00      	cmp	r3, #0
 800105a:	bf14      	ite	ne
 800105c:	2301      	movne	r3, #1
 800105e:	2300      	moveq	r3, #0
 8001060:	b2db      	uxtb	r3, r3
 8001062:	e012      	b.n	800108a <CPAL_I2C_DMA_TX_IRQHandler+0x382>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	461a      	mov	r2, r3
 800106a:	4b36      	ldr	r3, [pc, #216]	; (8001144 <CPAL_I2C_DMA_TX_IRQHandler+0x43c>)
 800106c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	4619      	mov	r1, r3
 8001078:	4b33      	ldr	r3, [pc, #204]	; (8001148 <CPAL_I2C_DMA_TX_IRQHandler+0x440>)
 800107a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800107e:	4013      	ands	r3, r2
 8001080:	2b00      	cmp	r3, #0
 8001082:	bf14      	ite	ne
 8001084:	2301      	movne	r3, #1
 8001086:	2300      	moveq	r3, #0
 8001088:	b2db      	uxtb	r3, r3
 800108a:	2b00      	cmp	r3, #0
 800108c:	d00c      	beq.n	80010a8 <CPAL_I2C_DMA_TX_IRQHandler+0x3a0>
  { 
    CPAL_LOG("\n\rERROR : I2C Device TX DMA Transfer Error ");
    
    /* Update CPAL_State to CPAL_STATE_ERROR */
    pDevInitStruct->CPAL_State = CPAL_STATE_ERROR; 
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2210      	movs	r2, #16
 8001092:	731a      	strb	r2, [r3, #12]
    
    /* Update remaining number of data */
    pDevInitStruct->pCPAL_TransferTx->wNumData = __CPAL_I2C_HAL_DMATX_GET_CNDT(pDevInitStruct->CPAL_Dev);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	461a      	mov	r2, r3
 800109a:	4b28      	ldr	r3, [pc, #160]	; (800113c <CPAL_I2C_DMA_TX_IRQHandler+0x434>)
 800109c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	6852      	ldr	r2, [r2, #4]
 80010a6:	605a      	str	r2, [r3, #4]
    /* Call DMA TX TE UserCallback */
    CPAL_I2C_DMATXTE_UserCallback(pDevInitStruct); 
  }  
  
   /* Clear DMA Interrupt Flag */
    __CPAL_I2C_HAL_CLEAR_DMATX_IT(pDevInitStruct->CPAL_Dev);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	461a      	mov	r2, r3
 80010ae:	4b27      	ldr	r3, [pc, #156]	; (800114c <CPAL_I2C_DMA_TX_IRQHandler+0x444>)
 80010b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d01c      	beq.n	80010f6 <CPAL_I2C_DMA_TX_IRQHandler+0x3ee>
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	461a      	mov	r2, r3
 80010c2:	4b22      	ldr	r3, [pc, #136]	; (800114c <CPAL_I2C_DMA_TX_IRQHandler+0x444>)
 80010c4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	4619      	mov	r1, r3
 80010ce:	4b1c      	ldr	r3, [pc, #112]	; (8001140 <CPAL_I2C_DMA_TX_IRQHandler+0x438>)
 80010d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80010d4:	ea42 0103 	orr.w	r1, r2, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	461a      	mov	r2, r3
 80010de:	4b1a      	ldr	r3, [pc, #104]	; (8001148 <CPAL_I2C_DMA_TX_IRQHandler+0x440>)
 80010e0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	4618      	mov	r0, r3
 80010ea:	4b16      	ldr	r3, [pc, #88]	; (8001144 <CPAL_I2C_DMA_TX_IRQHandler+0x43c>)
 80010ec:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80010f0:	430a      	orrs	r2, r1
 80010f2:	60da      	str	r2, [r3, #12]
 80010f4:	e01b      	b.n	800112e <CPAL_I2C_DMA_TX_IRQHandler+0x426>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	4b13      	ldr	r3, [pc, #76]	; (800114c <CPAL_I2C_DMA_TX_IRQHandler+0x444>)
 80010fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	4619      	mov	r1, r3
 8001108:	4b0d      	ldr	r3, [pc, #52]	; (8001140 <CPAL_I2C_DMA_TX_IRQHandler+0x438>)
 800110a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800110e:	ea42 0103 	orr.w	r1, r2, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	461a      	mov	r2, r3
 8001118:	4b0b      	ldr	r3, [pc, #44]	; (8001148 <CPAL_I2C_DMA_TX_IRQHandler+0x440>)
 800111a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	4618      	mov	r0, r3
 8001124:	4b07      	ldr	r3, [pc, #28]	; (8001144 <CPAL_I2C_DMA_TX_IRQHandler+0x43c>)
 8001126:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800112a:	430a      	orrs	r2, r1
 800112c:	609a      	str	r2, [r3, #8]
  
  return CPAL_PASS;
 800112e:	2300      	movs	r3, #0
}
 8001130:	4618      	mov	r0, r3
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	2000006c 	.word	0x2000006c
 800113c:	20000090 	.word	0x20000090
 8001140:	0800390c 	.word	0x0800390c
 8001144:	200000a8 	.word	0x200000a8
 8001148:	08003918 	.word	0x08003918
 800114c:	08003900 	.word	0x08003900

08001150 <CPAL_I2C_DMA_RX_IRQHandler>:
  *         used for data reception.  
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS. 
  */
uint32_t CPAL_I2C_DMA_RX_IRQHandler(CPAL_InitTypeDef* pDevInitStruct)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  /* Reinitialize Timeout Value to default (no timeout initiated) */
  pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_DEFAULT; 
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f04f 32ff 	mov.w	r2, #4294967295
 800115e:	619a      	str	r2, [r3, #24]
  
  CPAL_LOG("\n\r\n\rLOG <CPAL_I2C_DMA_RX_IRQHandler> : I2C Device RX DMA ");
  
  /*------------- If TC interrupt ------------*/
  if ((__CPAL_I2C_HAL_GET_DMARX_TCIT(pDevInitStruct->CPAL_Dev)) != 0)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	461a      	mov	r2, r3
 8001166:	4b95      	ldr	r3, [pc, #596]	; (80013bc <CPAL_I2C_DMA_RX_IRQHandler+0x26c>)
 8001168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800116c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001170:	2b00      	cmp	r3, #0
 8001172:	d013      	beq.n	800119c <CPAL_I2C_DMA_RX_IRQHandler+0x4c>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	461a      	mov	r2, r3
 800117a:	4b91      	ldr	r3, [pc, #580]	; (80013c0 <CPAL_I2C_DMA_RX_IRQHandler+0x270>)
 800117c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001180:	685a      	ldr	r2, [r3, #4]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	4619      	mov	r1, r3
 8001188:	4b8c      	ldr	r3, [pc, #560]	; (80013bc <CPAL_I2C_DMA_RX_IRQHandler+0x26c>)
 800118a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800118e:	4013      	ands	r3, r2
 8001190:	2b00      	cmp	r3, #0
 8001192:	bf14      	ite	ne
 8001194:	2301      	movne	r3, #1
 8001196:	2300      	moveq	r3, #0
 8001198:	b2db      	uxtb	r3, r3
 800119a:	e012      	b.n	80011c2 <CPAL_I2C_DMA_RX_IRQHandler+0x72>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	461a      	mov	r2, r3
 80011a2:	4b87      	ldr	r3, [pc, #540]	; (80013c0 <CPAL_I2C_DMA_RX_IRQHandler+0x270>)
 80011a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	4619      	mov	r1, r3
 80011b0:	4b82      	ldr	r3, [pc, #520]	; (80013bc <CPAL_I2C_DMA_RX_IRQHandler+0x26c>)
 80011b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80011b6:	4013      	ands	r3, r2
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	bf14      	ite	ne
 80011bc:	2301      	movne	r3, #1
 80011be:	2300      	moveq	r3, #0
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	f000 80db 	beq.w	800137e <CPAL_I2C_DMA_RX_IRQHandler+0x22e>
  {   
    CPAL_LOG("\n\rLOG : I2C Device RX Complete");
    
    /* Update remaining number of data */
    pDevInitStruct->pCPAL_TransferRx->wNumData = 0;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	2200      	movs	r2, #0
 80011ce:	605a      	str	r2, [r3, #4]
       
    /* Call DMA RX TC UserCallback */
    CPAL_I2C_DMARXTC_UserCallback(pDevInitStruct);
    
    /* If DMA Normal model */
    if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_DMARX_CIRCULAR) == 0)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	f040 814e 	bne.w	800147a <CPAL_I2C_DMA_RX_IRQHandler+0x32a>
    {      
      /* If Master Mode selected */
      if ((pDevInitStruct->CPAL_Mode == CPAL_MODE_MASTER))
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	789b      	ldrb	r3, [r3, #2]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	f040 8087 	bne.w	80012f6 <CPAL_I2C_DMA_RX_IRQHandler+0x1a6>
      {         
 #ifdef CPAL_I2C_MASTER_MODE 
        /* Generate Stop Condition */
        __CPAL_I2C_HAL_STOP(pDevInitStruct->CPAL_Dev);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	461a      	mov	r2, r3
 80011ee:	4b75      	ldr	r3, [pc, #468]	; (80013c4 <CPAL_I2C_DMA_RX_IRQHandler+0x274>)
 80011f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011f4:	881b      	ldrh	r3, [r3, #0]
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	4619      	mov	r1, r3
 80011fe:	4b71      	ldr	r3, [pc, #452]	; (80013c4 <CPAL_I2C_DMA_RX_IRQHandler+0x274>)
 8001200:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001204:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001208:	b292      	uxth	r2, r2
 800120a:	801a      	strh	r2, [r3, #0]
        
        /* Disable DMA Request and Channel */          
        __CPAL_I2C_HAL_DISABLE_DMAREQ(pDevInitStruct->CPAL_Dev);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	461a      	mov	r2, r3
 8001212:	4b6c      	ldr	r3, [pc, #432]	; (80013c4 <CPAL_I2C_DMA_RX_IRQHandler+0x274>)
 8001214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001218:	889b      	ldrh	r3, [r3, #4]
 800121a:	b29a      	uxth	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	4619      	mov	r1, r3
 8001222:	4b68      	ldr	r3, [pc, #416]	; (80013c4 <CPAL_I2C_DMA_RX_IRQHandler+0x274>)
 8001224:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001228:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800122c:	b292      	uxth	r2, r2
 800122e:	809a      	strh	r2, [r3, #4]
        
        /* Wait until Busy flag is reset */ 
        __CPAL_I2C_TIMEOUT(!(__CPAL_I2C_HAL_GET_BUSY(pDevInitStruct->CPAL_Dev)), CPAL_I2C_TIMEOUT_BUSY);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2206      	movs	r2, #6
 8001234:	619a      	str	r2, [r3, #24]
 8001236:	bf00      	nop
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	461a      	mov	r2, r3
 800123e:	4b61      	ldr	r3, [pc, #388]	; (80013c4 <CPAL_I2C_DMA_RX_IRQHandler+0x274>)
 8001240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001244:	8b1b      	ldrh	r3, [r3, #24]
 8001246:	b29b      	uxth	r3, r3
 8001248:	f003 0302 	and.w	r3, r3, #2
 800124c:	2b00      	cmp	r3, #0
 800124e:	d008      	beq.n	8001262 <CPAL_I2C_DMA_RX_IRQHandler+0x112>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d004      	beq.n	8001262 <CPAL_I2C_DMA_RX_IRQHandler+0x112>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001260:	d1ea      	bne.n	8001238 <CPAL_I2C_DMA_RX_IRQHandler+0xe8>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	699b      	ldr	r3, [r3, #24]
 8001266:	2b01      	cmp	r3, #1
 8001268:	d004      	beq.n	8001274 <CPAL_I2C_DMA_RX_IRQHandler+0x124>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	699b      	ldr	r3, [r3, #24]
 800126e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001272:	d104      	bne.n	800127e <CPAL_I2C_DMA_RX_IRQHandler+0x12e>
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f000 f9a7 	bl	80015c8 <CPAL_I2C_Timeout>
 800127a:	4603      	mov	r3, r0
 800127c:	e141      	b.n	8001502 <CPAL_I2C_DMA_RX_IRQHandler+0x3b2>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f04f 32ff 	mov.w	r2, #4294967295
 8001284:	619a      	str	r2, [r3, #24]
        
        /* Disable DMA Channel */
        __CPAL_I2C_HAL_DISABLE_DMARX(pDevInitStruct->CPAL_Dev);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	461a      	mov	r2, r3
 800128c:	4b4e      	ldr	r3, [pc, #312]	; (80013c8 <CPAL_I2C_DMA_RX_IRQHandler+0x278>)
 800128e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	4619      	mov	r1, r3
 800129a:	4b4b      	ldr	r3, [pc, #300]	; (80013c8 <CPAL_I2C_DMA_RX_IRQHandler+0x278>)
 800129c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80012a0:	f022 0201 	bic.w	r2, r2, #1
 80012a4:	601a      	str	r2, [r3, #0]
        
        /* Disable EVENT Interrupt */
        __CPAL_I2C_HAL_DISABLE_EVTIT(pDevInitStruct->CPAL_Dev);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	461a      	mov	r2, r3
 80012ac:	4b45      	ldr	r3, [pc, #276]	; (80013c4 <CPAL_I2C_DMA_RX_IRQHandler+0x274>)
 80012ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012b2:	889b      	ldrh	r3, [r3, #4]
 80012b4:	b29a      	uxth	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	4619      	mov	r1, r3
 80012bc:	4b41      	ldr	r3, [pc, #260]	; (80013c4 <CPAL_I2C_DMA_RX_IRQHandler+0x274>)
 80012be:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80012c2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80012c6:	b292      	uxth	r2, r2
 80012c8:	809a      	strh	r2, [r3, #4]
        
        /* Disable DMA automatic NACK generation */
        __CPAL_I2C_HAL_DISABLE_LAST(pDevInitStruct->CPAL_Dev);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	461a      	mov	r2, r3
 80012d0:	4b3c      	ldr	r3, [pc, #240]	; (80013c4 <CPAL_I2C_DMA_RX_IRQHandler+0x274>)
 80012d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012d6:	889b      	ldrh	r3, [r3, #4]
 80012d8:	b29a      	uxth	r2, r3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	4619      	mov	r1, r3
 80012e0:	4b38      	ldr	r3, [pc, #224]	; (80013c4 <CPAL_I2C_DMA_RX_IRQHandler+0x274>)
 80012e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80012e6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80012ea:	b292      	uxth	r2, r2
 80012ec:	809a      	strh	r2, [r3, #4]
        
        CPAL_LOG("\n\rLOG : I2C Device Master RX DMA Disabled");
        
        /* Update CPAL_State to CPAL_STATE_READY */
        pDevInitStruct->CPAL_State = CPAL_STATE_READY; 
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2201      	movs	r2, #1
 80012f2:	731a      	strb	r2, [r3, #12]
 80012f4:	e0c1      	b.n	800147a <CPAL_I2C_DMA_RX_IRQHandler+0x32a>
        /* Call RX TC UserCallback */
        CPAL_I2C_RXTC_UserCallback(pDevInitStruct);
      
 #endif /* CPAL_I2C_MASTER_MODE */        
      }      
      else if ((pDevInitStruct->CPAL_Mode == CPAL_MODE_SLAVE) && ((pDevInitStruct->wCPAL_Options & CPAL_OPT_I2C_NOSTOP) != 0))
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	789b      	ldrb	r3, [r3, #2]
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	f040 80bd 	bne.w	800147a <CPAL_I2C_DMA_RX_IRQHandler+0x32a>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	695b      	ldr	r3, [r3, #20]
 8001304:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001308:	2b00      	cmp	r3, #0
 800130a:	f000 80b6 	beq.w	800147a <CPAL_I2C_DMA_RX_IRQHandler+0x32a>
      {     
 #ifdef CPAL_I2C_SLAVE_MODE     
        /* Disable DMA Request */          
        __CPAL_I2C_HAL_DISABLE_DMAREQ(pDevInitStruct->CPAL_Dev);          
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	461a      	mov	r2, r3
 8001314:	4b2b      	ldr	r3, [pc, #172]	; (80013c4 <CPAL_I2C_DMA_RX_IRQHandler+0x274>)
 8001316:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800131a:	889b      	ldrh	r3, [r3, #4]
 800131c:	b29a      	uxth	r2, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	4619      	mov	r1, r3
 8001324:	4b27      	ldr	r3, [pc, #156]	; (80013c4 <CPAL_I2C_DMA_RX_IRQHandler+0x274>)
 8001326:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800132a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800132e:	b292      	uxth	r2, r2
 8001330:	809a      	strh	r2, [r3, #4]
        
        /* Disable DMA Channel */
        __CPAL_I2C_HAL_DISABLE_DMARX(pDevInitStruct->CPAL_Dev);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	461a      	mov	r2, r3
 8001338:	4b23      	ldr	r3, [pc, #140]	; (80013c8 <CPAL_I2C_DMA_RX_IRQHandler+0x278>)
 800133a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	4619      	mov	r1, r3
 8001346:	4b20      	ldr	r3, [pc, #128]	; (80013c8 <CPAL_I2C_DMA_RX_IRQHandler+0x278>)
 8001348:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800134c:	f022 0201 	bic.w	r2, r2, #1
 8001350:	601a      	str	r2, [r3, #0]
        
        /* Disable EVENT Interrupt */
        __CPAL_I2C_HAL_DISABLE_EVTIT(pDevInitStruct->CPAL_Dev);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	461a      	mov	r2, r3
 8001358:	4b1a      	ldr	r3, [pc, #104]	; (80013c4 <CPAL_I2C_DMA_RX_IRQHandler+0x274>)
 800135a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800135e:	889b      	ldrh	r3, [r3, #4]
 8001360:	b29a      	uxth	r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	4619      	mov	r1, r3
 8001368:	4b16      	ldr	r3, [pc, #88]	; (80013c4 <CPAL_I2C_DMA_RX_IRQHandler+0x274>)
 800136a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800136e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001372:	b292      	uxth	r2, r2
 8001374:	809a      	strh	r2, [r3, #4]
        
        CPAL_LOG("\n\rLOG : I2C Device Slave RX DMA Disabled");
        
        /* Update CPAL_State to CPAL_STATE_READY */
        pDevInitStruct->CPAL_State = CPAL_STATE_READY;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2201      	movs	r2, #1
 800137a:	731a      	strb	r2, [r3, #12]
 800137c:	e07d      	b.n	800147a <CPAL_I2C_DMA_RX_IRQHandler+0x32a>
      /* Call RX TC UserCallback */
      CPAL_I2C_RXTC_UserCallback(pDevInitStruct);
    }
  }  
  /*------------- If HT interrupt ------------*/
  else if ((__CPAL_I2C_HAL_GET_DMARX_HTIT(pDevInitStruct->CPAL_Dev)) != 0)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	461a      	mov	r2, r3
 8001384:	4b11      	ldr	r3, [pc, #68]	; (80013cc <CPAL_I2C_DMA_RX_IRQHandler+0x27c>)
 8001386:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800138a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d01e      	beq.n	80013d0 <CPAL_I2C_DMA_RX_IRQHandler+0x280>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	461a      	mov	r2, r3
 8001398:	4b09      	ldr	r3, [pc, #36]	; (80013c0 <CPAL_I2C_DMA_RX_IRQHandler+0x270>)
 800139a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800139e:	685a      	ldr	r2, [r3, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	4619      	mov	r1, r3
 80013a6:	4b09      	ldr	r3, [pc, #36]	; (80013cc <CPAL_I2C_DMA_RX_IRQHandler+0x27c>)
 80013a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80013ac:	4013      	ands	r3, r2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	bf14      	ite	ne
 80013b2:	2301      	movne	r3, #1
 80013b4:	2300      	moveq	r3, #0
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	e01d      	b.n	80013f6 <CPAL_I2C_DMA_RX_IRQHandler+0x2a6>
 80013ba:	bf00      	nop
 80013bc:	08003924 	.word	0x08003924
 80013c0:	200000a8 	.word	0x200000a8
 80013c4:	2000006c 	.word	0x2000006c
 80013c8:	2000009c 	.word	0x2000009c
 80013cc:	08003930 	.word	0x08003930
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	461a      	mov	r2, r3
 80013d6:	4b4d      	ldr	r3, [pc, #308]	; (800150c <CPAL_I2C_DMA_RX_IRQHandler+0x3bc>)
 80013d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	4619      	mov	r1, r3
 80013e4:	4b4a      	ldr	r3, [pc, #296]	; (8001510 <CPAL_I2C_DMA_RX_IRQHandler+0x3c0>)
 80013e6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80013ea:	4013      	ands	r3, r2
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	bf14      	ite	ne
 80013f0:	2301      	movne	r3, #1
 80013f2:	2300      	moveq	r3, #0
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d13f      	bne.n	800147a <CPAL_I2C_DMA_RX_IRQHandler+0x32a>
    
    /* Call DMA RX HT UserCallback */
    CPAL_I2C_DMARXHT_UserCallback(pDevInitStruct);
  }  
  /*------------- If TE interrupt ------------*/
  else if ((__CPAL_I2C_HAL_GET_DMARX_TEIT(pDevInitStruct->CPAL_Dev)) != 0)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	461a      	mov	r2, r3
 8001400:	4b44      	ldr	r3, [pc, #272]	; (8001514 <CPAL_I2C_DMA_RX_IRQHandler+0x3c4>)
 8001402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001406:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d013      	beq.n	8001436 <CPAL_I2C_DMA_RX_IRQHandler+0x2e6>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	461a      	mov	r2, r3
 8001414:	4b3d      	ldr	r3, [pc, #244]	; (800150c <CPAL_I2C_DMA_RX_IRQHandler+0x3bc>)
 8001416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800141a:	685a      	ldr	r2, [r3, #4]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	4619      	mov	r1, r3
 8001422:	4b3c      	ldr	r3, [pc, #240]	; (8001514 <CPAL_I2C_DMA_RX_IRQHandler+0x3c4>)
 8001424:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001428:	4013      	ands	r3, r2
 800142a:	2b00      	cmp	r3, #0
 800142c:	bf14      	ite	ne
 800142e:	2301      	movne	r3, #1
 8001430:	2300      	moveq	r3, #0
 8001432:	b2db      	uxtb	r3, r3
 8001434:	e012      	b.n	800145c <CPAL_I2C_DMA_RX_IRQHandler+0x30c>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	461a      	mov	r2, r3
 800143c:	4b33      	ldr	r3, [pc, #204]	; (800150c <CPAL_I2C_DMA_RX_IRQHandler+0x3bc>)
 800143e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	4619      	mov	r1, r3
 800144a:	4b32      	ldr	r3, [pc, #200]	; (8001514 <CPAL_I2C_DMA_RX_IRQHandler+0x3c4>)
 800144c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001450:	4013      	ands	r3, r2
 8001452:	2b00      	cmp	r3, #0
 8001454:	bf14      	ite	ne
 8001456:	2301      	movne	r3, #1
 8001458:	2300      	moveq	r3, #0
 800145a:	b2db      	uxtb	r3, r3
 800145c:	2b00      	cmp	r3, #0
 800145e:	d00c      	beq.n	800147a <CPAL_I2C_DMA_RX_IRQHandler+0x32a>
  {   
    CPAL_LOG("\n\rERROR : I2C Device RX DMA Transfer Error ");
    
    /* Update CPAL_State to CPAL_STATE_ERROR */
    pDevInitStruct->CPAL_State = CPAL_STATE_ERROR; 
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2210      	movs	r2, #16
 8001464:	731a      	strb	r2, [r3, #12]
    
    /* Update remaining number of data */
    pDevInitStruct->pCPAL_TransferRx->wNumData = __CPAL_I2C_HAL_DMARX_GET_CNDT(pDevInitStruct->CPAL_Dev);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	461a      	mov	r2, r3
 800146c:	4b2a      	ldr	r3, [pc, #168]	; (8001518 <CPAL_I2C_DMA_RX_IRQHandler+0x3c8>)
 800146e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	6852      	ldr	r2, [r2, #4]
 8001478:	605a      	str	r2, [r3, #4]
    /* Call DMA RX TE UserCallback */
    CPAL_I2C_DMARXTE_UserCallback(pDevInitStruct); 
  }
  
  /* Clear DMA Interrupt Flag */
  __CPAL_I2C_HAL_CLEAR_DMARX_IT(pDevInitStruct->CPAL_Dev);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	461a      	mov	r2, r3
 8001480:	4b26      	ldr	r3, [pc, #152]	; (800151c <CPAL_I2C_DMA_RX_IRQHandler+0x3cc>)
 8001482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001486:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800148a:	2b00      	cmp	r3, #0
 800148c:	d01c      	beq.n	80014c8 <CPAL_I2C_DMA_RX_IRQHandler+0x378>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	461a      	mov	r2, r3
 8001494:	4b21      	ldr	r3, [pc, #132]	; (800151c <CPAL_I2C_DMA_RX_IRQHandler+0x3cc>)
 8001496:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	4619      	mov	r1, r3
 80014a0:	4b1b      	ldr	r3, [pc, #108]	; (8001510 <CPAL_I2C_DMA_RX_IRQHandler+0x3c0>)
 80014a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80014a6:	ea42 0103 	orr.w	r1, r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	461a      	mov	r2, r3
 80014b0:	4b18      	ldr	r3, [pc, #96]	; (8001514 <CPAL_I2C_DMA_RX_IRQHandler+0x3c4>)
 80014b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	4618      	mov	r0, r3
 80014bc:	4b13      	ldr	r3, [pc, #76]	; (800150c <CPAL_I2C_DMA_RX_IRQHandler+0x3bc>)
 80014be:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80014c2:	430a      	orrs	r2, r1
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	e01b      	b.n	8001500 <CPAL_I2C_DMA_RX_IRQHandler+0x3b0>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	461a      	mov	r2, r3
 80014ce:	4b13      	ldr	r3, [pc, #76]	; (800151c <CPAL_I2C_DMA_RX_IRQHandler+0x3cc>)
 80014d0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	4619      	mov	r1, r3
 80014da:	4b0d      	ldr	r3, [pc, #52]	; (8001510 <CPAL_I2C_DMA_RX_IRQHandler+0x3c0>)
 80014dc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80014e0:	ea42 0103 	orr.w	r1, r2, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b0a      	ldr	r3, [pc, #40]	; (8001514 <CPAL_I2C_DMA_RX_IRQHandler+0x3c4>)
 80014ec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	4618      	mov	r0, r3
 80014f6:	4b05      	ldr	r3, [pc, #20]	; (800150c <CPAL_I2C_DMA_RX_IRQHandler+0x3bc>)
 80014f8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80014fc:	430a      	orrs	r2, r1
 80014fe:	609a      	str	r2, [r3, #8]
  
  return CPAL_PASS;
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	200000a8 	.word	0x200000a8
 8001510:	08003930 	.word	0x08003930
 8001514:	0800393c 	.word	0x0800393c
 8001518:	2000009c 	.word	0x2000009c
 800151c:	08003924 	.word	0x08003924

08001520 <SysTick_Handler>:
  * @brief  This function Manages I2C Timeouts when waiting for specific events.
  * @param  None
  * @retval CPAL_PASS or CPAL_FAIL. 
  */
void CPAL_I2C_TIMEOUT_Manager(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
  uint32_t index = 0;
 8001526:	2300      	movs	r3, #0
 8001528:	607b      	str	r3, [r7, #4]
  
  /* Manage I2C timeouts conditions */
  for (index = 0; index < CPAL_I2C_DEV_NUM; index ++)
 800152a:	2300      	movs	r3, #0
 800152c:	607b      	str	r3, [r7, #4]
 800152e:	e040      	b.n	80015b2 <SysTick_Handler+0x92>
  {
    if (I2C_DevStructures[index] != pNULL)
 8001530:	4a24      	ldr	r2, [pc, #144]	; (80015c4 <SysTick_Handler+0xa4>)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d037      	beq.n	80015ac <SysTick_Handler+0x8c>
    {
      /* If Timeout occurred  */
      if (I2C_DevStructures[index]->wCPAL_Timeout == CPAL_I2C_TIMEOUT_DETECTED)
 800153c:	4a21      	ldr	r2, [pc, #132]	; (80015c4 <SysTick_Handler+0xa4>)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001544:	699b      	ldr	r3, [r3, #24]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d121      	bne.n	800158e <SysTick_Handler+0x6e>
      {
        /* Reinitialize Timeout Value */
        I2C_DevStructures[index]->wCPAL_Timeout = CPAL_I2C_TIMEOUT_DEFAULT;
 800154a:	4a1e      	ldr	r2, [pc, #120]	; (80015c4 <SysTick_Handler+0xa4>)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001552:	f04f 32ff 	mov.w	r2, #4294967295
 8001556:	619a      	str	r2, [r3, #24]
        
        /* update CPAL_State to CPAL_STATE_ERROR */
        I2C_DevStructures[index]->CPAL_State = CPAL_STATE_ERROR;
 8001558:	4a1a      	ldr	r2, [pc, #104]	; (80015c4 <SysTick_Handler+0xa4>)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001560:	2210      	movs	r2, #16
 8001562:	731a      	strb	r2, [r3, #12]
        
        /* In case of Device Error Timeout_Callback should not be called */
        if (I2C_DevStructures[index]->wCPAL_DevError == CPAL_I2C_ERR_NONE)
 8001564:	4a17      	ldr	r2, [pc, #92]	; (80015c4 <SysTick_Handler+0xa4>)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800156c:	691b      	ldr	r3, [r3, #16]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d11c      	bne.n	80015ac <SysTick_Handler+0x8c>
        {        
          /* update wCPAL_DevError to CPAL_I2C_ERR_TIMEOUT */
          I2C_DevStructures[index]->wCPAL_DevError = CPAL_I2C_ERR_TIMEOUT;
 8001572:	4a14      	ldr	r2, [pc, #80]	; (80015c4 <SysTick_Handler+0xa4>)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800157a:	22ff      	movs	r2, #255	; 0xff
 800157c:	611a      	str	r2, [r3, #16]
          
          CPAL_LOG("\n\r\n\rLOG <CPAL_I2C_TIMEOUT_Manager> : I2C Device Timeout Error");
          
          /* Call CPAL_TIMEOUT_UserCallback */
          CPAL_TIMEOUT_UserCallback(I2C_DevStructures[index]);
 800157e:	4a11      	ldr	r2, [pc, #68]	; (80015c4 <SysTick_Handler+0xa4>)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001586:	4618      	mov	r0, r3
 8001588:	f001 fba0 	bl	8002ccc <CPAL_TIMEOUT_UserCallback>
 800158c:	e00e      	b.n	80015ac <SysTick_Handler+0x8c>
        }              
      }     
       /* If Timeout is triggered (wCPAL_Timeout != CPAL_I2C_TIMEOUT_DEFAULT)*/
      else if (I2C_DevStructures[index]->wCPAL_Timeout != CPAL_I2C_TIMEOUT_DEFAULT)
 800158e:	4a0d      	ldr	r2, [pc, #52]	; (80015c4 <SysTick_Handler+0xa4>)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001596:	699b      	ldr	r3, [r3, #24]
 8001598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800159c:	d006      	beq.n	80015ac <SysTick_Handler+0x8c>
      {
        /* Decrement the timeout value */
        I2C_DevStructures[index]->wCPAL_Timeout--;
 800159e:	4a09      	ldr	r2, [pc, #36]	; (80015c4 <SysTick_Handler+0xa4>)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015a6:	699a      	ldr	r2, [r3, #24]
 80015a8:	3a01      	subs	r2, #1
 80015aa:	619a      	str	r2, [r3, #24]
  for (index = 0; index < CPAL_I2C_DEV_NUM; index ++)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3301      	adds	r3, #1
 80015b0:	607b      	str	r3, [r7, #4]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d9bb      	bls.n	8001530 <SysTick_Handler+0x10>
      } 
    }
  }  
}
 80015b8:	bf00      	nop
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	20000000 	.word	0x20000000

080015c8 <CPAL_I2C_Timeout>:
  * @brief  This function Manages I2C Timeouts when Timeout occurred.
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS or CPAL_FAIL. 
  */
uint32_t CPAL_I2C_Timeout (CPAL_InitTypeDef* pDevInitStruct)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* Reinitialize Timeout Value */
  pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_DEFAULT;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	f04f 32ff 	mov.w	r2, #4294967295
 80015d6:	619a      	str	r2, [r3, #24]
  
  /* update CPAL_State to CPAL_STATE_ERROR */
  pDevInitStruct->CPAL_State = CPAL_STATE_ERROR;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2210      	movs	r2, #16
 80015dc:	731a      	strb	r2, [r3, #12]
  
  /* update wCPAL_DevError to CPAL_I2C_ERR_TIMEOUT */
  pDevInitStruct->wCPAL_DevError = CPAL_I2C_ERR_TIMEOUT;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	22ff      	movs	r2, #255	; 0xff
 80015e2:	611a      	str	r2, [r3, #16]
  
  /* Call Timeout Callback and quit current function */
  return (CPAL_TIMEOUT_UserCallback(pDevInitStruct));
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f001 fb71 	bl	8002ccc <CPAL_TIMEOUT_UserCallback>
 80015ea:	4603      	mov	r3, r0
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <I2C_MASTER_START_Handle>:
  * @brief  Handles Master Start condition (SB) interrupt event.
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS or CPAL_FAIL. 
  */
static uint32_t I2C_MASTER_START_Handle(CPAL_InitTypeDef* pDevInitStruct)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b085      	sub	sp, #20
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  #ifdef CPAL_I2C_10BIT_ADDR_MODE  
  /* Declare local variable that contains Address Header */
  uint8_t I2CHeaderAddress = 0x00;
 80015fc:	2300      	movs	r3, #0
 80015fe:	73fb      	strb	r3, [r7, #15]
  #endif /* CPAL_I2C_10BIT_ADDR_MODE */

  /* Reinitialize Timeout Value */
  pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_DEFAULT;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f04f 32ff 	mov.w	r2, #4294967295
 8001606:	619a      	str	r2, [r3, #24]
  CPAL_LOG("\n\r\n\rLOG <I2C_EV_IRQHandler> : I2C Device Master IT"); 
  
  CPAL_LOG("\n\rLOG : I2C Device Start Acknowledged"); 
  
  /* If 7 bit Addressing Mode selected */
  if (pDevInitStruct->pCPAL_I2C_Struct->I2C_AcknowledgedAddress == I2C_AcknowledgedAddress_7bit)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	69db      	ldr	r3, [r3, #28]
 800160c:	899b      	ldrh	r3, [r3, #12]
 800160e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001612:	d12d      	bne.n	8001670 <I2C_MASTER_START_Handle+0x7c>
  {        
    CPAL_LOG("\n\rLOG : I2C Device 7bit Address");
    
    /* Send Address */
    /* If Master run as receiver */
    if (pDevInitStruct->CPAL_State == CPAL_STATE_READY_RX)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	7b1b      	ldrb	r3, [r3, #12]
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b05      	cmp	r3, #5
 800161c:	d112      	bne.n	8001644 <I2C_MASTER_START_Handle+0x50>
    {
      /* Send Slave address with bit0 set for read */
      __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (uint8_t)((pDevInitStruct->pCPAL_TransferRx->wAddr1) | I2C_OAR1_ADD0));  
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	b2db      	uxtb	r3, r3
 8001626:	f043 0301 	orr.w	r3, r3, #1
 800162a:	b2da      	uxtb	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	4619      	mov	r1, r3
 8001632:	4b30      	ldr	r3, [pc, #192]	; (80016f4 <I2C_MASTER_START_Handle+0x100>)
 8001634:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001638:	b292      	uxth	r2, r2
 800163a:	821a      	strh	r2, [r3, #16]
      
      /* Update CPAL_State to CPAL_STATE_BUSY */
      pDevInitStruct->CPAL_State = CPAL_STATE_BUSY_RX; 
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	220a      	movs	r2, #10
 8001640:	731a      	strb	r2, [r3, #12]
 8001642:	e011      	b.n	8001668 <I2C_MASTER_START_Handle+0x74>
    }    
    /* If Master run as Transmitter */
    else
    {
      /* Send Slave address with bit0 reset for write */
      __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (uint8_t)((pDevInitStruct->pCPAL_TransferTx->wAddr1) & (~I2C_OAR1_ADD0)));        
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	b2db      	uxtb	r3, r3
 800164c:	b29a      	uxth	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	4619      	mov	r1, r3
 8001654:	4b27      	ldr	r3, [pc, #156]	; (80016f4 <I2C_MASTER_START_Handle+0x100>)
 8001656:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800165a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800165e:	b292      	uxth	r2, r2
 8001660:	821a      	strh	r2, [r3, #16]
      
      /* Update CPAL_State to CPAL_STATE_BUSY */
      pDevInitStruct->CPAL_State = CPAL_STATE_BUSY_TX; 
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2206      	movs	r2, #6
 8001666:	731a      	strb	r2, [r3, #12]
    }
    
    CPAL_LOG("\n\rLOG : I2C Device Target Address Sent");
    
    /* Initialize Timeout value */
    pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_MIN + CPAL_I2C_TIMEOUT_ADDR;             
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2204      	movs	r2, #4
 800166c:	619a      	str	r2, [r3, #24]
 800166e:	e03a      	b.n	80016e6 <I2C_MASTER_START_Handle+0xf2>
  else
  {  
    CPAL_LOG("\n\rLOG : I2C Device 10bit Address");
    								      
    /* If Master run as receiver */
    if (pDevInitStruct->CPAL_State == CPAL_STATE_READY_RX)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	7b1b      	ldrb	r3, [r3, #12]
 8001674:	b2db      	uxtb	r3, r3
 8001676:	2b05      	cmp	r3, #5
 8001678:	d10b      	bne.n	8001692 <I2C_MASTER_START_Handle+0x9e>
    {
      /* Calculate RX Header Address  */ 
      I2CHeaderAddress = ((((pDevInitStruct->pCPAL_TransferRx->wAddr1) & 0xFF00) >>7) | 0xF0);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	09db      	lsrs	r3, r3, #7
 8001682:	b2db      	uxtb	r3, r3
 8001684:	f003 030e 	and.w	r3, r3, #14
 8001688:	b2db      	uxtb	r3, r3
 800168a:	f063 030f 	orn	r3, r3, #15
 800168e:	73fb      	strb	r3, [r7, #15]
 8001690:	e01d      	b.n	80016ce <I2C_MASTER_START_Handle+0xda>
    }    
    /* If Master run as Transmitter */
    else if (pDevInitStruct->CPAL_State == CPAL_STATE_READY_TX)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	7b1b      	ldrb	r3, [r3, #12]
 8001696:	b2db      	uxtb	r3, r3
 8001698:	2b03      	cmp	r3, #3
 800169a:	d10b      	bne.n	80016b4 <I2C_MASTER_START_Handle+0xc0>
    {
      /* Calculate TX Header Address */ 
      I2CHeaderAddress = ((((pDevInitStruct->pCPAL_TransferTx->wAddr1) & 0xFF00) >>7) | 0xF0); 
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	09db      	lsrs	r3, r3, #7
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	f003 030e 	and.w	r3, r3, #14
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	f063 030f 	orn	r3, r3, #15
 80016b0:	73fb      	strb	r3, [r7, #15]
 80016b2:	e00c      	b.n	80016ce <I2C_MASTER_START_Handle+0xda>
    }      
    /* If Master run as Receiver */
    else if (pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_RX)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	7b1b      	ldrb	r3, [r3, #12]
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	2b0a      	cmp	r3, #10
 80016bc:	d107      	bne.n	80016ce <I2C_MASTER_START_Handle+0xda>
    {
      /* Calculate RX Header Address */ 
      I2CHeaderAddress = ((((pDevInitStruct->pCPAL_TransferRx->wAddr1) & 0xFF00) >>7) | 0xF1);       
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	09db      	lsrs	r3, r3, #7
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	f063 030e 	orn	r3, r3, #14
 80016cc:	73fb      	strb	r3, [r7, #15]
    }       
    
     /* Send Header */ 
    __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), I2CHeaderAddress); 
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	461a      	mov	r2, r3
 80016d4:	4b07      	ldr	r3, [pc, #28]	; (80016f4 <I2C_MASTER_START_Handle+0x100>)
 80016d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016da:	7bfa      	ldrb	r2, [r7, #15]
 80016dc:	b292      	uxth	r2, r2
 80016de:	821a      	strh	r2, [r3, #16]
    
    CPAL_LOG("\n\rLOG : I2C Device Target Header Sent "); 
    
    /* Initialize Timeout value */
    pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_MIN + CPAL_I2C_TIMEOUT_ADD10;                 
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2204      	movs	r2, #4
 80016e4:	619a      	str	r2, [r3, #24]
    /* Activate POS bit */
    __CPAL_I2C_HAL_ENABLE_POS(pDevInitStruct->CPAL_Dev);
  }
 #endif /* CPAL_I2C_CLOSECOM_METHOD2 */
#endif  
  return CPAL_PASS;
 80016e6:	2300      	movs	r3, #0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3714      	adds	r7, #20
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr
 80016f4:	2000006c 	.word	0x2000006c

080016f8 <I2C_MASTER_ADDR_Handle>:
  * @brief  Handles Master address matched (ADDR) interrupt event. 
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS or CPAL_FAIL. 
  */
static uint32_t I2C_MASTER_ADDR_Handle(CPAL_InitTypeDef* pDevInitStruct)
{     
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  /* Initialize Timeout value (1 ms for each data to be sent/received) */
  if (pDevInitStruct->CPAL_ProgModel != CPAL_PROGMODEL_DMA)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	78db      	ldrb	r3, [r3, #3]
 8001704:	2b02      	cmp	r3, #2
 8001706:	d004      	beq.n	8001712 <I2C_MASTER_ADDR_Handle+0x1a>
  {
    /* Reinitialize Timeout Value to default (no timeout initiated) */
    pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_DEFAULT;                
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f04f 32ff 	mov.w	r2, #4294967295
 800170e:	619a      	str	r2, [r3, #24]
 8001710:	e01b      	b.n	800174a <I2C_MASTER_ADDR_Handle+0x52>
  }  
  else if (pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_TX)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	7b1b      	ldrb	r3, [r3, #12]
 8001716:	b2db      	uxtb	r3, r3
 8001718:	2b06      	cmp	r3, #6
 800171a:	d106      	bne.n	800172a <I2C_MASTER_ADDR_Handle+0x32>
  {
    /* Set 1ms timeout for each data transfer in case of DMA Tx mode */
    pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_MIN + pDevInitStruct->pCPAL_TransferTx->wNumData;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	1c5a      	adds	r2, r3, #1
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	619a      	str	r2, [r3, #24]
 8001728:	e00f      	b.n	800174a <I2C_MASTER_ADDR_Handle+0x52>
  }  
  else if (pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_RX)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	7b1b      	ldrb	r3, [r3, #12]
 800172e:	b2db      	uxtb	r3, r3
 8001730:	2b0a      	cmp	r3, #10
 8001732:	d106      	bne.n	8001742 <I2C_MASTER_ADDR_Handle+0x4a>
  {
    /* Set 1ms timeout for each data transfer in case of DMA Rx mode */ 
    pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_MIN + pDevInitStruct->pCPAL_TransferRx->wNumData;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	1c5a      	adds	r2, r3, #1
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	619a      	str	r2, [r3, #24]
 8001740:	e003      	b.n	800174a <I2C_MASTER_ADDR_Handle+0x52>
  }  
  else
  {
    /* Reinitialize Timeout Value to default (no timeout initiated) */
    pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_DEFAULT;        
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	f04f 32ff 	mov.w	r2, #4294967295
 8001748:	619a      	str	r2, [r3, #24]
  }
  
  if ((pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_RX) && (pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_INTERRUPT) && (pDevInitStruct->pCPAL_TransferRx->wNumData == 0))
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	7b1b      	ldrb	r3, [r3, #12]
 800174e:	b2db      	uxtb	r3, r3
 8001750:	2b0a      	cmp	r3, #10
 8001752:	d12c      	bne.n	80017ae <I2C_MASTER_ADDR_Handle+0xb6>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	78db      	ldrb	r3, [r3, #3]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d128      	bne.n	80017ae <I2C_MASTER_ADDR_Handle+0xb6>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d123      	bne.n	80017ae <I2C_MASTER_ADDR_Handle+0xb6>
  {    
    /* Program STOP bit then clear ADDR flag */
    __CPAL_I2C_HAL_STOP(pDevInitStruct->CPAL_Dev); 
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	461a      	mov	r2, r3
 800176c:	4b9c      	ldr	r3, [pc, #624]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 800176e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001772:	881b      	ldrh	r3, [r3, #0]
 8001774:	b29a      	uxth	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	4619      	mov	r1, r3
 800177c:	4b98      	ldr	r3, [pc, #608]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 800177e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001782:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001786:	b292      	uxth	r2, r2
 8001788:	801a      	strh	r2, [r3, #0]
    __CPAL_I2C_HAL_CLEAR_ADDR(pDevInitStruct->CPAL_Dev);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	461a      	mov	r2, r3
 8001790:	4b93      	ldr	r3, [pc, #588]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 8001792:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001796:	8a9b      	ldrh	r3, [r3, #20]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	461a      	mov	r2, r3
 800179e:	4b90      	ldr	r3, [pc, #576]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 80017a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017a4:	8b1b      	ldrh	r3, [r3, #24]
    
    /* Update CPAL_State to CPAL_STATE_READY */
    pDevInitStruct->CPAL_State = CPAL_STATE_READY; 
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2201      	movs	r2, #1
 80017aa:	731a      	strb	r2, [r3, #12]
 80017ac:	e18d      	b.n	8001aca <I2C_MASTER_ADDR_Handle+0x3d2>
  }
  else
  {
    if ((pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_RX) && (pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_INTERRUPT))
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	7b1b      	ldrb	r3, [r3, #12]
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	2b0a      	cmp	r3, #10
 80017b6:	d107      	bne.n	80017c8 <I2C_MASTER_ADDR_Handle+0xd0>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	78db      	ldrb	r3, [r3, #3]
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d103      	bne.n	80017c8 <I2C_MASTER_ADDR_Handle+0xd0>
    {       
      /* Switch Programing Mode Enable DMA or IT Buffer */
      CPAL_I2C_Enable_DMA_IT(pDevInitStruct, CPAL_DIRECTION_RX);
 80017c0:	2102      	movs	r1, #2
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f000 fe5a 	bl	800247c <CPAL_I2C_Enable_DMA_IT>
    }
  
#if defined (STM32L1XX_MD) || defined (STM32L1XX_HD) || defined (STM32F2XX) || defined (STM32F4XX) 
    /* If CPAL_State is CPAL_STATE_BUSY_RX and receiving one byte */  
    if ((pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_RX) && (pDevInitStruct->pCPAL_TransferRx->wNumData == 1))
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	7b1b      	ldrb	r3, [r3, #12]
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	2b0a      	cmp	r3, #10
 80017d0:	d137      	bne.n	8001842 <I2C_MASTER_ADDR_Handle+0x14a>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d132      	bne.n	8001842 <I2C_MASTER_ADDR_Handle+0x14a>
    { 
      /* Disable Acknowledge */
      __CPAL_I2C_HAL_DISABLE_ACK(pDevInitStruct->CPAL_Dev);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	461a      	mov	r2, r3
 80017e2:	4b7f      	ldr	r3, [pc, #508]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 80017e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017e8:	881b      	ldrh	r3, [r3, #0]
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	4619      	mov	r1, r3
 80017f2:	4b7b      	ldr	r3, [pc, #492]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 80017f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80017f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017fc:	b292      	uxth	r2, r2
 80017fe:	801a      	strh	r2, [r3, #0]
      
      /* Clear ADDR Flag by reading SR1 then SR2 */
      __CPAL_I2C_HAL_CLEAR_ADDR(pDevInitStruct->CPAL_Dev);   
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	461a      	mov	r2, r3
 8001806:	4b76      	ldr	r3, [pc, #472]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 8001808:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800180c:	8a9b      	ldrh	r3, [r3, #20]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	461a      	mov	r2, r3
 8001814:	4b72      	ldr	r3, [pc, #456]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 8001816:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800181a:	8b1b      	ldrh	r3, [r3, #24]
      
      /* Program Generation of Stop Condition */
      __CPAL_I2C_HAL_STOP(pDevInitStruct->CPAL_Dev);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	461a      	mov	r2, r3
 8001822:	4b6f      	ldr	r3, [pc, #444]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 8001824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	b29a      	uxth	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	4619      	mov	r1, r3
 8001832:	4b6b      	ldr	r3, [pc, #428]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 8001834:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001838:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800183c:	b292      	uxth	r2, r2
 800183e:	801a      	strh	r2, [r3, #0]
 8001840:	e04e      	b.n	80018e0 <I2C_MASTER_ADDR_Handle+0x1e8>
    }  
    else if ((pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_INTERRUPT) &&(pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_RX) && (pDevInitStruct->pCPAL_TransferRx->wNumData == 2))
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	78db      	ldrb	r3, [r3, #3]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d13c      	bne.n	80018c4 <I2C_MASTER_ADDR_Handle+0x1cc>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	7b1b      	ldrb	r3, [r3, #12]
 800184e:	b2db      	uxtb	r3, r3
 8001850:	2b0a      	cmp	r3, #10
 8001852:	d137      	bne.n	80018c4 <I2C_MASTER_ADDR_Handle+0x1cc>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	2b02      	cmp	r3, #2
 800185c:	d132      	bne.n	80018c4 <I2C_MASTER_ADDR_Handle+0x1cc>
    {
      /* Disable Acknowledge */
      __CPAL_I2C_HAL_DISABLE_ACK(pDevInitStruct->CPAL_Dev);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	461a      	mov	r2, r3
 8001864:	4b5e      	ldr	r3, [pc, #376]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 8001866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800186a:	881b      	ldrh	r3, [r3, #0]
 800186c:	b29a      	uxth	r2, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	4619      	mov	r1, r3
 8001874:	4b5a      	ldr	r3, [pc, #360]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 8001876:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800187a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800187e:	b292      	uxth	r2, r2
 8001880:	801a      	strh	r2, [r3, #0]
      
      /* Enable Pos */
      __CPAL_I2C_HAL_ENABLE_POS(pDevInitStruct->CPAL_Dev);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	461a      	mov	r2, r3
 8001888:	4b55      	ldr	r3, [pc, #340]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 800188a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800188e:	881b      	ldrh	r3, [r3, #0]
 8001890:	b29a      	uxth	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	4619      	mov	r1, r3
 8001898:	4b51      	ldr	r3, [pc, #324]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 800189a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800189e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80018a2:	b292      	uxth	r2, r2
 80018a4:	801a      	strh	r2, [r3, #0]
      
      /* Clear ADDR Flag by reading SR1 then SR2 */
      __CPAL_I2C_HAL_CLEAR_ADDR(pDevInitStruct->CPAL_Dev);      
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	461a      	mov	r2, r3
 80018ac:	4b4c      	ldr	r3, [pc, #304]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 80018ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018b2:	8a9b      	ldrh	r3, [r3, #20]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	461a      	mov	r2, r3
 80018ba:	4b49      	ldr	r3, [pc, #292]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 80018bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018c0:	8b1b      	ldrh	r3, [r3, #24]
 80018c2:	e00d      	b.n	80018e0 <I2C_MASTER_ADDR_Handle+0x1e8>
    }
    else
    {
      /* Clear ADDR Flag by reading SR1 then SR2 */
      __CPAL_I2C_HAL_CLEAR_ADDR(pDevInitStruct->CPAL_Dev);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	461a      	mov	r2, r3
 80018ca:	4b45      	ldr	r3, [pc, #276]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 80018cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018d0:	8a9b      	ldrh	r3, [r3, #20]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	461a      	mov	r2, r3
 80018d8:	4b41      	ldr	r3, [pc, #260]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 80018da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018de:	8b1b      	ldrh	r3, [r3, #24]
 #endif /* CPAL_I2C_CLOSECOM_METHOD2 */ 
#endif /* STM32L1XX_MD || STM32L1XX_HD || STM32F2XX || STM32F4XX */
  
#ifdef CPAL_I2C_10BIT_ADDR_MODE
    /* If CPAL_State is not CPAL_STATE_BUSY */
    if (((pDevInitStruct->CPAL_State & (CPAL_STATE_READY_TX | CPAL_STATE_READY_RX)) != 0) 
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	7b1b      	ldrb	r3, [r3, #12]
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d02c      	beq.n	8001948 <I2C_MASTER_ADDR_Handle+0x250>
        && (pDevInitStruct->pCPAL_I2C_Struct->I2C_AcknowledgedAddress == I2C_AcknowledgedAddress_10bit))
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	899b      	ldrh	r3, [r3, #12]
 80018f4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80018f8:	d126      	bne.n	8001948 <I2C_MASTER_ADDR_Handle+0x250>
    {        
      /* If Master run as receiver */
      if (pDevInitStruct->CPAL_State == CPAL_STATE_READY_RX)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	7b1b      	ldrb	r3, [r3, #12]
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	2b05      	cmp	r3, #5
 8001902:	d117      	bne.n	8001934 <I2C_MASTER_ADDR_Handle+0x23c>
      {
        /* Update CPAL_State to CPAL_STATE_BUSY_RX */
        pDevInitStruct->CPAL_State = CPAL_STATE_BUSY_RX; 
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	220a      	movs	r2, #10
 8001908:	731a      	strb	r2, [r3, #12]
        
        CPAL_LOG("\n\rLOG : I2C Device Busy RX");
        
        /* Generate Repeated start bit  */
        __CPAL_I2C_HAL_START(pDevInitStruct->CPAL_Dev);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	461a      	mov	r2, r3
 8001910:	4b33      	ldr	r3, [pc, #204]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 8001912:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001916:	881b      	ldrh	r3, [r3, #0]
 8001918:	b29a      	uxth	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	4619      	mov	r1, r3
 8001920:	4b2f      	ldr	r3, [pc, #188]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 8001922:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001926:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800192a:	b292      	uxth	r2, r2
 800192c:	801a      	strh	r2, [r3, #0]
        
        /* Initialize Timeout value */
        pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_MIN + CPAL_I2C_TIMEOUT_SB;          
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	221f      	movs	r2, #31
 8001932:	619a      	str	r2, [r3, #24]
      }
      
      /* If Master run as Transmitter */
      if  (pDevInitStruct->CPAL_State == CPAL_STATE_READY_TX)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	7b1b      	ldrb	r3, [r3, #12]
 8001938:	b2db      	uxtb	r3, r3
 800193a:	2b03      	cmp	r3, #3
 800193c:	f040 80c5 	bne.w	8001aca <I2C_MASTER_ADDR_Handle+0x3d2>
      {
        /* Update CPAL_State to CPAL_STATE_BUSY_TX */
        pDevInitStruct->CPAL_State = CPAL_STATE_BUSY_TX; 
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2206      	movs	r2, #6
 8001944:	731a      	strb	r2, [r3, #12]
      if  (pDevInitStruct->CPAL_State == CPAL_STATE_READY_TX)
 8001946:	e0c0      	b.n	8001aca <I2C_MASTER_ADDR_Handle+0x3d2>
        
        CPAL_LOG("\n\rLOG : I2C Device Busy TX");
      }
    }
    else if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_NO_MEM_ADDR) == 0)      
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	695b      	ldr	r3, [r3, #20]
 800194c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001950:	2b00      	cmp	r3, #0
 8001952:	f040 80ba 	bne.w	8001aca <I2C_MASTER_ADDR_Handle+0x3d2>
      /* If CPAL_OPT_NO_MEM_ADDR is not enabled */
      if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_NO_MEM_ADDR) == 0)
#endif  /* CPAL_I2C_10BIT_ADDR_MODE */
      {
        /* If CPAL_State is CPAL_STATE_BUSY_TX */  
        if (pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_TX)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	7b1b      	ldrb	r3, [r3, #12]
 800195a:	b2db      	uxtb	r3, r3
 800195c:	2b06      	cmp	r3, #6
 800195e:	f040 80b0 	bne.w	8001ac2 <I2C_MASTER_ADDR_Handle+0x3ca>
        {         
          /* If 8 Bit register mode */
          if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_16BIT_REG) == 0)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	695b      	ldr	r3, [r3, #20]
 8001966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d13a      	bne.n	80019e4 <I2C_MASTER_ADDR_Handle+0x2ec>
          {
            /* Send Register Address */
            __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (uint8_t)((pDevInitStruct->pCPAL_TransferTx->wAddr2)& 0x00FF)); 
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	b2da      	uxtb	r2, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	4619      	mov	r1, r3
 800197c:	4b18      	ldr	r3, [pc, #96]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 800197e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001982:	b292      	uxth	r2, r2
 8001984:	821a      	strh	r2, [r3, #16]
            
            /* Wait until TXE flag is set */ 
            __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_TXE(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_TXE);              
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2203      	movs	r2, #3
 800198a:	619a      	str	r2, [r3, #24]
 800198c:	bf00      	nop
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	461a      	mov	r2, r3
 8001994:	4b12      	ldr	r3, [pc, #72]	; (80019e0 <I2C_MASTER_ADDR_Handle+0x2e8>)
 8001996:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800199a:	8a9b      	ldrh	r3, [r3, #20]
 800199c:	b29b      	uxth	r3, r3
 800199e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d108      	bne.n	80019b8 <I2C_MASTER_ADDR_Handle+0x2c0>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d004      	beq.n	80019b8 <I2C_MASTER_ADDR_Handle+0x2c0>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019b6:	d1ea      	bne.n	800198e <I2C_MASTER_ADDR_Handle+0x296>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d004      	beq.n	80019ca <I2C_MASTER_ADDR_Handle+0x2d2>
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019c8:	d104      	bne.n	80019d4 <I2C_MASTER_ADDR_Handle+0x2dc>
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f7ff fdfc 	bl	80015c8 <CPAL_I2C_Timeout>
 80019d0:	4603      	mov	r3, r0
 80019d2:	e07b      	b.n	8001acc <I2C_MASTER_ADDR_Handle+0x3d4>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f04f 32ff 	mov.w	r2, #4294967295
 80019da:	619a      	str	r2, [r3, #24]
 80019dc:	e071      	b.n	8001ac2 <I2C_MASTER_ADDR_Handle+0x3ca>
 80019de:	bf00      	nop
 80019e0:	2000006c 	.word	0x2000006c
#ifdef CPAL_16BIT_REG_OPTION
          /* If 16 Bit register mode */
          else
          {
            /* Send MSB Register Address */
            __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (uint8_t)(((pDevInitStruct->pCPAL_TransferTx->wAddr2)& 0xFF00) >>8));  
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	0a1b      	lsrs	r3, r3, #8
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	4619      	mov	r1, r3
 80019f4:	4b37      	ldr	r3, [pc, #220]	; (8001ad4 <I2C_MASTER_ADDR_Handle+0x3dc>)
 80019f6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80019fa:	b292      	uxth	r2, r2
 80019fc:	821a      	strh	r2, [r3, #16]
            
            /* Wait until TXE flag is set */ 
            __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_TXE(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_TXE); 
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2203      	movs	r2, #3
 8001a02:	619a      	str	r2, [r3, #24]
 8001a04:	bf00      	nop
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	4b31      	ldr	r3, [pc, #196]	; (8001ad4 <I2C_MASTER_ADDR_Handle+0x3dc>)
 8001a0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a12:	8a9b      	ldrh	r3, [r3, #20]
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d108      	bne.n	8001a30 <I2C_MASTER_ADDR_Handle+0x338>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	699b      	ldr	r3, [r3, #24]
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d004      	beq.n	8001a30 <I2C_MASTER_ADDR_Handle+0x338>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a2e:	d1ea      	bne.n	8001a06 <I2C_MASTER_ADDR_Handle+0x30e>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	699b      	ldr	r3, [r3, #24]
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d004      	beq.n	8001a42 <I2C_MASTER_ADDR_Handle+0x34a>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a40:	d104      	bne.n	8001a4c <I2C_MASTER_ADDR_Handle+0x354>
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7ff fdc0 	bl	80015c8 <CPAL_I2C_Timeout>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	e03f      	b.n	8001acc <I2C_MASTER_ADDR_Handle+0x3d4>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f04f 32ff 	mov.w	r2, #4294967295
 8001a52:	619a      	str	r2, [r3, #24]
            
            /* Send LSB Register Address */
            __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (uint8_t)((pDevInitStruct->pCPAL_TransferTx->wAddr2)& 0x00FF));  
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	68db      	ldr	r3, [r3, #12]
 8001a5a:	b2da      	uxtb	r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	4619      	mov	r1, r3
 8001a62:	4b1c      	ldr	r3, [pc, #112]	; (8001ad4 <I2C_MASTER_ADDR_Handle+0x3dc>)
 8001a64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001a68:	b292      	uxth	r2, r2
 8001a6a:	821a      	strh	r2, [r3, #16]
            
            /* Wait until TXE flag is set */ 
            __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_TXE(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_TXE); 
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2203      	movs	r2, #3
 8001a70:	619a      	str	r2, [r3, #24]
 8001a72:	bf00      	nop
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	461a      	mov	r2, r3
 8001a7a:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <I2C_MASTER_ADDR_Handle+0x3dc>)
 8001a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a80:	8a9b      	ldrh	r3, [r3, #20]
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d108      	bne.n	8001a9e <I2C_MASTER_ADDR_Handle+0x3a6>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	699b      	ldr	r3, [r3, #24]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	d004      	beq.n	8001a9e <I2C_MASTER_ADDR_Handle+0x3a6>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a9c:	d1ea      	bne.n	8001a74 <I2C_MASTER_ADDR_Handle+0x37c>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	699b      	ldr	r3, [r3, #24]
 8001aa2:	2b01      	cmp	r3, #1
 8001aa4:	d004      	beq.n	8001ab0 <I2C_MASTER_ADDR_Handle+0x3b8>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	699b      	ldr	r3, [r3, #24]
 8001aaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aae:	d104      	bne.n	8001aba <I2C_MASTER_ADDR_Handle+0x3c2>
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f7ff fd89 	bl	80015c8 <CPAL_I2C_Timeout>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	e008      	b.n	8001acc <I2C_MASTER_ADDR_Handle+0x3d4>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac0:	619a      	str	r2, [r3, #24]
          }     
#endif /* CPAL_16BIT_REG_OPTION */
        }  
        
        /* Switch Programing Mode Enable DMA or IT Buffer */
        CPAL_I2C_Enable_DMA_IT(pDevInitStruct, CPAL_DIRECTION_TXRX);   
 8001ac2:	2103      	movs	r1, #3
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f000 fcd9 	bl	800247c <CPAL_I2C_Enable_DMA_IT>
      }      
  }
  return CPAL_PASS;
 8001aca:	2300      	movs	r3, #0
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	2000006c 	.word	0x2000006c

08001ad8 <I2C_MASTER_ADD10_Handle>:
  * @brief  Handles Master 10bit address matched (ADD10) interrupt event.
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS or CPAL_FAIL. 
  */
static uint32_t I2C_MASTER_ADD10_Handle(CPAL_InitTypeDef* pDevInitStruct)
{ 
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  /* Reinitialize Timeout Value */
  pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_DEFAULT;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae6:	619a      	str	r2, [r3, #24]
  
  CPAL_LOG("\n\rLOG : I2C Device Header Address Acknowledged");
  
  /* Send Address */
  /* If Master run as receiver */
  if (pDevInitStruct->CPAL_State == CPAL_STATE_READY_RX)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	7b1b      	ldrb	r3, [r3, #12]
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b05      	cmp	r3, #5
 8001af0:	d10c      	bne.n	8001b0c <I2C_MASTER_ADD10_Handle+0x34>
  {
    /* Send Slave Address */
    __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (uint8_t)(pDevInitStruct->pCPAL_TransferRx->wAddr1));  
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	b2da      	uxtb	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	4619      	mov	r1, r3
 8001b00:	4b10      	ldr	r3, [pc, #64]	; (8001b44 <I2C_MASTER_ADD10_Handle+0x6c>)
 8001b02:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001b06:	b292      	uxth	r2, r2
 8001b08:	821a      	strh	r2, [r3, #16]
 8001b0a:	e010      	b.n	8001b2e <I2C_MASTER_ADD10_Handle+0x56>
  }  
  /* If Master run as Transmitter */
  else if (pDevInitStruct->CPAL_State == CPAL_STATE_READY_TX)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	7b1b      	ldrb	r3, [r3, #12]
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	2b03      	cmp	r3, #3
 8001b14:	d10b      	bne.n	8001b2e <I2C_MASTER_ADD10_Handle+0x56>
  {
    /* Send Slave Address */
    __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (uint8_t)(pDevInitStruct->pCPAL_TransferTx->wAddr1));        
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	b2da      	uxtb	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	4619      	mov	r1, r3
 8001b24:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <I2C_MASTER_ADD10_Handle+0x6c>)
 8001b26:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001b2a:	b292      	uxth	r2, r2
 8001b2c:	821a      	strh	r2, [r3, #16]
  }
  
  CPAL_LOG("\n\rLOG : I2C Device Target Address Sent");  
  
  /* Initialize Timeout value */
  pDevInitStruct->wCPAL_Timeout = CPAL_I2C_TIMEOUT_MIN + CPAL_I2C_TIMEOUT_ADDR; 
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2204      	movs	r2, #4
 8001b32:	619a      	str	r2, [r3, #24]
  
  return CPAL_PASS;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	2000006c 	.word	0x2000006c

08001b48 <I2C_MASTER_TXE_Handle>:
  * @brief  Handles Master transmission (TXE) interrupt event.
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS or CPAL_FAIL. 
  */
static uint32_t I2C_MASTER_TXE_Handle(CPAL_InitTypeDef* pDevInitStruct)
{ 
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  /* If Interrupt Programming Model selected */
  if (pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_INTERRUPT)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	78db      	ldrb	r3, [r3, #3]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	f040 80be 	bne.w	8001cd6 <I2C_MASTER_TXE_Handle+0x18e>
  {                   
    /* If Buffer end */
    if (pDevInitStruct->pCPAL_TransferTx->wNumData != 0)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d01c      	beq.n	8001b9e <I2C_MASTER_TXE_Handle+0x56>
    {   
      /* Call TX UserCallback */
      CPAL_I2C_TX_UserCallback(pDevInitStruct);
      
      /* Write Byte */
      __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (*(pDevInitStruct->pCPAL_TransferTx->pbBuffer))); 
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	781a      	ldrb	r2, [r3, #0]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	4619      	mov	r1, r3
 8001b72:	4b5b      	ldr	r3, [pc, #364]	; (8001ce0 <I2C_MASTER_TXE_Handle+0x198>)
 8001b74:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001b78:	b292      	uxth	r2, r2
 8001b7a:	821a      	strh	r2, [r3, #16]
      
      /* Decrement remaining number of data */
      pDevInitStruct->pCPAL_TransferTx->wNumData--;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	685a      	ldr	r2, [r3, #4]
 8001b82:	3a01      	subs	r2, #1
 8001b84:	605a      	str	r2, [r3, #4]
      
      /* If Buffer end */
      if (pDevInitStruct->pCPAL_TransferTx->wNumData != 0)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	f000 80a2 	beq.w	8001cd6 <I2C_MASTER_TXE_Handle+0x18e>
      {  
        /* Point to next data */
        pDevInitStruct->pCPAL_TransferTx->pbBuffer++;      
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	3201      	adds	r2, #1
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	e09b      	b.n	8001cd6 <I2C_MASTER_TXE_Handle+0x18e>
      }
    }    
    else 
    {
      /* No Stop Condition Generation option bit not selected */ 
      if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_I2C_NOSTOP) == 0)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	695b      	ldr	r3, [r3, #20]
 8001ba2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d111      	bne.n	8001bce <I2C_MASTER_TXE_Handle+0x86>
      {      
        /* Generate Stop Condition */
        __CPAL_I2C_HAL_STOP(pDevInitStruct->CPAL_Dev);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	461a      	mov	r2, r3
 8001bb0:	4b4b      	ldr	r3, [pc, #300]	; (8001ce0 <I2C_MASTER_TXE_Handle+0x198>)
 8001bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bb6:	881b      	ldrh	r3, [r3, #0]
 8001bb8:	b29a      	uxth	r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4b47      	ldr	r3, [pc, #284]	; (8001ce0 <I2C_MASTER_TXE_Handle+0x198>)
 8001bc2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001bc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bca:	b292      	uxth	r2, r2
 8001bcc:	801a      	strh	r2, [r3, #0]
      }
      
      CPAL_LOG("\n\rLOG : I2C Device TX Complete");
      
      /* Disable EVENT Interrupt */
      __CPAL_I2C_HAL_DISABLE_EVTIT(pDevInitStruct->CPAL_Dev);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	4b42      	ldr	r3, [pc, #264]	; (8001ce0 <I2C_MASTER_TXE_Handle+0x198>)
 8001bd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bda:	889b      	ldrh	r3, [r3, #4]
 8001bdc:	b29a      	uxth	r2, r3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	4619      	mov	r1, r3
 8001be4:	4b3e      	ldr	r3, [pc, #248]	; (8001ce0 <I2C_MASTER_TXE_Handle+0x198>)
 8001be6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001bea:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001bee:	b292      	uxth	r2, r2
 8001bf0:	809a      	strh	r2, [r3, #4]
      
      CPAL_LOG("\n\rLOG : I2C Device TX EVT IT Disabled");
      
      /* Disable Buffer interrupt */
      __CPAL_I2C_HAL_DISABLE_BUFIT(pDevInitStruct->CPAL_Dev);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	4b39      	ldr	r3, [pc, #228]	; (8001ce0 <I2C_MASTER_TXE_Handle+0x198>)
 8001bfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bfe:	889b      	ldrh	r3, [r3, #4]
 8001c00:	b29a      	uxth	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	4619      	mov	r1, r3
 8001c08:	4b35      	ldr	r3, [pc, #212]	; (8001ce0 <I2C_MASTER_TXE_Handle+0x198>)
 8001c0a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001c0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c12:	b292      	uxth	r2, r2
 8001c14:	809a      	strh	r2, [r3, #4]
      
      CPAL_LOG("\n\rLOG : I2C Device TX BUFF IT Disabled");
      
      /* No Stop Condition Generation option bit not selected */ 
      if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_I2C_NOSTOP) == 0)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d12b      	bne.n	8001c7a <I2C_MASTER_TXE_Handle+0x132>
      { 
        /* Wait until BTF and TXE flags are reset */ 
        __CPAL_I2C_TIMEOUT(!(__CPAL_I2C_HAL_GET_EVENT(pDevInitStruct->CPAL_Dev) & (I2C_SR1_BTF | I2C_SR1_TXE )), CPAL_I2C_TIMEOUT_BUSY);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2206      	movs	r2, #6
 8001c26:	619a      	str	r2, [r3, #24]
 8001c28:	bf00      	nop
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	461a      	mov	r2, r3
 8001c30:	4b2b      	ldr	r3, [pc, #172]	; (8001ce0 <I2C_MASTER_TXE_Handle+0x198>)
 8001c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c36:	8a9b      	ldrh	r3, [r3, #20]
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	f003 0384 	and.w	r3, r3, #132	; 0x84
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d008      	beq.n	8001c54 <I2C_MASTER_TXE_Handle+0x10c>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	699b      	ldr	r3, [r3, #24]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d004      	beq.n	8001c54 <I2C_MASTER_TXE_Handle+0x10c>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c52:	d1ea      	bne.n	8001c2a <I2C_MASTER_TXE_Handle+0xe2>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	699b      	ldr	r3, [r3, #24]
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d004      	beq.n	8001c66 <I2C_MASTER_TXE_Handle+0x11e>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c64:	d104      	bne.n	8001c70 <I2C_MASTER_TXE_Handle+0x128>
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f7ff fcae 	bl	80015c8 <CPAL_I2C_Timeout>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	e033      	b.n	8001cd8 <I2C_MASTER_TXE_Handle+0x190>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f04f 32ff 	mov.w	r2, #4294967295
 8001c76:	619a      	str	r2, [r3, #24]
 8001c78:	e02a      	b.n	8001cd0 <I2C_MASTER_TXE_Handle+0x188>
      }
      else
      {
        /* Wait until BTF flags is reset */ 
        __CPAL_I2C_TIMEOUT(!(__CPAL_I2C_HAL_GET_EVENT(pDevInitStruct->CPAL_Dev) & I2C_SR1_TXE ), CPAL_I2C_TIMEOUT_BUSY);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2206      	movs	r2, #6
 8001c7e:	619a      	str	r2, [r3, #24]
 8001c80:	bf00      	nop
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	461a      	mov	r2, r3
 8001c88:	4b15      	ldr	r3, [pc, #84]	; (8001ce0 <I2C_MASTER_TXE_Handle+0x198>)
 8001c8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c8e:	8a9b      	ldrh	r3, [r3, #20]
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d008      	beq.n	8001cac <I2C_MASTER_TXE_Handle+0x164>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	699b      	ldr	r3, [r3, #24]
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d004      	beq.n	8001cac <I2C_MASTER_TXE_Handle+0x164>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	699b      	ldr	r3, [r3, #24]
 8001ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001caa:	d1ea      	bne.n	8001c82 <I2C_MASTER_TXE_Handle+0x13a>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d004      	beq.n	8001cbe <I2C_MASTER_TXE_Handle+0x176>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cbc:	d104      	bne.n	8001cc8 <I2C_MASTER_TXE_Handle+0x180>
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f7ff fc82 	bl	80015c8 <CPAL_I2C_Timeout>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	e007      	b.n	8001cd8 <I2C_MASTER_TXE_Handle+0x190>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f04f 32ff 	mov.w	r2, #4294967295
 8001cce:	619a      	str	r2, [r3, #24]
        
      }
      
      /* Update CPAL_State to CPAL_STATE_READY */
      pDevInitStruct->CPAL_State = CPAL_STATE_READY; 
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	731a      	strb	r2, [r3, #12]
      /* Call TX Transfer complete Callback */
      CPAL_I2C_TXTC_UserCallback(pDevInitStruct);       
    }        
  }
  
  return CPAL_PASS;
 8001cd6:	2300      	movs	r3, #0
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3708      	adds	r7, #8
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	2000006c 	.word	0x2000006c

08001ce4 <I2C_MASTER_RXNE_Handle>:
  * @brief  Handles Master reception (RXNE flag) interrupt event.
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS or CPAL_FAIL. 
  */
static uint32_t I2C_MASTER_RXNE_Handle(CPAL_InitTypeDef* pDevInitStruct)
{  
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  /* If Interrupt Programming Model selected */
  if (pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_INTERRUPT)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	78db      	ldrb	r3, [r3, #3]
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	f040 821f 	bne.w	8002134 <I2C_MASTER_RXNE_Handle+0x450>
  {  
#if defined (STM32L1XX_MD) || defined (STM32L1XX_HD) || defined (STM32F2XX) || defined (STM32F4XX)
    /* if less than 3 bytes remaining for reception */ 
    if (pDevInitStruct->pCPAL_TransferRx->wNumData <= 3)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	2b03      	cmp	r3, #3
 8001cfe:	f200 8169 	bhi.w	8001fd4 <I2C_MASTER_RXNE_Handle+0x2f0>
    {  
      /* One byte */
      if (pDevInitStruct->pCPAL_TransferRx->wNumData == 1)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d111      	bne.n	8001d30 <I2C_MASTER_RXNE_Handle+0x4c>
      {              
        /* Read Byte */
        *(pDevInitStruct->pCPAL_TransferRx->pbBuffer) = __CPAL_I2C_HAL_RECEIVE(pDevInitStruct->CPAL_Dev);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	461a      	mov	r2, r3
 8001d12:	4b8f      	ldr	r3, [pc, #572]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001d14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d18:	8a1b      	ldrh	r3, [r3, #16]
 8001d1a:	b29a      	uxth	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	b2d2      	uxtb	r2, r2
 8001d24:	701a      	strb	r2, [r3, #0]
        
        /* Point to next data and Decrement remaining number of data */
        pDevInitStruct->pCPAL_TransferRx->wNumData--;   
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	685a      	ldr	r2, [r3, #4]
 8001d2c:	3a01      	subs	r2, #1
 8001d2e:	605a      	str	r2, [r3, #4]
        
        CPAL_LOG("\n\rLOG : I2C Device RX Stop Programmed");
      }
      
      /* Two bytes */
      if (pDevInitStruct->pCPAL_TransferRx->wNumData == 2)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d177      	bne.n	8001e2a <I2C_MASTER_RXNE_Handle+0x146>
      {           
        /* Disable Buffer interrupt */
        __CPAL_I2C_HAL_DISABLE_BUFIT(pDevInitStruct->CPAL_Dev);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	461a      	mov	r2, r3
 8001d40:	4b83      	ldr	r3, [pc, #524]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001d42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d46:	889b      	ldrh	r3, [r3, #4]
 8001d48:	b29a      	uxth	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4b7f      	ldr	r3, [pc, #508]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001d52:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001d56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d5a:	b292      	uxth	r2, r2
 8001d5c:	809a      	strh	r2, [r3, #4]
        
        /* Wait until BTF flag is set */ 
        __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_BTF(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_BTF); 
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2205      	movs	r2, #5
 8001d62:	619a      	str	r2, [r3, #24]
 8001d64:	bf00      	nop
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	4b78      	ldr	r3, [pc, #480]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001d6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d72:	8a9b      	ldrh	r3, [r3, #20]
 8001d74:	b29b      	uxth	r3, r3
 8001d76:	f003 0304 	and.w	r3, r3, #4
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d108      	bne.n	8001d90 <I2C_MASTER_RXNE_Handle+0xac>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d004      	beq.n	8001d90 <I2C_MASTER_RXNE_Handle+0xac>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	699b      	ldr	r3, [r3, #24]
 8001d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d8e:	d1ea      	bne.n	8001d66 <I2C_MASTER_RXNE_Handle+0x82>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d004      	beq.n	8001da2 <I2C_MASTER_RXNE_Handle+0xbe>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da0:	d104      	bne.n	8001dac <I2C_MASTER_RXNE_Handle+0xc8>
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7ff fc10 	bl	80015c8 <CPAL_I2C_Timeout>
 8001da8:	4603      	mov	r3, r0
 8001daa:	e1c4      	b.n	8002136 <I2C_MASTER_RXNE_Handle+0x452>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f04f 32ff 	mov.w	r2, #4294967295
 8001db2:	619a      	str	r2, [r3, #24]
        
        /* Generate Stop Condition */
        __CPAL_I2C_HAL_STOP(pDevInitStruct->CPAL_Dev);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	461a      	mov	r2, r3
 8001dba:	4b65      	ldr	r3, [pc, #404]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001dbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dc0:	881b      	ldrh	r3, [r3, #0]
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4b61      	ldr	r3, [pc, #388]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001dcc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001dd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001dd4:	b292      	uxth	r2, r2
 8001dd6:	801a      	strh	r2, [r3, #0]
        
        /* Read Byte */
        *(pDevInitStruct->pCPAL_TransferRx->pbBuffer) = __CPAL_I2C_HAL_RECEIVE(pDevInitStruct->CPAL_Dev);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	461a      	mov	r2, r3
 8001dde:	4b5c      	ldr	r3, [pc, #368]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001de0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001de4:	8a1b      	ldrh	r3, [r3, #16]
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	b2d2      	uxtb	r2, r2
 8001df0:	701a      	strb	r2, [r3, #0]
        
        /* Point to next data and Decrement remaining number of data */
        pDevInitStruct->pCPAL_TransferRx->pbBuffer++;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	3201      	adds	r2, #1
 8001dfa:	601a      	str	r2, [r3, #0]
        
        pDevInitStruct->pCPAL_TransferRx->wNumData--; 
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	685a      	ldr	r2, [r3, #4]
 8001e02:	3a01      	subs	r2, #1
 8001e04:	605a      	str	r2, [r3, #4]
        
        /* Read Byte */
        *(pDevInitStruct->pCPAL_TransferRx->pbBuffer) = __CPAL_I2C_HAL_RECEIVE(pDevInitStruct->CPAL_Dev);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	4b50      	ldr	r3, [pc, #320]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001e0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e12:	8a1b      	ldrh	r3, [r3, #16]
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	b2d2      	uxtb	r2, r2
 8001e1e:	701a      	strb	r2, [r3, #0]
        
        /*Decrement remaining number of data */
        pDevInitStruct->pCPAL_TransferRx->wNumData--;           
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	685a      	ldr	r2, [r3, #4]
 8001e26:	3a01      	subs	r2, #1
 8001e28:	605a      	str	r2, [r3, #4]
        
        CPAL_LOG("\n\rLOG : I2C Device RX Stop Programmed");
      }
      
      /* 3 Last bytes */
      if (pDevInitStruct->pCPAL_TransferRx->wNumData == 3)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	2b03      	cmp	r3, #3
 8001e32:	f040 80e6 	bne.w	8002002 <I2C_MASTER_RXNE_Handle+0x31e>
      {
        /* Disable Buffer interrupt */
        __CPAL_I2C_HAL_DISABLE_BUFIT(pDevInitStruct->CPAL_Dev);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	4b44      	ldr	r3, [pc, #272]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001e3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e42:	889b      	ldrh	r3, [r3, #4]
 8001e44:	b29a      	uxth	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4b40      	ldr	r3, [pc, #256]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001e4e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001e52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e56:	b292      	uxth	r2, r2
 8001e58:	809a      	strh	r2, [r3, #4]
        
        /* Wait until BTF flag is set */ 
        __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_BTF(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_BTF); 
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2205      	movs	r2, #5
 8001e5e:	619a      	str	r2, [r3, #24]
 8001e60:	bf00      	nop
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	461a      	mov	r2, r3
 8001e68:	4b39      	ldr	r3, [pc, #228]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001e6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e6e:	8a9b      	ldrh	r3, [r3, #20]
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	f003 0304 	and.w	r3, r3, #4
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d108      	bne.n	8001e8c <I2C_MASTER_RXNE_Handle+0x1a8>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d004      	beq.n	8001e8c <I2C_MASTER_RXNE_Handle+0x1a8>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e8a:	d1ea      	bne.n	8001e62 <I2C_MASTER_RXNE_Handle+0x17e>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	699b      	ldr	r3, [r3, #24]
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d004      	beq.n	8001e9e <I2C_MASTER_RXNE_Handle+0x1ba>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	699b      	ldr	r3, [r3, #24]
 8001e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e9c:	d104      	bne.n	8001ea8 <I2C_MASTER_RXNE_Handle+0x1c4>
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f7ff fb92 	bl	80015c8 <CPAL_I2C_Timeout>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	e146      	b.n	8002136 <I2C_MASTER_RXNE_Handle+0x452>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8001eae:	619a      	str	r2, [r3, #24]
        
        /* Program NACK Generation */
        __CPAL_I2C_HAL_DISABLE_ACK(pDevInitStruct->CPAL_Dev);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	4b26      	ldr	r3, [pc, #152]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ebc:	881b      	ldrh	r3, [r3, #0]
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4b22      	ldr	r3, [pc, #136]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001ec8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001ecc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ed0:	b292      	uxth	r2, r2
 8001ed2:	801a      	strh	r2, [r3, #0]
        
        /* Read Byte */
        *(pDevInitStruct->pCPAL_TransferRx->pbBuffer) = __CPAL_I2C_HAL_RECEIVE(pDevInitStruct->CPAL_Dev);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	461a      	mov	r2, r3
 8001eda:	4b1d      	ldr	r3, [pc, #116]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ee0:	8a1b      	ldrh	r3, [r3, #16]
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	b2d2      	uxtb	r2, r2
 8001eec:	701a      	strb	r2, [r3, #0]
        
        /* Point to next data and Decrement remaining number of data */
        pDevInitStruct->pCPAL_TransferRx->pbBuffer++;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	3201      	adds	r2, #1
 8001ef6:	601a      	str	r2, [r3, #0]
        
        pDevInitStruct->pCPAL_TransferRx->wNumData--; 
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	3a01      	subs	r2, #1
 8001f00:	605a      	str	r2, [r3, #4]
        
         /* Wait until BTF flag is set */ 
        __CPAL_I2C_TIMEOUT(__CPAL_I2C_HAL_GET_BTF(pDevInitStruct->CPAL_Dev), CPAL_I2C_TIMEOUT_BTF); 
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2205      	movs	r2, #5
 8001f06:	619a      	str	r2, [r3, #24]
 8001f08:	bf00      	nop
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	461a      	mov	r2, r3
 8001f10:	4b0f      	ldr	r3, [pc, #60]	; (8001f50 <I2C_MASTER_RXNE_Handle+0x26c>)
 8001f12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f16:	8a9b      	ldrh	r3, [r3, #20]
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	f003 0304 	and.w	r3, r3, #4
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d108      	bne.n	8001f34 <I2C_MASTER_RXNE_Handle+0x250>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d004      	beq.n	8001f34 <I2C_MASTER_RXNE_Handle+0x250>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	699b      	ldr	r3, [r3, #24]
 8001f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f32:	d1ea      	bne.n	8001f0a <I2C_MASTER_RXNE_Handle+0x226>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d004      	beq.n	8001f46 <I2C_MASTER_RXNE_Handle+0x262>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	699b      	ldr	r3, [r3, #24]
 8001f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f44:	d106      	bne.n	8001f54 <I2C_MASTER_RXNE_Handle+0x270>
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f7ff fb3e 	bl	80015c8 <CPAL_I2C_Timeout>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	e0f2      	b.n	8002136 <I2C_MASTER_RXNE_Handle+0x452>
 8001f50:	2000006c 	.word	0x2000006c
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f04f 32ff 	mov.w	r2, #4294967295
 8001f5a:	619a      	str	r2, [r3, #24]
        
        /* Generate Stop Condition */
        __CPAL_I2C_HAL_STOP(pDevInitStruct->CPAL_Dev);        
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	461a      	mov	r2, r3
 8001f62:	4b77      	ldr	r3, [pc, #476]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 8001f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f68:	881b      	ldrh	r3, [r3, #0]
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	4619      	mov	r1, r3
 8001f72:	4b73      	ldr	r3, [pc, #460]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 8001f74:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001f78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f7c:	b292      	uxth	r2, r2
 8001f7e:	801a      	strh	r2, [r3, #0]
        
        /* Read Byte */
        *(pDevInitStruct->pCPAL_TransferRx->pbBuffer) = __CPAL_I2C_HAL_RECEIVE(pDevInitStruct->CPAL_Dev);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	461a      	mov	r2, r3
 8001f86:	4b6e      	ldr	r3, [pc, #440]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 8001f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f8c:	8a1b      	ldrh	r3, [r3, #16]
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	b2d2      	uxtb	r2, r2
 8001f98:	701a      	strb	r2, [r3, #0]
        
        /* Point to next data and Decrement remaining number of data */
        pDevInitStruct->pCPAL_TransferRx->pbBuffer++;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	3201      	adds	r2, #1
 8001fa2:	601a      	str	r2, [r3, #0]
        
        pDevInitStruct->pCPAL_TransferRx->wNumData--; 
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	685a      	ldr	r2, [r3, #4]
 8001faa:	3a01      	subs	r2, #1
 8001fac:	605a      	str	r2, [r3, #4]
          
        /* Read Byte */
        *(pDevInitStruct->pCPAL_TransferRx->pbBuffer) = __CPAL_I2C_HAL_RECEIVE(pDevInitStruct->CPAL_Dev);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	4b62      	ldr	r3, [pc, #392]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 8001fb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fba:	8a1b      	ldrh	r3, [r3, #16]
 8001fbc:	b29a      	uxth	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	b2d2      	uxtb	r2, r2
 8001fc6:	701a      	strb	r2, [r3, #0]
        
        /* Decrement remaining number of data */
        pDevInitStruct->pCPAL_TransferRx->wNumData--;   
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	685a      	ldr	r2, [r3, #4]
 8001fce:	3a01      	subs	r2, #1
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	e016      	b.n	8002002 <I2C_MASTER_RXNE_Handle+0x31e>
    
    /* if bytes remaining for reception */ 
    else
    {
      /* Read Byte */
      *(pDevInitStruct->pCPAL_TransferRx->pbBuffer) = __CPAL_I2C_HAL_RECEIVE(pDevInitStruct->CPAL_Dev);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	461a      	mov	r2, r3
 8001fda:	4b59      	ldr	r3, [pc, #356]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 8001fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fe0:	8a1b      	ldrh	r3, [r3, #16]
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	701a      	strb	r2, [r3, #0]
      
      /* Point to next data and Decrement remaining number of data */
      pDevInitStruct->pCPAL_TransferRx->pbBuffer++;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	3201      	adds	r2, #1
 8001ff6:	601a      	str	r2, [r3, #0]
      
      pDevInitStruct->pCPAL_TransferRx->wNumData--; 
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	685a      	ldr	r2, [r3, #4]
 8001ffe:	3a01      	subs	r2, #1
 8002000:	605a      	str	r2, [r3, #4]
      /* Call RX UserCallback */
      CPAL_I2C_RX_UserCallback(pDevInitStruct);
    }
    
    /* If All data are received */
    if (pDevInitStruct->pCPAL_TransferRx->wNumData == 0)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	f040 8093 	bne.w	8002134 <I2C_MASTER_RXNE_Handle+0x450>
      CPAL_LOG("\n\rLOG : I2C Device Nack and Stop Generated ");
      
      CPAL_LOG("\n\rLOG : I2C Device RX Complete"); 
      
      /* Disable EVENT Interrupt */
      __CPAL_I2C_HAL_DISABLE_EVTIT(pDevInitStruct->CPAL_Dev);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	461a      	mov	r2, r3
 8002014:	4b4a      	ldr	r3, [pc, #296]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 8002016:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800201a:	889b      	ldrh	r3, [r3, #4]
 800201c:	b29a      	uxth	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	4619      	mov	r1, r3
 8002024:	4b46      	ldr	r3, [pc, #280]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 8002026:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800202a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800202e:	b292      	uxth	r2, r2
 8002030:	809a      	strh	r2, [r3, #4]
      
      CPAL_LOG("\n\rLOG : I2C Device RX EVT IT Disabled");
      
      /* Disable Buffer interrupt */
      __CPAL_I2C_HAL_DISABLE_BUFIT(pDevInitStruct->CPAL_Dev);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	461a      	mov	r2, r3
 8002038:	4b41      	ldr	r3, [pc, #260]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 800203a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800203e:	889b      	ldrh	r3, [r3, #4]
 8002040:	b29a      	uxth	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	4619      	mov	r1, r3
 8002048:	4b3d      	ldr	r3, [pc, #244]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 800204a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800204e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002052:	b292      	uxth	r2, r2
 8002054:	809a      	strh	r2, [r3, #4]
      
      CPAL_LOG("\n\rLOG : I2C Device RX BUFF IT Disabled");
      
      /* Clear BTF Flag */
      __CPAL_I2C_HAL_CLEAR_BTF(pDevInitStruct->CPAL_Dev);   
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	461a      	mov	r2, r3
 800205c:	4b38      	ldr	r3, [pc, #224]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 800205e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002062:	8a9b      	ldrh	r3, [r3, #20]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	461a      	mov	r2, r3
 800206a:	4b35      	ldr	r3, [pc, #212]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 800206c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002070:	8a1b      	ldrh	r3, [r3, #16]
      
      /* If 1Byte DMA option is selected */
      if ((pDevInitStruct->wCPAL_Options & CPAL_DMA_1BYTE_CASE) != 0)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	695b      	ldr	r3, [r3, #20]
 8002076:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d008      	beq.n	8002090 <I2C_MASTER_RXNE_Handle+0x3ac>
      {
        /* Clear 1Byte DMA option from wCPAL_Options */
        pDevInitStruct->wCPAL_Options &= ~CPAL_DMA_1BYTE_CASE;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	615a      	str	r2, [r3, #20]
        
        /* Change ProgModel to DMA */
        pDevInitStruct->CPAL_ProgModel = CPAL_PROGMODEL_DMA;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2202      	movs	r2, #2
 800208e:	70da      	strb	r2, [r3, #3]
      }
      
      /* Wait until Busy flag is reset */ 
      __CPAL_I2C_TIMEOUT(!(__CPAL_I2C_HAL_GET_BUSY(pDevInitStruct->CPAL_Dev)), CPAL_I2C_TIMEOUT_BUSY);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2206      	movs	r2, #6
 8002094:	619a      	str	r2, [r3, #24]
 8002096:	bf00      	nop
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	461a      	mov	r2, r3
 800209e:	4b28      	ldr	r3, [pc, #160]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 80020a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020a4:	8b1b      	ldrh	r3, [r3, #24]
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d008      	beq.n	80020c2 <I2C_MASTER_RXNE_Handle+0x3de>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d004      	beq.n	80020c2 <I2C_MASTER_RXNE_Handle+0x3de>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020c0:	d1ea      	bne.n	8002098 <I2C_MASTER_RXNE_Handle+0x3b4>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d004      	beq.n	80020d4 <I2C_MASTER_RXNE_Handle+0x3f0>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020d2:	d104      	bne.n	80020de <I2C_MASTER_RXNE_Handle+0x3fa>
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f7ff fa77 	bl	80015c8 <CPAL_I2C_Timeout>
 80020da:	4603      	mov	r3, r0
 80020dc:	e02b      	b.n	8002136 <I2C_MASTER_RXNE_Handle+0x452>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f04f 32ff 	mov.w	r2, #4294967295
 80020e4:	619a      	str	r2, [r3, #24]
      
      /* Enable ACK generation and disable POS */
      __CPAL_I2C_HAL_ENABLE_ACK(pDevInitStruct->CPAL_Dev);      
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	461a      	mov	r2, r3
 80020ec:	4b14      	ldr	r3, [pc, #80]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 80020ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020f2:	881b      	ldrh	r3, [r3, #0]
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	4619      	mov	r1, r3
 80020fc:	4b10      	ldr	r3, [pc, #64]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 80020fe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002102:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002106:	b292      	uxth	r2, r2
 8002108:	801a      	strh	r2, [r3, #0]
      __CPAL_I2C_HAL_DISABLE_POS(pDevInitStruct->CPAL_Dev);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	461a      	mov	r2, r3
 8002110:	4b0b      	ldr	r3, [pc, #44]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 8002112:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002116:	881b      	ldrh	r3, [r3, #0]
 8002118:	b29a      	uxth	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	4619      	mov	r1, r3
 8002120:	4b07      	ldr	r3, [pc, #28]	; (8002140 <I2C_MASTER_RXNE_Handle+0x45c>)
 8002122:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002126:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800212a:	b292      	uxth	r2, r2
 800212c:	801a      	strh	r2, [r3, #0]
      
      /* Update CPAL_State to CPAL_STATE_READY */
      pDevInitStruct->CPAL_State = CPAL_STATE_READY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	731a      	strb	r2, [r3, #12]
      
      /* Call RX Transfer complete Callback */
      CPAL_I2C_RXTC_UserCallback(pDevInitStruct);
    }
  }  
  return CPAL_PASS;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	2000006c 	.word	0x2000006c

08002144 <I2C_SLAVE_ADDR_Handle>:
  * @brief  Handles Slave address matched (ADDR) interrupt event.
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS or CPAL_FAIL. 
  */
static uint32_t I2C_SLAVE_ADDR_Handle(CPAL_InitTypeDef* pDevInitStruct)
{       
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
    /* Call Slave receive UserCallback */
    CPAL_I2C_SLAVE_READ_UserCallback(pDevInitStruct);
  }    
#else   
  /* If General Call Addressing Mode selected */
  if (__CPAL_I2C_HAL_GET_GENCALL(pDevInitStruct->CPAL_Dev) != 0)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	461a      	mov	r2, r3
 8002152:	4b11      	ldr	r3, [pc, #68]	; (8002198 <I2C_SLAVE_ADDR_Handle+0x54>)
 8002154:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002158:	8b1b      	ldrh	r3, [r3, #24]
    /* Call GENCALL UserCallback */
    CPAL_I2C_GENCALL_UserCallback(pDevInitStruct);
  }
  
  /* If DUAL Addressing Mode is not selected */
  if (__CPAL_I2C_HAL_GET_DUALF(pDevInitStruct->CPAL_Dev) != 0)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	461a      	mov	r2, r3
 8002160:	4b0d      	ldr	r3, [pc, #52]	; (8002198 <I2C_SLAVE_ADDR_Handle+0x54>)
 8002162:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002166:	8b1b      	ldrh	r3, [r3, #24]
    /* Call DUALF UserCallback */
    CPAL_I2C_DUALF_UserCallback(pDevInitStruct);
  }    
  
  /* If device is ready for transmission */
  if (pDevInitStruct->CPAL_State == CPAL_STATE_READY_TX)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	7b1b      	ldrb	r3, [r3, #12]
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b03      	cmp	r3, #3
 8002170:	d103      	bne.n	800217a <I2C_SLAVE_ADDR_Handle+0x36>
  {              
    /* Update CPAL_State to CPAL_STATE_BUSY */
    pDevInitStruct->CPAL_State = CPAL_STATE_BUSY_TX;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2206      	movs	r2, #6
 8002176:	731a      	strb	r2, [r3, #12]
 8002178:	e007      	b.n	800218a <I2C_SLAVE_ADDR_Handle+0x46>
    
    CPAL_LOG("\n\rLOG : I2C Device Busy TX");
  }
  /* If device is ready for reception */
  else if (pDevInitStruct->CPAL_State == CPAL_STATE_READY_RX)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	7b1b      	ldrb	r3, [r3, #12]
 800217e:	b2db      	uxtb	r3, r3
 8002180:	2b05      	cmp	r3, #5
 8002182:	d102      	bne.n	800218a <I2C_SLAVE_ADDR_Handle+0x46>
  {              
    /* Update CPAL_State to CPAL_STATE_BUSY_RX */
    pDevInitStruct->CPAL_State = CPAL_STATE_BUSY_RX;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	220a      	movs	r2, #10
 8002188:	731a      	strb	r2, [r3, #12]
    
    CPAL_LOG("\n\rLOG : I2C Device Busy RX");
  }
#endif /* CPAL_I2C_LISTEN_MODE */
 
  return CPAL_PASS;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	2000006c 	.word	0x2000006c

0800219c <I2C_SLAVE_STOP_Handle>:
  * @brief  Handles Slave Stop condiction (STOPF) interrupt event.
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS or CPAL_FAIL. 
  */
static uint32_t I2C_SLAVE_STOP_Handle(CPAL_InitTypeDef* pDevInitStruct)
{   
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  /* Clear STOPF */
  __CPAL_I2C_HAL_CLEAR_STOPF(pDevInitStruct->CPAL_Dev);     
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	461a      	mov	r2, r3
 80021aa:	4b69      	ldr	r3, [pc, #420]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 80021ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021b0:	8a9b      	ldrh	r3, [r3, #20]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	461a      	mov	r2, r3
 80021b8:	4b65      	ldr	r3, [pc, #404]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 80021ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021be:	881b      	ldrh	r3, [r3, #0]
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	4619      	mov	r1, r3
 80021c8:	4b61      	ldr	r3, [pc, #388]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 80021ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80021ce:	f042 0201 	orr.w	r2, r2, #1
 80021d2:	b292      	uxth	r2, r2
 80021d4:	801a      	strh	r2, [r3, #0]
  CPAL_LOG("\n\r\n\rLOG <I2C_EV_IRQHandler> : I2C Device Slave IT");
  
  CPAL_LOG("\n\rLOG : I2C Device Stop Detected");  
  
  /* If NACK Slave Own Address option bit selected */
  if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_I2C_NACK_ADD) != 0)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d011      	beq.n	8002206 <I2C_SLAVE_STOP_Handle+0x6a>
  {
    /* Disable Acknowledgement of own Address */
    __CPAL_I2C_HAL_DISABLE_ACK(pDevInitStruct->CPAL_Dev);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	461a      	mov	r2, r3
 80021e8:	4b59      	ldr	r3, [pc, #356]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 80021ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021ee:	881b      	ldrh	r3, [r3, #0]
 80021f0:	b29a      	uxth	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	4619      	mov	r1, r3
 80021f8:	4b55      	ldr	r3, [pc, #340]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 80021fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80021fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002202:	b292      	uxth	r2, r2
 8002204:	801a      	strh	r2, [r3, #0]
  }
  
  /* If Interrupt Programming Model */
  if (pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_INTERRUPT)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	78db      	ldrb	r3, [r3, #3]
 800220a:	2b01      	cmp	r3, #1
 800220c:	d124      	bne.n	8002258 <I2C_SLAVE_STOP_Handle+0xbc>
  {  
 #ifdef CPAL_I2C_IT_PROGMODEL    
    /* Disable EVENT Interrupt */
    __CPAL_I2C_HAL_DISABLE_EVTIT(pDevInitStruct->CPAL_Dev);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	461a      	mov	r2, r3
 8002214:	4b4e      	ldr	r3, [pc, #312]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 8002216:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800221a:	889b      	ldrh	r3, [r3, #4]
 800221c:	b29a      	uxth	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	4619      	mov	r1, r3
 8002224:	4b4a      	ldr	r3, [pc, #296]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 8002226:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800222a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800222e:	b292      	uxth	r2, r2
 8002230:	809a      	strh	r2, [r3, #4]
    
    CPAL_LOG("\n\rLOG : I2C Device EVT IT Disabled");
    
    /* Disable Buffer interrupt */
    __CPAL_I2C_HAL_DISABLE_BUFIT(pDevInitStruct->CPAL_Dev);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	461a      	mov	r2, r3
 8002238:	4b45      	ldr	r3, [pc, #276]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 800223a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800223e:	889b      	ldrh	r3, [r3, #4]
 8002240:	b29a      	uxth	r2, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	4619      	mov	r1, r3
 8002248:	4b41      	ldr	r3, [pc, #260]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 800224a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800224e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002252:	b292      	uxth	r2, r2
 8002254:	809a      	strh	r2, [r3, #4]
 8002256:	e042      	b.n	80022de <I2C_SLAVE_STOP_Handle+0x142>
  /* If DMA Programming model */
  else 
  {  
 #ifdef CPAL_I2C_DMA_PROGMODEL
    /* If Slave run as receiver */
    if (pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_RX)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	7b1b      	ldrb	r3, [r3, #12]
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2b0a      	cmp	r3, #10
 8002260:	d13d      	bne.n	80022de <I2C_SLAVE_STOP_Handle+0x142>
    {
      /* Disable DMA Request and Channel */
      __CPAL_I2C_HAL_DISABLE_DMAREQ(pDevInitStruct->CPAL_Dev);      
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	461a      	mov	r2, r3
 8002268:	4b39      	ldr	r3, [pc, #228]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 800226a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800226e:	889b      	ldrh	r3, [r3, #4]
 8002270:	b29a      	uxth	r2, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	4619      	mov	r1, r3
 8002278:	4b35      	ldr	r3, [pc, #212]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 800227a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800227e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002282:	b292      	uxth	r2, r2
 8002284:	809a      	strh	r2, [r3, #4]
      __CPAL_I2C_HAL_DISABLE_DMARX(pDevInitStruct->CPAL_Dev);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	461a      	mov	r2, r3
 800228c:	4b31      	ldr	r3, [pc, #196]	; (8002354 <I2C_SLAVE_STOP_Handle+0x1b8>)
 800228e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	4619      	mov	r1, r3
 800229a:	4b2e      	ldr	r3, [pc, #184]	; (8002354 <I2C_SLAVE_STOP_Handle+0x1b8>)
 800229c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80022a0:	f022 0201 	bic.w	r2, r2, #1
 80022a4:	601a      	str	r2, [r3, #0]
      
      /* Disable EVENT Interrupt */
      __CPAL_I2C_HAL_DISABLE_EVTIT(pDevInitStruct->CPAL_Dev);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	461a      	mov	r2, r3
 80022ac:	4b28      	ldr	r3, [pc, #160]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 80022ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022b2:	889b      	ldrh	r3, [r3, #4]
 80022b4:	b29a      	uxth	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	4619      	mov	r1, r3
 80022bc:	4b24      	ldr	r3, [pc, #144]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 80022be:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80022c2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80022c6:	b292      	uxth	r2, r2
 80022c8:	809a      	strh	r2, [r3, #4]
      
      /* Update remaining number of data */
      pDevInitStruct->pCPAL_TransferRx->wNumData = __CPAL_I2C_HAL_DMARX_GET_CNDT(pDevInitStruct->CPAL_Dev);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	461a      	mov	r2, r3
 80022d0:	4b20      	ldr	r3, [pc, #128]	; (8002354 <I2C_SLAVE_STOP_Handle+0x1b8>)
 80022d2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	6852      	ldr	r2, [r2, #4]
 80022dc:	605a      	str	r2, [r3, #4]
    }        
 #endif /* CPAL_I2C_DMA_PROGMODEL */
  }  
           
  /* Wait until Busy flag is reset */ 
  __CPAL_I2C_TIMEOUT(!(__CPAL_I2C_HAL_GET_BUSY(pDevInitStruct->CPAL_Dev)), CPAL_I2C_TIMEOUT_BUSY);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2206      	movs	r2, #6
 80022e2:	619a      	str	r2, [r3, #24]
 80022e4:	bf00      	nop
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	461a      	mov	r2, r3
 80022ec:	4b18      	ldr	r3, [pc, #96]	; (8002350 <I2C_SLAVE_STOP_Handle+0x1b4>)
 80022ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022f2:	8b1b      	ldrh	r3, [r3, #24]
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	f003 0302 	and.w	r3, r3, #2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d008      	beq.n	8002310 <I2C_SLAVE_STOP_Handle+0x174>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	699b      	ldr	r3, [r3, #24]
 8002302:	2b01      	cmp	r3, #1
 8002304:	d004      	beq.n	8002310 <I2C_SLAVE_STOP_Handle+0x174>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	699b      	ldr	r3, [r3, #24]
 800230a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800230e:	d1ea      	bne.n	80022e6 <I2C_SLAVE_STOP_Handle+0x14a>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d004      	beq.n	8002322 <I2C_SLAVE_STOP_Handle+0x186>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002320:	d104      	bne.n	800232c <I2C_SLAVE_STOP_Handle+0x190>
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7ff f950 	bl	80015c8 <CPAL_I2C_Timeout>
 8002328:	4603      	mov	r3, r0
 800232a:	e00c      	b.n	8002346 <I2C_SLAVE_STOP_Handle+0x1aa>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f04f 32ff 	mov.w	r2, #4294967295
 8002332:	619a      	str	r2, [r3, #24]
  
  /* If Slave run as receiver */
  if (pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_RX)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	7b1b      	ldrb	r3, [r3, #12]
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b0a      	cmp	r3, #10
 800233c:	d102      	bne.n	8002344 <I2C_SLAVE_STOP_Handle+0x1a8>
  { 
    /* Update CPAL_State to CPAL_STATE_READY */
    pDevInitStruct->CPAL_State = CPAL_STATE_READY; 
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2201      	movs	r2, #1
 8002342:	731a      	strb	r2, [r3, #12]
    
    /* Call RX Transfer complete Callback */
    CPAL_I2C_RXTC_UserCallback(pDevInitStruct);
  }    
  
  return CPAL_PASS;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	2000006c 	.word	0x2000006c
 8002354:	2000009c 	.word	0x2000009c

08002358 <I2C_SLAVE_TXE_Handle>:
  * @brief  Handles Slave transmission (TXE) interrupt event.
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS or CPAL_FAIL. 
  */
static uint32_t I2C_SLAVE_TXE_Handle(CPAL_InitTypeDef* pDevInitStruct)
{  
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* If Interrupt Programming Model selected */
  if (pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_INTERRUPT)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	78db      	ldrb	r3, [r3, #3]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d11f      	bne.n	80023a8 <I2C_SLAVE_TXE_Handle+0x50>
  {  
    if (pDevInitStruct->pCPAL_TransferTx->wNumData != 0)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d01a      	beq.n	80023a8 <I2C_SLAVE_TXE_Handle+0x50>
    {   
      /* Call TX UserCallback */
      CPAL_I2C_TX_UserCallback(pDevInitStruct);
      
      /* Write Byte */
      __CPAL_I2C_HAL_SEND((pDevInitStruct->CPAL_Dev), (*(pDevInitStruct->pCPAL_TransferTx->pbBuffer)));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	781a      	ldrb	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	4619      	mov	r1, r3
 8002380:	4b0d      	ldr	r3, [pc, #52]	; (80023b8 <I2C_SLAVE_TXE_Handle+0x60>)
 8002382:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002386:	b292      	uxth	r2, r2
 8002388:	821a      	strh	r2, [r3, #16]
      
      /* Decrement remaining number of data */      
      pDevInitStruct->pCPAL_TransferTx->wNumData--;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	685a      	ldr	r2, [r3, #4]
 8002390:	3a01      	subs	r2, #1
 8002392:	605a      	str	r2, [r3, #4]
      
      if (pDevInitStruct->pCPAL_TransferTx->wNumData != 0)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d004      	beq.n	80023a8 <I2C_SLAVE_TXE_Handle+0x50>
      {  
        /* Point to next data */
        pDevInitStruct->pCPAL_TransferTx->pbBuffer++;  
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	3201      	adds	r2, #1
 80023a6:	601a      	str	r2, [r3, #0]
        CPAL_LOG("\n\rLOG : I2C Device TX Complete");
      }
    }
  }
  
  return CPAL_PASS;
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	2000006c 	.word	0x2000006c

080023bc <I2C_SLAVE_RXNE_Handle>:
  * @brief  Handles Slave reception (RXNE) interrupt event.
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @retval CPAL_PASS or CPAL_FAIL. 
  */
static uint32_t I2C_SLAVE_RXNE_Handle(CPAL_InitTypeDef* pDevInitStruct)
{  
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  /* If Interrupt Programming Model selected */
  if (pDevInitStruct->CPAL_ProgModel == CPAL_PROGMODEL_INTERRUPT)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	78db      	ldrb	r3, [r3, #3]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d14e      	bne.n	800246a <I2C_SLAVE_RXNE_Handle+0xae>
  {   
    /* If data remaining for reception */
    if (pDevInitStruct->pCPAL_TransferRx->wNumData != 0)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d049      	beq.n	800246a <I2C_SLAVE_RXNE_Handle+0xae>
    {          
      /* Read Byte */
      *(pDevInitStruct->pCPAL_TransferRx->pbBuffer) = __CPAL_I2C_HAL_RECEIVE(pDevInitStruct->CPAL_Dev);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	461a      	mov	r2, r3
 80023dc:	4b26      	ldr	r3, [pc, #152]	; (8002478 <I2C_SLAVE_RXNE_Handle+0xbc>)
 80023de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023e2:	8a1b      	ldrh	r3, [r3, #16]
 80023e4:	b29a      	uxth	r2, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	b2d2      	uxtb	r2, r2
 80023ee:	701a      	strb	r2, [r3, #0]
      
      /* Call RX UserCallback */
      CPAL_I2C_RX_UserCallback(pDevInitStruct); 
      
      /* Decrement remaining number of data */
      pDevInitStruct->pCPAL_TransferRx->wNumData--;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	685a      	ldr	r2, [r3, #4]
 80023f6:	3a01      	subs	r2, #1
 80023f8:	605a      	str	r2, [r3, #4]
      
      /* If data remaining for reception */
      if (pDevInitStruct->pCPAL_TransferRx->wNumData != 0)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d005      	beq.n	8002410 <I2C_SLAVE_RXNE_Handle+0x54>
      {  
        /* Point to next data */
        pDevInitStruct->pCPAL_TransferRx->pbBuffer++;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	3201      	adds	r2, #1
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	e02c      	b.n	800246a <I2C_SLAVE_RXNE_Handle+0xae>
      }
      else
      {
        /* No Stop Condition Generation option bit selected */ 
        if ((pDevInitStruct->wCPAL_Options & CPAL_OPT_I2C_NOSTOP) != 0)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	695b      	ldr	r3, [r3, #20]
 8002414:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d026      	beq.n	800246a <I2C_SLAVE_RXNE_Handle+0xae>
        {   
          /* Disable EVENT Interrupt */
          __CPAL_I2C_HAL_DISABLE_EVTIT(pDevInitStruct->CPAL_Dev);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	461a      	mov	r2, r3
 8002422:	4b15      	ldr	r3, [pc, #84]	; (8002478 <I2C_SLAVE_RXNE_Handle+0xbc>)
 8002424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002428:	889b      	ldrh	r3, [r3, #4]
 800242a:	b29a      	uxth	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	4619      	mov	r1, r3
 8002432:	4b11      	ldr	r3, [pc, #68]	; (8002478 <I2C_SLAVE_RXNE_Handle+0xbc>)
 8002434:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002438:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800243c:	b292      	uxth	r2, r2
 800243e:	809a      	strh	r2, [r3, #4]
          
          CPAL_LOG("\n\rLOG : I2C Device EVT IT Disabled");
          
          /* Disable Buffer interrupt */
          __CPAL_I2C_HAL_DISABLE_BUFIT(pDevInitStruct->CPAL_Dev);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	461a      	mov	r2, r3
 8002446:	4b0c      	ldr	r3, [pc, #48]	; (8002478 <I2C_SLAVE_RXNE_Handle+0xbc>)
 8002448:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800244c:	889b      	ldrh	r3, [r3, #4]
 800244e:	b29a      	uxth	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	4619      	mov	r1, r3
 8002456:	4b08      	ldr	r3, [pc, #32]	; (8002478 <I2C_SLAVE_RXNE_Handle+0xbc>)
 8002458:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800245c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002460:	b292      	uxth	r2, r2
 8002462:	809a      	strh	r2, [r3, #4]
          
          CPAL_LOG("\n\rLOG : I2C Device BUFF IT Disabled");
          
          /* Update CPAL_State to CPAL_STATE_READY */
          pDevInitStruct->CPAL_State = CPAL_STATE_READY; 
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2201      	movs	r2, #1
 8002468:	731a      	strb	r2, [r3, #12]
        
        CPAL_LOG("\n\rLOG : I2C Device RX Complete");  
      }
    }
  }  
  return CPAL_PASS;
 800246a:	2300      	movs	r3, #0
}
 800246c:	4618      	mov	r0, r3
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr
 8002478:	2000006c 	.word	0x2000006c

0800247c <CPAL_I2C_Enable_DMA_IT>:
  * @param  pDevInitStruct: Pointer to the peripheral configuration structure.
  * @param  Direction : Transfer direction.
  * @retval CPAL_PASS or CPAL_FAIL. 
  */
uint32_t CPAL_I2C_Enable_DMA_IT (CPAL_InitTypeDef* pDevInitStruct, CPAL_DirectionTypeDef Direction)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	460b      	mov	r3, r1
 8002486:	70fb      	strb	r3, [r7, #3]
  /* Switch the value of CPAL_ProgModel */
  switch (pDevInitStruct->CPAL_ProgModel)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	78db      	ldrb	r3, [r3, #3]
 800248c:	2b01      	cmp	r3, #1
 800248e:	d002      	beq.n	8002496 <CPAL_I2C_Enable_DMA_IT+0x1a>
 8002490:	2b02      	cmp	r3, #2
 8002492:	d014      	beq.n	80024be <CPAL_I2C_Enable_DMA_IT+0x42>
 8002494:	e0a4      	b.n	80025e0 <CPAL_I2C_Enable_DMA_IT+0x164>
    Interrupt mode : if CPAL_ProgModel = CPAL_PROGMODEL_INTERRUPT
    ---------------------------------------------------------------------------*/            
  case CPAL_PROGMODEL_INTERRUPT:
   
    /* Enable BUFFER Interrupt*/
    __CPAL_I2C_HAL_ENABLE_BUFIT(pDevInitStruct->CPAL_Dev);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	461a      	mov	r2, r3
 800249c:	4b54      	ldr	r3, [pc, #336]	; (80025f0 <CPAL_I2C_Enable_DMA_IT+0x174>)
 800249e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024a2:	889b      	ldrh	r3, [r3, #4]
 80024a4:	b29a      	uxth	r2, r3
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	4619      	mov	r1, r3
 80024ac:	4b50      	ldr	r3, [pc, #320]	; (80025f0 <CPAL_I2C_Enable_DMA_IT+0x174>)
 80024ae:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80024b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80024b6:	b292      	uxth	r2, r2
 80024b8:	809a      	strh	r2, [r3, #4]
    
    CPAL_LOG("\n\rLOG : I2C Device BUFF IT Enabled"); 
    
    return CPAL_PASS;
 80024ba:	2300      	movs	r3, #0
 80024bc:	e094      	b.n	80025e8 <CPAL_I2C_Enable_DMA_IT+0x16c>
    DMA mode : if CPAL_ProgModel = CPAL_PROGMODEL_DMA
    ---------------------------------------------------------------------------*/      
    case CPAL_PROGMODEL_DMA:
    
     /* Disable EVENT Interrupt */
     __CPAL_I2C_HAL_DISABLE_EVTIT(pDevInitStruct->CPAL_Dev);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	461a      	mov	r2, r3
 80024c4:	4b4a      	ldr	r3, [pc, #296]	; (80025f0 <CPAL_I2C_Enable_DMA_IT+0x174>)
 80024c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024ca:	889b      	ldrh	r3, [r3, #4]
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	4619      	mov	r1, r3
 80024d4:	4b46      	ldr	r3, [pc, #280]	; (80025f0 <CPAL_I2C_Enable_DMA_IT+0x174>)
 80024d6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80024da:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80024de:	b292      	uxth	r2, r2
 80024e0:	809a      	strh	r2, [r3, #4]
    
     /* Enable DMA request */
     __CPAL_I2C_HAL_ENABLE_DMAREQ(pDevInitStruct->CPAL_Dev);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	461a      	mov	r2, r3
 80024e8:	4b41      	ldr	r3, [pc, #260]	; (80025f0 <CPAL_I2C_Enable_DMA_IT+0x174>)
 80024ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024ee:	889b      	ldrh	r3, [r3, #4]
 80024f0:	b29a      	uxth	r2, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	4619      	mov	r1, r3
 80024f8:	4b3d      	ldr	r3, [pc, #244]	; (80025f0 <CPAL_I2C_Enable_DMA_IT+0x174>)
 80024fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80024fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002502:	b292      	uxth	r2, r2
 8002504:	809a      	strh	r2, [r3, #4]
    
    /* If a data transmission will be performed */
    if ((pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_TX) || (Direction == CPAL_DIRECTION_TX))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	7b1b      	ldrb	r3, [r3, #12]
 800250a:	b2db      	uxtb	r3, r3
 800250c:	2b06      	cmp	r3, #6
 800250e:	d002      	beq.n	8002516 <CPAL_I2C_Enable_DMA_IT+0x9a>
 8002510:	78fb      	ldrb	r3, [r7, #3]
 8002512:	2b01      	cmp	r3, #1
 8002514:	d12b      	bne.n	800256e <CPAL_I2C_Enable_DMA_IT+0xf2>
    {
      /* Configure TX DMA Channels */
      CPAL_I2C_HAL_DMATXConfig(pDevInitStruct->CPAL_Dev, pDevInitStruct->pCPAL_TransferTx, pDevInitStruct->wCPAL_Options);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	7818      	ldrb	r0, [r3, #0]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6859      	ldr	r1, [r3, #4]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	461a      	mov	r2, r3
 8002524:	f000 f9c6 	bl	80028b4 <CPAL_I2C_HAL_DMATXConfig>
      
      /* Disable DMA automatic NACK generation */
      __CPAL_I2C_HAL_DISABLE_LAST(pDevInitStruct->CPAL_Dev); 
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	461a      	mov	r2, r3
 800252e:	4b30      	ldr	r3, [pc, #192]	; (80025f0 <CPAL_I2C_Enable_DMA_IT+0x174>)
 8002530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002534:	889b      	ldrh	r3, [r3, #4]
 8002536:	b29a      	uxth	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	4619      	mov	r1, r3
 800253e:	4b2c      	ldr	r3, [pc, #176]	; (80025f0 <CPAL_I2C_Enable_DMA_IT+0x174>)
 8002540:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002544:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002548:	b292      	uxth	r2, r2
 800254a:	809a      	strh	r2, [r3, #4]
    
      /* Enable TX DMA Channels */
      __CPAL_I2C_HAL_ENABLE_DMATX(pDevInitStruct->CPAL_Dev);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	461a      	mov	r2, r3
 8002552:	4b28      	ldr	r3, [pc, #160]	; (80025f4 <CPAL_I2C_Enable_DMA_IT+0x178>)
 8002554:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	4619      	mov	r1, r3
 8002560:	4b24      	ldr	r3, [pc, #144]	; (80025f4 <CPAL_I2C_Enable_DMA_IT+0x178>)
 8002562:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002566:	f042 0201 	orr.w	r2, r2, #1
 800256a:	601a      	str	r2, [r3, #0]
      
      CPAL_LOG("\n\rLOG : I2C Device DMA TX Enabled");       
 800256c:	e036      	b.n	80025dc <CPAL_I2C_Enable_DMA_IT+0x160>
    }    
     /* If a data reception will be performed */
    else if ((pDevInitStruct->CPAL_State == CPAL_STATE_BUSY_RX) || (Direction == CPAL_DIRECTION_RX))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	7b1b      	ldrb	r3, [r3, #12]
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b0a      	cmp	r3, #10
 8002576:	d002      	beq.n	800257e <CPAL_I2C_Enable_DMA_IT+0x102>
 8002578:	78fb      	ldrb	r3, [r7, #3]
 800257a:	2b02      	cmp	r3, #2
 800257c:	d12e      	bne.n	80025dc <CPAL_I2C_Enable_DMA_IT+0x160>
    {
      /* Configure RX DMA Channels */
      CPAL_I2C_HAL_DMARXConfig(pDevInitStruct->CPAL_Dev, pDevInitStruct->pCPAL_TransferRx, pDevInitStruct->wCPAL_Options);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	7818      	ldrb	r0, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6899      	ldr	r1, [r3, #8]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	461a      	mov	r2, r3
 800258c:	f000 f9d2 	bl	8002934 <CPAL_I2C_HAL_DMARXConfig>
      
      /* If Master Mode Selected */
      if(pDevInitStruct->CPAL_Mode == CPAL_MODE_MASTER )
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	789b      	ldrb	r3, [r3, #2]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d111      	bne.n	80025bc <CPAL_I2C_Enable_DMA_IT+0x140>
      {
        /* Enable DMA automatic NACK generation */
        __CPAL_I2C_HAL_ENABLE_LAST(pDevInitStruct->CPAL_Dev);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	461a      	mov	r2, r3
 800259e:	4b14      	ldr	r3, [pc, #80]	; (80025f0 <CPAL_I2C_Enable_DMA_IT+0x174>)
 80025a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025a4:	889b      	ldrh	r3, [r3, #4]
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	4619      	mov	r1, r3
 80025ae:	4b10      	ldr	r3, [pc, #64]	; (80025f0 <CPAL_I2C_Enable_DMA_IT+0x174>)
 80025b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80025b4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80025b8:	b292      	uxth	r2, r2
 80025ba:	809a      	strh	r2, [r3, #4]
      }
    
      /* Enable RX DMA Channels */
      __CPAL_I2C_HAL_ENABLE_DMARX(pDevInitStruct->CPAL_Dev);                  
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	461a      	mov	r2, r3
 80025c2:	4b0d      	ldr	r3, [pc, #52]	; (80025f8 <CPAL_I2C_Enable_DMA_IT+0x17c>)
 80025c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	4619      	mov	r1, r3
 80025d0:	4b09      	ldr	r3, [pc, #36]	; (80025f8 <CPAL_I2C_Enable_DMA_IT+0x17c>)
 80025d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80025d6:	f042 0201 	orr.w	r2, r2, #1
 80025da:	601a      	str	r2, [r3, #0]
    }
    
    return CPAL_PASS; 
 80025dc:	2300      	movs	r3, #0
 80025de:	e003      	b.n	80025e8 <CPAL_I2C_Enable_DMA_IT+0x16c>
    Default: return error and exit Write Operation
    ---------------------------------------------------------------------------*/      
  default:
    
    /* Update CPAL_State to CPAL_STATE_ERROR */
    pDevInitStruct->CPAL_State = CPAL_STATE_ERROR;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2210      	movs	r2, #16
 80025e4:	731a      	strb	r2, [r3, #12]
    
    CPAL_LOG("\n\rERROR : I2C Device Error"); 
    
    /* exit function */
    return CPAL_FAIL;
 80025e6:	2301      	movs	r3, #1
  }  
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	2000006c 	.word	0x2000006c
 80025f4:	20000090 	.word	0x20000090
 80025f8:	2000009c 	.word	0x2000009c

080025fc <CPAL_I2C_HAL_CLKInit>:
  * @brief  Reset then enable the I2C device clock.
  * @param  Device : I2C Device instance. 
  * @retval None
  */
void CPAL_I2C_HAL_CLKInit(CPAL_DevTypeDef Device)
{    
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	71fb      	strb	r3, [r7, #7]
  /* Reset I2Cx device clock in order to avoid non-cleared error flags */
  __I2C_RCC_RESET(CPAL_I2C_CLK [Device]);
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	4a0d      	ldr	r2, [pc, #52]	; (8002640 <CPAL_I2C_HAL_CLKInit+0x44>)
 800260a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800260e:	2101      	movs	r1, #1
 8002610:	4618      	mov	r0, r3
 8002612:	f000 fffb 	bl	800360c <RCC_APB1PeriphResetCmd>
 8002616:	79fb      	ldrb	r3, [r7, #7]
 8002618:	4a09      	ldr	r2, [pc, #36]	; (8002640 <CPAL_I2C_HAL_CLKInit+0x44>)
 800261a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800261e:	2100      	movs	r1, #0
 8002620:	4618      	mov	r0, r3
 8002622:	f000 fff3 	bl	800360c <RCC_APB1PeriphResetCmd>
  
  /* Enable I2Cx device clock */
  __I2C_CLK_CMD(CPAL_I2C_CLK [Device], ENABLE);  
 8002626:	79fb      	ldrb	r3, [r7, #7]
 8002628:	4a05      	ldr	r2, [pc, #20]	; (8002640 <CPAL_I2C_HAL_CLKInit+0x44>)
 800262a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800262e:	2101      	movs	r1, #1
 8002630:	4618      	mov	r0, r3
 8002632:	f000 ffcb 	bl	80035cc <RCC_APB1PeriphClockCmd>
}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	0800385c 	.word	0x0800385c

08002644 <CPAL_I2C_HAL_CLKDeInit>:
  * @brief  Reset then disable the I2C device clock.
  * @param  Device : I2C Device instance 
  * @retval None. 
  */
void CPAL_I2C_HAL_CLKDeInit(CPAL_DevTypeDef Device)
{   
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	71fb      	strb	r3, [r7, #7]
  /* Reset I2Cx device clock in order to avoid non-cleared error flags */
  __I2C_RCC_RESET(CPAL_I2C_CLK[Device]);
 800264e:	79fb      	ldrb	r3, [r7, #7]
 8002650:	4a0d      	ldr	r2, [pc, #52]	; (8002688 <CPAL_I2C_HAL_CLKDeInit+0x44>)
 8002652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002656:	2101      	movs	r1, #1
 8002658:	4618      	mov	r0, r3
 800265a:	f000 ffd7 	bl	800360c <RCC_APB1PeriphResetCmd>
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	4a09      	ldr	r2, [pc, #36]	; (8002688 <CPAL_I2C_HAL_CLKDeInit+0x44>)
 8002662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002666:	2100      	movs	r1, #0
 8002668:	4618      	mov	r0, r3
 800266a:	f000 ffcf 	bl	800360c <RCC_APB1PeriphResetCmd>
  
  /* Disable I2Cx device clock */
  __I2C_CLK_CMD(CPAL_I2C_CLK[Device], DISABLE);   
 800266e:	79fb      	ldrb	r3, [r7, #7]
 8002670:	4a05      	ldr	r2, [pc, #20]	; (8002688 <CPAL_I2C_HAL_CLKDeInit+0x44>)
 8002672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002676:	2100      	movs	r1, #0
 8002678:	4618      	mov	r0, r3
 800267a:	f000 ffa7 	bl	80035cc <RCC_APB1PeriphClockCmd>
}
 800267e:	bf00      	nop
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	0800385c 	.word	0x0800385c

0800268c <CPAL_I2C_HAL_GPIOInit>:
  * @brief  Configure the IO pins used by the I2C device.
  * @param  Device : I2C Device instance. 
  * @retval None. 
  */
void CPAL_I2C_HAL_GPIOInit(CPAL_DevTypeDef Device)
{  
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	4603      	mov	r3, r0
 8002694:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable I2Cx SCL and SDA Pin Clock */
  __I2C_GPIO_CLK_CMD((CPAL_I2C_SCL_GPIO_CLK[Device] | CPAL_I2C_SDA_GPIO_CLK[Device]), ENABLE); 
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	4a2a      	ldr	r2, [pc, #168]	; (8002744 <CPAL_I2C_HAL_GPIOInit+0xb8>)
 800269a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800269e:	79fb      	ldrb	r3, [r7, #7]
 80026a0:	4929      	ldr	r1, [pc, #164]	; (8002748 <CPAL_I2C_HAL_GPIOInit+0xbc>)
 80026a2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	2101      	movs	r1, #1
 80026aa:	4618      	mov	r0, r3
 80026ac:	f000 ff6e 	bl	800358c <RCC_AHB1PeriphClockCmd>
  
  /* Connect PXx to I2C_SCL */
  GPIO_PinAFConfig((GPIO_TypeDef*)CPAL_I2C_SCL_GPIO_PORT[Device],CPAL_I2C_SCL_GPIO_PINSOURCE[Device],CPAL_I2C_AF[Device]);
 80026b0:	79fb      	ldrb	r3, [r7, #7]
 80026b2:	4a26      	ldr	r2, [pc, #152]	; (800274c <CPAL_I2C_HAL_GPIOInit+0xc0>)
 80026b4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	4a25      	ldr	r2, [pc, #148]	; (8002750 <CPAL_I2C_HAL_GPIOInit+0xc4>)
 80026bc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	4a24      	ldr	r2, [pc, #144]	; (8002754 <CPAL_I2C_HAL_GPIOInit+0xc8>)
 80026c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	461a      	mov	r2, r3
 80026cc:	f000 fda5 	bl	800321a <GPIO_PinAFConfig>
  
  /* Connect PXx to I2C_SDA */
  GPIO_PinAFConfig((GPIO_TypeDef*)CPAL_I2C_SDA_GPIO_PORT[Device],CPAL_I2C_SDA_GPIO_PINSOURCE[Device],CPAL_I2C_AF[Device]); 
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	4a21      	ldr	r2, [pc, #132]	; (8002758 <CPAL_I2C_HAL_GPIOInit+0xcc>)
 80026d4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	4a20      	ldr	r2, [pc, #128]	; (800275c <CPAL_I2C_HAL_GPIOInit+0xd0>)
 80026dc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	4a1c      	ldr	r2, [pc, #112]	; (8002754 <CPAL_I2C_HAL_GPIOInit+0xc8>)
 80026e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	461a      	mov	r2, r3
 80026ec:	f000 fd95 	bl	800321a <GPIO_PinAFConfig>
  
  /* Set GPIO frequency to 50MHz */
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80026f0:	2302      	movs	r3, #2
 80026f2:	737b      	strb	r3, [r7, #13]
  
  /* Select Alternate function mode */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80026f4:	2302      	movs	r3, #2
 80026f6:	733b      	strb	r3, [r7, #12]
  
  /* Select output Open Drain type */
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 80026f8:	2301      	movs	r3, #1
 80026fa:	73bb      	strb	r3, [r7, #14]
  
  /* Disable internal Pull-up */
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_UP;              //GPIO_PuPd_NOPULL was the default value /// i made the changee
 80026fc:	2301      	movs	r3, #1
 80026fe:	73fb      	strb	r3, [r7, #15]
  
  /* Initialize I2Cx SCL Pin */ 
  GPIO_InitStructure.GPIO_Pin = CPAL_I2C_SCL_GPIO_PIN[Device];
 8002700:	79fb      	ldrb	r3, [r7, #7]
 8002702:	4a17      	ldr	r2, [pc, #92]	; (8002760 <CPAL_I2C_HAL_GPIOInit+0xd4>)
 8002704:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002708:	60bb      	str	r3, [r7, #8]
  
  GPIO_Init((GPIO_TypeDef*)CPAL_I2C_SCL_GPIO_PORT[Device], &GPIO_InitStructure);
 800270a:	79fb      	ldrb	r3, [r7, #7]
 800270c:	4a0f      	ldr	r2, [pc, #60]	; (800274c <CPAL_I2C_HAL_GPIOInit+0xc0>)
 800270e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002712:	f107 0208 	add.w	r2, r7, #8
 8002716:	4611      	mov	r1, r2
 8002718:	4618      	mov	r0, r3
 800271a:	f000 fcef 	bl	80030fc <GPIO_Init>
  
  /* Initialize I2Cx SDA Pin */
  GPIO_InitStructure.GPIO_Pin = CPAL_I2C_SDA_GPIO_PIN[Device];
 800271e:	79fb      	ldrb	r3, [r7, #7]
 8002720:	4a10      	ldr	r2, [pc, #64]	; (8002764 <CPAL_I2C_HAL_GPIOInit+0xd8>)
 8002722:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002726:	60bb      	str	r3, [r7, #8]
  
  GPIO_Init((GPIO_TypeDef*)CPAL_I2C_SDA_GPIO_PORT[Device], &GPIO_InitStructure);     
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	4a0b      	ldr	r2, [pc, #44]	; (8002758 <CPAL_I2C_HAL_GPIOInit+0xcc>)
 800272c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002730:	f107 0208 	add.w	r2, r7, #8
 8002734:	4611      	mov	r1, r2
 8002736:	4618      	mov	r0, r3
 8002738:	f000 fce0 	bl	80030fc <GPIO_Init>
}
 800273c:	bf00      	nop
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	08003888 	.word	0x08003888
 8002748:	080038a4 	.word	0x080038a4
 800274c:	20000078 	.word	0x20000078
 8002750:	08003894 	.word	0x08003894
 8002754:	08003874 	.word	0x08003874
 8002758:	20000084 	.word	0x20000084
 800275c:	080038b0 	.word	0x080038b0
 8002760:	08003880 	.word	0x08003880
 8002764:	0800389c 	.word	0x0800389c

08002768 <CPAL_I2C_HAL_GPIODeInit>:
  *         (configured to their default state).
  * @param  Device : I2C Device instance. 
  * @retval None. 
  */
void CPAL_I2C_HAL_GPIODeInit(CPAL_DevTypeDef Device)
{      
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Set GPIO frequency to 50MHz */
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8002772:	2302      	movs	r3, #2
 8002774:	737b      	strb	r3, [r7, #13]
  
  /* Select Input floating mode */
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8002776:	2300      	movs	r3, #0
 8002778:	733b      	strb	r3, [r7, #12]
  
  /* Deinitialize I2Cx SCL Pin */ 
  GPIO_InitStructure.GPIO_Pin = CPAL_I2C_SCL_GPIO_PIN[Device];
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	4a10      	ldr	r2, [pc, #64]	; (80027c0 <CPAL_I2C_HAL_GPIODeInit+0x58>)
 800277e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002782:	60bb      	str	r3, [r7, #8]
  
  GPIO_Init((GPIO_TypeDef*)CPAL_I2C_SCL_GPIO_PORT[Device], &GPIO_InitStructure);
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	4a0f      	ldr	r2, [pc, #60]	; (80027c4 <CPAL_I2C_HAL_GPIODeInit+0x5c>)
 8002788:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800278c:	f107 0208 	add.w	r2, r7, #8
 8002790:	4611      	mov	r1, r2
 8002792:	4618      	mov	r0, r3
 8002794:	f000 fcb2 	bl	80030fc <GPIO_Init>
  
  /* Deinitialize I2Cx SDA Pin */
  GPIO_InitStructure.GPIO_Pin = CPAL_I2C_SDA_GPIO_PIN[Device];
 8002798:	79fb      	ldrb	r3, [r7, #7]
 800279a:	4a0b      	ldr	r2, [pc, #44]	; (80027c8 <CPAL_I2C_HAL_GPIODeInit+0x60>)
 800279c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027a0:	60bb      	str	r3, [r7, #8]
  
  GPIO_Init((GPIO_TypeDef*)CPAL_I2C_SDA_GPIO_PORT[Device], &GPIO_InitStructure); 
 80027a2:	79fb      	ldrb	r3, [r7, #7]
 80027a4:	4a09      	ldr	r2, [pc, #36]	; (80027cc <CPAL_I2C_HAL_GPIODeInit+0x64>)
 80027a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027aa:	f107 0208 	add.w	r2, r7, #8
 80027ae:	4611      	mov	r1, r2
 80027b0:	4618      	mov	r0, r3
 80027b2:	f000 fca3 	bl	80030fc <GPIO_Init>
}
 80027b6:	bf00      	nop
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	08003880 	.word	0x08003880
 80027c4:	20000078 	.word	0x20000078
 80027c8:	0800389c 	.word	0x0800389c
 80027cc:	20000084 	.word	0x20000084

080027d0 <CPAL_I2C_HAL_DMAInit>:
  * @param  Direction : Transfer direction.
  * @param  Options :  Transfer Options.
  * @retval None. 
  */             
void CPAL_I2C_HAL_DMAInit(CPAL_DevTypeDef Device, CPAL_DirectionTypeDef Direction, uint32_t Options)
{  
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	4603      	mov	r3, r0
 80027d8:	603a      	str	r2, [r7, #0]
 80027da:	71fb      	strb	r3, [r7, #7]
 80027dc:	460b      	mov	r3, r1
 80027de:	71bb      	strb	r3, [r7, #6]
  /* Enable I2Cx DMA */
  __DMA_CLK_CMD(CPAL_I2C_DMA_CLK[Device], ENABLE);
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	4a2e      	ldr	r2, [pc, #184]	; (800289c <CPAL_I2C_HAL_DMAInit+0xcc>)
 80027e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027e8:	2101      	movs	r1, #1
 80027ea:	4618      	mov	r0, r3
 80027ec:	f000 fece 	bl	800358c <RCC_AHB1PeriphClockCmd>
  
  /* I2Cx Common Stream Configuration */
  CPAL_DMA_InitStructure.DMA_Channel = CPAL_I2C_DMA_CHANNEL[Device];
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	4a2b      	ldr	r2, [pc, #172]	; (80028a0 <CPAL_I2C_HAL_DMAInit+0xd0>)
 80027f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027f8:	4a2a      	ldr	r2, [pc, #168]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 80027fa:	6013      	str	r3, [r2, #0]
  CPAL_DMA_InitStructure.DMA_Memory0BaseAddr = 0;
 80027fc:	4b29      	ldr	r3, [pc, #164]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 80027fe:	2200      	movs	r2, #0
 8002800:	609a      	str	r2, [r3, #8]
  CPAL_DMA_InitStructure.DMA_BufferSize = 0;
 8002802:	4b28      	ldr	r3, [pc, #160]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 8002804:	2200      	movs	r2, #0
 8002806:	611a      	str	r2, [r3, #16]
  CPAL_DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002808:	4b26      	ldr	r3, [pc, #152]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 800280a:	2200      	movs	r2, #0
 800280c:	615a      	str	r2, [r3, #20]
  CPAL_DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800280e:	4b25      	ldr	r3, [pc, #148]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 8002810:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002814:	619a      	str	r2, [r3, #24]
  CPAL_DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8002816:	4b23      	ldr	r3, [pc, #140]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 8002818:	2200      	movs	r2, #0
 800281a:	61da      	str	r2, [r3, #28]
  CPAL_DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800281c:	4b21      	ldr	r3, [pc, #132]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 800281e:	2200      	movs	r2, #0
 8002820:	621a      	str	r2, [r3, #32]
  CPAL_DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8002822:	4b20      	ldr	r3, [pc, #128]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 8002824:	2200      	movs	r2, #0
 8002826:	625a      	str	r2, [r3, #36]	; 0x24
  CPAL_DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8002828:	4b1e      	ldr	r3, [pc, #120]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 800282a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800282e:	629a      	str	r2, [r3, #40]	; 0x28
  CPAL_DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8002830:	4b1c      	ldr	r3, [pc, #112]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 8002832:	2200      	movs	r2, #0
 8002834:	62da      	str	r2, [r3, #44]	; 0x2c
  CPAL_DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 8002836:	4b1b      	ldr	r3, [pc, #108]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 8002838:	2200      	movs	r2, #0
 800283a:	631a      	str	r2, [r3, #48]	; 0x30
  CPAL_DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 800283c:	4b19      	ldr	r3, [pc, #100]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 800283e:	2200      	movs	r2, #0
 8002840:	635a      	str	r2, [r3, #52]	; 0x34
  CPAL_DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8002842:	4b18      	ldr	r3, [pc, #96]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 8002844:	2200      	movs	r2, #0
 8002846:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Select I2Cx DR Address register as DMA PeripheralBaseAddress */
  CPAL_DMA_InitStructure.DMA_PeripheralBaseAddr = CPAL_I2C_DR [Device];
 8002848:	79fb      	ldrb	r3, [r7, #7]
 800284a:	4a17      	ldr	r2, [pc, #92]	; (80028a8 <CPAL_I2C_HAL_DMAInit+0xd8>)
 800284c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002850:	4a14      	ldr	r2, [pc, #80]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 8002852:	6053      	str	r3, [r2, #4]
  
  /* If TX Direction (Transmission) selected */
  if ((Direction & CPAL_DIRECTION_TX) != 0)
 8002854:	79bb      	ldrb	r3, [r7, #6]
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	2b00      	cmp	r3, #0
 800285c:	d00a      	beq.n	8002874 <CPAL_I2C_HAL_DMAInit+0xa4>
  {         
    /* Select Memory to Peripheral transfer direction */
    CPAL_DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 800285e:	4b11      	ldr	r3, [pc, #68]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 8002860:	2240      	movs	r2, #64	; 0x40
 8002862:	60da      	str	r2, [r3, #12]
    
    /* Initialize I2Cx DMA Tx Stream */
    DMA_Init((DMA_Stream_TypeDef*)CPAL_I2C_DMA_TX_Stream[Device], &CPAL_DMA_InitStructure);   
 8002864:	79fb      	ldrb	r3, [r7, #7]
 8002866:	4a11      	ldr	r2, [pc, #68]	; (80028ac <CPAL_I2C_HAL_DMAInit+0xdc>)
 8002868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800286c:	490d      	ldr	r1, [pc, #52]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 800286e:	4618      	mov	r0, r3
 8002870:	f000 fbec 	bl	800304c <DMA_Init>
  }
  
  /* If RX Direction (Reception) selected */
  if ((Direction & CPAL_DIRECTION_RX ) != 0)
 8002874:	79bb      	ldrb	r3, [r7, #6]
 8002876:	f003 0302 	and.w	r3, r3, #2
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00a      	beq.n	8002894 <CPAL_I2C_HAL_DMAInit+0xc4>
  {  
    /* Select Peripheral to Memory transfer direction */
    CPAL_DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 800287e:	4b09      	ldr	r3, [pc, #36]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 8002880:	2200      	movs	r2, #0
 8002882:	60da      	str	r2, [r3, #12]
    
    /* Initialize I2Cx DMA Rx Stream */
    DMA_Init((DMA_Stream_TypeDef*)CPAL_I2C_DMA_RX_Stream[Device], &CPAL_DMA_InitStructure);   
 8002884:	79fb      	ldrb	r3, [r7, #7]
 8002886:	4a0a      	ldr	r2, [pc, #40]	; (80028b0 <CPAL_I2C_HAL_DMAInit+0xe0>)
 8002888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800288c:	4905      	ldr	r1, [pc, #20]	; (80028a4 <CPAL_I2C_HAL_DMAInit+0xd4>)
 800288e:	4618      	mov	r0, r3
 8002890:	f000 fbdc 	bl	800304c <DMA_Init>
  }
}
 8002894:	bf00      	nop
 8002896:	3708      	adds	r7, #8
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	080038b8 	.word	0x080038b8
 80028a0:	080038c4 	.word	0x080038c4
 80028a4:	200000e8 	.word	0x200000e8
 80028a8:	08003868 	.word	0x08003868
 80028ac:	20000090 	.word	0x20000090
 80028b0:	2000009c 	.word	0x2000009c

080028b4 <CPAL_I2C_HAL_DMATXConfig>:
  * @param  TXferStruct : DMA TX Transfer Parameters.
  * @param  Options :  Transfer Options.
  * @retval None. 
  */
void CPAL_I2C_HAL_DMATXConfig(CPAL_DevTypeDef Device, CPAL_TransferTypeDef* TxXferStruct, uint32_t Options )
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
 80028c0:	73fb      	strb	r3, [r7, #15]
  /* Set Channel */
  CPAL_DMA_InitStructure.DMA_Channel = CPAL_I2C_DMA_CHANNEL[Device];
 80028c2:	7bfb      	ldrb	r3, [r7, #15]
 80028c4:	4a17      	ldr	r2, [pc, #92]	; (8002924 <CPAL_I2C_HAL_DMATXConfig+0x70>)
 80028c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ca:	4a17      	ldr	r2, [pc, #92]	; (8002928 <CPAL_I2C_HAL_DMATXConfig+0x74>)
 80028cc:	6013      	str	r3, [r2, #0]
  
  /* Set Memory Base Address */
  CPAL_DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)(TxXferStruct->pbBuffer);
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	461a      	mov	r2, r3
 80028d4:	4b14      	ldr	r3, [pc, #80]	; (8002928 <CPAL_I2C_HAL_DMATXConfig+0x74>)
 80028d6:	609a      	str	r2, [r3, #8]
  
  /* Set number of data */
  CPAL_DMA_InitStructure.DMA_BufferSize = TxXferStruct->wNumData;
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	4a12      	ldr	r2, [pc, #72]	; (8002928 <CPAL_I2C_HAL_DMATXConfig+0x74>)
 80028de:	6113      	str	r3, [r2, #16]
  
  /* Select I2Cx DR Address register as DMA PeripheralBaseAddress */
  CPAL_DMA_InitStructure.DMA_PeripheralBaseAddr = CPAL_I2C_DR [Device];
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
 80028e2:	4a12      	ldr	r2, [pc, #72]	; (800292c <CPAL_I2C_HAL_DMATXConfig+0x78>)
 80028e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028e8:	4a0f      	ldr	r2, [pc, #60]	; (8002928 <CPAL_I2C_HAL_DMATXConfig+0x74>)
 80028ea:	6053      	str	r3, [r2, #4]
  
  /* If TX DMA Circular Mode Option Bit Selected */
  if ((Options & CPAL_OPT_DMATX_CIRCULAR) != 0)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d004      	beq.n	8002900 <CPAL_I2C_HAL_DMATXConfig+0x4c>
  {
    /* Select DMA Circular Mode */  
    CPAL_DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 80028f6:	4b0c      	ldr	r3, [pc, #48]	; (8002928 <CPAL_I2C_HAL_DMATXConfig+0x74>)
 80028f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028fc:	625a      	str	r2, [r3, #36]	; 0x24
 80028fe:	e002      	b.n	8002906 <CPAL_I2C_HAL_DMATXConfig+0x52>
  
  /* If TX DMA Circular Mode Option Bit not selected */
  else 
  {
    /* Select DMA Normal Mode */
    CPAL_DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8002900:	4b09      	ldr	r3, [pc, #36]	; (8002928 <CPAL_I2C_HAL_DMATXConfig+0x74>)
 8002902:	2200      	movs	r2, #0
 8002904:	625a      	str	r2, [r3, #36]	; 0x24
  } 
  
  /* Select Peripheral to Memory transfer direction */
  CPAL_DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8002906:	4b08      	ldr	r3, [pc, #32]	; (8002928 <CPAL_I2C_HAL_DMATXConfig+0x74>)
 8002908:	2240      	movs	r2, #64	; 0x40
 800290a:	60da      	str	r2, [r3, #12]
  
  /* Initialize I2Cx DMA Tx Stream */
  DMA_Init((DMA_Stream_TypeDef*)CPAL_I2C_DMA_TX_Stream[Device], &CPAL_DMA_InitStructure);   
 800290c:	7bfb      	ldrb	r3, [r7, #15]
 800290e:	4a08      	ldr	r2, [pc, #32]	; (8002930 <CPAL_I2C_HAL_DMATXConfig+0x7c>)
 8002910:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002914:	4904      	ldr	r1, [pc, #16]	; (8002928 <CPAL_I2C_HAL_DMATXConfig+0x74>)
 8002916:	4618      	mov	r0, r3
 8002918:	f000 fb98 	bl	800304c <DMA_Init>
}
 800291c:	bf00      	nop
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	080038c4 	.word	0x080038c4
 8002928:	200000e8 	.word	0x200000e8
 800292c:	08003868 	.word	0x08003868
 8002930:	20000090 	.word	0x20000090

08002934 <CPAL_I2C_HAL_DMARXConfig>:
  * @param  RXferStruct : DMA RX Transfer Parameters.
  * @param  Options :  Transfer Options.
  * @retval None. 
  */
void CPAL_I2C_HAL_DMARXConfig(CPAL_DevTypeDef Device, CPAL_TransferTypeDef* RxXferStruct, uint32_t Options )
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b084      	sub	sp, #16
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
 8002940:	73fb      	strb	r3, [r7, #15]
  /* Set Channel */
  CPAL_DMA_InitStructure.DMA_Channel = CPAL_I2C_DMA_CHANNEL[Device];
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	4a17      	ldr	r2, [pc, #92]	; (80029a4 <CPAL_I2C_HAL_DMARXConfig+0x70>)
 8002946:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800294a:	4a17      	ldr	r2, [pc, #92]	; (80029a8 <CPAL_I2C_HAL_DMARXConfig+0x74>)
 800294c:	6013      	str	r3, [r2, #0]
  
  /* Set Memory Base Address */
  CPAL_DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)(RxXferStruct->pbBuffer);
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	461a      	mov	r2, r3
 8002954:	4b14      	ldr	r3, [pc, #80]	; (80029a8 <CPAL_I2C_HAL_DMARXConfig+0x74>)
 8002956:	609a      	str	r2, [r3, #8]
  
  /* Set number of data */
  CPAL_DMA_InitStructure.DMA_BufferSize = RxXferStruct->wNumData;
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	4a12      	ldr	r2, [pc, #72]	; (80029a8 <CPAL_I2C_HAL_DMARXConfig+0x74>)
 800295e:	6113      	str	r3, [r2, #16]
  
  /* Select I2Cx DR Address register as DMA PeripheralBaseAddress */
  CPAL_DMA_InitStructure.DMA_PeripheralBaseAddr = CPAL_I2C_DR [Device];
 8002960:	7bfb      	ldrb	r3, [r7, #15]
 8002962:	4a12      	ldr	r2, [pc, #72]	; (80029ac <CPAL_I2C_HAL_DMARXConfig+0x78>)
 8002964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002968:	4a0f      	ldr	r2, [pc, #60]	; (80029a8 <CPAL_I2C_HAL_DMARXConfig+0x74>)
 800296a:	6053      	str	r3, [r2, #4]
  
  /* If RX DMA Circular Mode Option Bit Selected */
  if ((Options & CPAL_OPT_DMARX_CIRCULAR) != 0)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d004      	beq.n	8002980 <CPAL_I2C_HAL_DMARXConfig+0x4c>
  {
    /* Select DMA Circular Mode */  
    CPAL_DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 8002976:	4b0c      	ldr	r3, [pc, #48]	; (80029a8 <CPAL_I2C_HAL_DMARXConfig+0x74>)
 8002978:	f44f 7280 	mov.w	r2, #256	; 0x100
 800297c:	625a      	str	r2, [r3, #36]	; 0x24
 800297e:	e002      	b.n	8002986 <CPAL_I2C_HAL_DMARXConfig+0x52>
  }  
  /* If RX DMA Circular Mode Option Bit not selected */
  else 
  {
    /* Select DMA Normal Mode */
    CPAL_DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8002980:	4b09      	ldr	r3, [pc, #36]	; (80029a8 <CPAL_I2C_HAL_DMARXConfig+0x74>)
 8002982:	2200      	movs	r2, #0
 8002984:	625a      	str	r2, [r3, #36]	; 0x24
  } 
  
  /* Select Peripheral to Memory transfer direction */
  CPAL_DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 8002986:	4b08      	ldr	r3, [pc, #32]	; (80029a8 <CPAL_I2C_HAL_DMARXConfig+0x74>)
 8002988:	2200      	movs	r2, #0
 800298a:	60da      	str	r2, [r3, #12]
  
  /* Initialize I2Cx DMA Rx Stream */
  DMA_Init((DMA_Stream_TypeDef*)CPAL_I2C_DMA_RX_Stream[Device], &CPAL_DMA_InitStructure);   
 800298c:	7bfb      	ldrb	r3, [r7, #15]
 800298e:	4a08      	ldr	r2, [pc, #32]	; (80029b0 <CPAL_I2C_HAL_DMARXConfig+0x7c>)
 8002990:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002994:	4904      	ldr	r1, [pc, #16]	; (80029a8 <CPAL_I2C_HAL_DMARXConfig+0x74>)
 8002996:	4618      	mov	r0, r3
 8002998:	f000 fb58 	bl	800304c <DMA_Init>
}
 800299c:	bf00      	nop
 800299e:	3710      	adds	r7, #16
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	080038c4 	.word	0x080038c4
 80029a8:	200000e8 	.word	0x200000e8
 80029ac:	08003868 	.word	0x08003868
 80029b0:	2000009c 	.word	0x2000009c

080029b4 <CPAL_I2C_HAL_DMADeInit>:
  * @param  Device : I2C Device instance.
  * @param  Direction : Transfer direction.
  * @retval None. 
  */
void CPAL_I2C_HAL_DMADeInit(CPAL_DevTypeDef Device, CPAL_DirectionTypeDef Direction)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	4603      	mov	r3, r0
 80029bc:	460a      	mov	r2, r1
 80029be:	71fb      	strb	r3, [r7, #7]
 80029c0:	4613      	mov	r3, r2
 80029c2:	71bb      	strb	r3, [r7, #6]
  /* If TX Direction (Transmission) selected */
  if ((Direction & CPAL_DIRECTION_TX) != 0)
 80029c4:	79bb      	ldrb	r3, [r7, #6]
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d006      	beq.n	80029dc <CPAL_I2C_HAL_DMADeInit+0x28>
  {
    /* Deinitialize I2Cx DMA Tx Stream */
    DMA_DeInit((DMA_Stream_TypeDef*)CPAL_I2C_DMA_TX_Stream[Device]);  
 80029ce:	79fb      	ldrb	r3, [r7, #7]
 80029d0:	4a0a      	ldr	r2, [pc, #40]	; (80029fc <CPAL_I2C_HAL_DMADeInit+0x48>)
 80029d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d6:	4618      	mov	r0, r3
 80029d8:	f000 fa64 	bl	8002ea4 <DMA_DeInit>
  }
  
  /* If RX Direction (Reception) selected */
  if ((Direction & CPAL_DIRECTION_RX) != 0)
 80029dc:	79bb      	ldrb	r3, [r7, #6]
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d006      	beq.n	80029f4 <CPAL_I2C_HAL_DMADeInit+0x40>
  {
    /* Deinitialize I2Cx DMA Rx Stream */
    DMA_DeInit((DMA_Stream_TypeDef*)CPAL_I2C_DMA_RX_Stream[Device]);  
 80029e6:	79fb      	ldrb	r3, [r7, #7]
 80029e8:	4a05      	ldr	r2, [pc, #20]	; (8002a00 <CPAL_I2C_HAL_DMADeInit+0x4c>)
 80029ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f000 fa58 	bl	8002ea4 <DMA_DeInit>
  }  
}  
 80029f4:	bf00      	nop
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	20000090 	.word	0x20000090
 8002a00:	2000009c 	.word	0x2000009c

08002a04 <CPAL_I2C_HAL_ITInit>:
  * @param  Device : I2C Device instance.
  * @param  Options : I2C Transfer Options.
  * @retval None. 
  */
void CPAL_I2C_HAL_ITInit(CPAL_DevTypeDef Device, uint32_t Options, CPAL_DirectionTypeDef Direction, CPAL_ProgModelTypeDef ProgModel)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6039      	str	r1, [r7, #0]
 8002a0c:	4611      	mov	r1, r2
 8002a0e:	461a      	mov	r2, r3
 8002a10:	4603      	mov	r3, r0
 8002a12:	71fb      	strb	r3, [r7, #7]
 8002a14:	460b      	mov	r3, r1
 8002a16:	71bb      	strb	r3, [r7, #6]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	717b      	strb	r3, [r7, #5]
  NVIC_InitTypeDef NVIC_InitStructure; 
  
  /* Configure NVIC priority Group */ 
  CPAL_HAL_NVICInit();
 8002a1c:	f7fd fbd4 	bl	80001c8 <CPAL_HAL_NVICInit>
  
  /* Enable the IRQ channel */
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002a20:	2301      	movs	r3, #1
 8002a22:	73fb      	strb	r3, [r7, #15]
  
  /* Configure NVIC for I2Cx EVT Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = CPAL_I2C_IT_EVT_IRQn [Device] ;
 8002a24:	79fb      	ldrb	r3, [r7, #7]
 8002a26:	4a5e      	ldr	r2, [pc, #376]	; (8002ba0 <CPAL_I2C_HAL_ITInit+0x19c>)
 8002a28:	56d3      	ldrsb	r3, [r2, r3]
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	733b      	strb	r3, [r7, #12]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = I2C_IT_EVT_PREPRIO[Device];
 8002a2e:	79fb      	ldrb	r3, [r7, #7]
 8002a30:	4a5c      	ldr	r2, [pc, #368]	; (8002ba4 <CPAL_I2C_HAL_ITInit+0x1a0>)
 8002a32:	5cd3      	ldrb	r3, [r2, r3]
 8002a34:	737b      	strb	r3, [r7, #13]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = I2C_IT_EVT_SUBPRIO[Device];
 8002a36:	79fb      	ldrb	r3, [r7, #7]
 8002a38:	4a5b      	ldr	r2, [pc, #364]	; (8002ba8 <CPAL_I2C_HAL_ITInit+0x1a4>)
 8002a3a:	5cd3      	ldrb	r3, [r2, r3]
 8002a3c:	73bb      	strb	r3, [r7, #14]
  NVIC_Init(&NVIC_InitStructure);
 8002a3e:	f107 030c 	add.w	r3, r7, #12
 8002a42:	4618      	mov	r0, r3
 8002a44:	f000 f9cc 	bl	8002de0 <NVIC_Init>
  
  /* If I2C ERR Interrupt Option Bit not selected */ 
  if ((Options & CPAL_OPT_I2C_ERRIT_DISABLE) == 0)    
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d11f      	bne.n	8002a92 <CPAL_I2C_HAL_ITInit+0x8e>
  {
    /* Configure NVIC for I2Cx ERR Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = CPAL_I2C_IT_ERR_IRQn [Device] ;
 8002a52:	79fb      	ldrb	r3, [r7, #7]
 8002a54:	4a55      	ldr	r2, [pc, #340]	; (8002bac <CPAL_I2C_HAL_ITInit+0x1a8>)
 8002a56:	56d3      	ldrsb	r3, [r2, r3]
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	733b      	strb	r3, [r7, #12]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = I2C_IT_ERR_PREPRIO[Device];
 8002a5c:	79fb      	ldrb	r3, [r7, #7]
 8002a5e:	4a54      	ldr	r2, [pc, #336]	; (8002bb0 <CPAL_I2C_HAL_ITInit+0x1ac>)
 8002a60:	5cd3      	ldrb	r3, [r2, r3]
 8002a62:	737b      	strb	r3, [r7, #13]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = I2C_IT_ERR_SUBPRIO[Device];
 8002a64:	79fb      	ldrb	r3, [r7, #7]
 8002a66:	4a53      	ldr	r2, [pc, #332]	; (8002bb4 <CPAL_I2C_HAL_ITInit+0x1b0>)
 8002a68:	5cd3      	ldrb	r3, [r2, r3]
 8002a6a:	73bb      	strb	r3, [r7, #14]
    NVIC_Init(&NVIC_InitStructure);
 8002a6c:	f107 030c 	add.w	r3, r7, #12
 8002a70:	4618      	mov	r0, r3
 8002a72:	f000 f9b5 	bl	8002de0 <NVIC_Init>
    
    /* Enable I2C Error Interrupts */
    __CPAL_I2C_HAL_ENABLE_ERRIT(Device);
 8002a76:	79fb      	ldrb	r3, [r7, #7]
 8002a78:	4a4f      	ldr	r2, [pc, #316]	; (8002bb8 <CPAL_I2C_HAL_ITInit+0x1b4>)
 8002a7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a7e:	889b      	ldrh	r3, [r3, #4]
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	79fb      	ldrb	r3, [r7, #7]
 8002a84:	494c      	ldr	r1, [pc, #304]	; (8002bb8 <CPAL_I2C_HAL_ITInit+0x1b4>)
 8002a86:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002a8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a8e:	b292      	uxth	r2, r2
 8002a90:	809a      	strh	r2, [r3, #4]
  }
  
#ifdef CPAL_I2C_DMA_PROGMODEL
  if (ProgModel == CPAL_PROGMODEL_DMA)
 8002a92:	797b      	ldrb	r3, [r7, #5]
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d17f      	bne.n	8002b98 <CPAL_I2C_HAL_ITInit+0x194>
  {
    if ( (Direction & CPAL_DIRECTION_TX) != 0)
 8002a98:	79bb      	ldrb	r3, [r7, #6]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d03a      	beq.n	8002b18 <CPAL_I2C_HAL_ITInit+0x114>
    {   
      /* Configure NVIC for DMA TX channel interrupt */
      NVIC_InitStructure.NVIC_IRQChannel = CPAL_I2C_DMA_TX_IRQn [Device] ;
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
 8002aa4:	4a45      	ldr	r2, [pc, #276]	; (8002bbc <CPAL_I2C_HAL_ITInit+0x1b8>)
 8002aa6:	56d3      	ldrsb	r3, [r2, r3]
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	733b      	strb	r3, [r7, #12]
      NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = I2C_IT_DMATX_PREPRIO[Device];
 8002aac:	79fb      	ldrb	r3, [r7, #7]
 8002aae:	4a44      	ldr	r2, [pc, #272]	; (8002bc0 <CPAL_I2C_HAL_ITInit+0x1bc>)
 8002ab0:	5cd3      	ldrb	r3, [r2, r3]
 8002ab2:	737b      	strb	r3, [r7, #13]
      NVIC_InitStructure.NVIC_IRQChannelSubPriority = I2C_IT_DMATX_SUBPRIO[Device];
 8002ab4:	79fb      	ldrb	r3, [r7, #7]
 8002ab6:	4a43      	ldr	r2, [pc, #268]	; (8002bc4 <CPAL_I2C_HAL_ITInit+0x1c0>)
 8002ab8:	5cd3      	ldrb	r3, [r2, r3]
 8002aba:	73bb      	strb	r3, [r7, #14]
      NVIC_Init(&NVIC_InitStructure);
 8002abc:	f107 030c 	add.w	r3, r7, #12
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f000 f98d 	bl	8002de0 <NVIC_Init>
      


      /* Enable DMA TX Channel TCIT  */
      __I2C_HAL_ENABLE_DMATX_TCIT(Device);
 8002ac6:	79fb      	ldrb	r3, [r7, #7]
 8002ac8:	4a3f      	ldr	r2, [pc, #252]	; (8002bc8 <CPAL_I2C_HAL_ITInit+0x1c4>)
 8002aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	79fb      	ldrb	r3, [r7, #7]
 8002ad2:	493d      	ldr	r1, [pc, #244]	; (8002bc8 <CPAL_I2C_HAL_ITInit+0x1c4>)
 8002ad4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ad8:	f042 0210 	orr.w	r2, r2, #16
 8002adc:	601a      	str	r2, [r3, #0]




      /* Enable DMA TX Channel TEIT  */    
      __I2C_HAL_ENABLE_DMATX_TEIT(Device); 
 8002ade:	79fb      	ldrb	r3, [r7, #7]
 8002ae0:	4a39      	ldr	r2, [pc, #228]	; (8002bc8 <CPAL_I2C_HAL_ITInit+0x1c4>)
 8002ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	79fb      	ldrb	r3, [r7, #7]
 8002aea:	4937      	ldr	r1, [pc, #220]	; (8002bc8 <CPAL_I2C_HAL_ITInit+0x1c4>)
 8002aec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002af0:	f042 0204 	orr.w	r2, r2, #4
 8002af4:	601a      	str	r2, [r3, #0]
      
      /* If DMA TX HT interrupt Option Bits Selected */
      if ((Options & CPAL_OPT_DMATX_HTIT) != 0)
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d00b      	beq.n	8002b18 <CPAL_I2C_HAL_ITInit+0x114>
      {
        /* Enable DMA TX Channel HTIT  */    
        __I2C_HAL_ENABLE_DMATX_HTIT(Device);
 8002b00:	79fb      	ldrb	r3, [r7, #7]
 8002b02:	4a31      	ldr	r2, [pc, #196]	; (8002bc8 <CPAL_I2C_HAL_ITInit+0x1c4>)
 8002b04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	492e      	ldr	r1, [pc, #184]	; (8002bc8 <CPAL_I2C_HAL_ITInit+0x1c4>)
 8002b0e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002b12:	f042 0208 	orr.w	r2, r2, #8
 8002b16:	601a      	str	r2, [r3, #0]




    
    if ((Direction & CPAL_DIRECTION_RX) != 0)
 8002b18:	79bb      	ldrb	r3, [r7, #6]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d03a      	beq.n	8002b98 <CPAL_I2C_HAL_ITInit+0x194>

    {
      /* Configure NVIC for DMA RX channel interrupt */
      NVIC_InitStructure.NVIC_IRQChannel = CPAL_I2C_DMA_RX_IRQn [Device] ;
 8002b22:	79fb      	ldrb	r3, [r7, #7]
 8002b24:	4a29      	ldr	r2, [pc, #164]	; (8002bcc <CPAL_I2C_HAL_ITInit+0x1c8>)
 8002b26:	56d3      	ldrsb	r3, [r2, r3]
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	733b      	strb	r3, [r7, #12]
      NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = I2C_IT_DMARX_PREPRIO[Device];
 8002b2c:	79fb      	ldrb	r3, [r7, #7]
 8002b2e:	4a28      	ldr	r2, [pc, #160]	; (8002bd0 <CPAL_I2C_HAL_ITInit+0x1cc>)
 8002b30:	5cd3      	ldrb	r3, [r2, r3]
 8002b32:	737b      	strb	r3, [r7, #13]
      NVIC_InitStructure.NVIC_IRQChannelSubPriority = I2C_IT_DMARX_SUBPRIO[Device];
 8002b34:	79fb      	ldrb	r3, [r7, #7]
 8002b36:	4a27      	ldr	r2, [pc, #156]	; (8002bd4 <CPAL_I2C_HAL_ITInit+0x1d0>)
 8002b38:	5cd3      	ldrb	r3, [r2, r3]
 8002b3a:	73bb      	strb	r3, [r7, #14]
      NVIC_Init(&NVIC_InitStructure);
 8002b3c:	f107 030c 	add.w	r3, r7, #12
 8002b40:	4618      	mov	r0, r3
 8002b42:	f000 f94d 	bl	8002de0 <NVIC_Init>
      
      /* Enable DMA RX Channel TCIT  */
      __I2C_HAL_ENABLE_DMARX_TCIT(Device);  
 8002b46:	79fb      	ldrb	r3, [r7, #7]
 8002b48:	4a23      	ldr	r2, [pc, #140]	; (8002bd8 <CPAL_I2C_HAL_ITInit+0x1d4>)
 8002b4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	79fb      	ldrb	r3, [r7, #7]
 8002b52:	4921      	ldr	r1, [pc, #132]	; (8002bd8 <CPAL_I2C_HAL_ITInit+0x1d4>)
 8002b54:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002b58:	f042 0210 	orr.w	r2, r2, #16
 8002b5c:	601a      	str	r2, [r3, #0]




      /* Enable DMA RX Channel TEIT  */
      __I2C_HAL_ENABLE_DMARX_TEIT(Device); 
 8002b5e:	79fb      	ldrb	r3, [r7, #7]
 8002b60:	4a1d      	ldr	r2, [pc, #116]	; (8002bd8 <CPAL_I2C_HAL_ITInit+0x1d4>)
 8002b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	79fb      	ldrb	r3, [r7, #7]
 8002b6a:	491b      	ldr	r1, [pc, #108]	; (8002bd8 <CPAL_I2C_HAL_ITInit+0x1d4>)
 8002b6c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002b70:	f042 0204 	orr.w	r2, r2, #4
 8002b74:	601a      	str	r2, [r3, #0]
      
      /* If DMA RX HT interrupt Option Bits Selected */
      if ((Options & CPAL_OPT_DMARX_HTIT) != 0)
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d00b      	beq.n	8002b98 <CPAL_I2C_HAL_ITInit+0x194>
      {
        /* Enable DMA RX Channel HTIT  */    
        __I2C_HAL_ENABLE_DMARX_HTIT(Device);  
 8002b80:	79fb      	ldrb	r3, [r7, #7]
 8002b82:	4a15      	ldr	r2, [pc, #84]	; (8002bd8 <CPAL_I2C_HAL_ITInit+0x1d4>)
 8002b84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	79fb      	ldrb	r3, [r7, #7]
 8002b8c:	4912      	ldr	r1, [pc, #72]	; (8002bd8 <CPAL_I2C_HAL_ITInit+0x1d4>)
 8002b8e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002b92:	f042 0208 	orr.w	r2, r2, #8
 8002b96:	601a      	str	r2, [r3, #0]
      }
    }
  }
#endif /* CPAL_I2C_DMA_PROGMODEL */ 
  
}
 8002b98:	bf00      	nop
 8002b9a:	3710      	adds	r7, #16
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	080038d8 	.word	0x080038d8
 8002ba4:	080038e0 	.word	0x080038e0
 8002ba8:	080038e4 	.word	0x080038e4
 8002bac:	080038dc 	.word	0x080038dc
 8002bb0:	080038e8 	.word	0x080038e8
 8002bb4:	080038ec 	.word	0x080038ec
 8002bb8:	2000006c 	.word	0x2000006c
 8002bbc:	080038d0 	.word	0x080038d0
 8002bc0:	080038f0 	.word	0x080038f0
 8002bc4:	080038f4 	.word	0x080038f4
 8002bc8:	20000090 	.word	0x20000090
 8002bcc:	080038d4 	.word	0x080038d4
 8002bd0:	080038f8 	.word	0x080038f8
 8002bd4:	080038fc 	.word	0x080038fc
 8002bd8:	2000009c 	.word	0x2000009c

08002bdc <I2C1_EV_IRQHandler>:
  * @brief  This function handles I2C1 interrupt request.
  * @param  None. 
  * @retval CPAL_PASS. 
  */
uint32_t I2C1_EV_IRQHandler(void)
{  
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* Call the Common Event handler function */
  return CPAL_I2C_EV_IRQHandler(&I2C1_DevStructure);
 8002be0:	4802      	ldr	r0, [pc, #8]	; (8002bec <I2C1_EV_IRQHandler+0x10>)
 8002be2:	f7fd ff0d 	bl	8000a00 <CPAL_I2C_EV_IRQHandler>
 8002be6:	4603      	mov	r3, r0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	2000000c 	.word	0x2000000c

08002bf0 <I2C1_ER_IRQHandler>:
  * @brief  This function handles I2C1 Errors interrupt.
  * @param  None. 
  * @retval CPAL_PASS. 
  */
uint32_t I2C1_ER_IRQHandler(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  CPAL_LOG("\n\r\n\rLOG <I2C1_ER_IRQHandler> : I2C1 Device Error IT ");
  
  /* Call the Common Error handler function */
  CPAL_I2C_ER_IRQHandler(&I2C1_DevStructure);
 8002bf4:	4802      	ldr	r0, [pc, #8]	; (8002c00 <I2C1_ER_IRQHandler+0x10>)
 8002bf6:	f7fd ff91 	bl	8000b1c <CPAL_I2C_ER_IRQHandler>
  
  return CPAL_PASS;  
 8002bfa:	2300      	movs	r3, #0
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	2000000c 	.word	0x2000000c

08002c04 <DMA1_Stream6_IRQHandler>:
  * @brief  This function handles I2C1 TX DMA interrupt request.
  * @param  None. 
  * @retval CPAL_PASS. 
  */
uint32_t CPAL_I2C1_DMA_TX_IRQHandler(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* Call the Common DMA TX handler function */
  return CPAL_I2C_DMA_TX_IRQHandler(&I2C1_DevStructure);
 8002c08:	4802      	ldr	r0, [pc, #8]	; (8002c14 <DMA1_Stream6_IRQHandler+0x10>)
 8002c0a:	f7fe f87d 	bl	8000d08 <CPAL_I2C_DMA_TX_IRQHandler>
 8002c0e:	4603      	mov	r3, r0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	2000000c 	.word	0x2000000c

08002c18 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles I2C1 RX DMA interrupt request.
  * @param  None. 
  * @retval CPAL_PASS. 
  */
uint32_t CPAL_I2C1_DMA_RX_IRQHandler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  /* Call the Common DMA RX handler function */
  return CPAL_I2C_DMA_RX_IRQHandler(&I2C1_DevStructure);
 8002c1c:	4802      	ldr	r0, [pc, #8]	; (8002c28 <DMA1_Stream0_IRQHandler+0x10>)
 8002c1e:	f7fe fa97 	bl	8001150 <CPAL_I2C_DMA_RX_IRQHandler>
 8002c22:	4603      	mov	r3, r0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	2000000c 	.word	0x2000000c

08002c2c <I2C2_EV_IRQHandler>:
  * @brief  This function handles I2C2 interrupt request.
  * @param  None. 
  * @retval CPAL_PASS. 
  */
uint32_t I2C2_EV_IRQHandler(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* Call the Common Event handler function */
  return CPAL_I2C_EV_IRQHandler(&I2C2_DevStructure); 
 8002c30:	4802      	ldr	r0, [pc, #8]	; (8002c3c <I2C2_EV_IRQHandler+0x10>)
 8002c32:	f7fd fee5 	bl	8000a00 <CPAL_I2C_EV_IRQHandler>
 8002c36:	4603      	mov	r3, r0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	2000002c 	.word	0x2000002c

08002c40 <I2C2_ER_IRQHandler>:
  * @brief  This function handles I2C2 Errors interrupt.
  * @param  None. 
  * @retval CPAL_PASS. 
  */
uint32_t I2C2_ER_IRQHandler(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  CPAL_LOG("\n\r\n\rLOG <I2C2_ER_IRQHandler> : I2C2 Device Error IT ");
  
  /* Call the Common Error handler function */
  CPAL_I2C_ER_IRQHandler(&I2C2_DevStructure);
 8002c44:	4802      	ldr	r0, [pc, #8]	; (8002c50 <I2C2_ER_IRQHandler+0x10>)
 8002c46:	f7fd ff69 	bl	8000b1c <CPAL_I2C_ER_IRQHandler>
  
  return CPAL_PASS;  
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	2000002c 	.word	0x2000002c

08002c54 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles I2C2 TX DMA interrupt request.
  * @param  None. 
  * @retval CPAL_PASS. 
  */
uint32_t CPAL_I2C2_DMA_TX_IRQHandler(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* Call the Common DMA TX handler function */
  return CPAL_I2C_DMA_TX_IRQHandler(&I2C2_DevStructure);
 8002c58:	4802      	ldr	r0, [pc, #8]	; (8002c64 <DMA1_Stream7_IRQHandler+0x10>)
 8002c5a:	f7fe f855 	bl	8000d08 <CPAL_I2C_DMA_TX_IRQHandler>
 8002c5e:	4603      	mov	r3, r0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	2000002c 	.word	0x2000002c

08002c68 <DMA1_Stream3_IRQHandler>:
  * @brief  This function handles I2C2 RX DMA interrupt request.
  * @param  None. 
  * @retval CPAL_PASS. 
  */
uint32_t CPAL_I2C2_DMA_RX_IRQHandler(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* Call the Common DMA RX handler function */
  return CPAL_I2C_DMA_RX_IRQHandler(&I2C2_DevStructure);
 8002c6c:	4802      	ldr	r0, [pc, #8]	; (8002c78 <DMA1_Stream3_IRQHandler+0x10>)
 8002c6e:	f7fe fa6f 	bl	8001150 <CPAL_I2C_DMA_RX_IRQHandler>
 8002c72:	4603      	mov	r3, r0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	2000002c 	.word	0x2000002c

08002c7c <I2C3_EV_IRQHandler>:
  * @brief  This function handles I2C3 interrupt request.
  * @param  None. 
  * @retval CPAL_PASS. 
  */
uint32_t I2C3_EV_IRQHandler(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* Call the Common Event handler function */
  return CPAL_I2C_EV_IRQHandler(&I2C3_DevStructure); 
 8002c80:	4802      	ldr	r0, [pc, #8]	; (8002c8c <I2C3_EV_IRQHandler+0x10>)
 8002c82:	f7fd febd 	bl	8000a00 <CPAL_I2C_EV_IRQHandler>
 8002c86:	4603      	mov	r3, r0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	2000004c 	.word	0x2000004c

08002c90 <I2C3_ER_IRQHandler>:
  * @brief  This function handles I2C3 Errors interrupt.
  * @param  None. 
  * @retval CPAL_PASS. 
  */
uint32_t I2C3_ER_IRQHandler(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
  CPAL_LOG("\n\r\n\rLOG <I2C3_ER_IRQHandler> : I2C3 Device Error IT ");
  
  /* Call the Common Error handler function */
  CPAL_I2C_ER_IRQHandler(&I2C3_DevStructure);
 8002c94:	4802      	ldr	r0, [pc, #8]	; (8002ca0 <I2C3_ER_IRQHandler+0x10>)
 8002c96:	f7fd ff41 	bl	8000b1c <CPAL_I2C_ER_IRQHandler>
  
  return CPAL_PASS;  
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	2000004c 	.word	0x2000004c

08002ca4 <DMA1_Stream4_IRQHandler>:
  * @brief  This function handles I2C3 TX DMA interrupt request.
  * @param  None. 
  * @retval CPAL_PASS. 
  */
uint32_t CPAL_I2C3_DMA_TX_IRQHandler(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
  /* Call the Common DMA TX handler function */
  return CPAL_I2C_DMA_TX_IRQHandler(&I2C3_DevStructure);
 8002ca8:	4802      	ldr	r0, [pc, #8]	; (8002cb4 <DMA1_Stream4_IRQHandler+0x10>)
 8002caa:	f7fe f82d 	bl	8000d08 <CPAL_I2C_DMA_TX_IRQHandler>
 8002cae:	4603      	mov	r3, r0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	2000004c 	.word	0x2000004c

08002cb8 <DMA1_Stream2_IRQHandler>:
  * @brief  This function handles I2C3 RX DMA interrupt request.
  * @param  None. 
  * @retval CPAL_PASS. 
  */
uint32_t CPAL_I2C3_DMA_RX_IRQHandler(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* Call the Common DMA RX handler function */
  return CPAL_I2C_DMA_RX_IRQHandler(&I2C3_DevStructure);
 8002cbc:	4802      	ldr	r0, [pc, #8]	; (8002cc8 <DMA1_Stream2_IRQHandler+0x10>)
 8002cbe:	f7fe fa47 	bl	8001150 <CPAL_I2C_DMA_RX_IRQHandler>
 8002cc2:	4603      	mov	r3, r0
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	2000004c 	.word	0x2000004c

08002ccc <CPAL_TIMEOUT_UserCallback>:
  * @brief  User callback that manages the Timeout error.
  * @param  pDevInitStruct .
  * @retval None.
  */
uint32_t CPAL_TIMEOUT_UserCallback(CPAL_InitTypeDef* pDevInitStruct)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 
  return CPAL_PASS;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
	...

08002ce4 <main>:
#include "cpal_i2c.h"
CPAL_TransferTypeDef RX,TX;
uint8_t pBuf_RX, pBuf_TX=0x90,y1=0x00,y2=0x00;
int main(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
RX.pbBuffer=&pBuf_RX;
 8002cea:	4b2a      	ldr	r3, [pc, #168]	; (8002d94 <main+0xb0>)
 8002cec:	4a2a      	ldr	r2, [pc, #168]	; (8002d98 <main+0xb4>)
 8002cee:	601a      	str	r2, [r3, #0]
RX.wNumData=3u;
 8002cf0:	4b28      	ldr	r3, [pc, #160]	; (8002d94 <main+0xb0>)
 8002cf2:	2203      	movs	r2, #3
 8002cf4:	605a      	str	r2, [r3, #4]
RX.wAddr1=0xD0;
 8002cf6:	4b27      	ldr	r3, [pc, #156]	; (8002d94 <main+0xb0>)
 8002cf8:	22d0      	movs	r2, #208	; 0xd0
 8002cfa:	609a      	str	r2, [r3, #8]
RX.wAddr2=0x90;
 8002cfc:	4b25      	ldr	r3, [pc, #148]	; (8002d94 <main+0xb0>)
 8002cfe:	2290      	movs	r2, #144	; 0x90
 8002d00:	60da      	str	r2, [r3, #12]

TX.pbBuffer=&pBuf_TX;
 8002d02:	4b26      	ldr	r3, [pc, #152]	; (8002d9c <main+0xb8>)
 8002d04:	4a26      	ldr	r2, [pc, #152]	; (8002da0 <main+0xbc>)
 8002d06:	601a      	str	r2, [r3, #0]
TX.wNumData=3u;
 8002d08:	4b24      	ldr	r3, [pc, #144]	; (8002d9c <main+0xb8>)
 8002d0a:	2203      	movs	r2, #3
 8002d0c:	605a      	str	r2, [r3, #4]
TX.wAddr1=0xD0;
 8002d0e:	4b23      	ldr	r3, [pc, #140]	; (8002d9c <main+0xb8>)
 8002d10:	22d0      	movs	r2, #208	; 0xd0
 8002d12:	609a      	str	r2, [r3, #8]
TX.wAddr2=0x90;
 8002d14:	4b21      	ldr	r3, [pc, #132]	; (8002d9c <main+0xb8>)
 8002d16:	2290      	movs	r2, #144	; 0x90
 8002d18:	60da      	str	r2, [r3, #12]


I2C_InitTypeDef I2C_InitStruct;


I2C_InitStruct.I2C_ClockSpeed=400000;
 8002d1a:	4b22      	ldr	r3, [pc, #136]	; (8002da4 <main+0xc0>)
 8002d1c:	603b      	str	r3, [r7, #0]
I2C_InitStruct.I2C_Ack=I2C_Ack_Enable;
 8002d1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d22:	817b      	strh	r3, [r7, #10]
I2C_InitStruct.I2C_AcknowledgedAddress=I2C_AcknowledgedAddress_7bit;
 8002d24:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d28:	81bb      	strh	r3, [r7, #12]
I2C_InitStruct.I2C_DutyCycle=I2C_DutyCycle_2;
 8002d2a:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8002d2e:	80fb      	strh	r3, [r7, #6]
I2C_InitStruct.I2C_Mode=I2C_Mode_I2C;
 8002d30:	2300      	movs	r3, #0
 8002d32:	80bb      	strh	r3, [r7, #4]
I2C_InitStruct.I2C_OwnAddress1=0;  //address of the master mcu
 8002d34:	2300      	movs	r3, #0
 8002d36:	813b      	strh	r3, [r7, #8]

I2C_Init(I2C1, &I2C_InitStruct);
 8002d38:	463b      	mov	r3, r7
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	481a      	ldr	r0, [pc, #104]	; (8002da8 <main+0xc4>)
 8002d3e:	f000 fab5 	bl	80032ac <I2C_Init>

//CPAL_InitTypeDef I2C1_DevStructure; //this is not necessary coz its already declared in cpal_i2c_hal_stm32f4xx.c file
I2C1_DevStructure.CPAL_Dev=CPAL_I2C1;
 8002d42:	4b1a      	ldr	r3, [pc, #104]	; (8002dac <main+0xc8>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	701a      	strb	r2, [r3, #0]
I2C1_DevStructure.CPAL_Direction=CPAL_DIRECTION_TXRX;
 8002d48:	4b18      	ldr	r3, [pc, #96]	; (8002dac <main+0xc8>)
 8002d4a:	2203      	movs	r2, #3
 8002d4c:	705a      	strb	r2, [r3, #1]
I2C1_DevStructure.CPAL_Mode=CPAL_MODE_MASTER;
 8002d4e:	4b17      	ldr	r3, [pc, #92]	; (8002dac <main+0xc8>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	709a      	strb	r2, [r3, #2]
I2C1_DevStructure.CPAL_ProgModel=CPAL_PROGMODEL_INTERRUPT;
 8002d54:	4b15      	ldr	r3, [pc, #84]	; (8002dac <main+0xc8>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	70da      	strb	r2, [r3, #3]
I2C1_DevStructure.CPAL_State=CPAL_STATE_READY;
 8002d5a:	4b14      	ldr	r3, [pc, #80]	; (8002dac <main+0xc8>)
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	731a      	strb	r2, [r3, #12]
I2C1_DevStructure.pCPAL_I2C_Struct= &I2C_InitStruct;
 8002d60:	4a12      	ldr	r2, [pc, #72]	; (8002dac <main+0xc8>)
 8002d62:	463b      	mov	r3, r7
 8002d64:	61d3      	str	r3, [r2, #28]
I2C1_DevStructure.pCPAL_TransferRx= &RX;
 8002d66:	4b11      	ldr	r3, [pc, #68]	; (8002dac <main+0xc8>)
 8002d68:	4a0a      	ldr	r2, [pc, #40]	; (8002d94 <main+0xb0>)
 8002d6a:	609a      	str	r2, [r3, #8]
I2C1_DevStructure.pCPAL_TransferTx=&TX;
 8002d6c:	4b0f      	ldr	r3, [pc, #60]	; (8002dac <main+0xc8>)
 8002d6e:	4a0b      	ldr	r2, [pc, #44]	; (8002d9c <main+0xb8>)
 8002d70:	605a      	str	r2, [r3, #4]
//I2C1_DevStructure.wCPAL_DevError=CPAL_I2C_ERR_NONE;
//I2C1_DevStructure.wCPAL_Options= ((uint32_t)0x00000000);
    //I2C1_DevStructure.wCPAL_Timeout=((uint32_t)CPAL_I2C_TIMEOUT_DEFAULT);


    CPAL_I2C_Init(&I2C1_DevStructure);
 8002d72:	480e      	ldr	r0, [pc, #56]	; (8002dac <main+0xc8>)
 8002d74:	f7fd fa7c 	bl	8000270 <CPAL_I2C_Init>

    //CPAL_I2C_Write(&I2C1_DevStructure);
    //for(int i=0;i<1000;i++);
    //CPAL_I2C_DeInit(&I2C1_DevStructure);
    y1=I2C1_DevStructure.CPAL_State;
 8002d78:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <main+0xc8>)
 8002d7a:	7b1b      	ldrb	r3, [r3, #12]
 8002d7c:	b2da      	uxtb	r2, r3
 8002d7e:	4b0c      	ldr	r3, [pc, #48]	; (8002db0 <main+0xcc>)
 8002d80:	701a      	strb	r2, [r3, #0]
    //I2C1_DevStructure.CPAL_State=CPAL_STATE_READY;
    //while(I2C1_DevStructure.CPAL_State!=CPAL_STATE_READY_TX);
    //I2C1_DevStructure.CPAL_State=CPAL_STATE_READY;

    CPAL_I2C_Read(&I2C1_DevStructure);
 8002d82:	480a      	ldr	r0, [pc, #40]	; (8002dac <main+0xc8>)
 8002d84:	f7fd fb82 	bl	800048c <CPAL_I2C_Read>
    y2=I2C1_DevStructure.CPAL_State;
 8002d88:	4b08      	ldr	r3, [pc, #32]	; (8002dac <main+0xc8>)
 8002d8a:	7b1b      	ldrb	r3, [r3, #12]
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	4b09      	ldr	r3, [pc, #36]	; (8002db4 <main+0xd0>)
 8002d90:	701a      	strb	r2, [r3, #0]
    //while(I2C1_DevStructure.CPAL_State!=CPAL_STATE_READY);
    //CPAL_I2C_Read(&I2C1_DevStructure);
    while(1);
 8002d92:	e7fe      	b.n	8002d92 <main+0xae>
 8002d94:	20000124 	.word	0x20000124
 8002d98:	20000144 	.word	0x20000144
 8002d9c:	20000134 	.word	0x20000134
 8002da0:	200000b4 	.word	0x200000b4
 8002da4:	00061a80 	.word	0x00061a80
 8002da8:	40005400 	.word	0x40005400
 8002dac:	2000000c 	.word	0x2000000c
 8002db0:	20000145 	.word	0x20000145
 8002db4:	20000146 	.word	0x20000146

08002db8 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8002dc0:	4a06      	ldr	r2, [pc, #24]	; (8002ddc <NVIC_PriorityGroupConfig+0x24>)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dcc:	60d3      	str	r3, [r2, #12]
}
 8002dce:	bf00      	nop
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	e000ed00 	.word	0xe000ed00

08002de0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8002de8:	2300      	movs	r3, #0
 8002dea:	73fb      	strb	r3, [r7, #15]
 8002dec:	2300      	movs	r3, #0
 8002dee:	73bb      	strb	r3, [r7, #14]
 8002df0:	230f      	movs	r3, #15
 8002df2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	78db      	ldrb	r3, [r3, #3]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d039      	beq.n	8002e70 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8002dfc:	4b27      	ldr	r3, [pc, #156]	; (8002e9c <NVIC_Init+0xbc>)
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	43db      	mvns	r3, r3
 8002e02:	0a1b      	lsrs	r3, r3, #8
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	f003 0307 	and.w	r3, r3, #7
 8002e0a:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8002e0c:	7bfb      	ldrb	r3, [r7, #15]
 8002e0e:	f1c3 0304 	rsb	r3, r3, #4
 8002e12:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8002e14:	7b7a      	ldrb	r2, [r7, #13]
 8002e16:	7bfb      	ldrb	r3, [r7, #15]
 8002e18:	fa42 f303 	asr.w	r3, r2, r3
 8002e1c:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	785b      	ldrb	r3, [r3, #1]
 8002e22:	461a      	mov	r2, r3
 8002e24:	7bbb      	ldrb	r3, [r7, #14]
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	789a      	ldrb	r2, [r3, #2]
 8002e30:	7b7b      	ldrb	r3, [r7, #13]
 8002e32:	4013      	ands	r3, r2
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	7bfb      	ldrb	r3, [r7, #15]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8002e3c:	7bfb      	ldrb	r3, [r7, #15]
 8002e3e:	011b      	lsls	r3, r3, #4
 8002e40:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8002e42:	4a17      	ldr	r2, [pc, #92]	; (8002ea0 <NVIC_Init+0xc0>)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	4413      	add	r3, r2
 8002e4a:	7bfa      	ldrb	r2, [r7, #15]
 8002e4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002e58:	4911      	ldr	r1, [pc, #68]	; (8002ea0 <NVIC_Init+0xc0>)
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	7812      	ldrb	r2, [r2, #0]
 8002e5e:	0952      	lsrs	r2, r2, #5
 8002e60:	b2d2      	uxtb	r2, r2
 8002e62:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002e64:	2201      	movs	r2, #1
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002e6a:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8002e6e:	e00f      	b.n	8002e90 <NVIC_Init+0xb0>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002e78:	4909      	ldr	r1, [pc, #36]	; (8002ea0 <NVIC_Init+0xc0>)
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	7812      	ldrb	r2, [r2, #0]
 8002e7e:	0952      	lsrs	r2, r2, #5
 8002e80:	b2d2      	uxtb	r2, r2
 8002e82:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8002e84:	2201      	movs	r2, #1
 8002e86:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002e88:	f100 0320 	add.w	r3, r0, #32
 8002e8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002e90:	bf00      	nop
 8002e92:	3714      	adds	r7, #20
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr
 8002e9c:	e000ed00 	.word	0xe000ed00
 8002ea0:	e000e100 	.word	0xe000e100

08002ea4 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f023 0201 	bic.w	r2, r3, #1
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2221      	movs	r2, #33	; 0x21
 8002eda:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	4a46      	ldr	r2, [pc, #280]	; (8002ff8 <DMA_DeInit+0x154>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d103      	bne.n	8002eec <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8002ee4:	4b45      	ldr	r3, [pc, #276]	; (8002ffc <DMA_DeInit+0x158>)
 8002ee6:	223d      	movs	r2, #61	; 0x3d
 8002ee8:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8002eea:	e07e      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	4a44      	ldr	r2, [pc, #272]	; (8003000 <DMA_DeInit+0x15c>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d104      	bne.n	8002efe <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8002ef4:	4b41      	ldr	r3, [pc, #260]	; (8002ffc <DMA_DeInit+0x158>)
 8002ef6:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8002efa:	609a      	str	r2, [r3, #8]
}
 8002efc:	e075      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a40      	ldr	r2, [pc, #256]	; (8003004 <DMA_DeInit+0x160>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d104      	bne.n	8002f10 <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 8002f06:	4b3d      	ldr	r3, [pc, #244]	; (8002ffc <DMA_DeInit+0x158>)
 8002f08:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8002f0c:	609a      	str	r2, [r3, #8]
}
 8002f0e:	e06c      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a3d      	ldr	r2, [pc, #244]	; (8003008 <DMA_DeInit+0x164>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d104      	bne.n	8002f22 <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8002f18:	4b38      	ldr	r3, [pc, #224]	; (8002ffc <DMA_DeInit+0x158>)
 8002f1a:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8002f1e:	609a      	str	r2, [r3, #8]
}
 8002f20:	e063      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a39      	ldr	r2, [pc, #228]	; (800300c <DMA_DeInit+0x168>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d103      	bne.n	8002f32 <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 8002f2a:	4b34      	ldr	r3, [pc, #208]	; (8002ffc <DMA_DeInit+0x158>)
 8002f2c:	4a38      	ldr	r2, [pc, #224]	; (8003010 <DMA_DeInit+0x16c>)
 8002f2e:	60da      	str	r2, [r3, #12]
}
 8002f30:	e05b      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a37      	ldr	r2, [pc, #220]	; (8003014 <DMA_DeInit+0x170>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d103      	bne.n	8002f42 <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 8002f3a:	4b30      	ldr	r3, [pc, #192]	; (8002ffc <DMA_DeInit+0x158>)
 8002f3c:	4a36      	ldr	r2, [pc, #216]	; (8003018 <DMA_DeInit+0x174>)
 8002f3e:	60da      	str	r2, [r3, #12]
}
 8002f40:	e053      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a35      	ldr	r2, [pc, #212]	; (800301c <DMA_DeInit+0x178>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d103      	bne.n	8002f52 <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 8002f4a:	4b2c      	ldr	r3, [pc, #176]	; (8002ffc <DMA_DeInit+0x158>)
 8002f4c:	4a34      	ldr	r2, [pc, #208]	; (8003020 <DMA_DeInit+0x17c>)
 8002f4e:	60da      	str	r2, [r3, #12]
}
 8002f50:	e04b      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a33      	ldr	r2, [pc, #204]	; (8003024 <DMA_DeInit+0x180>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d104      	bne.n	8002f64 <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8002f5a:	4b28      	ldr	r3, [pc, #160]	; (8002ffc <DMA_DeInit+0x158>)
 8002f5c:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8002f60:	60da      	str	r2, [r3, #12]
}
 8002f62:	e042      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a30      	ldr	r2, [pc, #192]	; (8003028 <DMA_DeInit+0x184>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d103      	bne.n	8002f74 <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8002f6c:	4b2f      	ldr	r3, [pc, #188]	; (800302c <DMA_DeInit+0x188>)
 8002f6e:	223d      	movs	r2, #61	; 0x3d
 8002f70:	609a      	str	r2, [r3, #8]
}
 8002f72:	e03a      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a2e      	ldr	r2, [pc, #184]	; (8003030 <DMA_DeInit+0x18c>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d104      	bne.n	8002f86 <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8002f7c:	4b2b      	ldr	r3, [pc, #172]	; (800302c <DMA_DeInit+0x188>)
 8002f7e:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8002f82:	609a      	str	r2, [r3, #8]
}
 8002f84:	e031      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a2a      	ldr	r2, [pc, #168]	; (8003034 <DMA_DeInit+0x190>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d104      	bne.n	8002f98 <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8002f8e:	4b27      	ldr	r3, [pc, #156]	; (800302c <DMA_DeInit+0x188>)
 8002f90:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8002f94:	609a      	str	r2, [r3, #8]
}
 8002f96:	e028      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4a27      	ldr	r2, [pc, #156]	; (8003038 <DMA_DeInit+0x194>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d104      	bne.n	8002faa <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8002fa0:	4b22      	ldr	r3, [pc, #136]	; (800302c <DMA_DeInit+0x188>)
 8002fa2:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8002fa6:	609a      	str	r2, [r3, #8]
}
 8002fa8:	e01f      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a23      	ldr	r2, [pc, #140]	; (800303c <DMA_DeInit+0x198>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d103      	bne.n	8002fba <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8002fb2:	4b1e      	ldr	r3, [pc, #120]	; (800302c <DMA_DeInit+0x188>)
 8002fb4:	4a16      	ldr	r2, [pc, #88]	; (8003010 <DMA_DeInit+0x16c>)
 8002fb6:	60da      	str	r2, [r3, #12]
}
 8002fb8:	e017      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a20      	ldr	r2, [pc, #128]	; (8003040 <DMA_DeInit+0x19c>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d103      	bne.n	8002fca <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8002fc2:	4b1a      	ldr	r3, [pc, #104]	; (800302c <DMA_DeInit+0x188>)
 8002fc4:	4a14      	ldr	r2, [pc, #80]	; (8003018 <DMA_DeInit+0x174>)
 8002fc6:	60da      	str	r2, [r3, #12]
}
 8002fc8:	e00f      	b.n	8002fea <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a1d      	ldr	r2, [pc, #116]	; (8003044 <DMA_DeInit+0x1a0>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d103      	bne.n	8002fda <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8002fd2:	4b16      	ldr	r3, [pc, #88]	; (800302c <DMA_DeInit+0x188>)
 8002fd4:	4a12      	ldr	r2, [pc, #72]	; (8003020 <DMA_DeInit+0x17c>)
 8002fd6:	60da      	str	r2, [r3, #12]
}
 8002fd8:	e007      	b.n	8002fea <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a1a      	ldr	r2, [pc, #104]	; (8003048 <DMA_DeInit+0x1a4>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d103      	bne.n	8002fea <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8002fe2:	4b12      	ldr	r3, [pc, #72]	; (800302c <DMA_DeInit+0x188>)
 8002fe4:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8002fe8:	60da      	str	r2, [r3, #12]
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	40026010 	.word	0x40026010
 8002ffc:	40026000 	.word	0x40026000
 8003000:	40026028 	.word	0x40026028
 8003004:	40026040 	.word	0x40026040
 8003008:	40026058 	.word	0x40026058
 800300c:	40026070 	.word	0x40026070
 8003010:	2000003d 	.word	0x2000003d
 8003014:	40026088 	.word	0x40026088
 8003018:	20000f40 	.word	0x20000f40
 800301c:	400260a0 	.word	0x400260a0
 8003020:	203d0000 	.word	0x203d0000
 8003024:	400260b8 	.word	0x400260b8
 8003028:	40026410 	.word	0x40026410
 800302c:	40026400 	.word	0x40026400
 8003030:	40026428 	.word	0x40026428
 8003034:	40026440 	.word	0x40026440
 8003038:	40026458 	.word	0x40026458
 800303c:	40026470 	.word	0x40026470
 8003040:	40026488 	.word	0x40026488
 8003044:	400264a0 	.word	0x400264a0
 8003048:	400264b8 	.word	0x400264b8

0800304c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8003056:	2300      	movs	r3, #0
 8003058:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003060:	68fa      	ldr	r2, [r7, #12]
 8003062:	4b25      	ldr	r3, [pc, #148]	; (80030f8 <DMA_Init+0xac>)
 8003064:	4013      	ands	r3, r2
 8003066:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8003076:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8003082:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	6a1b      	ldr	r3, [r3, #32]
 8003088:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800308e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003094:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800309a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a0:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80030a2:	68fa      	ldr	r2, [r7, #12]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f023 0307 	bic.w	r3, r3, #7
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c4:	4313      	orrs	r3, r2
 80030c6:	68fa      	ldr	r2, [r7, #12]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68fa      	ldr	r2, [r7, #12]
 80030d0:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	691a      	ldr	r2, [r3, #16]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	689a      	ldr	r2, [r3, #8]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	60da      	str	r2, [r3, #12]
}
 80030ea:	bf00      	nop
 80030ec:	3714      	adds	r7, #20
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
 80030f6:	bf00      	nop
 80030f8:	f01c803f 	.word	0xf01c803f

080030fc <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b087      	sub	sp, #28
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8003106:	2300      	movs	r3, #0
 8003108:	617b      	str	r3, [r7, #20]
 800310a:	2300      	movs	r3, #0
 800310c:	613b      	str	r3, [r7, #16]
 800310e:	2300      	movs	r3, #0
 8003110:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8003112:	2300      	movs	r3, #0
 8003114:	617b      	str	r3, [r7, #20]
 8003116:	e076      	b.n	8003206 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8003118:	2201      	movs	r2, #1
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	4013      	ands	r3, r2
 800312a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800312c:	68fa      	ldr	r2, [r7, #12]
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	429a      	cmp	r2, r3
 8003132:	d165      	bne.n	8003200 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	2103      	movs	r1, #3
 800313e:	fa01 f303 	lsl.w	r3, r1, r3
 8003142:	43db      	mvns	r3, r3
 8003144:	401a      	ands	r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	791b      	ldrb	r3, [r3, #4]
 8003152:	4619      	mov	r1, r3
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	fa01 f303 	lsl.w	r3, r1, r3
 800315c:	431a      	orrs	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	791b      	ldrb	r3, [r3, #4]
 8003166:	2b01      	cmp	r3, #1
 8003168:	d003      	beq.n	8003172 <GPIO_Init+0x76>
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	791b      	ldrb	r3, [r3, #4]
 800316e:	2b02      	cmp	r3, #2
 8003170:	d12e      	bne.n	80031d0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	2103      	movs	r1, #3
 800317c:	fa01 f303 	lsl.w	r3, r1, r3
 8003180:	43db      	mvns	r3, r3
 8003182:	401a      	ands	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	795b      	ldrb	r3, [r3, #5]
 8003190:	4619      	mov	r1, r3
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	fa01 f303 	lsl.w	r3, r1, r3
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	4619      	mov	r1, r3
 80031aa:	2301      	movs	r3, #1
 80031ac:	408b      	lsls	r3, r1
 80031ae:	43db      	mvns	r3, r3
 80031b0:	401a      	ands	r2, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	683a      	ldr	r2, [r7, #0]
 80031bc:	7992      	ldrb	r2, [r2, #6]
 80031be:	4611      	mov	r1, r2
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	b292      	uxth	r2, r2
 80031c4:	fa01 f202 	lsl.w	r2, r1, r2
 80031c8:	b292      	uxth	r2, r2
 80031ca:	431a      	orrs	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	68da      	ldr	r2, [r3, #12]
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	2103      	movs	r1, #3
 80031dc:	fa01 f303 	lsl.w	r3, r1, r3
 80031e0:	43db      	mvns	r3, r3
 80031e2:	401a      	ands	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	68da      	ldr	r2, [r3, #12]
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	79db      	ldrb	r3, [r3, #7]
 80031f0:	4619      	mov	r1, r3
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	005b      	lsls	r3, r3, #1
 80031f6:	fa01 f303 	lsl.w	r3, r1, r3
 80031fa:	431a      	orrs	r2, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	3301      	adds	r3, #1
 8003204:	617b      	str	r3, [r7, #20]
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	2b0f      	cmp	r3, #15
 800320a:	d985      	bls.n	8003118 <GPIO_Init+0x1c>
    }
  }
}
 800320c:	bf00      	nop
 800320e:	bf00      	nop
 8003210:	371c      	adds	r7, #28
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr

0800321a <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800321a:	b480      	push	{r7}
 800321c:	b085      	sub	sp, #20
 800321e:	af00      	add	r7, sp, #0
 8003220:	6078      	str	r0, [r7, #4]
 8003222:	460b      	mov	r3, r1
 8003224:	807b      	strh	r3, [r7, #2]
 8003226:	4613      	mov	r3, r2
 8003228:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800322a:	2300      	movs	r3, #0
 800322c:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800322e:	2300      	movs	r3, #0
 8003230:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8003232:	787a      	ldrb	r2, [r7, #1]
 8003234:	887b      	ldrh	r3, [r7, #2]
 8003236:	f003 0307 	and.w	r3, r3, #7
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	fa02 f303 	lsl.w	r3, r2, r3
 8003240:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8003242:	887b      	ldrh	r3, [r7, #2]
 8003244:	08db      	lsrs	r3, r3, #3
 8003246:	b29b      	uxth	r3, r3
 8003248:	461a      	mov	r2, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	3208      	adds	r2, #8
 800324e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003252:	887b      	ldrh	r3, [r7, #2]
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	210f      	movs	r1, #15
 800325c:	fa01 f303 	lsl.w	r3, r1, r3
 8003260:	43db      	mvns	r3, r3
 8003262:	8879      	ldrh	r1, [r7, #2]
 8003264:	08c9      	lsrs	r1, r1, #3
 8003266:	b289      	uxth	r1, r1
 8003268:	4608      	mov	r0, r1
 800326a:	ea02 0103 	and.w	r1, r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f100 0208 	add.w	r2, r0, #8
 8003274:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8003278:	887b      	ldrh	r3, [r7, #2]
 800327a:	08db      	lsrs	r3, r3, #3
 800327c:	b29b      	uxth	r3, r3
 800327e:	461a      	mov	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	3208      	adds	r2, #8
 8003284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	4313      	orrs	r3, r2
 800328c:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800328e:	887b      	ldrh	r3, [r7, #2]
 8003290:	08db      	lsrs	r3, r3, #3
 8003292:	b29b      	uxth	r3, r3
 8003294:	461a      	mov	r2, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	3208      	adds	r2, #8
 800329a:	68b9      	ldr	r1, [r7, #8]
 800329c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80032a0:	bf00      	nop
 80032a2:	3714      	adds	r7, #20
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b08a      	sub	sp, #40	; 0x28
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 80032b6:	2300      	movs	r3, #0
 80032b8:	84fb      	strh	r3, [r7, #38]	; 0x26
 80032ba:	2300      	movs	r3, #0
 80032bc:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 80032be:	2304      	movs	r3, #4
 80032c0:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 80032c2:	4b57      	ldr	r3, [pc, #348]	; (8003420 <I2C_Init+0x174>)
 80032c4:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	889b      	ldrh	r3, [r3, #4]
 80032ca:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 80032cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80032ce:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80032d2:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 80032d4:	f107 030c 	add.w	r3, r7, #12
 80032d8:	4618      	mov	r0, r3
 80032da:	f000 f8a9 	bl	8003430 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	4a4f      	ldr	r2, [pc, #316]	; (8003424 <I2C_Init+0x178>)
 80032e6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ea:	0c9b      	lsrs	r3, r3, #18
 80032ec:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 80032ee:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80032f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80032f2:	4313      	orrs	r3, r2
 80032f4:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80032fa:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	881b      	ldrh	r3, [r3, #0]
 8003300:	b29b      	uxth	r3, r3
 8003302:	f023 0301 	bic.w	r3, r3, #1
 8003306:	b29a      	uxth	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 800330c:	2300      	movs	r3, #0
 800330e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a44      	ldr	r2, [pc, #272]	; (8003428 <I2C_Init+0x17c>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d815      	bhi.n	8003346 <I2C_Init+0x9a>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	005b      	lsls	r3, r3, #1
 8003320:	69fa      	ldr	r2, [r7, #28]
 8003322:	fbb2 f3f3 	udiv	r3, r2, r3
 8003326:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 8003328:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800332a:	2b03      	cmp	r3, #3
 800332c:	d801      	bhi.n	8003332 <I2C_Init+0x86>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 800332e:	2304      	movs	r3, #4
 8003330:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 8003332:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003334:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003336:	4313      	orrs	r3, r2
 8003338:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 800333a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800333c:	3301      	adds	r3, #1
 800333e:	b29a      	uxth	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	841a      	strh	r2, [r3, #32]
 8003344:	e040      	b.n	80033c8 <I2C_Init+0x11c>
  /* Configure speed in fast mode */
  /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
     input clock) must be a multiple of 10 MHz */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	88db      	ldrh	r3, [r3, #6]
 800334a:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 800334e:	4293      	cmp	r3, r2
 8003350:	d109      	bne.n	8003366 <I2C_Init+0xba>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	4613      	mov	r3, r2
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	4413      	add	r3, r2
 800335c:	69fa      	ldr	r2, [r7, #28]
 800335e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003362:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003364:	e00e      	b.n	8003384 <I2C_Init+0xd8>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	4613      	mov	r3, r2
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	4413      	add	r3, r2
 8003370:	009a      	lsls	r2, r3, #2
 8003372:	4413      	add	r3, r2
 8003374:	69fa      	ldr	r2, [r7, #28]
 8003376:	fbb2 f3f3 	udiv	r3, r2, r3
 800337a:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 800337c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800337e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003382:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
 8003384:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003386:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800338a:	2b00      	cmp	r3, #0
 800338c:	d103      	bne.n	8003396 <I2C_Init+0xea>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 800338e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003390:	f043 0301 	orr.w	r3, r3, #1
 8003394:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 8003396:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003398:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800339a:	4313      	orrs	r3, r2
 800339c:	b29b      	uxth	r3, r3
 800339e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80033a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80033a6:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80033a8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80033aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80033ae:	fb02 f303 	mul.w	r3, r2, r3
 80033b2:	4a1e      	ldr	r2, [pc, #120]	; (800342c <I2C_Init+0x180>)
 80033b4:	fb82 1203 	smull	r1, r2, r2, r3
 80033b8:	1192      	asrs	r2, r2, #6
 80033ba:	17db      	asrs	r3, r3, #31
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	b29b      	uxth	r3, r3
 80033c0:	3301      	adds	r3, #1
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80033cc:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	f043 0301 	orr.w	r3, r3, #1
 80033d8:	b29a      	uxth	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	881b      	ldrh	r3, [r3, #0]
 80033e2:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 80033e4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80033e6:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 80033ea:	f023 0302 	bic.w	r3, r3, #2
 80033ee:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	889a      	ldrh	r2, [r3, #4]
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	895b      	ldrh	r3, [r3, #10]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80033fe:	4313      	orrs	r3, r2
 8003400:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003406:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	899a      	ldrh	r2, [r3, #12]
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	891b      	ldrh	r3, [r3, #8]
 8003410:	4313      	orrs	r3, r2
 8003412:	b29a      	uxth	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	811a      	strh	r2, [r3, #8]
}
 8003418:	bf00      	nop
 800341a:	3728      	adds	r7, #40	; 0x28
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	007a1200 	.word	0x007a1200
 8003424:	431bde83 	.word	0x431bde83
 8003428:	000186a0 	.word	0x000186a0
 800342c:	10624dd3 	.word	0x10624dd3

08003430 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8003430:	b480      	push	{r7}
 8003432:	b089      	sub	sp, #36	; 0x24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8003438:	2300      	movs	r3, #0
 800343a:	61bb      	str	r3, [r7, #24]
 800343c:	2300      	movs	r3, #0
 800343e:	617b      	str	r3, [r7, #20]
 8003440:	2300      	movs	r3, #0
 8003442:	61fb      	str	r3, [r7, #28]
 8003444:	2302      	movs	r3, #2
 8003446:	613b      	str	r3, [r7, #16]
 8003448:	2300      	movs	r3, #0
 800344a:	60fb      	str	r3, [r7, #12]
 800344c:	2302      	movs	r3, #2
 800344e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003450:	4b4a      	ldr	r3, [pc, #296]	; (800357c <RCC_GetClocksFreq+0x14c>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f003 030c 	and.w	r3, r3, #12
 8003458:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	2b08      	cmp	r3, #8
 800345e:	d011      	beq.n	8003484 <RCC_GetClocksFreq+0x54>
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	2b08      	cmp	r3, #8
 8003464:	d844      	bhi.n	80034f0 <RCC_GetClocksFreq+0xc0>
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d003      	beq.n	8003474 <RCC_GetClocksFreq+0x44>
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	2b04      	cmp	r3, #4
 8003470:	d004      	beq.n	800347c <RCC_GetClocksFreq+0x4c>
 8003472:	e03d      	b.n	80034f0 <RCC_GetClocksFreq+0xc0>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	4a42      	ldr	r2, [pc, #264]	; (8003580 <RCC_GetClocksFreq+0x150>)
 8003478:	601a      	str	r2, [r3, #0]
      break;
 800347a:	e03d      	b.n	80034f8 <RCC_GetClocksFreq+0xc8>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	4a41      	ldr	r2, [pc, #260]	; (8003584 <RCC_GetClocksFreq+0x154>)
 8003480:	601a      	str	r2, [r3, #0]
      break;
 8003482:	e039      	b.n	80034f8 <RCC_GetClocksFreq+0xc8>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8003484:	4b3d      	ldr	r3, [pc, #244]	; (800357c <RCC_GetClocksFreq+0x14c>)
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	0d9b      	lsrs	r3, r3, #22
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003490:	4b3a      	ldr	r3, [pc, #232]	; (800357c <RCC_GetClocksFreq+0x14c>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003498:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00c      	beq.n	80034ba <RCC_GetClocksFreq+0x8a>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80034a0:	4a38      	ldr	r2, [pc, #224]	; (8003584 <RCC_GetClocksFreq+0x154>)
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034a8:	4a34      	ldr	r2, [pc, #208]	; (800357c <RCC_GetClocksFreq+0x14c>)
 80034aa:	6852      	ldr	r2, [r2, #4]
 80034ac:	0992      	lsrs	r2, r2, #6
 80034ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034b2:	fb02 f303 	mul.w	r3, r2, r3
 80034b6:	61fb      	str	r3, [r7, #28]
 80034b8:	e00b      	b.n	80034d2 <RCC_GetClocksFreq+0xa2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80034ba:	4a31      	ldr	r2, [pc, #196]	; (8003580 <RCC_GetClocksFreq+0x150>)
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	fbb2 f3f3 	udiv	r3, r2, r3
 80034c2:	4a2e      	ldr	r2, [pc, #184]	; (800357c <RCC_GetClocksFreq+0x14c>)
 80034c4:	6852      	ldr	r2, [r2, #4]
 80034c6:	0992      	lsrs	r2, r2, #6
 80034c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034cc:	fb02 f303 	mul.w	r3, r2, r3
 80034d0:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80034d2:	4b2a      	ldr	r3, [pc, #168]	; (800357c <RCC_GetClocksFreq+0x14c>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	0c1b      	lsrs	r3, r3, #16
 80034d8:	f003 0303 	and.w	r3, r3, #3
 80034dc:	3301      	adds	r3, #1
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80034e2:	69fa      	ldr	r2, [r7, #28]
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	601a      	str	r2, [r3, #0]
      break;
 80034ee:	e003      	b.n	80034f8 <RCC_GetClocksFreq+0xc8>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4a23      	ldr	r2, [pc, #140]	; (8003580 <RCC_GetClocksFreq+0x150>)
 80034f4:	601a      	str	r2, [r3, #0]
      break;
 80034f6:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80034f8:	4b20      	ldr	r3, [pc, #128]	; (800357c <RCC_GetClocksFreq+0x14c>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003500:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	091b      	lsrs	r3, r3, #4
 8003506:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8003508:	4a1f      	ldr	r2, [pc, #124]	; (8003588 <RCC_GetClocksFreq+0x158>)
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	4413      	add	r3, r2
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	b2db      	uxtb	r3, r3
 8003512:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	40da      	lsrs	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8003520:	4b16      	ldr	r3, [pc, #88]	; (800357c <RCC_GetClocksFreq+0x14c>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8003528:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	0a9b      	lsrs	r3, r3, #10
 800352e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8003530:	4a15      	ldr	r2, [pc, #84]	; (8003588 <RCC_GetClocksFreq+0x158>)
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	4413      	add	r3, r2
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	b2db      	uxtb	r3, r3
 800353a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	40da      	lsrs	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8003548:	4b0c      	ldr	r3, [pc, #48]	; (800357c <RCC_GetClocksFreq+0x14c>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003550:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	0b5b      	lsrs	r3, r3, #13
 8003556:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8003558:	4a0b      	ldr	r2, [pc, #44]	; (8003588 <RCC_GetClocksFreq+0x158>)
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	4413      	add	r3, r2
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	b2db      	uxtb	r3, r3
 8003562:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685a      	ldr	r2, [r3, #4]
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	40da      	lsrs	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	60da      	str	r2, [r3, #12]
}
 8003570:	bf00      	nop
 8003572:	3724      	adds	r7, #36	; 0x24
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr
 800357c:	40023800 	.word	0x40023800
 8003580:	00f42400 	.word	0x00f42400
 8003584:	017d7840 	.word	0x017d7840
 8003588:	200000b8 	.word	0x200000b8

0800358c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	460b      	mov	r3, r1
 8003596:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003598:	78fb      	ldrb	r3, [r7, #3]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d006      	beq.n	80035ac <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800359e:	4b0a      	ldr	r3, [pc, #40]	; (80035c8 <RCC_AHB1PeriphClockCmd+0x3c>)
 80035a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035a2:	4909      	ldr	r1, [pc, #36]	; (80035c8 <RCC_AHB1PeriphClockCmd+0x3c>)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80035aa:	e006      	b.n	80035ba <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80035ac:	4b06      	ldr	r3, [pc, #24]	; (80035c8 <RCC_AHB1PeriphClockCmd+0x3c>)
 80035ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	43db      	mvns	r3, r3
 80035b4:	4904      	ldr	r1, [pc, #16]	; (80035c8 <RCC_AHB1PeriphClockCmd+0x3c>)
 80035b6:	4013      	ands	r3, r2
 80035b8:	630b      	str	r3, [r1, #48]	; 0x30
}
 80035ba:	bf00      	nop
 80035bc:	370c      	adds	r7, #12
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	40023800 	.word	0x40023800

080035cc <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	460b      	mov	r3, r1
 80035d6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80035d8:	78fb      	ldrb	r3, [r7, #3]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d006      	beq.n	80035ec <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80035de:	4b0a      	ldr	r3, [pc, #40]	; (8003608 <RCC_APB1PeriphClockCmd+0x3c>)
 80035e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035e2:	4909      	ldr	r1, [pc, #36]	; (8003608 <RCC_APB1PeriphClockCmd+0x3c>)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80035ea:	e006      	b.n	80035fa <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80035ec:	4b06      	ldr	r3, [pc, #24]	; (8003608 <RCC_APB1PeriphClockCmd+0x3c>)
 80035ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	43db      	mvns	r3, r3
 80035f4:	4904      	ldr	r1, [pc, #16]	; (8003608 <RCC_APB1PeriphClockCmd+0x3c>)
 80035f6:	4013      	ands	r3, r2
 80035f8:	640b      	str	r3, [r1, #64]	; 0x40
}
 80035fa:	bf00      	nop
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	40023800 	.word	0x40023800

0800360c <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	460b      	mov	r3, r1
 8003616:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003618:	78fb      	ldrb	r3, [r7, #3]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d006      	beq.n	800362c <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800361e:	4b0a      	ldr	r3, [pc, #40]	; (8003648 <RCC_APB1PeriphResetCmd+0x3c>)
 8003620:	6a1a      	ldr	r2, [r3, #32]
 8003622:	4909      	ldr	r1, [pc, #36]	; (8003648 <RCC_APB1PeriphResetCmd+0x3c>)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4313      	orrs	r3, r2
 8003628:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 800362a:	e006      	b.n	800363a <RCC_APB1PeriphResetCmd+0x2e>
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 800362c:	4b06      	ldr	r3, [pc, #24]	; (8003648 <RCC_APB1PeriphResetCmd+0x3c>)
 800362e:	6a1a      	ldr	r2, [r3, #32]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	43db      	mvns	r3, r3
 8003634:	4904      	ldr	r1, [pc, #16]	; (8003648 <RCC_APB1PeriphResetCmd+0x3c>)
 8003636:	4013      	ands	r3, r2
 8003638:	620b      	str	r3, [r1, #32]
}
 800363a:	bf00      	nop
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	40023800 	.word	0x40023800

0800364c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003650:	4b16      	ldr	r3, [pc, #88]	; (80036ac <SystemInit+0x60>)
 8003652:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003656:	4a15      	ldr	r2, [pc, #84]	; (80036ac <SystemInit+0x60>)
 8003658:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800365c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003660:	4b13      	ldr	r3, [pc, #76]	; (80036b0 <SystemInit+0x64>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a12      	ldr	r2, [pc, #72]	; (80036b0 <SystemInit+0x64>)
 8003666:	f043 0301 	orr.w	r3, r3, #1
 800366a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800366c:	4b10      	ldr	r3, [pc, #64]	; (80036b0 <SystemInit+0x64>)
 800366e:	2200      	movs	r2, #0
 8003670:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003672:	4b0f      	ldr	r3, [pc, #60]	; (80036b0 <SystemInit+0x64>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a0e      	ldr	r2, [pc, #56]	; (80036b0 <SystemInit+0x64>)
 8003678:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800367c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003680:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003682:	4b0b      	ldr	r3, [pc, #44]	; (80036b0 <SystemInit+0x64>)
 8003684:	4a0b      	ldr	r2, [pc, #44]	; (80036b4 <SystemInit+0x68>)
 8003686:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003688:	4b09      	ldr	r3, [pc, #36]	; (80036b0 <SystemInit+0x64>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a08      	ldr	r2, [pc, #32]	; (80036b0 <SystemInit+0x64>)
 800368e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003692:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003694:	4b06      	ldr	r3, [pc, #24]	; (80036b0 <SystemInit+0x64>)
 8003696:	2200      	movs	r2, #0
 8003698:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800369a:	f000 f80d 	bl	80036b8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800369e:	4b03      	ldr	r3, [pc, #12]	; (80036ac <SystemInit+0x60>)
 80036a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80036a4:	609a      	str	r2, [r3, #8]
#endif
}
 80036a6:	bf00      	nop
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	e000ed00 	.word	0xe000ed00
 80036b0:	40023800 	.word	0x40023800
 80036b4:	24003010 	.word	0x24003010

080036b8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80036be:	2300      	movs	r3, #0
 80036c0:	607b      	str	r3, [r7, #4]
 80036c2:	2300      	movs	r3, #0
 80036c4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80036c6:	4b36      	ldr	r3, [pc, #216]	; (80037a0 <SetSysClock+0xe8>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a35      	ldr	r2, [pc, #212]	; (80037a0 <SetSysClock+0xe8>)
 80036cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036d0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80036d2:	4b33      	ldr	r3, [pc, #204]	; (80037a0 <SetSysClock+0xe8>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036da:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	3301      	adds	r3, #1
 80036e0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d103      	bne.n	80036f0 <SetSysClock+0x38>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80036ee:	d1f0      	bne.n	80036d2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80036f0:	4b2b      	ldr	r3, [pc, #172]	; (80037a0 <SetSysClock+0xe8>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d002      	beq.n	8003702 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80036fc:	2301      	movs	r3, #1
 80036fe:	603b      	str	r3, [r7, #0]
 8003700:	e001      	b.n	8003706 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003702:	2300      	movs	r3, #0
 8003704:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	2b01      	cmp	r3, #1
 800370a:	d142      	bne.n	8003792 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800370c:	4b24      	ldr	r3, [pc, #144]	; (80037a0 <SetSysClock+0xe8>)
 800370e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003710:	4a23      	ldr	r2, [pc, #140]	; (80037a0 <SetSysClock+0xe8>)
 8003712:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003716:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8003718:	4b22      	ldr	r3, [pc, #136]	; (80037a4 <SetSysClock+0xec>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a21      	ldr	r2, [pc, #132]	; (80037a4 <SetSysClock+0xec>)
 800371e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003722:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003724:	4b1e      	ldr	r3, [pc, #120]	; (80037a0 <SetSysClock+0xe8>)
 8003726:	4a1e      	ldr	r2, [pc, #120]	; (80037a0 <SetSysClock+0xe8>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800372c:	4b1c      	ldr	r3, [pc, #112]	; (80037a0 <SetSysClock+0xe8>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	4a1b      	ldr	r2, [pc, #108]	; (80037a0 <SetSysClock+0xe8>)
 8003732:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003736:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003738:	4b19      	ldr	r3, [pc, #100]	; (80037a0 <SetSysClock+0xe8>)
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	4a18      	ldr	r2, [pc, #96]	; (80037a0 <SetSysClock+0xe8>)
 800373e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8003742:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003744:	4b16      	ldr	r3, [pc, #88]	; (80037a0 <SetSysClock+0xe8>)
 8003746:	4a18      	ldr	r2, [pc, #96]	; (80037a8 <SetSysClock+0xf0>)
 8003748:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800374a:	4b15      	ldr	r3, [pc, #84]	; (80037a0 <SetSysClock+0xe8>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a14      	ldr	r2, [pc, #80]	; (80037a0 <SetSysClock+0xe8>)
 8003750:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003754:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003756:	bf00      	nop
 8003758:	4b11      	ldr	r3, [pc, #68]	; (80037a0 <SetSysClock+0xe8>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0f9      	beq.n	8003758 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8003764:	4b11      	ldr	r3, [pc, #68]	; (80037ac <SetSysClock+0xf4>)
 8003766:	f240 6205 	movw	r2, #1541	; 0x605
 800376a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800376c:	4b0c      	ldr	r3, [pc, #48]	; (80037a0 <SetSysClock+0xe8>)
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	4a0b      	ldr	r2, [pc, #44]	; (80037a0 <SetSysClock+0xe8>)
 8003772:	f023 0303 	bic.w	r3, r3, #3
 8003776:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003778:	4b09      	ldr	r3, [pc, #36]	; (80037a0 <SetSysClock+0xe8>)
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	4a08      	ldr	r2, [pc, #32]	; (80037a0 <SetSysClock+0xe8>)
 800377e:	f043 0302 	orr.w	r3, r3, #2
 8003782:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8003784:	bf00      	nop
 8003786:	4b06      	ldr	r3, [pc, #24]	; (80037a0 <SetSysClock+0xe8>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f003 030c 	and.w	r3, r3, #12
 800378e:	2b08      	cmp	r3, #8
 8003790:	d1f9      	bne.n	8003786 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8003792:	bf00      	nop
 8003794:	370c      	adds	r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	40023800 	.word	0x40023800
 80037a4:	40007000 	.word	0x40007000
 80037a8:	07405419 	.word	0x07405419
 80037ac:	40023c00 	.word	0x40023c00

080037b0 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80037b0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80037b2:	e003      	b.n	80037bc <LoopCopyDataInit>

080037b4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80037b4:	4b0b      	ldr	r3, [pc, #44]	; (80037e4 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80037b6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80037b8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80037ba:	3104      	adds	r1, #4

080037bc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80037bc:	480a      	ldr	r0, [pc, #40]	; (80037e8 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80037be:	4b0b      	ldr	r3, [pc, #44]	; (80037ec <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80037c0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80037c2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80037c4:	d3f6      	bcc.n	80037b4 <CopyDataInit>
  ldr  r2, =_sbss
 80037c6:	4a0a      	ldr	r2, [pc, #40]	; (80037f0 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80037c8:	e002      	b.n	80037d0 <LoopFillZerobss>

080037ca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80037ca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80037cc:	f842 3b04 	str.w	r3, [r2], #4

080037d0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80037d0:	4b08      	ldr	r3, [pc, #32]	; (80037f4 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80037d2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80037d4:	d3f9      	bcc.n	80037ca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80037d6:	f7ff ff39 	bl	800364c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80037da:	f000 f80f 	bl	80037fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80037de:	f7ff fa81 	bl	8002ce4 <main>
  bx  lr    
 80037e2:	4770      	bx	lr
  ldr  r3, =_sidata
 80037e4:	08003950 	.word	0x08003950
  ldr  r0, =_sdata
 80037e8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80037ec:	200000cc 	.word	0x200000cc
  ldr  r2, =_sbss
 80037f0:	200000cc 	.word	0x200000cc
  ldr  r3, = _ebss
 80037f4:	20000148 	.word	0x20000148

080037f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037f8:	e7fe      	b.n	80037f8 <ADC_IRQHandler>
	...

080037fc <__libc_init_array>:
 80037fc:	b570      	push	{r4, r5, r6, lr}
 80037fe:	4d0d      	ldr	r5, [pc, #52]	; (8003834 <__libc_init_array+0x38>)
 8003800:	4c0d      	ldr	r4, [pc, #52]	; (8003838 <__libc_init_array+0x3c>)
 8003802:	1b64      	subs	r4, r4, r5
 8003804:	10a4      	asrs	r4, r4, #2
 8003806:	2600      	movs	r6, #0
 8003808:	42a6      	cmp	r6, r4
 800380a:	d109      	bne.n	8003820 <__libc_init_array+0x24>
 800380c:	4d0b      	ldr	r5, [pc, #44]	; (800383c <__libc_init_array+0x40>)
 800380e:	4c0c      	ldr	r4, [pc, #48]	; (8003840 <__libc_init_array+0x44>)
 8003810:	f000 f818 	bl	8003844 <_init>
 8003814:	1b64      	subs	r4, r4, r5
 8003816:	10a4      	asrs	r4, r4, #2
 8003818:	2600      	movs	r6, #0
 800381a:	42a6      	cmp	r6, r4
 800381c:	d105      	bne.n	800382a <__libc_init_array+0x2e>
 800381e:	bd70      	pop	{r4, r5, r6, pc}
 8003820:	f855 3b04 	ldr.w	r3, [r5], #4
 8003824:	4798      	blx	r3
 8003826:	3601      	adds	r6, #1
 8003828:	e7ee      	b.n	8003808 <__libc_init_array+0xc>
 800382a:	f855 3b04 	ldr.w	r3, [r5], #4
 800382e:	4798      	blx	r3
 8003830:	3601      	adds	r6, #1
 8003832:	e7f2      	b.n	800381a <__libc_init_array+0x1e>
 8003834:	08003948 	.word	0x08003948
 8003838:	08003948 	.word	0x08003948
 800383c:	08003948 	.word	0x08003948
 8003840:	0800394c 	.word	0x0800394c

08003844 <_init>:
 8003844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003846:	bf00      	nop
 8003848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800384a:	bc08      	pop	{r3}
 800384c:	469e      	mov	lr, r3
 800384e:	4770      	bx	lr

08003850 <_fini>:
 8003850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003852:	bf00      	nop
 8003854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003856:	bc08      	pop	{r3}
 8003858:	469e      	mov	lr, r3
 800385a:	4770      	bx	lr
