+++
title = "RISC-V Directory"
author = ["Kiran"]
date = 2025-02-14T14:45:00-05:00
tags = ["toc"]
draft = false
css = "../../zcustom.css"
+++

This directory explores the fundamentals of microarchitecture design, with the ultimate goal of developing a RISC-V core for FPGA implementation. Here, you'll find insights into processor design, pipeline architecture, and the steps involved in bringing a custom RISC-V core to life on an FPGA.

{{< figure src="/ox-hugo/risc_v.svg" caption="<span class=\"figure-number\">Figure 1: </span>RISC-V Instruction Set" >}}

[Digital Design and Computer Architecture RISC-V Edition](https://www.sciencedirect.com/book/9780128200643/digital-design-and-computer-architecture)


## My Workflow {#my-workflow}

-   [RISC-V Simulator](https://ripes.me/)


## Theory {#theory}

-   [Assembly Language]({{< relref "2025_02_14_assembly_language.md" >}})
-   [RISC-V Register Set]({{< relref "2025_02_14_risc_v_register_set.md" >}})


#### Instruction Set {#instruction-set}

-   [R-Type]({{< relref "2025_02_18_r_type.md" >}})
-   [I-Type]({{< relref "2025_02_19_i_type.md" >}})
-   S-Type
-   B-Type
-   U-Type
-   J-Type


## Single Cycle {#single-cycle}

-   Microarchitecture Overview
-   Data Path
-   Control Path
-   Design
-   Trade-offs
