

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 19:30:02 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.154 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_30_1_fu_88  |cordiccart2pol_Pipeline_VITIS_LOOP_30_1  |       35|       35|  0.350 us|  0.350 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%y_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %y"   --->   Operation 4 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %x"   --->   Operation 5 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_new_1_loc = alloca i64 1"   --->   Operation 6 'alloca' 'x_new_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%current_theta_2_loc = alloca i64 1"   --->   Operation 7 'alloca' 'current_theta_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %y_read, i32 11" [cordiccart2pol.cpp:18]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.54ns)   --->   "%sub_ln19 = sub i12 0, i12 %y_read" [cordiccart2pol.cpp:19]   --->   Operation 9 'sub' 'sub_ln19' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.54ns)   --->   "%sub_ln24 = sub i12 0, i12 %x_read" [cordiccart2pol.cpp:24]   --->   Operation 10 'sub' 'sub_ln24' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.69ns)   --->   "%select_ln18 = select i1 %tmp, i11 1244, i11 804" [cordiccart2pol.cpp:18]   --->   Operation 11 'select' 'select_ln18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.69ns)   --->   "%x_new = select i1 %tmp, i12 %sub_ln19, i12 %y_read" [cordiccart2pol.cpp:18]   --->   Operation 12 'select' 'x_new' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%y_new = select i1 %tmp, i12 %x_read, i12 %sub_ln24" [cordiccart2pol.cpp:18]   --->   Operation 13 'select' 'y_new' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [2/2] (1.58ns)   --->   "%call_ln18 = call void @cordiccart2pol_Pipeline_VITIS_LOOP_30_1, i11 %select_ln18, i12 %y_new, i12 %x_new, i12 %current_theta_2_loc, i12 %x_new_1_loc, i10 %Kvalues, i9 %angles" [cordiccart2pol.cpp:18]   --->   Operation 14 'call' 'call_ln18' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.56>
ST_2 : Operation 15 [1/2] (4.56ns)   --->   "%call_ln18 = call void @cordiccart2pol_Pipeline_VITIS_LOOP_30_1, i11 %select_ln18, i12 %y_new, i12 %x_new, i12 %current_theta_2_loc, i12 %x_new_1_loc, i10 %Kvalues, i9 %angles" [cordiccart2pol.cpp:18]   --->   Operation 15 'call' 'call_ln18' <Predicate = true> <Delay = 4.56> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 5.62>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [cordiccart2pol.cpp:9]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %x"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %y"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %r"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %theta"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%current_theta_2_loc_load = load i12 %current_theta_2_loc"   --->   Operation 25 'load' 'current_theta_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%x_new_1_loc_load = load i12 %x_new_1_loc"   --->   Operation 26 'load' 'x_new_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i12 %x_new_1_loc_load" [cordiccart2pol.cpp:50]   --->   Operation 27 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (5.62ns)   --->   "%mul_ln50 = mul i21 %sext_ln50, i21 310" [cordiccart2pol.cpp:50]   --->   Operation 28 'mul' 'mul_ln50' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i12 @_ssdm_op_PartSelect.i12.i21.i32.i32, i21 %mul_ln50, i32 9, i32 20" [cordiccart2pol.cpp:50]   --->   Operation 29 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %r, i12 %trunc_ln1" [cordiccart2pol.cpp:50]   --->   Operation 30 'write' 'write_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %theta, i12 %current_theta_2_loc_load" [cordiccart2pol.cpp:51]   --->   Operation 31 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [cordiccart2pol.cpp:52]   --->   Operation 32 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ theta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Kvalues]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ angles]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read                   (read         ) [ 0000]
x_read                   (read         ) [ 0000]
x_new_1_loc              (alloca       ) [ 0111]
current_theta_2_loc      (alloca       ) [ 0111]
tmp                      (bitselect    ) [ 0000]
sub_ln19                 (sub          ) [ 0000]
sub_ln24                 (sub          ) [ 0000]
select_ln18              (select       ) [ 0010]
x_new                    (select       ) [ 0010]
y_new                    (select       ) [ 0010]
call_ln18                (call         ) [ 0000]
spectopmodule_ln9        (spectopmodule) [ 0000]
specbitsmap_ln0          (specbitsmap  ) [ 0000]
specinterface_ln0        (specinterface) [ 0000]
specbitsmap_ln0          (specbitsmap  ) [ 0000]
specinterface_ln0        (specinterface) [ 0000]
specbitsmap_ln0          (specbitsmap  ) [ 0000]
specinterface_ln0        (specinterface) [ 0000]
specbitsmap_ln0          (specbitsmap  ) [ 0000]
specinterface_ln0        (specinterface) [ 0000]
current_theta_2_loc_load (load         ) [ 0000]
x_new_1_loc_load         (load         ) [ 0000]
sext_ln50                (sext         ) [ 0000]
mul_ln50                 (mul          ) [ 0000]
trunc_ln1                (partselect   ) [ 0000]
write_ln50               (write        ) [ 0000]
write_ln51               (write        ) [ 0000]
ret_ln52                 (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="theta">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Kvalues">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kvalues"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="angles">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angles"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordiccart2pol_Pipeline_VITIS_LOOP_30_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="x_new_1_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_new_1_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="current_theta_2_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_theta_2_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="y_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="12" slack="0"/>
<pin id="64" dir="0" index="1" bw="12" slack="0"/>
<pin id="65" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="12" slack="0"/>
<pin id="70" dir="0" index="1" bw="12" slack="0"/>
<pin id="71" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln50_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="12" slack="0"/>
<pin id="77" dir="0" index="2" bw="12" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln51_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="12" slack="0"/>
<pin id="84" dir="0" index="2" bw="12" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_cordiccart2pol_Pipeline_VITIS_LOOP_30_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="11" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="0" index="3" bw="12" slack="0"/>
<pin id="93" dir="0" index="4" bw="12" slack="0"/>
<pin id="94" dir="0" index="5" bw="12" slack="0"/>
<pin id="95" dir="0" index="6" bw="10" slack="0"/>
<pin id="96" dir="0" index="7" bw="9" slack="0"/>
<pin id="97" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="12" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sub_ln19_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="12" slack="0"/>
<pin id="112" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln19/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sub_ln24_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="12" slack="0"/>
<pin id="118" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="select_ln18_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="11" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="x_new_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="12" slack="0"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_new/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="y_new_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="12" slack="0"/>
<pin id="142" dir="0" index="2" bw="12" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_new/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="current_theta_2_loc_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="2"/>
<pin id="150" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_theta_2_loc_load/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="x_new_1_loc_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="2"/>
<pin id="154" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_new_1_loc_load/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sext_ln50_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="0"/>
<pin id="157" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="mul_ln50_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="0" index="1" bw="10" slack="0"/>
<pin id="162" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="12" slack="0"/>
<pin id="167" dir="0" index="1" bw="21" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="0" index="3" bw="6" slack="0"/>
<pin id="170" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="x_new_1_loc_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x_new_1_loc "/>
</bind>
</comp>

<comp id="182" class="1005" name="current_theta_2_loc_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="current_theta_2_loc "/>
</bind>
</comp>

<comp id="188" class="1005" name="select_ln18_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="1"/>
<pin id="190" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="193" class="1005" name="x_new_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="12" slack="1"/>
<pin id="195" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="x_new "/>
</bind>
</comp>

<comp id="198" class="1005" name="y_new_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="1"/>
<pin id="200" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="y_new "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="52" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="52" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="88" pin=6"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="88" pin=7"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="62" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="62" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="68" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="101" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="129"><net_src comp="121" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="135"><net_src comp="101" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="109" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="62" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="88" pin=3"/></net>

<net id="144"><net_src comp="101" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="68" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="115" pin="2"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="48" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="175"><net_src comp="165" pin="4"/><net_sink comp="74" pin=2"/></net>

<net id="179"><net_src comp="54" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="88" pin=5"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="185"><net_src comp="58" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="191"><net_src comp="121" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="196"><net_src comp="130" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="201"><net_src comp="139" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="88" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {3 }
	Port: theta | {3 }
 - Input state : 
	Port: cordiccart2pol : x | {1 }
	Port: cordiccart2pol : y | {1 }
	Port: cordiccart2pol : Kvalues | {1 2 }
	Port: cordiccart2pol : angles | {1 2 }
  - Chain level:
	State 1
		select_ln18 : 1
		x_new : 1
		y_new : 1
		call_ln18 : 2
	State 2
	State 3
		sext_ln50 : 1
		mul_ln50 : 2
		trunc_ln1 : 3
		write_ln50 : 4
		write_ln51 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_cordiccart2pol_Pipeline_VITIS_LOOP_30_1_fu_88 |    2    |  3.176  |   190   |   228   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |                 select_ln18_fu_121                |    0    |    0    |    0    |    11   |
|  select  |                    x_new_fu_130                   |    0    |    0    |    0    |    12   |
|          |                    y_new_fu_139                   |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    sub   |                  sub_ln19_fu_109                  |    0    |    0    |    0    |    12   |
|          |                  sub_ln24_fu_115                  |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|    mul   |                  mul_ln50_fu_159                  |    1    |    0    |    0    |    6    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   read   |                 y_read_read_fu_62                 |    0    |    0    |    0    |    0    |
|          |                 x_read_read_fu_68                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   write  |               write_ln50_write_fu_74              |    0    |    0    |    0    |    0    |
|          |               write_ln51_write_fu_81              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
| bitselect|                     tmp_fu_101                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   sext   |                  sext_ln50_fu_155                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|partselect|                  trunc_ln1_fu_165                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    3    |  3.176  |   190   |   293   |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|Kvalues|    0   |   10   |    3   |
| angles|    0   |    9   |    3   |
+-------+--------+--------+--------+
| Total |    0   |   19   |    6   |
+-------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|current_theta_2_loc_reg_182|   12   |
|    select_ln18_reg_188    |   11   |
|    x_new_1_loc_reg_176    |   12   |
|       x_new_reg_193       |   12   |
|       y_new_reg_198       |   12   |
+---------------------------+--------+
|           Total           |   59   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_cordiccart2pol_Pipeline_VITIS_LOOP_30_1_fu_88 |  p1  |   2  |  11  |   22   ||    0    ||    9    |
| grp_cordiccart2pol_Pipeline_VITIS_LOOP_30_1_fu_88 |  p2  |   2  |  12  |   24   ||    0    ||    9    |
| grp_cordiccart2pol_Pipeline_VITIS_LOOP_30_1_fu_88 |  p3  |   2  |  12  |   24   ||    0    ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |   70   ||  4.764  ||    0    ||    27   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    3   |   190  |   293  |
|   Memory  |    0   |    -   |    -   |   19   |    6   |
|Multiplexer|    -   |    -   |    4   |    0   |   27   |
|  Register |    -   |    -   |    -   |   59   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |    7   |   268  |   326  |
+-----------+--------+--------+--------+--------+--------+
