# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/intelFPGA_lite/verilogSimulation/labs_5/tb1_b27s.v

