// Seed: 2493300958
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  module_0(
      id_3, id_1, id_6, id_1
  );
  assign id_6 = id_8;
  wire id_9;
  initial begin
    id_6 = id_1;
  end
  wire id_10 = id_8, id_11;
  wor  id_12 = 1;
endmodule
