vhdl work "FULL-ADDER_model.vhd"
verilog work "week1schema.vf"
