/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 200 168)
	(text "dsp_rst_cntrl" (rect 57 0 110 12)(font "SansSerif" (font_size 11)))
	(text "inst" (rect 8 152 20 164)(font "Arial" ))
	(port
		(pt 0 76)
		(input)
		(text "reset_in0" (rect 0 0 36 12)(font "SansSerif" (font_size 8)))
		(text "reset_in0" (rect 4 65 58 76)(font "SansSerif" (font_size 8)))
		(line (pt 0 76)(pt 68 76)(line_width 1))
	)
	(port
		(pt 0 126)
		(input)
		(text "clk" (rect 0 0 10 12)(font "SansSerif" (font_size 8)))
		(text "clk" (rect 4 115 22 126)(font "SansSerif" (font_size 8)))
		(line (pt 0 126)(pt 68 126)(line_width 1))
	)
	(port
		(pt 200 76)
		(output)
		(text "reset_out" (rect 0 0 37 12)(font "SansSerif" (font_size 8)))
		(text "reset_out" (rect 155 65 209 76)(font "SansSerif" (font_size 8)))
		(line (pt 200 76)(pt 136 76)(line_width 1))
	)
	(drawing
		(text "reset_in0" (rect 14 46 82 105)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "reset" (rect 73 71 176 152)(font "SansSerif" (color 0 0 0)))
		(text "clk" (rect 53 96 124 205)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 73 121 164 252)(font "SansSerif" (color 0 0 0)))
		(text "reset_out" (rect 137 46 328 105)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "reset" (rect 111 71 252 152)(font "SansSerif" (color 0 0 0)))
		(text " dsp_rst_cntrl " (rect 143 151 376 312)(font "SansSerif" ))
		(line (pt 68 34)(pt 136 34)(line_width 1))
		(line (pt 136 34)(pt 136 151)(line_width 1))
		(line (pt 68 151)(pt 136 151)(line_width 1))
		(line (pt 68 34)(pt 68 151)(line_width 1))
		(line (pt 69 55)(pt 69 80)(line_width 1))
		(line (pt 70 55)(pt 70 80)(line_width 1))
		(line (pt 69 105)(pt 69 130)(line_width 1))
		(line (pt 70 105)(pt 70 130)(line_width 1))
		(line (pt 135 55)(pt 135 80)(line_width 1))
		(line (pt 134 55)(pt 134 80)(line_width 1))
		(line (pt 0 0)(pt 200 0)(line_width 1))
		(line (pt 200 0)(pt 200 168)(line_width 1))
		(line (pt 0 168)(pt 200 168)(line_width 1))
		(line (pt 0 0)(pt 0 168)(line_width 1))
	)
)
