Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 02:01:31 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_60/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.065        0.000                      0                 1329        0.002        0.000                      0                 1329        2.199        0.000                       0                  1310  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.474}        4.948           202.102         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.065        0.000                      0                 1329        0.002        0.000                      0                 1329        2.199        0.000                       0                  1310  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 genblk1[10].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.474ns period=4.948ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.474ns period=4.948ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.948ns  (vclock rise@4.948ns - vclock rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 2.172ns (46.599%)  route 2.489ns (53.401%))
  Logic Levels:           18  (CARRY8=10 LUT1=1 LUT2=7)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 6.290 - 4.948 ) 
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.816ns (routing 0.001ns, distribution 0.815ns)
  Clock Net Delay (Destination): 0.686ns (routing 0.001ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1309, routed)        0.816     1.762    genblk1[10].reg_in/clk_IBUF_BUFG
    SLICE_X131Y519       FDRE                                         r  genblk1[10].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y519       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.841 f  genblk1[10].reg_in/reg_out_reg[1]/Q
                         net (fo=4, routed)           0.209     2.050    conv/mul06/O11[0]
    SLICE_X131Y519       LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.148 r  conv/mul06/z__0_carry_i_11/O
                         net (fo=1, routed)           0.021     2.169    conv/mul06/p_0_in[4]
    SLICE_X131Y519       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     2.336 r  conv/mul06/z__0_carry/O[4]
                         net (fo=2, routed)           0.341     2.677    conv/add000078/I3[3]
    SLICE_X130Y519       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[7])
                                                      0.180     2.857 r  conv/add000078/reg_out_reg[8]_i_72/O[7]
                         net (fo=1, routed)           0.226     3.083    conv/add000078/reg_out_reg[8]_i_72_n_8
    SLICE_X129Y519       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.173 r  conv/add000078/reg_out[8]_i_73/O
                         net (fo=1, routed)           0.015     3.188    conv/add000078/reg_out[8]_i_73_n_0
    SLICE_X129Y519       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.305 r  conv/add000078/reg_out_reg[8]_i_45/CO[7]
                         net (fo=1, routed)           0.026     3.331    conv/add000078/reg_out_reg[8]_i_45_n_0
    SLICE_X129Y520       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.387 r  conv/add000078/reg_out_reg[21]_i_57/O[0]
                         net (fo=1, routed)           0.220     3.607    conv/add000078/reg_out_reg[21]_i_57_n_15
    SLICE_X128Y519       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     3.658 r  conv/add000078/reg_out[16]_i_56/O
                         net (fo=1, routed)           0.009     3.667    conv/add000078/reg_out[16]_i_56_n_0
    SLICE_X128Y519       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.900 r  conv/add000078/reg_out_reg[16]_i_30/O[5]
                         net (fo=2, routed)           0.237     4.137    conv/add000078/reg_out_reg[16]_i_30_n_10
    SLICE_X127Y519       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.188 r  conv/add000078/reg_out[16]_i_33/O
                         net (fo=1, routed)           0.022     4.210    conv/add000078/reg_out[16]_i_33_n_0
    SLICE_X127Y519       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     4.348 r  conv/add000078/reg_out_reg[16]_i_20/O[7]
                         net (fo=2, routed)           0.181     4.529    conv/add000078/reg_out_reg[16]_i_20_n_8
    SLICE_X125Y519       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.681 r  conv/add000078/reg_out[16]_i_21/O
                         net (fo=1, routed)           0.015     4.696    conv/add000078/reg_out[16]_i_21_n_0
    SLICE_X125Y519       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.813 r  conv/add000078/reg_out_reg[16]_i_11/CO[7]
                         net (fo=1, routed)           0.026     4.839    conv/add000078/reg_out_reg[16]_i_11_n_0
    SLICE_X125Y520       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.895 r  conv/add000078/reg_out_reg[21]_i_10/O[0]
                         net (fo=2, routed)           0.297     5.192    conv/add000078/reg_out_reg[21]_i_10_n_15
    SLICE_X124Y515       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     5.227 r  conv/add000078/reg_out[21]_i_15/O
                         net (fo=1, routed)           0.009     5.236    conv/add000078/reg_out[21]_i_15_n_0
    SLICE_X124Y515       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.440 r  conv/add000078/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.217     5.657    conv/add000074/reg_out_reg[21][0]
    SLICE_X123Y516       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.708 r  conv/add000074/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.025     5.733    conv/add000078/reg_out_reg[21]_0[0]
    SLICE_X123Y516       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     5.917 r  conv/add000078/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.139     6.056    reg_out/a[20]
    SLICE_X123Y516       LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.113     6.169 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, routed)          0.254     6.423    reg_out/reg_out[21]_i_1_n_0
    SLICE_X124Y516       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.948     4.948 r  
    AP13                                              0.000     4.948 r  clk (IN)
                         net (fo=0)                   0.000     4.948    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.293 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.293    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.293 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.580    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.604 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1309, routed)        0.686     6.290    reg_out/clk_IBUF_BUFG
    SLICE_X124Y516       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.308     6.597    
                         clock uncertainty           -0.035     6.562    
    SLICE_X124Y516       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     6.488    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.488    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  0.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 demux/genblk1[31].z_reg[31][4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.474ns period=4.948ns})
  Destination:            genblk1[31].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.474ns period=4.948ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.059ns (48.361%)  route 0.063ns (51.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      0.701ns (routing 0.001ns, distribution 0.700ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.001ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1309, routed)        0.701     1.357    demux/clk_IBUF_BUFG
    SLICE_X134Y527       FDRE                                         r  demux/genblk1[31].z_reg[31][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y527       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.416 r  demux/genblk1[31].z_reg[31][4]/Q
                         net (fo=1, routed)           0.063     1.479    genblk1[31].reg_in/D[4]
    SLICE_X134Y526       FDRE                                         r  genblk1[31].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1309, routed)        0.830     1.776    genblk1[31].reg_in/clk_IBUF_BUFG
    SLICE_X134Y526       FDRE                                         r  genblk1[31].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.362     1.414    
    SLICE_X134Y526       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.476    genblk1[31].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.002    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.474 }
Period(ns):         4.948
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.948       3.658      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.474       2.199      SLICE_X133Y534  genblk1[110].reg_in/reg_out_reg[6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.474       2.199      SLICE_X127Y527  demux/genblk1[27].z_reg[27][5]/C



