@cmd_header vhdl2verilog@
<h1>vhdl2verilog - importing VHDL designs using vhdl2verilog</h1>
<pre>
    vhdl2verilog [options] &lt;vhdl-file&gt;..

This command reads VHDL source files using the 'vhdl2verilog' tool and the
Yosys Verilog frontend.

    -out &lt;out_file&gt;
        do not import the vhdl2verilog output. instead write it to the
        specified file.

    -vhdl2verilog_dir &lt;directory&gt;
        do use the specified vhdl2verilog installation. this is the directory
        that contains the setup_env.sh file. when this option is not present,
        it is assumed that vhdl2verilog is in the PATH environment variable.

    -top &lt;top-entity-name&gt;
        The name of the top entity. This option is mandatory.

The following options are passed as-is to vhdl2verilog:

    -arch &lt;architecture_name&gt;
    -unroll_generate
    -nogenericeval
    -nouniquify
    -oldparser
    -suppress &lt;list&gt;
    -quiet
    -nobanner
    -mapfile &lt;file&gt;

vhdl2verilog can be obtained from:
http://www.edautils.com/vhdl2verilog.html

</pre>
@footer@
