#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Dec  7 20:54:22 2022
# Process ID: 7664
# Current directory: C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.runs/synth_1
# Command line: vivado.exe -log ssdcontroller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ssdcontroller.tcl
# Log file: C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.runs/synth_1/ssdcontroller.vds
# Journal file: C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.runs/synth_1\vivado.jou
# Running On: LAPTOP-JJGV2RN3, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 2, Host memory: 17059 MB
#-----------------------------------------------------------
source ssdcontroller.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 395.309 ; gain = 70.750
Command: synth_design -top ssdcontroller -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25184
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10714] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/aludecoder.v:25]
INFO: [Synth 8-11241] undeclared symbol 'resultmuxout', assumed default net type 'wire' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/riscv.v:17]
WARNING: [Synth 8-8895] 'resultmuxout' is already implicitly declared on line 17 [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/riscv.v:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1206.406 ; gain = 408.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ssdcontroller' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/new/ssdcontroller.v:1]
INFO: [Synth 8-6157] synthesizing module 'riscv' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/riscv.v:1]
INFO: [Synth 8-6157] synthesizing module 'instrmem' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/instrmem.v:1]
INFO: [Synth 8-3876] $readmem data file 'looping_fibo.mem' is read successfully [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/instrmem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'instrmem' (0#1) [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/instrmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/program_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/program_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/adder.v:1]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'sign_extender' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/sign_extender.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sign_extender' (0#1) [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/sign_extender.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/mux.v:1]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'datamem' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datamem' (0#1) [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'addr' does not match port width (6) of module 'datamem' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/riscv.v:33]
WARNING: [Synth 8-689] width (32) of port connection 'op2' does not match port width (5) of module 'adder' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/riscv.v:41]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (5) of module 'adder' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/riscv.v:41]
WARNING: [Synth 8-689] width (5) of port connection 'muxout' does not match port width (32) of module 'mux' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/riscv.v:42]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindecoder' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/maindecoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindecoder' (0#1) [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/maindecoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'aludecoder' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/aludecoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'aludecoder' (0#1) [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/aludecoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv' (0#1) [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/riscv.v:1]
WARNING: [Synth 8-7071] port 'x4' of module 'riscv' is unconnected for instance 'rsv' [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/new/ssdcontroller.v:44]
WARNING: [Synth 8-7023] instance 'rsv' of module 'riscv' has 6 connections declared, but only 5 given [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/new/ssdcontroller.v:44]
INFO: [Synth 8-6155] done synthesizing module 'ssdcontroller' (0#1) [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/new/ssdcontroller.v:1]
WARNING: [Synth 8-7137] Register regfile_reg[31] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[30] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[29] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[28] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[27] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[26] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[25] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[24] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[23] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[22] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[21] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[20] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[19] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[18] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[17] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[16] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[15] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[14] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[13] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[12] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[11] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[10] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[9] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[8] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[7] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[6] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[5] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[4] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[3] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[2] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[1] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register regfile_reg[0] in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/register_file.v:22]
WARNING: [Synth 8-7137] Register datamemory_reg[63] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[62] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[61] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[60] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[59] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[58] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[57] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[56] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[55] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[54] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[53] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[52] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[51] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[50] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[49] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[48] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[47] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[46] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[45] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[44] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[43] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[42] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[41] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[40] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[39] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[38] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[37] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[36] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[35] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[34] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[33] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[32] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[31] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[30] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[29] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[28] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[27] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[26] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[25] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[24] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[23] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[22] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[21] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[20] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[19] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[18] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[17] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[16] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[15] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[14] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[13] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[12] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[11] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[10] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[9] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[8] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[7] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[6] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[5] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[4] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[3] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[2] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[1] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7137] Register datamemory_reg[0] in module datamem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/sources_1/imports/single_cycle_riscv/datamem.v:25]
WARNING: [Synth 8-7129] Port op[6] in module aludecoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[4] in module aludecoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[3] in module aludecoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[2] in module aludecoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[1] in module aludecoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port op[0] in module aludecoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module sign_extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module sign_extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module sign_extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module sign_extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module sign_extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module sign_extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module sign_extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module sign_extender is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1323.883 ; gain = 525.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1323.883 ; gain = 525.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1323.883 ; gain = 525.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1323.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/constrs_1/imports/new/basys3_master.xdc]
Finished Parsing XDC File [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/constrs_1/imports/new/basys3_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.srcs/constrs_1/imports/new/basys3_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ssdcontroller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ssdcontroller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1432.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1432.137 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 96    
	                5 Bit    Registers := 1     
+---Muxes : 
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 109   
	   4 Input   32 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 100   
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   136|
|3     |LUT1   |    28|
|4     |LUT2   |   165|
|5     |LUT3   |   257|
|6     |LUT4   |   286|
|7     |LUT5   |   157|
|8     |LUT6   |   109|
|9     |MUXF7  |    32|
|10    |FDCE   |   151|
|11    |FDRE   |    27|
|12    |IBUF   |     2|
|13    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1432.137 ; gain = 633.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:08 . Memory (MB): peak = 1432.137 ; gain = 525.547
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1432.137 ; gain = 633.801
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1432.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1432.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 13c7dd2f
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1432.137 ; gain = 1032.887
INFO: [Common 17-1381] The checkpoint 'C:/Users/aksha/Desktop/riscv_singlecycle/riscv_singlecycle.runs/synth_1/ssdcontroller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ssdcontroller_utilization_synth.rpt -pb ssdcontroller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 20:55:53 2022...
