m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/admin/Desktop/FPGACODE/5_full_adder/Sim/questa
T_opt
!s110 1729274096
VgzQPXR^;[R8=QXhSkX18?2
04 13 4 work tb_full_adder fast 0
=1-70a8d3b040d2-6712a0ef-384-462c
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vfull_adder
2C:/Users/admin/Desktop/FPGACODE/5_full_adder/RTL/full_adder.v
!s110 1729274094
!i10b 1
!s100 ?OnE4a>IbZb[OTMn3l4QO2
I3X;c;od;F7a?=N4:NG_dJ0
R1
w1729079254
8C:/Users/admin/Desktop/FPGACODE/5_full_adder/RTL/full_adder.v
FC:/Users/admin/Desktop/FPGACODE/5_full_adder/RTL/full_adder.v
!i122 0
L0 1 8
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2023.3;77
r1
!s85 0
31
Z5 !s108 1729274094.000000
!s107 C:/Users/admin/Desktop/FPGACODE/5_full_adder/RTL/full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/admin/Desktop/FPGACODE/5_full_adder/RTL|C:/Users/admin/Desktop/FPGACODE/5_full_adder/RTL/full_adder.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/admin/Desktop/FPGACODE/5_full_adder/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_full_adder
2C:/Users/admin/Desktop/FPGACODE/5_full_adder/Quartus_prj/../Sim/tb_full_adder.v
!s110 1729274095
!i10b 1
!s100 6gNdA]oUg9[0PzBX@YHCm0
IZA5QI0o:>0DR3af>DmSkd3
R1
w1729081293
8C:/Users/admin/Desktop/FPGACODE/5_full_adder/Quartus_prj/../Sim/tb_full_adder.v
FC:/Users/admin/Desktop/FPGACODE/5_full_adder/Quartus_prj/../Sim/tb_full_adder.v
!i122 1
L0 2 18
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/admin/Desktop/FPGACODE/5_full_adder/Quartus_prj/../Sim/tb_full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/admin/Desktop/FPGACODE/5_full_adder/Quartus_prj/../Sim|C:/Users/admin/Desktop/FPGACODE/5_full_adder/Quartus_prj/../Sim/tb_full_adder.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+C:/Users/admin/Desktop/FPGACODE/5_full_adder/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
