
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000368                       # Number of seconds simulated
sim_ticks                                   368386578                       # Number of ticks simulated
final_tick                               5019397789455                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 187564                       # Simulator instruction rate (inst/s)
host_op_rate                                   331321                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101209483                       # Simulator tick rate (ticks/s)
host_mem_usage                                4489252                       # Number of bytes of host memory used
host_seconds                                     3.64                       # Real time elapsed on the host
sim_insts                                      682697                       # Number of instructions simulated
sim_ops                                       1205954                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::cpu.dtb.walker          128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          256                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst               64                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data              192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         3008                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker         1088                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst        74496                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data       197568                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              276800                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst        74496                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total          74560                       # Number of instructions bytes read from this memory
testsys.physmem.num_reads::cpu.dtb.walker            2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            4                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 1                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           47                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker           17                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1164                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data         3087                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 4325                       # Number of read requests responded to by this memory
testsys.physmem.bw_read::cpu.dtb.walker        347461                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        694922                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              173731                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              521192                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      8165335                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      2953419                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    202222351                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    536306184                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              751384596                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         173731                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    202222351                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         202396082                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       347461                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       694922                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             173731                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             521192                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      8165335                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      2953419                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    202222351                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    536306184                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total             751384596                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                        0                       # number of replacements
testsys.iocache.tagsinuse                           0                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                        0                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                          nan                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
testsys.iocache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                   0                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                           517                       # number of replacements
testsys.l2.tagsinuse                      2175.879669                       # Cycle average of tags in use
testsys.l2.total_refs                              46                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                           517                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          0.088975                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks          291.269125                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        0.208120                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        3.999996                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              0.999999                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              1.106999                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    28.174522                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     1.382904                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst    543.066183                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data   1305.671822                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.071111                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000051                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000977                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000244                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000270                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.006879                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.000338                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.132585                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.318768                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.531221                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::cpu.dtb.walker             3                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         2808                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker          209                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst          733                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data          538                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   4291                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks            1035                       # number of Writeback hits
testsys.l2.Writeback_hits::total                 1035                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data           32                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total                  32                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data           32                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                   32                       # number of ReadExReq hits
testsys.l2.demand_hits::cpu.dtb.walker              3                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         2808                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker          209                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst          733                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data          570                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    4323                       # number of demand (read+write) hits
testsys.l2.overall_hits::cpu.dtb.walker             3                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         2808                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker          209                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst          733                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data          570                       # number of overall hits
testsys.l2.overall_hits::total                   4323                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            4                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 1                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           48                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker           17                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         1175                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data         2386                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 3635                       # number of ReadReq misses
testsys.l2.UpgradeReq_misses::switch_cpus.data           30                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total                30                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::cpu.data               1                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          708                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                709                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            2                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            4                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  1                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  3                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           48                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker           17                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         1175                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data         3094                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  4344                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            2                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            4                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 1                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 3                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           48                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker           17                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         1175                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data         3094                       # number of overall misses
testsys.l2.overall_misses::total                 4344                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      4846545                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker      1797024                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    120524964                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data    244761815                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      371930348                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data       483595                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total       483595                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     73476148                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     73476148                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      4846545                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker      1797024                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    120524964                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data    318237963                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       445406496                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      4846545                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker      1797024                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    120524964                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data    318237963                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      445406496                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               1                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         2856                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker          226                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         1908                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data         2924                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               7926                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks         1035                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total             1035                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data           62                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total              62                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::cpu.data             1                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          740                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              741                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            5                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            4                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                1                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         2856                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker          226                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         1908                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data         3664                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                8667                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            5                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            4                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               1                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         2856                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker          226                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         1908                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data         3664                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               8667                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker     0.400000                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.016807                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.075221                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.615828                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.816005                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.458617                       # miss rate for ReadReq accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.483871                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.483871                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.956757                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.956815                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker     0.400000                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.016807                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.075221                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.615828                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.844432                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.501211                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker     0.400000                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.016807                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.075221                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.615828                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.844432                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.501211                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 100969.687500                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 105707.294118                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 102574.437447                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 102582.487427                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 102319.215406                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 16119.833333                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 16119.833333                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 103779.870056                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 103633.495063                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 100969.687500                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 105707.294118                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 102574.437447                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 102856.484486                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 102533.723757                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 100969.687500                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 105707.294118                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 102574.437447                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 102856.484486                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 102533.723757                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks                  45                       # number of writebacks
testsys.l2.writebacks::total                       45                       # number of writebacks
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           48                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker           17                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         1175                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data         2386                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            3626                       # number of ReadReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data           30                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total           30                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          708                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           708                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           48                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker           17                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         1175                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data         3094                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             4334                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           48                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker           17                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         1175                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data         3094                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            4334                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      4581645                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1704224                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    114036099                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data    231537894                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    351859862                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      1490219                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total      1490219                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     69593848                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     69593848                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      4581645                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker      1704224                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    114036099                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data    301131742                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    421453710                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      4581645                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker      1704224                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    114036099                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data    301131742                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    421453710                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.016807                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.075221                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.615828                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.816005                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.457482                       # mshr miss rate for ReadReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.483871                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.483871                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.956757                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.955466                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.016807                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.075221                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.615828                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.844432                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.500058                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.016807                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.075221                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.615828                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.844432                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.500058                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 95450.937500                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 100248.470588                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 97051.999149                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 97040.190277                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 97038.020408                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 49673.966667                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 49673.966667                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 98296.395480                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 98296.395480                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 95450.937500                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 100248.470588                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 97051.999149                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 97327.647705                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 97243.587910                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 95450.937500                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 100248.470588                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 97051.999149                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 97327.647705                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 97243.587910                       # average overall mshr miss latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      1983.311163                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks            9.760425                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        0.328603                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        3.999996                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              0.999999                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              1.999975                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    31.604683                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     4.489412                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst    552.841065                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   1377.287005                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.000298                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000010                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000122                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000964                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000137                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.016871                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.042031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.060526                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker            1                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst           11                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data            7                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                     19                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks              45                       # number of Writeback hits
testsys.l3.Writeback_hits::total                   45                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data           17                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                  17                       # number of UpgradeReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker            1                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst           11                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data            7                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                      19                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker            1                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst           11                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data            7                       # number of overall hits
testsys.l3.overall_hits::total                     19                       # number of overall hits
testsys.l3.ReadReq_misses::cpu.dtb.walker            2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            4                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 1                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           47                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker           17                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1164                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data         2379                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 3616                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data           13                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total                13                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::cpu.data               1                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          708                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                709                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            2                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            4                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  1                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  3                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           47                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker           17                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1164                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data         3087                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  4325                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            2                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            4                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 1                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 3                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           47                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker           17                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1164                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data         3087                       # number of overall misses
testsys.l3.overall_misses::total                 4325                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      4407945                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker      1645724                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    109901932                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data    223381618                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      339337219                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     67173102                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     67173102                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      4407945                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker      1645724                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    109901932                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data    290554720                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       406510321                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      4407945                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker      1645724                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    109901932                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data    290554720                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      406510321                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               1                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           48                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker           17                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         1175                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data         2386                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               3635                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks           45                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total               45                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data           30                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total              30                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::cpu.data             1                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          708                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              709                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            4                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                1                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           48                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker           17                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         1175                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data         3094                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                4344                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            4                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               1                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           48                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker           17                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         1175                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data         3094                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               4344                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.979167                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.990638                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.997066                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.994773                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.433333                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.433333                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.979167                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.990638                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.997738                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.995626                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.979167                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.990638                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.997738                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.995626                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 93786.063830                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 96807.294118                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 94417.467354                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 93897.275326                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 93843.257467                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 94877.262712                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 94743.444288                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 93786.063830                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 96807.294118                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 94417.467354                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 94122.034338                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 93990.825665                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 93786.063830                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 96807.294118                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 94417.467354                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 94122.034338                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 93990.825665                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           47                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker           17                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1164                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data         2379                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            3607                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data           13                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total           13                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          708                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           708                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           47                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker           17                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1164                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data         3087                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             4315                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           47                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker           17                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1164                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data         3087                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            4315                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      3750871                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1410379                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst     93539311                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data    189898969                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    288599530                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data      1019200                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total      1019200                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     57148905                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     57148905                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      3750871                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker      1410379                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst     93539311                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data    247047874                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    345748435                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      3750871                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker      1410379                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst     93539311                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data    247047874                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    345748435                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.979167                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.990638                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.997066                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.992297                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.433333                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.433333                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.998590                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.979167                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.990638                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.997738                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.993324                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.979167                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.990638                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.997738                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.993324                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 79805.765957                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 82963.470588                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 80360.232818                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79823.021858                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 80010.959246                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        78400                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total        78400                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80718.792373                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 80718.792373                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 79805.765957                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 82963.470588                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 80360.232818                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 80028.465824                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 80127.099652                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 79805.765957                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 82963.470588                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 80360.232818                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 80028.465824                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 80127.099652                       # average overall mshr miss latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         12                       # Number of instructions committed
testsys.cpu.committedOps                           24                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   24                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          24                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 54                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                31                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            6                       # number of memory refs
testsys.cpu.num_load_insts                          5                       # Number of load instructions
testsys.cpu.num_store_insts                         1                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                  1413                       # number of replacements
testsys.cpu.icache.tagsinuse               332.677036                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                   19982                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                  1413                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                 14.141543                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.543382                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   332.133654                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.001061                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.648699                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.649760                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           18                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        31791                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          31809                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           18                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        31791                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           31809                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           18                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        31791                       # number of overall hits
testsys.cpu.icache.overall_hits::total          31809                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         2230                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         2231                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         2230                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          2231                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         2230                       # number of overall misses
testsys.cpu.icache.overall_misses::total         2231                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    163400017                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    163400017                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    163400017                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    163400017                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    163400017                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    163400017                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           19                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        34021                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        34040                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           19                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        34021                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        34040                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           19                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        34021                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        34040                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.052632                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.065548                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.065541                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.052632                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.065548                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.065541                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.052632                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.065548                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.065541                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 73273.550224                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 73240.706858                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 73273.550224                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 73240.706858                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 73273.550224                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 73240.706858                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          322                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          322                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          322                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          322                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          322                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          322                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1908                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         1908                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         1908                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         1908                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         1908                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         1908                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    129295650                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    129295650                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    129295650                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    129295650                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    129295650                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    129295650                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.056083                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.056052                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.056083                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.056052                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.056083                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.056052                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67765.015723                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67765.015723                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 67765.015723                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 67765.015723                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 67765.015723                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 67765.015723                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements          217                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      10.668745                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs           918                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs          217                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        4.230415                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle 5019265589000                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     1.517618                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     9.151127                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.094851                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.571945                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.666797                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker         1543                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total         1543                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker         1543                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total         1543                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker         1543                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total         1543                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            4                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker          254                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total          258                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            4                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker          254                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total          258                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            4                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker          254                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total          258                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      4835228                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      4835228                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      4835228                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      4835228                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      4835228                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      4835228                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker         1797                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total         1801                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            4                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker         1797                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total         1801                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            4                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker         1797                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total         1801                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.141347                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.143254                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.141347                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.143254                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.141347                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.143254                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 19036.330709                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 18741.193798                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 19036.330709                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 18741.193798                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 19036.330709                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 18741.193798                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker          254                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker          254                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total          254                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker          254                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total          254                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      4030798                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      4030798                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      4030798                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      4030798                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      4030798                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      4030798                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.141347                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.141033                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.141347                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.141033                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.141347                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.141033                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 15869.283465                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15869.283465                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 15869.283465                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 15869.283465                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 15869.283465                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 15869.283465                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         2878                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      14.407418                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs          1965                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         2878                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.682766                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle 5019125008300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     0.665028                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    13.742389                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.041564                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.858899                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.900464                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker            3                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker         2203                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total         2206                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker            3                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker         2203                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total         2206                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker            3                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker         2203                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total         2206                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            5                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         2923                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         2928                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            5                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         2923                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         2928                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            5                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         2923                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         2928                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     34551937                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     34551937                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     34551937                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     34551937                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     34551937                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     34551937                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            8                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         5126                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         5134                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            8                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         5126                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         5134                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            8                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         5126                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         5134                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.625000                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.570230                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.570316                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.625000                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.570230                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.570316                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.625000                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.570230                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.570316                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 11820.710571                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 11800.524932                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 11820.710571                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 11800.524932                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 11820.710571                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 11800.524932                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks           19                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total           19                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         2923                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         2923                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         2923                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         2923                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         2923                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         2923                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     25480593                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     25480593                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker     25480593                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     25480593                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker     25480593                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     25480593                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.570230                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.569342                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.570230                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.569342                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.570230                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.569342                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  8717.274376                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8717.274376                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  8717.274376                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8717.274376                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  8717.274376                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8717.274376                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                  3155                       # number of replacements
testsys.cpu.dcache.tagsinuse               478.970695                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                   40349                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                  3155                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 12.788906                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle          5019082117300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.349805                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   478.620891                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000683                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.934806                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.935490                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::cpu.data            3                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        45557                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          45560                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data        21993                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total         21993                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::cpu.data            3                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        67550                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           67553                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::cpu.data            3                       # number of overall hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        67550                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          67553                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            2                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data         7408                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total         7410                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          802                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          803                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            3                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         8210                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          8213                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            3                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         8210                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         8213                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    703883182                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total    703883182                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     79802241                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     79802241                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    783685423                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    783685423                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    783685423                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    783685423                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            5                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        52965                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        52970                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data        22795                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total        22796                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            6                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        75760                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        75766                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            6                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        75760                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        75766                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data     0.400000                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.139866                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.139891                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.035183                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.035225                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data     0.500000                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.108369                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.108400                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data     0.500000                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.108369                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.108400                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 95016.628240                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 94990.982726                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 99504.041147                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 99380.125778                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 95454.984531                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 95420.117253                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 95454.984531                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 95420.117253                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks         1016                       # number of writebacks
testsys.cpu.dcache.writebacks::total             1016                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         4483                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total         4483                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            1                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data         4484                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total         4484                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data         4484                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total         4484                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         2925                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total         2925                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          801                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          801                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data         3726                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total         3726                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data         3726                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total         3726                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    255087659                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total    255087659                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     76707037                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     76707037                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    331794696                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total    331794696                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    331794696                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total    331794696                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055225                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055220                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.035139                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035138                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.049182                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.049178                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.049182                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.049178                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 87209.456068                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87209.456068                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 95764.091136                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95764.091136                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 89048.495974                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 89048.495974                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 89048.495974                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 89048.495974                       # average overall mshr miss latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                 1106236                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           56972                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        56972                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         6244                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        37768                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits           24476                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles       157454                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                266585                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              56972                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches        24476                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                84083                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          31174                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              6459                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles        479217                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.PendingTrapStallCycles         2198                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            34021                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         2876                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             97                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       753719                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.649073                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.044375                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          671727     89.12%     89.12% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            8988      1.19%     90.31% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            5185      0.69%     91.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            3710      0.49%     91.49% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            5824      0.77%     92.27% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            5471      0.73%     92.99% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            5493      0.73%     93.72% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            3446      0.46%     94.18% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           43875      5.82%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       753719                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.051501                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.240984                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles          162142                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles       487930                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            74801                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles         4536                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles         24308                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        471797                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts            2                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles         24308                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles          171539                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles         394084                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        63275                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            69910                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles        30601                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        450366                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents          437                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents          8207                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents        18097                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents          152                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands       540508                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups      1174203                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups      1174203                       # Number of integer rename lookups
testsys.switch_cpus.rename.CommittedMaps       334639                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps          205869                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts         2150                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts         2132                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            73934                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        66720                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        29943                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads         1850                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores          950                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            425447                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded         2151                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           372577                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued         2208                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined       143038                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined       228879                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved          674                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       753719                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.494318                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.224099                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       604006     80.14%     80.14% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        55843      7.41%     87.55% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        34415      4.57%     92.11% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3        22792      3.02%     95.14% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4        16446      2.18%     97.32% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5        10682      1.42%     98.73% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         6845      0.91%     99.64% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         2256      0.30%     99.94% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          434      0.06%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       753719                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            805     34.33%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     34.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           818     34.88%     69.21% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          722     30.79%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         2952      0.79%      0.79% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       282195     75.74%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.53% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        59759     16.04%     92.57% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        27671      7.43%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        372577                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.336797                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt               2345                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.006294                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads      1504896                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       570748                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       359466                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        371970                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         4370                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads        22143                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         7148                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads          125                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles         24308                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles         355489                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles         4040                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       427598                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         3953                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        66720                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        29943                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts         2133                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents          2151                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           47                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents          120                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect         1970                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         5577                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         7547                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       364739                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        57548                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts         7838                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               84647                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           37563                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             27099                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.329712                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                360556                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               359466                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers           249889                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           399595                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.324945                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.625356                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts       149529                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls         1477                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         6548                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       729573                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.381082                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.310107                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       637379     87.36%     87.36% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        36073      4.94%     92.31% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2        13947      1.91%     94.22% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3        15193      2.08%     96.30% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         7217      0.99%     97.29% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         3473      0.48%     97.77% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6         2928      0.40%     98.17% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         2224      0.30%     98.47% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8        11139      1.53%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       729573                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts       156247                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps        278027                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 67372                       # Number of memory references committed
testsys.switch_cpus.commit.loads                44577                       # Number of loads committed
testsys.switch_cpus.commit.membars                  0                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             30702                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts           277649                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events        11139                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads             1145048                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             879571                       # The number of ROB writes
testsys.switch_cpus.timesIdled                   2198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 352517                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.committedInsts             156247                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps               278027                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total       156247                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      7.080046                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                7.080046                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.141242                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.141242                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          729578                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         419007                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_writes              48                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads         169121                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes          2017                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        12104                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         7736                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         5636616                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          907494                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            6563950                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      5636616                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       5636616                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       780799                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          780799                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1513                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          967                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           704577                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           134118                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              841175                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data          103299                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total             103299                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     32856789                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     20999679                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15300818044                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2463428513                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17818103025                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15300818044                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15300818044                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2119509902                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2119509902                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     32856789                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     20999679                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15300818044                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4582938415                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19937612928                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                        1106275                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    526438                       # Number of instructions committed
drivesys.cpu.committedOps                      927903                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              926049                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                    0                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        78765                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     926049                       # number of integer instructions
drivesys.cpu.num_fp_insts                           0                       # number of float instructions
drivesys.cpu.num_int_register_reads           2447181                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes          1064119                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                  0                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes                 0                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      237486                       # number of memory refs
drivesys.cpu.num_load_insts                    134190                       # Number of load instructions
drivesys.cpu.num_store_insts                   103296                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                  1106275                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 30.386309                       # Number of seconds simulated
sim_ticks                                30386308851756                       # Number of ticks simulated
final_tick                               35406076121361                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65480                       # Simulator instruction rate (inst/s)
host_op_rate                                   123126                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5721735401                       # Simulator tick rate (ticks/s)
host_mem_usage                                4596108                       # Number of bytes of host memory used
host_seconds                                  5310.68                       # Real time elapsed on the host
sim_insts                                   347742978                       # Number of instructions simulated
sim_ops                                     653881930                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        29248                       # Number of bytes read from this memory
testsys.physmem.bytes_read::ethernet          1332352                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker       115712                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker        33408                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       961152                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data      8299136                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total            10771008                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       961152                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         961152                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks      7217920                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total          7217920                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          457                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::ethernet             20818                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker         1808                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker          522                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst        15018                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data       129674                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total               168297                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks         112780                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total              112780                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide          963                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::ethernet               43847                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker         3808                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker         1099                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst        31631                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data       273121                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total                 354469                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst        31631                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total             31631                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks           237539                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total                237539                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks           237539                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide          963                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::ethernet              43847                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker         3808                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker         1099                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst        31631                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data       273121                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total                592008                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                    41174                       # number of replacements
testsys.iocache.tagsinuse                   15.993003                       # Cycle average of tags in use
testsys.iocache.total_refs                      20574                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                    41190                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                     0.499490                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             5020558129000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     0.122432                       # Average occupied blocks per requestor
testsys.iocache.occ_blocks::ethernet        15.870571                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.007652                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::ethernet        0.991911                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.999563                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_hits::ethernet           7013                       # number of ReadReq hits
testsys.iocache.ReadReq_hits::total              7013                       # number of ReadReq hits
testsys.iocache.WriteReq_hits::ethernet          2951                       # number of WriteReq hits
testsys.iocache.WriteReq_hits::total             2951                       # number of WriteReq hits
testsys.iocache.demand_hits::ethernet            9964                       # number of demand (read+write) hits
testsys.iocache.demand_hits::total               9964                       # number of demand (read+write) hits
testsys.iocache.overall_hits::ethernet           9964                       # number of overall hits
testsys.iocache.overall_hits::total              9964                       # number of overall hits
testsys.iocache.ReadReq_misses::pc.south_bridge.ide           92                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::ethernet        38560                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total           38652                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide         1728                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::ethernet        37263                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total          38991                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide         1820                       # number of demand (read+write) misses
testsys.iocache.demand_misses::ethernet         75823                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total            77643                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide         1820                       # number of overall misses
testsys.iocache.overall_misses::ethernet        75823                       # number of overall misses
testsys.iocache.overall_misses::total           77643                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide     12985992                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::ethernet   1713488806                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total   1726474798                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide    126769784                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::ethernet   2524061000                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total   2650830784                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide    139755776                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::ethernet   4237549806                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total   4377305582                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide    139755776                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::ethernet   4237549806                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total   4377305582                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide           92                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::ethernet        45573                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total         45665                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide         1728                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::ethernet        40214                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total        41942                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide         1820                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::ethernet        85787                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total          87607                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide         1820                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::ethernet        85787                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total         87607                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::ethernet     0.846115                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total     0.846425                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::ethernet     0.926618                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total     0.929641                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::ethernet     0.883852                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total      0.886265                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::ethernet     0.883852                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total     0.886265                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 141152.086957                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::ethernet 44436.950363                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 44667.153006                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 73362.143519                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::ethernet 67736.387301                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 67985.709112                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 76788.887912                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::ethernet 55887.393087                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 56377.337068                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 76788.887912                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::ethernet 55887.393087                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 56377.337068                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs       905108                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                  97                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs  9331.010309                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks          22461                       # number of writebacks
testsys.iocache.writebacks::total               22461                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           92                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::ethernet        38560                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total        38652                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide         1728                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::ethernet        37263                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total        38991                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide         1820                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::ethernet        75823                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total        77643                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide         1820                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::ethernet        75823                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total        77643                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide     11864200                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::ethernet   1236695551                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total   1248559751                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide    105968592                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::ethernet   2063628901                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total   2169597493                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    117832792                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::ethernet   3300324452                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total   3418157244                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    117832792                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::ethernet   3300324452                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total   3418157244                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::ethernet     0.846115                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total     0.846425                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::ethernet     0.926618                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total     0.929641                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::ethernet     0.883852                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total     0.886265                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::ethernet     0.883852                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total     0.886265                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 128958.695652                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::ethernet 32071.980057                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 32302.591095                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 61324.416667                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::ethernet 55380.106298                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 55643.545767                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 64743.292308                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::ethernet 43526.693114                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 44024.023338                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 64743.292308                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::ethernet 43526.693114                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 44024.023338                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            1                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes         4096                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            1                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages           27                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes       110592                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs           27                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                       9485001                       # number of replacements
testsys.l2.tagsinuse                      4055.223579                       # Cycle average of tags in use
testsys.l2.total_refs                        20985132                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                       9488987                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          2.211525                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                  5024281222117                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks          597.076631                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        0.000123                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker   126.975135                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker    82.430854                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   1508.136301                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data   1740.604535                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.145771                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.031000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.020125                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.368197                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.424952                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.990045                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker      6280216                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker      1673146                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst      8944577                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data      2184659                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total               19082598                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks         2633033                       # number of Writeback hits
testsys.l2.Writeback_hits::total              2633033                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data       330005                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total              330005                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data       445196                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total               445196                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker      6280216                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker      1673146                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst      8944577                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data      2629855                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                19527794                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker      6280216                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker      1673146                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst      8944577                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data      2629855                       # number of overall hits
testsys.l2.overall_hits::total               19527794                       # number of overall hits
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker       114157                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker        58890                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst      6448742                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data      2130390                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total              8752179                       # number of ReadReq misses
testsys.l2.UpgradeReq_misses::switch_cpus.data        19237                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total             19237                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data       695709                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total             695709                       # number of ReadExReq misses
testsys.l2.demand_misses::switch_cpus.dtb.walker       114157                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker        58890                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst      6448742                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data      2826099                       # number of demand (read+write) misses
testsys.l2.demand_misses::total               9447888                       # number of demand (read+write) misses
testsys.l2.overall_misses::switch_cpus.dtb.walker       114157                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker        58890                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst      6448742                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data      2826099                       # number of overall misses
testsys.l2.overall_misses::total              9447888                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker   2658361867                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker   1305965022                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst 143251306260                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data  55070166827                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total   202285799976                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data    838766359                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total    838766359                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data  24265945229                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total  24265945229                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker   2658361867                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker   1305965022                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst 143251306260                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data  79336112056                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total    226551745205                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker   2658361867                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker   1305965022                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst 143251306260                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data  79336112056                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total   226551745205                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker      6394373                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker      1732036                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst     15393319                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data      4315049                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total           27834777                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks      2633033                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total          2633033                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data       349242                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total          349242                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data      1140905                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total          1140905                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::switch_cpus.dtb.walker      6394373                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker      1732036                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst     15393319                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data      5455954                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total            28975682                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker      6394373                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker      1732036                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst     15393319                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data      5455954                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total           28975682                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.017853                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.034000                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.418931                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.493712                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.314433                       # miss rate for ReadReq accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.055082                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.055082                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.609787                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.609787                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.017853                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.034000                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.418931                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.517984                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.326063                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.017853                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.034000                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.418931                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.517984                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.326063                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 23286.893200                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 22176.346103                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22213.837406                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 25849.805353                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 23112.621437                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 43601.723710                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 43601.723710                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 34879.447052                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 34879.447052                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 23286.893200                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 22176.346103                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 22213.837406                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 28072.658479                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 23979.088787                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 23286.893200                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 22176.346103                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 22213.837406                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 28072.658479                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 23979.088787                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks             1434907                       # number of writebacks
testsys.l2.writebacks::total                  1434907                       # number of writebacks
testsys.l2.ReadReq_mshr_hits::switch_cpus.dtb.walker          528                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.itb.walker          394                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::total               924                       # number of ReadReq MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.dtb.walker          528                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.itb.walker          394                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::total                924                       # number of demand (read+write) MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.dtb.walker          528                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.itb.walker          394                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::total               924                       # number of overall MSHR hits
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker       113629                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker        58496                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst      6448740                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data      2130390                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total         8751255                       # number of ReadReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data        19237                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total        19237                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data       695709                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total        695709                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker       113629                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker        58496                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst      6448740                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data      2826099                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total          9446964                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker       113629                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker        58496                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst      6448740                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data      2826099                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total         9446964                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker   2040082451                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker    980319155                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst 106670496625                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data  43345491927                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total 153036390158                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data   1071090486                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total   1071090486                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  20349350812                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total  20349350812                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker   2040082451                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker    980319155                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst 106670496625                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data  63694842739                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total 173385740970                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker   2040082451                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker    980319155                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst 106670496625                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data  63694842739                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total 173385740970                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   3794942255                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total   3794942255                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   6469333112                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total   6469333112                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data  10264275367                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total  10264275367                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.017770                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.033773                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.418931                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.493712                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.314400                       # mshr miss rate for ReadReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.055082                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.055082                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.609787                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.609787                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.017770                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.033773                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.418931                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.517984                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.326031                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.017770                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.033773                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.418931                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.517984                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.326031                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 17953.888981                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 16758.738290                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 16541.292815                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 20346.270836                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 17487.364973                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 55678.665384                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 55678.665384                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 29249.802449                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 29249.802449                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 17953.888981                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 16758.738290                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 16541.292815                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 22538.079076                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 18353.593913                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 17953.888981                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 16758.738290                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 16541.292815                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 22538.079076                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 18353.593913                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                        132101                       # number of replacements
testsys.l3.tagsinuse                     32562.179770                       # Cycle average of tags in use
testsys.l3.total_refs                        10006628                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                        164414                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                         60.862384                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks        17378.028264                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        0.001950                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              0.000075                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.000590                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker   505.530884                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker   178.283871                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   6162.351708                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   8337.982428                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.530335                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000000                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000000                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000000                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.015428                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.005441                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.188060                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.254455                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.993719                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker       111821                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker        57974                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst      6433714                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data      2055366                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                8658875                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks         1434907                       # number of Writeback hits
testsys.l3.Writeback_hits::total              1434907                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data          611                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                 611                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data       581716                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total               581716                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker       111821                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker        57974                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst      6433714                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data      2637082                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                 9240591                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker       111821                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker        57974                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst      6433714                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data      2637082                       # number of overall hits
testsys.l3.overall_hits::total                9240591                       # number of overall hits
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker         1808                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker          522                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst        15026                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data        75024                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                92380                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data        27689                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total             27689                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data       104930                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total             104930                       # number of ReadExReq misses
testsys.l3.demand_misses::switch_cpus.dtb.walker         1808                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker          522                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst        15026                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data       179954                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                197310                       # number of demand (read+write) misses
testsys.l3.overall_misses::switch_cpus.dtb.walker         1808                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker          522                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst        15026                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data       179954                       # number of overall misses
testsys.l3.overall_misses::total               197310                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker    167815370                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker     48499852                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst   1407157393                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data   5127410996                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total     6750883611                       # number of ReadReq miss cycles
testsys.l3.UpgradeReq_miss_latency::switch_cpus.data    680964054                       # number of UpgradeReq miss cycles
testsys.l3.UpgradeReq_miss_latency::total    680964054                       # number of UpgradeReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data   9556751811                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total   9556751811                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker    167815370                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker     48499852                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst   1407157393                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data  14684162807                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total     16307635422                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker    167815370                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker     48499852                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst   1407157393                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data  14684162807                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total    16307635422                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker       113629                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker        58496                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst      6448740                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data      2130390                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total            8751255                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks      1434907                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total          1434907                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data        28300                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total           28300                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data       686646                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total           686646                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::switch_cpus.dtb.walker       113629                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker        58496                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst      6448740                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data      2817036                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total             9437901                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker       113629                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker        58496                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst      6448740                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data      2817036                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total            9437901                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.015911                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.008924                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.002330                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.035216                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.010556                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.978410                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.978410                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.152815                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.152815                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.015911                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.008924                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.002330                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.063881                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.020906                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.015911                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.008924                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.002330                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.063881                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.020906                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 92818.235619                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 92911.593870                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 93648.169373                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 68343.609991                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 73077.328545                       # average ReadReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::switch_cpus.data 24593.306150                       # average UpgradeReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::total 24593.306150                       # average UpgradeReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 91077.402182                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 91077.402182                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 92818.235619                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 92911.593870                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 93648.169373                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 81599.535476                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 82649.817151                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 92818.235619                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 92911.593870                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 93648.169373                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 81599.535476                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 82649.817151                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.writebacks::writebacks               90319                       # number of writebacks
testsys.l3.writebacks::total                    90319                       # number of writebacks
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker         1808                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker          522                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst        15026                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data        75024                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total           92380                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data        27689                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total        27689                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data       104930                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total        104930                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker         1808                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker          522                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst        15026                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data       179954                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total           197310                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker         1808                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker          522                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst        15026                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data       179954                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total          197310                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker    142469581                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker     41155184                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst   1195299400                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data   4070278030                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total   5449202195                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data   1439020706                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total   1439020706                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data   8054175946                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total   8054175946                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker    142469581                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker     41155184                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst   1195299400                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data  12124453976                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total  13503378141                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker    142469581                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker     41155184                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst   1195299400                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data  12124453976                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total  13503378141                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data   3382012121                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total   3382012121                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data   5743369894                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total   5743369894                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data   9125382015                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total   9125382015                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.015911                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.008924                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002330                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.035216                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.010556                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.978410                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.978410                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.152815                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.152815                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.015911                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.008924                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.002330                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.063881                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.020906                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.015911                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.008924                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.002330                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.063881                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.020906                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 78799.547013                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 78841.348659                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79548.742180                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 54253.012769                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 58986.817439                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 51970.844234                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total 51970.844234                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 76757.609320                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 76757.609320                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 78799.547013                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 78841.348659                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 79548.742180                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 67375.295776                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 68437.373377                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 78799.547013                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 78841.348659                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 79548.742180                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 67375.295776                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 68437.373377                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.txBytes                      1055298                       # Bytes Transmitted
testsys.ethernet.rxBytes                       672406                       # Bytes Received
testsys.ethernet.txPackets                       9272                       # Number of Packets Transmitted
testsys.ethernet.rxPackets                       9387                       # Number of Packets Received
testsys.ethernet.txIpChecksums                      0                       # Number of tx IP Checksums done by device
testsys.ethernet.rxIpChecksums                      0                       # Number of rx IP Checksums done by device
testsys.ethernet.txTcpChecksums                  1861                       # Number of tx TCP Checksums done by device
testsys.ethernet.rxTcpChecksums                  9378                       # Number of rx TCP Checksums done by device
testsys.ethernet.txUdpChecksums                     0                       # Number of tx UDP Checksums done by device
testsys.ethernet.rxUdpChecksums                     0                       # Number of rx UDP Checksums done by device
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.totBandwidth                  454864                       # Total Bandwidth (bits/s)
testsys.ethernet.totPackets                     18659                       # Total Packets
testsys.ethernet.totBytes                     1727704                       # Total Bytes
testsys.ethernet.totPPS                           614                       # Total Tranmission Rate (packets/s)
testsys.ethernet.txBandwidth                   277835                       # Transmit Bandwidth (bits/s)
testsys.ethernet.rxBandwidth                   177029                       # Receive Bandwidth (bits/s)
testsys.ethernet.txPPS                            305                       # Packet Tranmission Rate (packets/s)
testsys.ethernet.rxPPS                            309                       # Packet Reception Rate (packets/s)
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                7649                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                               0                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                          0                       # Number of instructions committed
testsys.cpu.committedOps                            0                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                    0                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                           0                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                  0                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                 0                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            0                       # number of memory refs
testsys.cpu.num_load_insts                          0                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                         0                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements              15393323                       # number of replacements
testsys.cpu.icache.tagsinuse               511.999997                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                51896784                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs              15393835                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  3.371271                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle          5019840072000                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::switch_cpus.inst   511.999997                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::switch_cpus.inst     1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst     51884158                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total       51884158                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::switch_cpus.inst     51884158                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total        51884158                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::switch_cpus.inst     51884158                       # number of overall hits
testsys.cpu.icache.overall_hits::total       51884158                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst     16777464                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total     16777464                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::switch_cpus.inst     16777464                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total      16777464                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::switch_cpus.inst     16777464                       # number of overall misses
testsys.cpu.icache.overall_misses::total     16777464                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 344646916169                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total 344646916169                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst 344646916169                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total 344646916169                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst 344646916169                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total 344646916169                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst     68661622                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total     68661622                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::switch_cpus.inst     68661622                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total     68661622                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst     68661622                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total     68661622                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.244350                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.244350                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.244350                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.244350                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.244350                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.244350                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 20542.253357                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 20542.253357                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 20542.253357                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 20542.253357                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 20542.253357                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 20542.253357                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets       322443                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              8                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets 40305.375000                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst      1384138                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total      1384138                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst      1384138                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total      1384138                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst      1384138                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total      1384138                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     15393326                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total     15393326                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst     15393326                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total     15393326                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst     15393326                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total     15393326                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 266761693456                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total 266761693456                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 266761693456                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total 266761693456                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 266761693456                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total 266761693456                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.224191                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.224191                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.224191                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.224191                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.224191                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.224191                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 17329.698173                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17329.698173                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 17329.698173                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 17329.698173                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 17329.698173                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 17329.698173                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements      1733788                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      15.999846                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs       1613494                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs      1733804                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        0.930609                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker    15.999846                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.999990                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.999990                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker      1612997                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total      1612997                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker      1612997                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total      1612997                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker      1612997                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total      1612997                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker      1734498                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total      1734498                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker      1734498                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total      1734498                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker      1734498                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total      1734498                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker  28500348789                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total  28500348789                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker  28500348789                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total  28500348789                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker  28500348789                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total  28500348789                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker      3347495                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total      3347495                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker      3347495                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total      3347495                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker      3347495                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total      3347495                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.518148                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.518148                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.518148                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.518148                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.518148                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.518148                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 16431.468234                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 16431.468234                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 16431.468234                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 16431.468234                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 16431.468234                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 16431.468234                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.writebacks::writebacks        18300                       # number of writebacks
testsys.cpu.itb_walker_cache.writebacks::total        18300                       # number of writebacks
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker      1734498                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total      1734498                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker      1734498                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total      1734498                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker      1734498                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total      1734498                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker  23188017976                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total  23188017976                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker  23188017976                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total  23188017976                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker  23188017976                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total  23188017976                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.518148                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.518148                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.518148                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.518148                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.518148                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.518148                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 13368.719927                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13368.719927                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 13368.719927                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 13368.719927                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 13368.719927                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 13368.719927                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements      6397897                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      15.999736                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs       1878928                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs      6397913                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.293678                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    15.999736                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.999983                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.999983                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker      1878599                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total      1878599                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker      1878599                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total      1878599                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker      1878599                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total      1878599                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker      6402518                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total      6402518                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker      6402518                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total      6402518                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker      6402518                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total      6402518                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker 101621022656                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total 101621022656                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker 101621022656                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total 101621022656                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker 101621022656                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total 101621022656                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker      8281117                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total      8281117                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker      8281117                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total      8281117                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker      8281117                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total      8281117                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.773147                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.773147                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.773147                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.773147                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.773147                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.773147                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 15872.040134                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 15872.040134                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 15872.040134                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 15872.040134                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 15872.040134                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 15872.040134                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks        17001                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total        17001                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker      6402518                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total      6402518                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker      6402518                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total      6402518                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker      6402518                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total      6402518                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker  82075716475                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total  82075716475                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker  82075716475                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total  82075716475                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker  82075716475                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total  82075716475                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.773147                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.773147                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.773147                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.773147                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.773147                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.773147                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 12819.287111                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12819.287111                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 12819.287111                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 12819.287111                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 12819.287111                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 12819.287111                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements               5440560                       # number of replacements
testsys.cpu.dcache.tagsinuse               511.982345                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs               110505383                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs               5441072                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 20.309487                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::switch_cpus.data   511.982345                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.999966                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.999966                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data     70775358                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total       70775358                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data     39297344                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total      39297344                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data    110072702                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total       110072702                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data    110072702                       # number of overall hits
testsys.cpu.dcache.overall_hits::total      110072702                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data      6709724                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total      6709724                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data      1496593                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total      1496593                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::switch_cpus.data      8206317                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total       8206317                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::switch_cpus.data      8206317                       # number of overall misses
testsys.cpu.dcache.overall_misses::total      8206317                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 186662271080                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total 186662271080                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  43851206804                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total  43851206804                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data 230513477884                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total 230513477884                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data 230513477884                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total 230513477884                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data     77485082                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total     77485082                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data     40793937                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total     40793937                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::switch_cpus.data    118279019                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total    118279019                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data    118279019                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total    118279019                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.086594                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.086594                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.036687                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.036687                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.069381                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.069381                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.069381                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.069381                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27819.664576                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 27819.664576                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 29300.689502                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 29300.689502                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28089.760350                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 28089.760350                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28089.760350                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 28089.760350                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks      2597732                       # number of writebacks
testsys.cpu.dcache.writebacks::total          2597732                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2392873                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total      2392873                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        12551                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total        12551                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data      2405424                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total      2405424                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data      2405424                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total      2405424                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      4316851                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total      4316851                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1484042                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total      1484042                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data      5800893                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total      5800893                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data      5800893                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total      5800893                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 103973084483                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total 103973084483                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  38318693644                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total  38318693644                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 142291778127                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total 142291778127                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 142291778127                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total 142291778127                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   3961673751                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   3961673751                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   6728935244                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   6728935244                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data  10690608995                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total  10690608995                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055712                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055712                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.036379                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036379                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.049044                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.049044                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.049044                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.049044                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24085.400326                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24085.400326                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 25820.491363                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25820.491363                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 24529.288530                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 24529.288530                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 24529.288530                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 24529.288530                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles              1203180729                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups        88361962                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted     88361962                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect     15473590                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups     74837672                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits        41275153                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles    534681766                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts             401728278                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches           88361962                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches     41275153                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles            126756856                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles       55584720                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles          32191157                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles     164900371                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles       348381                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles       728793                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
testsys.switch_cpus.fetch.CacheLines         68661630                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes     10732669                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes         435973                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples    899155825                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.840369                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.283117                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0       775634802     86.26%     86.26% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1         8182379      0.91%     87.17% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2         5562147      0.62%     87.79% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3        10386404      1.16%     88.95% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4         8883734      0.99%     89.93% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5        10685305      1.19%     91.12% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6         7916123      0.88%     92.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7         6541077      0.73%     92.73% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8        65363854      7.27%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total    899155825                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.073440                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.333889                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles       558772726                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles    181075339                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles        117249165                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles      2510150                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles      39548445                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts     733372779                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts          290                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles      39548445                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles       566783163                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles       66101107                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles     96996531                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles        111411509                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles     18315070                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts     704617072                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents       254999                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents       2875799                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents     12055855                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents       123143                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands    767423666                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups   1752296957                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups   1752260714                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups        36243                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps    483391126                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps       284032530                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts      2504985                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts      2530019                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts         55067802                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads     99110556                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores     60637536                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads      6181471                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores      5358151                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded         655833582                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded      3504991                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued        597833729                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued      2624123                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined    203274528                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined    271735085                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved      1194585                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples    899155825                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.664883                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.433315                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0    675426306     75.12%     75.12% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1     76474916      8.51%     83.62% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2     48318963      5.37%     89.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3     33901209      3.77%     92.77% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4     27087852      3.01%     95.78% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5     18909890      2.10%     97.88% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6     14001686      1.56%     99.44% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7      4173738      0.46%     99.90% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8       861265      0.10%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total    899155825                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu        1738626     41.56%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     41.56% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead       1606208     38.40%     79.96% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite       838512     20.04%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass      7050909      1.18%      1.18% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu    445335853     74.49%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead     91027770     15.23%     90.90% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite     54419197      9.10%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total     597833729                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.496878                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt            4183346                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.006998                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads   2104051288                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes    862747703                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses    570304958                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads        15386                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes        10678                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses         7554                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses     594958478                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses           7688                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads      9414027                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads     33819691                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses       183771                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation       153910                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores     19827083                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads        82052                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles      39548445                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles       41769360                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles       771872                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts    659338573                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts     10452124                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts     99110556                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts     60637536                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts      3120246                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents        345792                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents        30166                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents       153910                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect      5340796                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect     11948218                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts     17289014                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts    580876800                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts     87002506                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts     16956929                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs           139415229                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches        61713181                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores          52412723                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.482784                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent             571421025                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count            570312512                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers        359696980                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers        555199211                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.474004                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.647870                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts    224263773                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls      2310406                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts     15553186                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples    859948339                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.505757                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.463803                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0    715777050     83.23%     83.23% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1     51906918      6.04%     89.27% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2     23850980      2.77%     92.04% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3     25600710      2.98%     95.02% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4     13232847      1.54%     96.56% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5      6049728      0.70%     97.26% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6      4791582      0.56%     97.82% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7      3323542      0.39%     98.21% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8     15414982      1.79%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total    859948339                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts    233778891                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps     434925178                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs             106101314                       # Number of memory references committed
testsys.switch_cpus.commit.loads             65290862                       # Number of loads committed
testsys.switch_cpus.commit.membars             217793                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches          50138708                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts        432948825                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events     15414982                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads          1503124484                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes         1358084777                       # The number of ROB writes
testsys.switch_cpus.timesIdled                8907757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles              304024904                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles         90044231911                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts          233778891                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps            434925178                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total    233778891                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      5.146661                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                5.146661                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.194301                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.194301                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads      1117918821                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes      615792724                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads             7554                       # number of floating regfile reads
testsys.switch_cpus.misc_regfile_reads      272889526                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes       2234106                       # number of misc regfile writes
drivesys.physmem.bytes_read::pc.south_bridge.ide       126320                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::ethernet         1030342                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.dtb.walker       536808                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker        81600                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst      1195311816                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data       215770965                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total         1412857851                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst   1195311816                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total    1195311816                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::pc.south_bridge.ide      3764224                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::ethernet      1413234                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::cpu.data    147505860                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total       152683318                       # Number of bytes written to this memory
drivesys.physmem.num_reads::pc.south_bridge.ide         2798                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::ethernet            40214                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.dtb.walker        67101                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker        10200                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst        149413977                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data         34010796                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total           183545086                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::pc.south_bridge.ide        58816                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::ethernet           45574                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::cpu.data        21184862                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total           21289252                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::pc.south_bridge.ide         4157                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::ethernet              33908                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.dtb.walker        17666                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker         2685                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst           39337184                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data            7100927                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total              46496528                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst      39337184                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total         39337184                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::pc.south_bridge.ide       123879                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::ethernet             46509                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data           4854353                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total              5024741                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::pc.south_bridge.ide       128036                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::ethernet             80417                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker        17666                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker         2685                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst          39337184                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data          11955280                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total             51521268                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages           29                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes       118784                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs           29                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages          919                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes      3764224                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs          919                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.txBytes                      672406                       # Bytes Transmitted
drivesys.ethernet.rxBytes                     1055298                       # Bytes Received
drivesys.ethernet.txPackets                      9387                       # Number of Packets Transmitted
drivesys.ethernet.rxPackets                      9272                       # Number of Packets Received
drivesys.ethernet.txIpChecksums                     0                       # Number of tx IP Checksums done by device
drivesys.ethernet.rxIpChecksums                     0                       # Number of rx IP Checksums done by device
drivesys.ethernet.txTcpChecksums                 1856                       # Number of tx TCP Checksums done by device
drivesys.ethernet.rxTcpChecksums                 9264                       # Number of rx TCP Checksums done by device
drivesys.ethernet.txUdpChecksums                    0                       # Number of tx UDP Checksums done by device
drivesys.ethernet.rxUdpChecksums                    0                       # Number of rx UDP Checksums done by device
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.totBandwidth                 454864                       # Total Bandwidth (bits/s)
drivesys.ethernet.totPackets                    18659                       # Total Packets
drivesys.ethernet.totBytes                    1727704                       # Total Bytes
drivesys.ethernet.totPPS                          614                       # Total Tranmission Rate (packets/s)
drivesys.ethernet.txBandwidth                  177029                       # Transmit Bandwidth (bits/s)
drivesys.ethernet.rxBandwidth                  277835                       # Receive Bandwidth (bits/s)
drivesys.ethernet.txPPS                           309                       # Packet Tranmission Rate (packets/s)
drivesys.ethernet.rxPPS                           305                       # Packet Reception Rate (packets/s)
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts               7644                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                    91250175663                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                 112558215                       # Number of instructions committed
drivesys.cpu.committedOps                   216462211                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses           215751402                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                    0                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts     14941870                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                  215751402                       # number of integer instructions
drivesys.cpu.num_fp_insts                           0                       # number of float instructions
drivesys.cpu.num_int_register_reads         551281586                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes        240956171                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                  0                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes                 0                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                    55283944                       # number of memory refs
drivesys.cpu.num_load_insts                  34042191                       # Number of load instructions
drivesys.cpu.num_store_insts                 21241753                       # Number of store instructions
drivesys.cpu.num_idle_cycles             90996842888.301147                       # Number of idle cycles
drivesys.cpu.num_busy_cycles             253332774.698853                       # Number of busy cycles
drivesys.cpu.not_idle_fraction               0.002776                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                   0.997224                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
