Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 23:20:19 2024
| Host         : LAPTOP-JUPAP5OS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     41          
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (90)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (11)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (90)
-------------------------
 There are 41 register/latch pins with no clock driven by root clock pin: baudrate_gen/baud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_inst/rom1/rom_addr_next_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.213        0.000                      0                  440        0.163        0.000                      0                  440        4.500        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.213        0.000                      0                  440        0.163        0.000                      0                  440        4.500        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[10][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 4.140ns (44.274%)  route 5.211ns (55.726%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.548     5.069    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.657     6.244    vga_inst/index_reg_n_0_[1]
    SLICE_X11Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.368 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.368    vga_inst/index[31]_i_13_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.900 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.900    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.014    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.128    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.242    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.356    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.470    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.584    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.823 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.950     8.773    vga_inst/p_1_in[31]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.302     9.075 r  vga_inst/readAscii[8][6]_i_8/O
                         net (fo=1, routed)           0.000     9.075    vga_inst/readAscii[8][6]_i_8_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.588 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.588    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.705 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.705    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.822 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.822    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.137 f  vga_inst/readAscii_reg[0][6]_i_15/O[3]
                         net (fo=1, routed)           0.948    11.085    vga_inst/readAscii_reg[0][6]_i_15_n_4
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.307    11.392 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.635    12.027    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.741    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    12.865 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.743    13.608    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X5Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  vga_inst/baud_sync_inst/readAscii[10][6]_i_1/O
                         net (fo=7, routed)           0.688    14.420    vga_inst/baud_sync_inst_n_27
    SLICE_X3Y69          FDRE                                         r  vga_inst/readAscii_reg[10][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.498    14.839    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  vga_inst/readAscii_reg[10][0]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X3Y69          FDRE (Setup_fdre_C_R)       -0.429    14.633    vga_inst/readAscii_reg[10][0]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[10][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 4.140ns (44.274%)  route 5.211ns (55.726%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.548     5.069    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.657     6.244    vga_inst/index_reg_n_0_[1]
    SLICE_X11Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.368 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.368    vga_inst/index[31]_i_13_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.900 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.900    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.014    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.128    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.242    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.356    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.470    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.584    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.823 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.950     8.773    vga_inst/p_1_in[31]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.302     9.075 r  vga_inst/readAscii[8][6]_i_8/O
                         net (fo=1, routed)           0.000     9.075    vga_inst/readAscii[8][6]_i_8_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.588 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.588    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.705 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.705    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.822 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.822    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.137 f  vga_inst/readAscii_reg[0][6]_i_15/O[3]
                         net (fo=1, routed)           0.948    11.085    vga_inst/readAscii_reg[0][6]_i_15_n_4
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.307    11.392 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.635    12.027    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.741    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    12.865 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.743    13.608    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X5Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  vga_inst/baud_sync_inst/readAscii[10][6]_i_1/O
                         net (fo=7, routed)           0.688    14.420    vga_inst/baud_sync_inst_n_27
    SLICE_X3Y69          FDRE                                         r  vga_inst/readAscii_reg[10][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.498    14.839    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  vga_inst/readAscii_reg[10][1]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X3Y69          FDRE (Setup_fdre_C_R)       -0.429    14.633    vga_inst/readAscii_reg[10][1]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[10][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 4.140ns (44.274%)  route 5.211ns (55.726%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.548     5.069    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.657     6.244    vga_inst/index_reg_n_0_[1]
    SLICE_X11Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.368 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.368    vga_inst/index[31]_i_13_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.900 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.900    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.014    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.128    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.242    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.356    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.470    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.584    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.823 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.950     8.773    vga_inst/p_1_in[31]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.302     9.075 r  vga_inst/readAscii[8][6]_i_8/O
                         net (fo=1, routed)           0.000     9.075    vga_inst/readAscii[8][6]_i_8_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.588 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.588    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.705 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.705    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.822 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.822    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.137 f  vga_inst/readAscii_reg[0][6]_i_15/O[3]
                         net (fo=1, routed)           0.948    11.085    vga_inst/readAscii_reg[0][6]_i_15_n_4
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.307    11.392 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.635    12.027    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.741    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    12.865 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.743    13.608    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X5Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  vga_inst/baud_sync_inst/readAscii[10][6]_i_1/O
                         net (fo=7, routed)           0.688    14.420    vga_inst/baud_sync_inst_n_27
    SLICE_X3Y69          FDRE                                         r  vga_inst/readAscii_reg[10][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.498    14.839    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  vga_inst/readAscii_reg[10][3]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X3Y69          FDRE (Setup_fdre_C_R)       -0.429    14.633    vga_inst/readAscii_reg[10][3]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[10][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 4.140ns (44.274%)  route 5.211ns (55.726%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.548     5.069    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.657     6.244    vga_inst/index_reg_n_0_[1]
    SLICE_X11Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.368 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.368    vga_inst/index[31]_i_13_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.900 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.900    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.014    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.128    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.242    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.356    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.470    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.584    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.823 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.950     8.773    vga_inst/p_1_in[31]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.302     9.075 r  vga_inst/readAscii[8][6]_i_8/O
                         net (fo=1, routed)           0.000     9.075    vga_inst/readAscii[8][6]_i_8_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.588 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.588    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.705 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.705    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.822 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.822    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.137 f  vga_inst/readAscii_reg[0][6]_i_15/O[3]
                         net (fo=1, routed)           0.948    11.085    vga_inst/readAscii_reg[0][6]_i_15_n_4
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.307    11.392 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.635    12.027    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.741    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    12.865 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.743    13.608    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X5Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  vga_inst/baud_sync_inst/readAscii[10][6]_i_1/O
                         net (fo=7, routed)           0.688    14.420    vga_inst/baud_sync_inst_n_27
    SLICE_X3Y69          FDRE                                         r  vga_inst/readAscii_reg[10][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.498    14.839    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  vga_inst/readAscii_reg[10][6]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X3Y69          FDRE (Setup_fdre_C_R)       -0.429    14.633    vga_inst/readAscii_reg[10][6]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[10][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 4.140ns (44.304%)  route 5.205ns (55.696%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.548     5.069    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.657     6.244    vga_inst/index_reg_n_0_[1]
    SLICE_X11Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.368 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.368    vga_inst/index[31]_i_13_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.900 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.900    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.014    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.128    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.242    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.356    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.470    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.584    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.823 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.950     8.773    vga_inst/p_1_in[31]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.302     9.075 r  vga_inst/readAscii[8][6]_i_8/O
                         net (fo=1, routed)           0.000     9.075    vga_inst/readAscii[8][6]_i_8_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.588 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.588    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.705 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.705    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.822 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.822    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.137 f  vga_inst/readAscii_reg[0][6]_i_15/O[3]
                         net (fo=1, routed)           0.948    11.085    vga_inst/readAscii_reg[0][6]_i_15_n_4
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.307    11.392 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.635    12.027    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.741    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    12.865 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.743    13.608    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X5Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  vga_inst/baud_sync_inst/readAscii[10][6]_i_1/O
                         net (fo=7, routed)           0.682    14.413    vga_inst/baud_sync_inst_n_27
    SLICE_X5Y70          FDRE                                         r  vga_inst/readAscii_reg[10][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496    14.837    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  vga_inst/readAscii_reg[10][2]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X5Y70          FDRE (Setup_fdre_C_R)       -0.429    14.631    vga_inst/readAscii_reg[10][2]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[10][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 4.140ns (44.304%)  route 5.205ns (55.696%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.548     5.069    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.657     6.244    vga_inst/index_reg_n_0_[1]
    SLICE_X11Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.368 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.368    vga_inst/index[31]_i_13_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.900 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.900    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.014    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.128    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.242    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.356    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.470    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.584    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.823 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.950     8.773    vga_inst/p_1_in[31]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.302     9.075 r  vga_inst/readAscii[8][6]_i_8/O
                         net (fo=1, routed)           0.000     9.075    vga_inst/readAscii[8][6]_i_8_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.588 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.588    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.705 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.705    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.822 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.822    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.137 f  vga_inst/readAscii_reg[0][6]_i_15/O[3]
                         net (fo=1, routed)           0.948    11.085    vga_inst/readAscii_reg[0][6]_i_15_n_4
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.307    11.392 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.635    12.027    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.741    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    12.865 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.743    13.608    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X5Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  vga_inst/baud_sync_inst/readAscii[10][6]_i_1/O
                         net (fo=7, routed)           0.682    14.413    vga_inst/baud_sync_inst_n_27
    SLICE_X5Y70          FDRE                                         r  vga_inst/readAscii_reg[10][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496    14.837    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  vga_inst/readAscii_reg[10][4]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X5Y70          FDRE (Setup_fdre_C_R)       -0.429    14.631    vga_inst/readAscii_reg[10][4]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[10][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 4.140ns (44.304%)  route 5.205ns (55.696%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.548     5.069    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.657     6.244    vga_inst/index_reg_n_0_[1]
    SLICE_X11Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.368 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.368    vga_inst/index[31]_i_13_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.900 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.900    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.014    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.128    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.242    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.356    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.470    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.584    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.823 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.950     8.773    vga_inst/p_1_in[31]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.302     9.075 r  vga_inst/readAscii[8][6]_i_8/O
                         net (fo=1, routed)           0.000     9.075    vga_inst/readAscii[8][6]_i_8_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.588 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.588    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.705 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.705    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.822 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.822    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.137 f  vga_inst/readAscii_reg[0][6]_i_15/O[3]
                         net (fo=1, routed)           0.948    11.085    vga_inst/readAscii_reg[0][6]_i_15_n_4
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.307    11.392 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.635    12.027    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.741    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    12.865 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.743    13.608    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X5Y69          LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  vga_inst/baud_sync_inst/readAscii[10][6]_i_1/O
                         net (fo=7, routed)           0.682    14.413    vga_inst/baud_sync_inst_n_27
    SLICE_X5Y70          FDRE                                         r  vga_inst/readAscii_reg[10][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.496    14.837    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  vga_inst/readAscii_reg[10][5]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X5Y70          FDRE (Setup_fdre_C_R)       -0.429    14.631    vga_inst/readAscii_reg[10][5]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[12][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 4.140ns (44.972%)  route 5.066ns (55.028%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.548     5.069    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.657     6.244    vga_inst/index_reg_n_0_[1]
    SLICE_X11Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.368 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.368    vga_inst/index[31]_i_13_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.900 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.900    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.014    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.128    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.242    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.356    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.470    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.584    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.823 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.950     8.773    vga_inst/p_1_in[31]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.302     9.075 r  vga_inst/readAscii[8][6]_i_8/O
                         net (fo=1, routed)           0.000     9.075    vga_inst/readAscii[8][6]_i_8_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.588 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.588    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.705 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.705    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.822 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.822    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.137 f  vga_inst/readAscii_reg[0][6]_i_15/O[3]
                         net (fo=1, routed)           0.948    11.085    vga_inst/readAscii_reg[0][6]_i_15_n_4
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.307    11.392 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.635    12.027    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.741    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    12.865 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.657    13.522    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  vga_inst/baud_sync_inst/readAscii[12][6]_i_1/O
                         net (fo=7, routed)           0.629    14.275    vga_inst/baud_sync_inst_n_25
    SLICE_X6Y68          FDRE                                         r  vga_inst/readAscii_reg[12][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.497    14.838    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  vga_inst/readAscii_reg[12][0]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y68          FDRE (Setup_fdre_C_R)       -0.524    14.537    vga_inst/readAscii_reg[12][0]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[12][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 4.140ns (44.972%)  route 5.066ns (55.028%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.548     5.069    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.657     6.244    vga_inst/index_reg_n_0_[1]
    SLICE_X11Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.368 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.368    vga_inst/index[31]_i_13_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.900 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.900    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.014    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.128    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.242    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.356    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.470    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.584    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.823 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.950     8.773    vga_inst/p_1_in[31]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.302     9.075 r  vga_inst/readAscii[8][6]_i_8/O
                         net (fo=1, routed)           0.000     9.075    vga_inst/readAscii[8][6]_i_8_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.588 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.588    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.705 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.705    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.822 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.822    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.137 f  vga_inst/readAscii_reg[0][6]_i_15/O[3]
                         net (fo=1, routed)           0.948    11.085    vga_inst/readAscii_reg[0][6]_i_15_n_4
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.307    11.392 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.635    12.027    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.741    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    12.865 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.657    13.522    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  vga_inst/baud_sync_inst/readAscii[12][6]_i_1/O
                         net (fo=7, routed)           0.629    14.275    vga_inst/baud_sync_inst_n_25
    SLICE_X6Y68          FDRE                                         r  vga_inst/readAscii_reg[12][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.497    14.838    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  vga_inst/readAscii_reg[12][1]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y68          FDRE (Setup_fdre_C_R)       -0.524    14.537    vga_inst/readAscii_reg[12][1]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 vga_inst/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/readAscii_reg[12][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 4.140ns (44.972%)  route 5.066ns (55.028%))
  Logic Levels:           18  (CARRY4=12 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.548     5.069    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  vga_inst/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  vga_inst/index_reg[1]/Q
                         net (fo=19, routed)          0.657     6.244    vga_inst/index_reg_n_0_[1]
    SLICE_X11Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.368 r  vga_inst/index[31]_i_13/O
                         net (fo=1, routed)           0.000     6.368    vga_inst/index[31]_i_13_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.900 r  vga_inst/index_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.900    vga_inst/index_reg[31]_i_8_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  vga_inst/index_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.014    vga_inst/index_reg[31]_i_23_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  vga_inst/index_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.128    vga_inst/index_reg[31]_i_21_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  vga_inst/index_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.242    vga_inst/index_reg[31]_i_19_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  vga_inst/index_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.356    vga_inst/index_reg[31]_i_17_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  vga_inst/index_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.470    vga_inst/index_reg[31]_i_15_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  vga_inst/index_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.584    vga_inst/index_reg[31]_i_11_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.823 r  vga_inst/index_reg[31]_i_7/O[2]
                         net (fo=31, routed)          0.950     8.773    vga_inst/p_1_in[31]
    SLICE_X10Y65         LUT5 (Prop_lut5_I4_O)        0.302     9.075 r  vga_inst/readAscii[8][6]_i_8/O
                         net (fo=1, routed)           0.000     9.075    vga_inst/readAscii[8][6]_i_8_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.588 r  vga_inst/readAscii_reg[8][6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.588    vga_inst/readAscii_reg[8][6]_i_4_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.705 r  vga_inst/readAscii_reg[0][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.705    vga_inst/readAscii_reg[0][6]_i_18_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.822 r  vga_inst/readAscii_reg[0][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.822    vga_inst/readAscii_reg[0][6]_i_31_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.137 f  vga_inst/readAscii_reg[0][6]_i_15/O[3]
                         net (fo=1, routed)           0.948    11.085    vga_inst/readAscii_reg[0][6]_i_15_n_4
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.307    11.392 f  vga_inst/readAscii[0][6]_i_37/O
                         net (fo=1, routed)           0.635    12.027    vga_inst/readAscii[0][6]_i_37_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I4_O)        0.124    12.151 f  vga_inst/readAscii[0][6]_i_16/O
                         net (fo=1, routed)           0.590    12.741    vga_inst/readAscii[0][6]_i_16_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    12.865 f  vga_inst/readAscii[0][6]_i_7/O
                         net (fo=16, routed)          0.657    13.522    vga_inst/baud_sync_inst/readAscii_reg[4][0]
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.124    13.646 r  vga_inst/baud_sync_inst/readAscii[12][6]_i_1/O
                         net (fo=7, routed)           0.629    14.275    vga_inst/baud_sync_inst_n_25
    SLICE_X6Y68          FDRE                                         r  vga_inst/readAscii_reg[12][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.497    14.838    vga_inst/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  vga_inst/readAscii_reg[12][2]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X6Y68          FDRE (Setup_fdre_C_R)       -0.524    14.537    vga_inst/readAscii_reg[12][2]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.275    
  -------------------------------------------------------------------
                         slack                                  0.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.151%)  route 0.343ns (64.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.592     1.475    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  vga_inst/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=70, routed)          0.343     1.959    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[8]
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.045     2.004 r  vga_inst/vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     2.004    vga_inst/vga_sync_unit/hsync_next
    SLICE_X1Y48          FDCE                                         r  vga_inst/vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.867     1.994    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y48          FDCE                                         r  vga_inst/vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.244     1.750    
    SLICE_X1Y48          FDCE (Hold_fdce_C_D)         0.091     1.841    vga_inst/vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_inst/baud_sync_inst/en_sync_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/baud_sync_inst/en2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.581     1.464    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  vga_inst/baud_sync_inst/en_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.148     1.612 f  vga_inst/baud_sync_inst/en_sync_1_reg/Q
                         net (fo=2, routed)           0.073     1.685    vga_inst/baud_sync_inst/en_sync_1
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.098     1.783 r  vga_inst/baud_sync_inst/en2_i_1/O
                         net (fo=1, routed)           0.000     1.783    vga_inst/baud_sync_inst/en2_i_1_n_0
    SLICE_X6Y72          FDCE                                         r  vga_inst/baud_sync_inst/en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.849     1.976    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  vga_inst/baud_sync_inst/en2_reg/C
                         clock pessimism             -0.512     1.464    
    SLICE_X6Y72          FDCE (Hold_fdce_C_D)         0.120     1.584    vga_inst/baud_sync_inst/en2_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_inst/index_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/index_offset_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.558     1.441    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  vga_inst/index_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  vga_inst/index_offset_reg[3]/Q
                         net (fo=5, routed)           0.168     1.751    vga_inst/baud_sync_inst/index_offset[0]
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  vga_inst/baud_sync_inst/index_offset[3]_i_1/O
                         net (fo=1, routed)           0.000     1.796    vga_inst/baud_sync_inst_n_21
    SLICE_X9Y67          FDRE                                         r  vga_inst/index_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.825     1.953    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  vga_inst/index_offset_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.091     1.532    vga_inst/index_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.719    baudrate_gen/counter_reg[18]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  baudrate_gen/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    baudrate_gen/counter_reg[16]_i_1_n_5
    SLICE_X36Y41         FDRE                                         r  baudrate_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  baudrate_gen/counter_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.719    baudrate_gen/counter_reg[22]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  baudrate_gen/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    baudrate_gen/counter_reg[20]_i_1_n_5
    SLICE_X36Y42         FDRE                                         r  baudrate_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  baudrate_gen/counter_reg[22]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrate_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.720    baudrate_gen/counter_reg[26]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  baudrate_gen/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    baudrate_gen/counter_reg[24]_i_1_n_5
    SLICE_X36Y43         FDRE                                         r  baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.560     1.443    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  baudrate_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  baudrate_gen/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.717    baudrate_gen/counter_reg[2]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  baudrate_gen/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.828    baudrate_gen/counter_reg[0]_i_2_n_5
    SLICE_X36Y37         FDRE                                         r  baudrate_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.828     1.955    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  baudrate_gen/counter_reg[2]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.718    baudrate_gen/counter_reg[10]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  baudrate_gen/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    baudrate_gen/counter_reg[8]_i_1_n_5
    SLICE_X36Y39         FDRE                                         r  baudrate_gen/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  baudrate_gen/counter_reg[10]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    baudrate_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudrate_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  baudrate_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudrate_gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.718    baudrate_gen/counter_reg[6]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  baudrate_gen/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    baudrate_gen/counter_reg[4]_i_1_n_5
    SLICE_X36Y38         FDRE                                         r  baudrate_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  baudrate_gen/counter_reg[6]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    baudrate_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudrate_gen/baud_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  baudrate_gen/baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudrate_gen/baud_reg/Q
                         net (fo=2, routed)           0.185     1.772    baudrate_gen/baud
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.817 r  baudrate_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     1.817    baudrate_gen/baud_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  baudrate_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  baudrate_gen/baud_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    baudrate_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y37   baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   baudrate_gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   baudrate_gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y37   baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   baudrate_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   baudrate_gen/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_to_vga_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.482ns  (logic 4.470ns (38.929%)  route 7.012ns (61.071%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[6]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_to_vga_reg[6]/Q
                         net (fo=24, routed)          1.245     1.701    q7seg/Q[6]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124     1.825 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.048     2.873    q7seg/sel0[2]
    SLICE_X0Y67          LUT4 (Prop_lut4_I1_O)        0.152     3.025 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.719     7.744    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    11.482 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.482    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_to_vga_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.389ns  (logic 4.471ns (39.260%)  route 6.918ns (60.740%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[6]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_to_vga_reg[6]/Q
                         net (fo=24, routed)          1.245     1.701    q7seg/Q[6]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124     1.825 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.041     2.865    q7seg/sel0[2]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.152     3.017 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.632     7.650    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    11.389 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.389    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_to_vga_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.299ns  (logic 4.447ns (39.353%)  route 6.853ns (60.647%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[0]/C
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_to_vga_reg[0]/Q
                         net (fo=19, routed)          1.450     1.906    q7seg/Q[0]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     2.030 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.750     2.780    q7seg/sel0[0]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.153     2.933 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.653     7.586    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    11.299 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.299    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_to_vga_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.203ns  (logic 4.233ns (37.785%)  route 6.970ns (62.215%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[6]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_to_vga_reg[6]/Q
                         net (fo=24, routed)          1.245     1.701    q7seg/Q[6]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124     1.825 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.048     2.873    q7seg/sel0[2]
    SLICE_X0Y67          LUT4 (Prop_lut4_I1_O)        0.124     2.997 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.677     7.674    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.203 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.203    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_to_vga_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.194ns  (logic 4.208ns (37.594%)  route 6.986ns (62.406%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[0]/C
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_to_vga_reg[0]/Q
                         net (fo=19, routed)          1.450     1.906    q7seg/Q[0]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     2.030 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.750     2.780    q7seg/sel0[0]
    SLICE_X0Y67          LUT4 (Prop_lut4_I2_O)        0.124     2.904 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.786     7.690    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.194 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.194    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_to_vga_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.073ns  (logic 4.239ns (38.283%)  route 6.834ns (61.717%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[6]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_to_vga_reg[6]/Q
                         net (fo=24, routed)          1.245     1.701    q7seg/Q[6]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124     1.825 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.041     2.865    q7seg/sel0[2]
    SLICE_X0Y67          LUT4 (Prop_lut4_I3_O)        0.124     2.989 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.548     7.538    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.073 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.073    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_to_vga_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.032ns  (logic 4.224ns (38.288%)  route 6.808ns (61.712%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[0]/C
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_to_vga_reg[0]/Q
                         net (fo=19, routed)          1.450     1.906    q7seg/Q[0]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     2.030 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.743     2.773    q7seg/sel0[0]
    SLICE_X0Y67          LUT4 (Prop_lut4_I3_O)        0.124     2.897 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.615     7.512    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.032 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.032    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.632ns  (logic 5.336ns (50.188%)  route 5.296ns (49.812%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[7]/G
    SLICE_X10Y62         LDCE (EnToQ_ldce_G_Q)        0.799     0.799 f  vga_inst/rom1/data_reg[7]/Q
                         net (fo=1, routed)           0.940     1.739    vga_inst/rom1/rom_data[7]
    SLICE_X11Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.863 r  vga_inst/rom1/rgb_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.863    vga_inst/rom1/rgb_OBUF[11]_inst_i_8_n_0
    SLICE_X11Y63         MUXF7 (Prop_muxf7_I0_O)      0.238     2.101 r  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.892     2.993    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.298     3.291 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.626     3.917    vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y67          LUT3 (Prop_lut3_I1_O)        0.150     4.067 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.838     6.905    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.727    10.632 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.632    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.616ns  (logic 5.078ns (47.834%)  route 5.538ns (52.166%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[7]/G
    SLICE_X10Y62         LDCE (EnToQ_ldce_G_Q)        0.799     0.799 r  vga_inst/rom1/data_reg[7]/Q
                         net (fo=1, routed)           0.940     1.739    vga_inst/rom1/rom_data[7]
    SLICE_X11Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.863 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.863    vga_inst/rom1/rgb_OBUF[11]_inst_i_8_n_0
    SLICE_X11Y63         MUXF7 (Prop_muxf7_I0_O)      0.238     2.101 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.868     2.969    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.298     3.267 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.679     3.946    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.124     4.070 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.051     7.121    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.616 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.616    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.500ns  (logic 5.102ns (48.589%)  route 5.398ns (51.411%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         LDCE                         0.000     0.000 r  vga_inst/rom1/data_reg[7]/G
    SLICE_X10Y62         LDCE (EnToQ_ldce_G_Q)        0.799     0.799 r  vga_inst/rom1/data_reg[7]/Q
                         net (fo=1, routed)           0.940     1.739    vga_inst/rom1/rom_data[7]
    SLICE_X11Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.863 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.863    vga_inst/rom1/rgb_OBUF[11]_inst_i_8_n_0
    SLICE_X11Y63         MUXF7 (Prop_muxf7_I0_O)      0.238     2.101 f  vga_inst/rom1/rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.868     2.969    vga_inst/vga_sync_unit/rgb[4]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.298     3.267 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.679     3.946    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.124     4.070 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.911     6.981    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.500 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.500    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_to_vga_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  receiver/data_out_reg[7]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[7]/Q
                         net (fo=1, routed)           0.116     0.257    data_out[7]
    SLICE_X2Y72          FDRE                                         r  data_to_vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_to_vga_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  receiver/data_out_reg[0]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    data_out[0]
    SLICE_X4Y72          FDRE                                         r  data_to_vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE                         0.000     0.000 r  receiver/received_reg/C
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/received_reg/Q
                         net (fo=4, routed)           0.138     0.279    received
    SLICE_X5Y74          FDRE                                         r  last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_to_vga_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE                         0.000     0.000 r  receiver/data_out_reg[4]/C
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[4]/Q
                         net (fo=1, routed)           0.156     0.297    data_out[4]
    SLICE_X2Y72          FDRE                                         r  data_to_vga_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_to_vga_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (46.928%)  route 0.159ns (53.072%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  receiver/data_out_reg[2]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[2]/Q
                         net (fo=1, routed)           0.159     0.300    data_out[2]
    SLICE_X3Y72          FDRE                                         r  data_to_vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_to_vga_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE                         0.000     0.000 r  receiver/data_out_reg[6]/C
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/data_out_reg[6]/Q
                         net (fo=1, routed)           0.166     0.307    data_out[6]
    SLICE_X3Y72          FDRE                                         r  data_to_vga_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_in_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.712%)  route 0.189ns (57.288%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  button/d_reg/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button/d_reg/Q
                         net (fo=9, routed)           0.189     0.330    press
    SLICE_X1Y66          FDRE                                         r  data_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_in_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.712%)  route 0.189ns (57.288%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  button/d_reg/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button/d_reg/Q
                         net (fo=9, routed)           0.189     0.330    press
    SLICE_X1Y66          FDRE                                         r  data_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_in_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.712%)  route 0.189ns (57.288%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  button/d_reg/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button/d_reg/Q
                         net (fo=9, routed)           0.189     0.330    press
    SLICE_X0Y66          FDRE                                         r  data_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button/d_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_in_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.712%)  route 0.189ns (57.288%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  button/d_reg/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  button/d_reg/Q
                         net (fo=9, routed)           0.189     0.330    press
    SLICE_X0Y66          FDRE                                         r  data_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.297ns  (logic 5.641ns (39.459%)  route 8.655ns (60.541%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.623     5.144    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.281     6.881    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.005 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405/O
                         net (fo=1, routed)           0.000     7.005    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.555    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.826 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60/CO[0]
                         net (fo=1, routed)           0.985     8.811    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60_n_3
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.373     9.184 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_18/O
                         net (fo=8, routed)           1.303    10.487    vga_inst/vga_sync_unit/d[4]_4
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    10.611 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5/O
                         net (fo=10, routed)          1.356    11.967    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.091 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.679    12.770    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.124    12.894 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.051    15.945    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    19.441 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.441    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.180ns  (logic 5.665ns (39.949%)  route 8.515ns (60.051%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.623     5.144    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.281     6.881    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.005 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405/O
                         net (fo=1, routed)           0.000     7.005    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.555    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.826 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60/CO[0]
                         net (fo=1, routed)           0.985     8.811    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60_n_3
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.373     9.184 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_18/O
                         net (fo=8, routed)           1.303    10.487    vga_inst/vga_sync_unit/d[4]_4
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    10.611 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5/O
                         net (fo=10, routed)          1.356    11.967    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.091 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.679    12.770    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.124    12.894 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.911    15.805    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    19.324 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.324    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.117ns  (logic 5.997ns (42.478%)  route 8.121ns (57.522%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.627     5.148    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  vga_inst/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  vga_inst/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=67, routed)          1.064     6.631    vga_inst/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X6Y49          LUT2 (Prop_lut2_I0_O)        0.299     6.930 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_521/O
                         net (fo=1, routed)           0.000     6.930    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_521_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.463 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.001     7.463    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_256_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.717 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=1, routed)           1.190     8.907    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X8Y53          LUT4 (Prop_lut4_I1_O)        0.367     9.274 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_24/O
                         net (fo=10, routed)          1.290    10.565    vga_inst/vga_sync_unit/d[7]_7
    SLICE_X7Y66          LUT6 (Prop_lut6_I4_O)        0.124    10.689 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6/O
                         net (fo=3, routed)           1.112    11.800    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124    11.924 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.626    12.551    vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y67          LUT3 (Prop_lut3_I1_O)        0.150    12.701 r  vga_inst/vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.838    15.538    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.727    19.265 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.265    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.015ns  (logic 5.649ns (40.310%)  route 8.365ns (59.690%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.623     5.144    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.281     6.881    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.005 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405/O
                         net (fo=1, routed)           0.000     7.005    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.555    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.826 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60/CO[0]
                         net (fo=1, routed)           0.985     8.811    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60_n_3
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.373     9.184 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_18/O
                         net (fo=8, routed)           1.303    10.487    vga_inst/vga_sync_unit/d[4]_4
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    10.611 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5/O
                         net (fo=10, routed)          1.356    11.967    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.091 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           0.679    12.770    vga_inst/vga_sync_unit/rgb_OBUF[2]
    SLICE_X1Y67          LUT2 (Prop_lut2_I0_O)        0.124    12.894 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.761    15.655    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    19.159 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.159    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.938ns  (logic 5.524ns (39.637%)  route 8.413ns (60.363%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.623     5.144    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.281     6.881    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.005 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405/O
                         net (fo=1, routed)           0.000     7.005    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.555    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.826 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60/CO[0]
                         net (fo=1, routed)           0.985     8.811    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60_n_3
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.373     9.184 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_18/O
                         net (fo=8, routed)           1.303    10.487    vga_inst/vga_sync_unit/d[4]_4
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    10.611 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5/O
                         net (fo=10, routed)          1.356    11.967    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.091 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.488    15.579    rgb_OBUF[4]
    N19                  OBUF (Prop_obuf_I_O)         3.502    19.082 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    19.082    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.895ns  (logic 5.543ns (39.892%)  route 8.352ns (60.108%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.623     5.144    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.281     6.881    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.005 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405/O
                         net (fo=1, routed)           0.000     7.005    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.555    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.826 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60/CO[0]
                         net (fo=1, routed)           0.985     8.811    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60_n_3
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.373     9.184 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_18/O
                         net (fo=8, routed)           1.303    10.487    vga_inst/vga_sync_unit/d[4]_4
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    10.611 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5/O
                         net (fo=10, routed)          1.356    11.967    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.091 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.427    15.518    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    19.038 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.038    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.757ns  (logic 5.546ns (40.314%)  route 8.211ns (59.686%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.623     5.144    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.281     6.881    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.005 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405/O
                         net (fo=1, routed)           0.000     7.005    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.555    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.826 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60/CO[0]
                         net (fo=1, routed)           0.985     8.811    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60_n_3
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.373     9.184 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_18/O
                         net (fo=8, routed)           1.303    10.487    vga_inst/vga_sync_unit/d[4]_4
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    10.611 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5/O
                         net (fo=10, routed)          1.356    11.967    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.091 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.286    15.377    rgb_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.524    18.901 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.901    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.599ns  (logic 5.551ns (40.820%)  route 8.048ns (59.180%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.623     5.144    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.281     6.881    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.005 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405/O
                         net (fo=1, routed)           0.000     7.005    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.555    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.826 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60/CO[0]
                         net (fo=1, routed)           0.985     8.811    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60_n_3
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.373     9.184 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_18/O
                         net (fo=8, routed)           1.303    10.487    vga_inst/vga_sync_unit/d[4]_4
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    10.611 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5/O
                         net (fo=10, routed)          1.356    11.967    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.091 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           3.123    15.214    rgb_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529    18.743 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.743    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.424ns  (logic 5.527ns (41.175%)  route 7.897ns (58.825%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.623     5.144    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.281     6.881    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.005 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405/O
                         net (fo=1, routed)           0.000     7.005    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.555    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.826 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60/CO[0]
                         net (fo=1, routed)           0.985     8.811    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60_n_3
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.373     9.184 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_18/O
                         net (fo=8, routed)           1.303    10.487    vga_inst/vga_sync_unit/d[4]_4
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    10.611 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5/O
                         net (fo=10, routed)          1.356    11.967    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.091 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.972    15.063    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.505    18.568 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.568    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.292ns  (logic 5.546ns (41.723%)  route 7.746ns (58.277%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.623     5.144    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  vga_inst/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  vga_inst/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=72, routed)          1.281     6.881    vga_inst/vga_sync_unit/rom_addr[2]
    SLICE_X11Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.005 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405/O
                         net (fo=1, routed)           0.000     7.005    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_405_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.555 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181/CO[3]
                         net (fo=1, routed)           0.000     7.555    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_181_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.826 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60/CO[0]
                         net (fo=1, routed)           0.985     8.811    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_60_n_3
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.373     9.184 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_18/O
                         net (fo=8, routed)           1.303    10.487    vga_inst/vga_sync_unit/d[4]_4
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.124    10.611 f  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5/O
                         net (fo=10, routed)          1.356    11.967    vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.091 r  vga_inst/vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=9, routed)           2.821    14.912    rgb_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         3.524    18.436 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.436    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.249ns (53.354%)  route 0.218ns (46.646%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=7, routed)           0.218     1.826    vga_inst/rom1/rom_addr_next[2]
    SLICE_X11Y61         MUXF7 (Prop_muxf7_S_O)       0.085     1.911 r  vga_inst/rom1/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.911    vga_inst/rom1/data_reg[6]_i_1_n_0
    SLICE_X11Y61         LDCE                                         r  vga_inst/rom1/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.249ns (46.928%)  route 0.282ns (53.072%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=7, routed)           0.282     1.890    vga_inst/rom1/rom_addr_next[2]
    SLICE_X11Y62         MUXF7 (Prop_muxf7_S_O)       0.085     1.975 r  vga_inst/rom1/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.975    vga_inst/rom1/data_reg[2]_i_1_n_0
    SLICE_X11Y62         LDCE                                         r  vga_inst/rom1/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.209ns (37.786%)  route 0.344ns (62.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=7, routed)           0.167     1.775    vga_inst/rom1/rom_addr_next[2]
    SLICE_X8Y63          LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  vga_inst/rom1/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.177     1.997    vga_inst/rom1/data_reg[4]_i_1_n_0
    SLICE_X11Y63         LDCE                                         r  vga_inst/rom1/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.209ns (37.828%)  route 0.343ns (62.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga_inst/rom1/rom_addr_next_reg[1]/Q
                         net (fo=20, routed)          0.232     1.841    vga_inst/rom1/rom_addr_next[1]
    SLICE_X10Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.886 r  vga_inst/rom1/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.112     1.998    vga_inst/rom1/data_reg[7]_i_1_n_0
    SLICE_X10Y62         LDCE                                         r  vga_inst/rom1/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.209ns (37.808%)  route 0.344ns (62.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga_inst/rom1/rom_addr_next_reg[1]/Q
                         net (fo=20, routed)          0.168     1.777    vga_inst/rom1/rom_addr_next[1]
    SLICE_X11Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  vga_inst/rom1/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.176     1.998    vga_inst/rom1/data_reg[5]_i_1_n_0
    SLICE_X11Y61         LDCE                                         r  vga_inst/rom1/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.209ns (31.052%)  route 0.464ns (68.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga_inst/rom1/rom_addr_next_reg[1]/Q
                         net (fo=20, routed)          0.348     1.957    vga_inst/rom1/rom_addr_next[1]
    SLICE_X10Y61         LUT6 (Prop_lut6_I5_O)        0.045     2.002 r  vga_inst/rom1/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     2.118    vga_inst/rom1/data_reg[3]_i_1_n_0
    SLICE_X10Y61         LDCE                                         r  vga_inst/rom1/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/rom1/rom_addr_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/rom1/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.209ns (28.291%)  route 0.530ns (71.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    vga_inst/rom1/clk_IBUF_BUFG
    SLICE_X8Y62          FDRE                                         r  vga_inst/rom1/rom_addr_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  vga_inst/rom1/rom_addr_next_reg[2]/Q
                         net (fo=7, routed)           0.299     1.907    vga_inst/rom1/rom_addr_next[2]
    SLICE_X10Y64         LUT6 (Prop_lut6_I1_O)        0.045     1.952 r  vga_inst/rom1/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.231     2.183    vga_inst/rom1/data_reg[1]_i_1_n_0
    SLICE_X11Y64         LDCE                                         r  vga_inst/rom1/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.339ns (71.253%)  route 0.540ns (28.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.596     1.479    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X1Y48          FDCE                                         r  vga_inst/vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_inst/vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           0.540     2.160    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.358 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.358    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.345ns (68.275%)  route 0.625ns (31.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.476    vga_inst/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y53          FDCE                                         r  vga_inst/vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  vga_inst/vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           0.625     2.242    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.447 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.447    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.391ns (51.474%)  route 1.311ns (48.526%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.555     1.438    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  vga_inst/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.579 r  vga_inst/index_reg[0]/Q
                         net (fo=56, routed)          0.517     2.097    vga_inst/vga_sync_unit/Q[0]
    SLICE_X1Y67          LUT2 (Prop_lut2_I1_O)        0.045     2.142 r  vga_inst/vga_sync_unit/rgb_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.793     2.935    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.140 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.140    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           458 Endpoints
Min Delay           458 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.103ns  (logic 2.081ns (25.687%)  route 6.022ns (74.313%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          3.901     5.354    vga_inst/btnD_IBUF
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.478 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.173     6.651    vga_inst/index[31]_i_5_n_0
    SLICE_X14Y70         LUT5 (Prop_lut5_I0_O)        0.150     6.801 r  vga_inst/index[2]_i_4/O
                         net (fo=1, routed)           0.947     7.748    vga_inst/index[2]_i_4_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I3_O)        0.355     8.103 r  vga_inst/index[2]_i_1/O
                         net (fo=1, routed)           0.000     8.103    vga_inst/index[2]_i_1_n_0
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.434     4.775    vga_inst/clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  vga_inst/index_reg[2]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.814ns  (logic 1.824ns (23.348%)  route 5.990ns (76.652%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          3.901     5.354    vga_inst/btnD_IBUF
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.478 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.637     7.114    vga_inst/index[31]_i_5_n_0
    SLICE_X14Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.238 r  vga_inst/index[1]_i_2/O
                         net (fo=1, routed)           0.452     7.690    vga_inst/index[1]_i_2_n_0
    SLICE_X14Y67         LUT4 (Prop_lut4_I3_O)        0.124     7.814 r  vga_inst/index[1]_i_1/O
                         net (fo=1, routed)           0.000     7.814    vga_inst/index[1]_i_1_n_0
    SLICE_X14Y67         FDRE                                         r  vga_inst/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.432     4.773    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  vga_inst/index_reg[1]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.433ns  (logic 1.726ns (23.227%)  route 5.706ns (76.773%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          3.901     5.354    vga_inst/btnD_IBUF
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.478 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.805     7.283    vga_inst/index[31]_i_5_n_0
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.150     7.433 r  vga_inst/index[4]_i_1/O
                         net (fo=1, routed)           0.000     7.433    vga_inst/index[4]_i_1_n_0
    SLICE_X14Y65         FDSE                                         r  vga_inst/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.434     4.775    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y65         FDSE                                         r  vga_inst/index_reg[4]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.425ns  (logic 1.728ns (23.279%)  route 5.696ns (76.721%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          3.901     5.354    vga_inst/btnD_IBUF
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.478 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.795     7.273    vga_inst/index[31]_i_5_n_0
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.152     7.425 r  vga_inst/index[6]_i_1/O
                         net (fo=1, routed)           0.000     7.425    vga_inst/index[6]_i_1_n_0
    SLICE_X14Y65         FDSE                                         r  vga_inst/index_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.434     4.775    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y65         FDSE                                         r  vga_inst/index_reg[6]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.424ns  (logic 1.728ns (23.281%)  route 5.696ns (76.719%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          3.901     5.354    vga_inst/btnD_IBUF
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.478 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.795     7.272    vga_inst/index[31]_i_5_n_0
    SLICE_X14Y66         LUT4 (Prop_lut4_I2_O)        0.152     7.424 r  vga_inst/index[12]_i_1/O
                         net (fo=1, routed)           0.000     7.424    vga_inst/index[12]_i_1_n_0
    SLICE_X14Y66         FDSE                                         r  vga_inst/index_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.433     4.774    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y66         FDSE                                         r  vga_inst/index_reg[12]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.407ns  (logic 1.700ns (22.958%)  route 5.706ns (77.042%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          3.901     5.354    vga_inst/btnD_IBUF
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.478 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.805     7.283    vga_inst/index[31]_i_5_n_0
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.124     7.407 r  vga_inst/index[3]_i_1/O
                         net (fo=1, routed)           0.000     7.407    vga_inst/index[3]_i_1_n_0
    SLICE_X14Y65         FDSE                                         r  vga_inst/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.434     4.775    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y65         FDSE                                         r  vga_inst/index_reg[3]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.397ns  (logic 1.700ns (22.989%)  route 5.696ns (77.011%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          3.901     5.354    vga_inst/btnD_IBUF
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.478 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.795     7.273    vga_inst/index[31]_i_5_n_0
    SLICE_X14Y65         LUT4 (Prop_lut4_I2_O)        0.124     7.397 r  vga_inst/index[5]_i_1/O
                         net (fo=1, routed)           0.000     7.397    vga_inst/index[5]_i_1_n_0
    SLICE_X14Y65         FDSE                                         r  vga_inst/index_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.434     4.775    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y65         FDSE                                         r  vga_inst/index_reg[5]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.396ns  (logic 1.700ns (22.991%)  route 5.696ns (77.009%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          3.901     5.354    vga_inst/btnD_IBUF
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.478 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          1.795     7.272    vga_inst/index[31]_i_5_n_0
    SLICE_X14Y66         LUT4 (Prop_lut4_I2_O)        0.124     7.396 r  vga_inst/index[11]_i_1/O
                         net (fo=1, routed)           0.000     7.396    vga_inst/index[11]_i_1_n_0
    SLICE_X14Y66         FDSE                                         r  vga_inst/index_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.433     4.774    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y66         FDSE                                         r  vga_inst/index_reg[11]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.343ns  (logic 1.700ns (23.156%)  route 5.643ns (76.844%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          3.901     5.354    vga_inst/btnD_IBUF
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.478 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          0.979     6.456    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X14Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.580 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          0.763     7.343    vga_inst/baud_sync_inst_n_3
    SLICE_X14Y72         FDSE                                         r  vga_inst/index_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.426     4.767    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y72         FDSE                                         r  vga_inst/index_reg[27]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            vga_inst/index_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.343ns  (logic 1.700ns (23.156%)  route 5.643ns (76.844%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=52, routed)          3.901     5.354    vga_inst/btnD_IBUF
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     5.478 r  vga_inst/index[31]_i_5/O
                         net (fo=32, routed)          0.979     6.456    vga_inst/baud_sync_inst/index_reg[3]_1
    SLICE_X14Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.580 r  vga_inst/baud_sync_inst/index[30]_i_1/O
                         net (fo=28, routed)          0.763     7.343    vga_inst/baud_sync_inst_n_3
    SLICE_X14Y72         FDSE                                         r  vga_inst/index_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.426     4.767    vga_inst/clk_IBUF_BUFG
    SLICE_X14Y72         FDSE                                         r  vga_inst/index_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/baud_sync_inst/en_sync_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE                         0.000     0.000 r  en_reg/C
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  en_reg/Q
                         net (fo=1, routed)           0.153     0.294    vga_inst/baud_sync_inst/en
    SLICE_X6Y72          FDCE                                         r  vga_inst/baud_sync_inst/en_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.849     1.976    vga_inst/baud_sync_inst/clk_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  vga_inst/baud_sync_inst/en_sync_1_reg/C

Slack:                    inf
  Source:                 data_to_vga_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.553%)  route 0.156ns (52.447%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[0]/C
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_to_vga_reg[0]/Q
                         net (fo=19, routed)          0.156     0.297    vga_inst/Q[0]
    SLICE_X5Y71          FDRE                                         r  vga_inst/readAscii_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.850     1.977    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  vga_inst/readAscii_reg[6][0]/C

Slack:                    inf
  Source:                 data_to_vga_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.030%)  route 0.140ns (45.970%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[4]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_to_vga_reg[4]/Q
                         net (fo=24, routed)          0.140     0.304    vga_inst/Q[4]
    SLICE_X4Y71          FDRE                                         r  vga_inst/readAscii_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.850     1.977    vga_inst/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  vga_inst/readAscii_reg[6][4]/C

Slack:                    inf
  Source:                 data_to_vga_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.536%)  route 0.154ns (48.464%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[3]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_to_vga_reg[3]/Q
                         net (fo=19, routed)          0.154     0.318    vga_inst/Q[3]
    SLICE_X4Y71          FDRE                                         r  vga_inst/readAscii_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.850     1.977    vga_inst/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  vga_inst/readAscii_reg[6][3]/C

Slack:                    inf
  Source:                 data_to_vga_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[10][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.752%)  route 0.181ns (56.248%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[6]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_to_vga_reg[6]/Q
                         net (fo=24, routed)          0.181     0.322    vga_inst/Q[6]
    SLICE_X3Y69          FDRE                                         r  vga_inst/readAscii_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.853     1.981    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  vga_inst/readAscii_reg[10][6]/C

Slack:                    inf
  Source:                 data_to_vga_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.122%)  route 0.194ns (57.878%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[2]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_to_vga_reg[2]/Q
                         net (fo=19, routed)          0.194     0.335    vga_inst/Q[2]
    SLICE_X5Y71          FDRE                                         r  vga_inst/readAscii_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.850     1.977    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  vga_inst/readAscii_reg[6][2]/C

Slack:                    inf
  Source:                 data_to_vga_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.721%)  route 0.173ns (51.279%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[5]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  data_to_vga_reg[5]/Q
                         net (fo=24, routed)          0.173     0.337    vga_inst/Q[5]
    SLICE_X4Y71          FDRE                                         r  vga_inst/readAscii_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.850     1.977    vga_inst/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  vga_inst/readAscii_reg[6][5]/C

Slack:                    inf
  Source:                 data_to_vga_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[10][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.079%)  route 0.202ns (58.921%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[1]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_to_vga_reg[1]/Q
                         net (fo=23, routed)          0.202     0.343    vga_inst/Q[1]
    SLICE_X3Y69          FDRE                                         r  vga_inst/readAscii_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.853     1.981    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  vga_inst/readAscii_reg[10][1]/C

Slack:                    inf
  Source:                 data_to_vga_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.023%)  route 0.203ns (58.977%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[1]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_to_vga_reg[1]/Q
                         net (fo=23, routed)          0.203     0.344    vga_inst/Q[1]
    SLICE_X5Y71          FDRE                                         r  vga_inst/readAscii_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.850     1.977    vga_inst/clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  vga_inst/readAscii_reg[6][1]/C

Slack:                    inf
  Source:                 data_to_vga_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/readAscii_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.441%)  route 0.208ns (59.559%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  data_to_vga_reg[6]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_to_vga_reg[6]/Q
                         net (fo=24, routed)          0.208     0.349    vga_inst/Q[6]
    SLICE_X4Y71          FDRE                                         r  vga_inst/readAscii_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.850     1.977    vga_inst/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  vga_inst/readAscii_reg[6][6]/C





