
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1

# Written on Sat Oct 28 16:00:10 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start       Requested     Requested     Clock        Clock                   Clock
Level     Clock       Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------
0 -       System      100.0 MHz     10.000        system       system_clkgroup         17   
                                                                                            
0 -       mcu|CLK     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     171  
============================================================================================


Clock Load Summary
******************

            Clock     Source        Clock Pin                                                      Non-clock Pin     Non-clock Pin                               
Clock       Load      Pin           Seq Example                                                    Seq Example       Comb Example                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System      17        -             coreInst.fullALUInst.aluInst.CARRY.C                           -                 -                                           
                                                                                                                                                                 
mcu|CLK     171       CLK(port)     mcuResourcesInst.interruptMaskRegisterInst.MASK_REG[7:0].C     -                 coreInst.busControllerInst.un1_CLK.I[0](inv)
=================================================================================================================================================================
