

================================================================
== Vitis HLS Report for 'shake_absorb_Pipeline_VITIS_LOOP_385_7'
================================================================
* Date:           Thu Dec 29 02:37:02 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.602 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_385_7  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read1"   --->   Operation 5 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_3 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read2_cast"   --->   Operation 6 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_ln340_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %phi_ln340_1"   --->   Operation 7 'read' 'phi_ln340_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln340_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln340_1"   --->   Operation 8 'read' 'sext_ln340_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read2_cast_cast = zext i3 %p_read_3"   --->   Operation 9 'zext' 'p_read2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln340_1_cast = sext i9 %sext_ln340_1_read"   --->   Operation 10 'sext' 'sext_ln340_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc111"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_5 = load i32 %i" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 13 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln385_1 = zext i32 %i_5" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 15 'zext' 'zext_ln385_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.80ns)   --->   "%icmp_ln385 = icmp_ult  i33 %zext_ln385_1, i33 %sext_ln340_1_cast" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 16 'icmp' 'icmp_ln385' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%i_6 = add i32 %i_5, i32 1" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 17 'add' 'i_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln385 = br i1 %icmp_ln385, void %for.inc.i59.preheader.exitStub, void %for.inc111.split" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 18 'br' 'br_ln385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln385 = zext i32 %i_5" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 19 'zext' 'zext_ln385' <Predicate = (icmp_ln385)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 20 'specloopname' 'specloopname_ln342' <Predicate = (icmp_ln385)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln386)   --->   "%trunc_ln386 = trunc i32 %i_5" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 21 'trunc' 'trunc_ln386' <Predicate = (icmp_ln385)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln386)   --->   "%xor_ln386 = xor i1 %phi_ln340_1_read, i1 %trunc_ln386" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 22 'xor' 'xor_ln386' <Predicate = (icmp_ln385)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.18ns) (out node of the LUT)   --->   "%select_ln386 = select i1 %xor_ln386, i4 %p_read2_cast_cast, i4 %p_read" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 23 'select' 'select_ln386' <Predicate = (icmp_ln385)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i4 %t, i64 0, i64 %zext_ln385" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 24 'getelementptr' 't_addr' <Predicate = (icmp_ln385)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.73ns)   --->   "%store_ln386 = store i4 %select_ln386, i3 %t_addr" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 25 'store' 'store_ln386' <Predicate = (icmp_ln385)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln385 = store i32 %i_6, i32 %i" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 26 'store' 'store_ln385' <Predicate = (icmp_ln385)> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln385 = br void %for.inc111" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 27 'br' 'br_ln385' <Predicate = (icmp_ln385)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (!icmp_ln385)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.6ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/spu.cpp:386) on local variable 'i' [16]  (0 ns)
	'add' operation ('i', HLS_Final_vitis_src/spu.cpp:385) [20]  (1.14 ns)
	'store' operation ('store_ln385', HLS_Final_vitis_src/spu.cpp:385) of variable 'i', HLS_Final_vitis_src/spu.cpp:385 on local variable 'i' [30]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
