# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v was successful.
# Compile of WG.v was successful.
# Compile of WG_TB.v was successful.
# 17 compiles, 0 failed with no errors.
# Load canceled
# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v was successful.
# Compile of WG.v was successful.
# Compile of AFG_TB.v was successful.
# Compile of WG_TB.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.WG_TB
# vsim -gui work.WG_TB 
# Start time: 15:39:48 on May 09,2023
# Loading work.WG_TB
# Loading work.WG
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
add wave -position insertpoint  \
sim:/WG_TB/clk \
sim:/WG_TB/full_wave_rectified_out \
sim:/WG_TB/half_wave_rectified_out \
sim:/WG_TB/reciprocal_out \
sim:/WG_TB/rst \
sim:/WG_TB/sine_out \
sim:/WG_TB/square_out \
sim:/WG_TB/triangle_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v(17)
#    Time: 1 us  Iteration: 0  Instance: /WG_TB
# Break in Module WG_TB at E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v line 17
add wave -position insertpoint  \
sim:/WG_TB/wg/clk \
sim:/WG_TB/wg/cnt \
sim:/WG_TB/wg/co \
sim:/WG_TB/wg/full_wave_rectified_out \
sim:/WG_TB/wg/half_wave_rectified_out \
sim:/WG_TB/wg/reciprocal_out \
sim:/WG_TB/wg/rst \
sim:/WG_TB/wg/sine_f \
sim:/WG_TB/wg/sine_out \
sim:/WG_TB/wg/square_out \
sim:/WG_TB/wg/triangle_out
restart -f
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v(17)
#    Time: 1 us  Iteration: 0  Instance: /WG_TB
# Break in Module WG_TB at E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v line 17
# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v was successful.
# Compile of WG.v was successful.
# Compile of AFG_TB.v was successful.
# Compile of WG_TB.v was successful.
# 18 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WG_TB
# Loading work.WG
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v(18)
#    Time: 1030 ns  Iteration: 0  Instance: /WG_TB
# Break in Module WG_TB at E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v line 18
restart -f
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v(18)
#    Time: 1030 ns  Iteration: 0  Instance: /WG_TB
# Break in Module WG_TB at E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v line 18
restart -f
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v(18)
#    Time: 1030 ns  Iteration: 0  Instance: /WG_TB
# Break in Module WG_TB at E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v line 18
# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v was successful.
# Compile of WG.v was successful.
# Compile of AFG_TB.v was successful.
# Compile of WG_TB.v was successful.
# 18 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.WG_TB
# Loading work.WG
# Loading work.Counter
# Loading work.GenReciprocalWave
# Loading work.GenSquareWave
# Loading work.GenTriangleWave
# Loading work.GenSineWave
# Loading work.Register
# Loading work.GenFullWaveRectified
# Loading work.GenHalfWaveRectified
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v(18)
#    Time: 10030 ns  Iteration: 0  Instance: /WG_TB
# Break in Module WG_TB at E:/elahe/git/dld-lab-uni/ex3/code/WG_TB.v line 18
# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v was successful.
# Compile of WG.v was successful.
# Compile of AFG_TB.v was successful.
# Compile of WG_TB.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of frequencySelector_TB.v was successful.
quit -sim
# End time: 15:50:57 on May 09,2023, Elapsed time: 0:11:09
# Errors: 0, Warnings: 4
vsim -gui work.FreqSelectorTB
# vsim -gui work.FreqSelectorTB 
# Start time: 15:51:05 on May 09,2023
# Loading work.FreqSelectorTB
# Loading work.FreqSelector
add wave -position insertpoint  \
sim:/FreqSelectorTB/clk \
sim:/FreqSelectorTB/co \
sim:/FreqSelectorTB/rst \
sim:/FreqSelectorTB/slc
restart -f
run -all
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/frequencySelector_TB.v(17)
#    Time: 20050 ns  Iteration: 0  Instance: /FreqSelectorTB
# Break in Module FreqSelectorTB at E:/elahe/git/dld-lab-uni/ex3/code/frequencySelector_TB.v line 17
add wave -position insertpoint  \
sim:/FreqSelectorTB/fs/co \
sim:/FreqSelectorTB/fs/counter
restart -f
run
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/frequencySelector_TB.v(17)
#    Time: 20050 ns  Iteration: 0  Instance: /FreqSelectorTB
# Break in Module FreqSelectorTB at E:/elahe/git/dld-lab-uni/ex3/code/frequencySelector_TB.v line 17
# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v was successful.
# Compile of WG.v was successful.
# Compile of AFG_TB.v was successful.
# Compile of WG_TB.v was successful.
# Compile of frequencySelector_TB.v was successful.
# 19 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FreqSelectorTB
# Loading work.FreqSelector
run
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/frequencySelector_TB.v(16)
#    Time: 20050 ns  Iteration: 0  Instance: /FreqSelectorTB
# Break in Module FreqSelectorTB at E:/elahe/git/dld-lab-uni/ex3/code/frequencySelector_TB.v line 16
# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v failed with 3 errors.
# Compile of WG.v was successful.
# Compile of AFG_TB.v was successful.
# Compile of WG_TB.v was successful.
# Compile of frequencySelector_TB.v was successful.
# Compile of DAC_TB.v was successful.
# 20 compiles, 1 failed with 3 errors.
# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v failed with 1 errors.
# Compile of WG.v was successful.
# Compile of AFG_TB.v was successful.
# Compile of WG_TB.v was successful.
# Compile of frequencySelector_TB.v was successful.
# Compile of DAC_TB.v was successful.
# 20 compiles, 1 failed with 1 error.
# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v failed with 1 errors.
# Compile of WG.v was successful.
# Compile of AFG_TB.v was successful.
# Compile of WG_TB.v was successful.
# Compile of frequencySelector_TB.v was successful.
# Compile of DAC_TB.v was successful.
# 20 compiles, 1 failed with 1 error.
# Compile of amplitudeSelector.v was successful.
# Compile of counter.v was successful.
# Compile of DAC.v was successful.
# Compile of DDs.v was successful.
# Compile of frequencySelector.v was successful.
# Compile of genFullWaveRectified.v was successful.
# Compile of genHalfWaveRectified.v was successful.
# Compile of genReciprocalWave.v was successful.
# Compile of genSinWave.v was successful.
# Compile of genSquareWave.v was successful.
# Compile of genTriangleWave.v was successful.
# Compile of mux7-1.v was successful.
# Compile of register.v was successful.
# Compile of ROM.v was successful.
# Compile of ROMWithMemory.v was successful.
# Compile of WG.v was successful.
# Compile of AFG_TB.v was successful.
# Compile of WG_TB.v was successful.
# Compile of frequencySelector_TB.v was successful.
# Compile of DAC_TB.v was successful.
# 20 compiles, 0 failed with no errors.
quit -sim
# End time: 16:50:28 on May 09,2023, Elapsed time: 0:59:23
# Errors: 0, Warnings: 6
vsim -gui work.DAC_TB
# vsim -gui work.DAC_TB 
# Start time: 16:51:01 on May 09,2023
# Loading work.DAC_TB
# Loading work.DAC
# Loading work.Counter
# Loading work.Register
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'load_data'. The port definition is at: E:/elahe/git/dld-lab-uni/ex3/code/register.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DAC_TB/dac/inReg File: E:/elahe/git/dld-lab-uni/ex3/code/DAC.v Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'out'. The port definition is at: E:/elahe/git/dld-lab-uni/ex3/code/register.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DAC_TB/dac/inReg File: E:/elahe/git/dld-lab-uni/ex3/code/DAC.v Line: 12
add wave -position insertpoint  \
sim:/DAC_TB/clk \
sim:/DAC_TB/in \
sim:/DAC_TB/out \
sim:/DAC_TB/rst
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'load_data'. The port definition is at: E:/elahe/git/dld-lab-uni/ex3/code/register.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DAC_TB/dac/inReg File: E:/elahe/git/dld-lab-uni/ex3/code/DAC.v Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'out'. The port definition is at: E:/elahe/git/dld-lab-uni/ex3/code/register.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /DAC_TB/dac/inReg File: E:/elahe/git/dld-lab-uni/ex3/code/DAC.v Line: 12
run
# ** Note: $stop    : E:/elahe/git/dld-lab-uni/ex3/code/DAC_TB.v(16)
#    Time: 10006 ps  Iteration: 0  Instance: /DAC_TB
# Break in Module DAC_TB at E:/elahe/git/dld-lab-uni/ex3/code/DAC_TB.v line 16
