{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717096674202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717096674202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 02:17:54 2024 " "Processing started: Fri May 31 02:17:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717096674202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717096674202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32 -c RV32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32 -c RV32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717096674202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1717096674776 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX regfile.sv " "Entity \"MUX\" obtained from \"regfile.sv\" instead of from Quartus II megafunction library" {  } { { "regfile.sv" "" { Text "D:/Quartus file/Doan/RV32/regfile.sv" 9 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1717096674843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 6 6 " "Found 6 design units, including 6 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "regfile.sv" "" { Text "D:/Quartus file/Doan/RV32/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674843 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX " "Found entity 2: MUX" {  } { { "regfile.sv" "" { Text "D:/Quartus file/Doan/RV32/regfile.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674843 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "regfile.sv" "" { Text "D:/Quartus file/Doan/RV32/regfile.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674843 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX2 " "Found entity 4: MUX2" {  } { { "regfile.sv" "" { Text "D:/Quartus file/Doan/RV32/regfile.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674843 ""} { "Info" "ISGN_ENTITY_NAME" "5 regfile_Block " "Found entity 5: regfile_Block" {  } { { "regfile.sv" "" { Text "D:/Quartus file/Doan/RV32/regfile.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674843 ""} { "Info" "ISGN_ENTITY_NAME" "6 regfile " "Found entity 6: regfile" {  } { { "regfile.sv" "" { Text "D:/Quartus file/Doan/RV32/regfile.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717096674843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Pc_4 PC_4 PC.sv(58) " "Verilog HDL Declaration information at PC.sv(58): object \"Pc_4\" differs only in case from object \"PC_4\" in the same scope" {  } { { "PC.sv" "" { Text "D:/Quartus file/Doan/RV32/PC.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1717096674845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCsel PCSel PC.sv(52) " "Verilog HDL Declaration information at PC.sv(52): object \"PCsel\" differs only in case from object \"PCSel\" in the same scope" {  } { { "PC.sv" "" { Text "D:/Quartus file/Doan/RV32/PC.sv" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1717096674845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 5 5 " "Found 5 design units, including 5 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "PC.sv" "" { Text "D:/Quartus file/Doan/RV32/PC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674847 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_pc " "Found entity 2: register_pc" {  } { { "PC.sv" "" { Text "D:/Quartus file/Doan/RV32/PC.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674847 ""} { "Info" "ISGN_ENTITY_NAME" "3 PC_SEL " "Found entity 3: PC_SEL" {  } { { "PC.sv" "" { Text "D:/Quartus file/Doan/RV32/PC.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674847 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX_pc " "Found entity 4: MUX_pc" {  } { { "PC.sv" "" { Text "D:/Quartus file/Doan/RV32/PC.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674847 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC " "Found entity 5: PC" {  } { { "PC.sv" "" { Text "D:/Quartus file/Doan/RV32/PC.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717096674847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "imm Imm ImmGen.sv(4) " "Verilog HDL Declaration information at ImmGen.sv(4): object \"imm\" differs only in case from object \"Imm\" in the same scope" {  } { { "ImmGen.sv" "" { Text "D:/Quartus file/Doan/RV32/ImmGen.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1717096674849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "imm Imm ImmGen.sv(26) " "Verilog HDL Declaration information at ImmGen.sv(26): object \"imm\" differs only in case from object \"Imm\" in the same scope" {  } { { "ImmGen.sv" "" { Text "D:/Quartus file/Doan/RV32/ImmGen.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1717096674849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 2 2 " "Found 2 design units, including 2 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen_block " "Found entity 1: ImmGen_block" {  } { { "ImmGen.sv" "" { Text "D:/Quartus file/Doan/RV32/ImmGen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674849 ""} { "Info" "ISGN_ENTITY_NAME" "2 ImmGen " "Found entity 2: ImmGen" {  } { { "ImmGen.sv" "" { Text "D:/Quartus file/Doan/RV32/ImmGen.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717096674849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemfetch.sv 3 3 " "Found 3 design units, including 3 entities, in source file imemfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imemfetch.sv" "" { Text "D:/Quartus file/Doan/RV32/imemfetch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674853 ""} { "Info" "ISGN_ENTITY_NAME" "2 imemfetch_block " "Found entity 2: imemfetch_block" {  } { { "imemfetch.sv" "" { Text "D:/Quartus file/Doan/RV32/imemfetch.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674853 ""} { "Info" "ISGN_ENTITY_NAME" "3 imemfetch " "Found entity 3: imemfetch" {  } { { "imemfetch.sv" "" { Text "D:/Quartus file/Doan/RV32/imemfetch.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717096674853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 7 7 " "Found 7 design units, including 7 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_Dmem " "Found entity 1: decoder_Dmem" {  } { { "Dmem.sv" "" { Text "D:/Quartus file/Doan/RV32/Dmem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674856 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX_Dmem " "Found entity 2: MUX_Dmem" {  } { { "Dmem.sv" "" { Text "D:/Quartus file/Doan/RV32/Dmem.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674856 ""} { "Info" "ISGN_ENTITY_NAME" "3 register_Dmem " "Found entity 3: register_Dmem" {  } { { "Dmem.sv" "" { Text "D:/Quartus file/Doan/RV32/Dmem.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674856 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX_Dmem2_1 " "Found entity 4: MUX_Dmem2_1" {  } { { "Dmem.sv" "" { Text "D:/Quartus file/Doan/RV32/Dmem.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674856 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX_Dmem2 " "Found entity 5: MUX_Dmem2" {  } { { "Dmem.sv" "" { Text "D:/Quartus file/Doan/RV32/Dmem.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674856 ""} { "Info" "ISGN_ENTITY_NAME" "6 Dmem_Block " "Found entity 6: Dmem_Block" {  } { { "Dmem.sv" "" { Text "D:/Quartus file/Doan/RV32/Dmem.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674856 ""} { "Info" "ISGN_ENTITY_NAME" "7 Dmem " "Found entity 7: Dmem" {  } { { "Dmem.sv" "" { Text "D:/Quartus file/Doan/RV32/Dmem.sv" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717096674856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_Block " "Found entity 1: Controller_Block" {  } { { "Controller.sv" "" { Text "D:/Quartus file/Doan/RV32/Controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674859 ""} { "Info" "ISGN_ENTITY_NAME" "2 Controller " "Found entity 2: Controller" {  } { { "Controller.sv" "" { Text "D:/Quartus file/Doan/RV32/Controller.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717096674859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchcomp.sv 3 3 " "Found 3 design units, including 3 entities, in source file branchcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Complement_2 " "Found entity 1: Complement_2" {  } { { "BranchComp.sv" "" { Text "D:/Quartus file/Doan/RV32/BranchComp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674862 ""} { "Info" "ISGN_ENTITY_NAME" "2 BranchComp_Block " "Found entity 2: BranchComp_Block" {  } { { "BranchComp.sv" "" { Text "D:/Quartus file/Doan/RV32/BranchComp.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674862 ""} { "Info" "ISGN_ENTITY_NAME" "3 BranchComp " "Found entity 3: BranchComp" {  } { { "BranchComp.sv" "" { Text "D:/Quartus file/Doan/RV32/BranchComp.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717096674862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 17 17 " "Found 17 design units, including 17 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "3 AddSub " "Found entity 3: AddSub" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_left " "Found entity 4: shift_left" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "5 SLL " "Found entity 5: SLL" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "6 Complement_2_alu " "Found entity 6: Complement_2_alu" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "7 SLT " "Found entity 7: SLT" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "8 SLTU " "Found entity 8: SLTU" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "9 XOR_Block " "Found entity 9: XOR_Block" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "10 SRL " "Found entity 10: SRL" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "11 SRA " "Found entity 11: SRA" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "12 SRL_SRA " "Found entity 12: SRL_SRA" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "13 OR_Block " "Found entity 13: OR_Block" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "14 AND_Block " "Found entity 14: AND_Block" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "15 MUX_block " "Found entity 15: MUX_block" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "16 alu_Block " "Found entity 16: alu_Block" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""} { "Info" "ISGN_ENTITY_NAME" "17 alu " "Found entity 17: alu" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717096674865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "imm Imm RV32.sv(18) " "Verilog HDL Declaration information at RV32.sv(18): object \"imm\" differs only in case from object \"Imm\" in the same scope" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1717096674869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32.sv 3 3 " "Found 3 design units, including 3 entities, in source file rv32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RV32 " "Found entity 1: RV32" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674870 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX_AB " "Found entity 2: MUX_AB" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674870 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX_3 " "Found entity 3: MUX_3" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717096674870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv32_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RV32_tb " "Found entity 1: RV32_tb" {  } { { "RV32_tb.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717096674873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717096674873 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n alu.sv(244) " "Verilog HDL Implicit Net warning at alu.sv(244): created implicit net for \"rst_n\"" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717096674873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32 " "Elaborating entity \"RV32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717096674920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Controller_connect " "Elaborating entity \"Controller\" for hierarchy \"Controller:Controller_connect\"" {  } { { "RV32.sv" "Controller_connect" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_Block Controller:Controller_connect\|Controller_Block:ControlUnit " "Elaborating entity \"Controller_Block\" for hierarchy \"Controller:Controller_connect\|Controller_Block:ControlUnit\"" {  } { { "Controller.sv" "ControlUnit" { Text "D:/Quartus file/Doan/RV32/Controller.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_connect " "Elaborating entity \"PC\" for hierarchy \"PC:PC_connect\"" {  } { { "RV32.sv" "PC_connect" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_pc PC:PC_connect\|register_pc:PC_register_pc " "Elaborating entity \"register_pc\" for hierarchy \"PC:PC_connect\|register_pc:PC_register_pc\"" {  } { { "PC.sv" "PC_register_pc" { Text "D:/Quartus file/Doan/RV32/PC.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder PC:PC_connect\|adder:PC_4 " "Elaborating entity \"adder\" for hierarchy \"PC:PC_connect\|adder:PC_4\"" {  } { { "PC.sv" "PC_4" { Text "D:/Quartus file/Doan/RV32/PC.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_SEL PC:PC_connect\|PC_SEL:PCSel " "Elaborating entity \"PC_SEL\" for hierarchy \"PC:PC_connect\|PC_SEL:PCSel\"" {  } { { "PC.sv" "PCSel" { Text "D:/Quartus file/Doan/RV32/PC.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_pc PC:PC_connect\|MUX_pc:PC_MUX_pc " "Elaborating entity \"MUX_pc\" for hierarchy \"PC:PC_connect\|MUX_pc:PC_MUX_pc\"" {  } { { "PC.sv" "PC_MUX_pc" { Text "D:/Quartus file/Doan/RV32/PC.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imemfetch imemfetch:imemfetch_connect " "Elaborating entity \"imemfetch\" for hierarchy \"imemfetch:imemfetch_connect\"" {  } { { "RV32.sv" "imemfetch_connect" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imemfetch:imemfetch_connect\|imem:imem_block " "Elaborating entity \"imem\" for hierarchy \"imemfetch:imemfetch_connect\|imem:imem_block\"" {  } { { "imemfetch.sv" "imem_block" { Text "D:/Quartus file/Doan/RV32/imemfetch.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674976 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 imemfetch.sv(7) " "Net \"memory.data_a\" at imemfetch.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imemfetch.sv" "" { Text "D:/Quartus file/Doan/RV32/imemfetch.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1717096674977 "|RV32|imemfetch:imemfetch_connect|imem:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 imemfetch.sv(7) " "Net \"memory.waddr_a\" at imemfetch.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imemfetch.sv" "" { Text "D:/Quartus file/Doan/RV32/imemfetch.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1717096674977 "|RV32|imemfetch:imemfetch_connect|imem:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 imemfetch.sv(7) " "Net \"memory.we_a\" at imemfetch.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imemfetch.sv" "" { Text "D:/Quartus file/Doan/RV32/imemfetch.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1717096674977 "|RV32|imemfetch:imemfetch_connect|imem:imem_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imemfetch_block imemfetch:imemfetch_connect\|imemfetch_block:fetch_block " "Elaborating entity \"imemfetch_block\" for hierarchy \"imemfetch:imemfetch_connect\|imemfetch_block:fetch_block\"" {  } { { "imemfetch.sv" "fetch_block" { Text "D:/Quartus file/Doan/RV32/imemfetch.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 imemfetch.sv(72) " "Verilog HDL assignment warning at imemfetch.sv(72): truncated value with size 13 to match size of target (12)" {  } { { "imemfetch.sv" "" { Text "D:/Quartus file/Doan/RV32/imemfetch.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717096674980 "|RV32|imemfetch:imemfetch_connect|imemfetch_block:fetch_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile_connect " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile_connect\"" {  } { { "RV32.sv" "regfile_connect" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_Block regfile:regfile_connect\|regfile_Block:mregfile " "Elaborating entity \"regfile_Block\" for hierarchy \"regfile:regfile_connect\|regfile_Block:mregfile\"" {  } { { "regfile.sv" "mregfile" { Text "D:/Quartus file/Doan/RV32/regfile.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 regfile:regfile_connect\|regfile_Block:mregfile\|MUX2:rdaddr_en " "Elaborating entity \"MUX2\" for hierarchy \"regfile:regfile_connect\|regfile_Block:mregfile\|MUX2:rdaddr_en\"" {  } { { "regfile.sv" "rdaddr_en" { Text "D:/Quartus file/Doan/RV32/regfile.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regfile:regfile_connect\|regfile_Block:mregfile\|decoder:decoder5_32 " "Elaborating entity \"decoder\" for hierarchy \"regfile:regfile_connect\|regfile_Block:mregfile\|decoder:decoder5_32\"" {  } { { "regfile.sv" "decoder5_32" { Text "D:/Quartus file/Doan/RV32/regfile.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile:regfile_connect\|regfile_Block:mregfile\|register:register_loop\[0\].register_inst " "Elaborating entity \"register\" for hierarchy \"regfile:regfile_connect\|regfile_Block:mregfile\|register:register_loop\[0\].register_inst\"" {  } { { "regfile.sv" "register_loop\[0\].register_inst" { Text "D:/Quartus file/Doan/RV32/regfile.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096674996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX regfile:regfile_connect\|regfile_Block:mregfile\|MUX:muxA " "Elaborating entity \"MUX\" for hierarchy \"regfile:regfile_connect\|regfile_Block:mregfile\|MUX:muxA\"" {  } { { "regfile.sv" "muxA" { Text "D:/Quartus file/Doan/RV32/regfile.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchComp BranchComp:BranchComp_connect " "Elaborating entity \"BranchComp\" for hierarchy \"BranchComp:BranchComp_connect\"" {  } { { "RV32.sv" "BranchComp_connect" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchComp_Block BranchComp:BranchComp_connect\|BranchComp_Block:comp " "Elaborating entity \"BranchComp_Block\" for hierarchy \"BranchComp:BranchComp_connect\|BranchComp_Block:comp\"" {  } { { "BranchComp.sv" "comp" { Text "D:/Quartus file/Doan/RV32/BranchComp.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complement_2 BranchComp:BranchComp_connect\|BranchComp_Block:comp\|Complement_2:comp2 " "Elaborating entity \"Complement_2\" for hierarchy \"BranchComp:BranchComp_connect\|BranchComp_Block:comp\|Complement_2:comp2\"" {  } { { "BranchComp.sv" "comp2" { Text "D:/Quartus file/Doan/RV32/BranchComp.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:ImmGen_connect " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:ImmGen_connect\"" {  } { { "RV32.sv" "ImmGen_connect" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen_block ImmGen:ImmGen_connect\|ImmGen_block:immgen " "Elaborating entity \"ImmGen_block\" for hierarchy \"ImmGen:ImmGen_connect\|ImmGen_block:immgen\"" {  } { { "ImmGen.sv" "immgen" { Text "D:/Quartus file/Doan/RV32/ImmGen.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_AB MUX_AB:MUX_ASel " "Elaborating entity \"MUX_AB\" for hierarchy \"MUX_AB:MUX_ASel\"" {  } { { "RV32.sv" "MUX_ASel" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_Connect " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_Connect\"" {  } { { "RV32.sv" "ALU_Connect" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_Block alu:ALU_Connect\|alu_Block:ALU " "Elaborating entity \"alu_Block\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\"" {  } { { "alu.sv" "ALU" { Text "D:/Quartus file/Doan/RV32/alu.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_block alu:ALU_Connect\|alu_Block:ALU\|MUX_block:MUX_Sel " "Elaborating entity \"MUX_block\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|MUX_block:MUX_Sel\"" {  } { { "alu.sv" "MUX_Sel" { Text "D:/Quartus file/Doan/RV32/alu.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub alu:ALU_Connect\|alu_Block:ALU\|AddSub:D0_in " "Elaborating entity \"AddSub\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|AddSub:D0_in\"" {  } { { "alu.sv" "D0_in" { Text "D:/Quartus file/Doan/RV32/alu.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder alu:ALU_Connect\|alu_Block:ALU\|AddSub:D0_in\|Adder:adder_inst " "Elaborating entity \"Adder\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|AddSub:D0_in\|Adder:adder_inst\"" {  } { { "alu.sv" "adder_inst" { Text "D:/Quartus file/Doan/RV32/alu.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder alu:ALU_Connect\|alu_Block:ALU\|AddSub:D0_in\|Adder:adder_inst\|FullAdder:adder_loop\[0\].full_adder " "Elaborating entity \"FullAdder\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|AddSub:D0_in\|Adder:adder_inst\|FullAdder:adder_loop\[0\].full_adder\"" {  } { { "alu.sv" "adder_loop\[0\].full_adder" { Text "D:/Quartus file/Doan/RV32/alu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL alu:ALU_Connect\|alu_Block:ALU\|SLL:D1_in " "Elaborating entity \"SLL\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|SLL:D1_in\"" {  } { { "alu.sv" "D1_in" { Text "D:/Quartus file/Doan/RV32/alu.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left alu:ALU_Connect\|alu_Block:ALU\|SLL:D1_in\|shift_left:block " "Elaborating entity \"shift_left\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|SLL:D1_in\|shift_left:block\"" {  } { { "alu.sv" "block" { Text "D:/Quartus file/Doan/RV32/alu.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT alu:ALU_Connect\|alu_Block:ALU\|SLT:D2_in " "Elaborating entity \"SLT\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|SLT:D2_in\"" {  } { { "alu.sv" "D2_in" { Text "D:/Quartus file/Doan/RV32/alu.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complement_2_alu alu:ALU_Connect\|alu_Block:ALU\|SLT:D2_in\|Complement_2_alu:A1_B1 " "Elaborating entity \"Complement_2_alu\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|SLT:D2_in\|Complement_2_alu:A1_B1\"" {  } { { "alu.sv" "A1_B1" { Text "D:/Quartus file/Doan/RV32/alu.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLTU alu:ALU_Connect\|alu_Block:ALU\|SLTU:D3_in " "Elaborating entity \"SLTU\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|SLTU:D3_in\"" {  } { { "alu.sv" "D3_in" { Text "D:/Quartus file/Doan/RV32/alu.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Block alu:ALU_Connect\|alu_Block:ALU\|XOR_Block:D4_in " "Elaborating entity \"XOR_Block\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|XOR_Block:D4_in\"" {  } { { "alu.sv" "D4_in" { Text "D:/Quartus file/Doan/RV32/alu.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRL_SRA alu:ALU_Connect\|alu_Block:ALU\|SRL_SRA:D5_in " "Elaborating entity \"SRL_SRA\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|SRL_SRA:D5_in\"" {  } { { "alu.sv" "D5_in" { Text "D:/Quartus file/Doan/RV32/alu.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRL alu:ALU_Connect\|alu_Block:ALU\|SRL_SRA:D5_in\|SRL:SRL_block " "Elaborating entity \"SRL\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|SRL_SRA:D5_in\|SRL:SRL_block\"" {  } { { "alu.sv" "SRL_block" { Text "D:/Quartus file/Doan/RV32/alu.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA alu:ALU_Connect\|alu_Block:ALU\|SRL_SRA:D5_in\|SRA:SRA_block " "Elaborating entity \"SRA\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|SRL_SRA:D5_in\|SRA:SRA_block\"" {  } { { "alu.sv" "SRA_block" { Text "D:/Quartus file/Doan/RV32/alu.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 alu.sv(145) " "Verilog HDL assignment warning at alu.sv(145): truncated value with size 32 to match size of target (5)" {  } { { "alu.sv" "" { Text "D:/Quartus file/Doan/RV32/alu.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1717096675140 "|RV32|alu:ALU_Connect|alu_Block:ALU|SRL_SRA:D5_in|SRA:SRA_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_Block alu:ALU_Connect\|alu_Block:ALU\|OR_Block:D6_in " "Elaborating entity \"OR_Block\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|OR_Block:D6_in\"" {  } { { "alu.sv" "D6_in" { Text "D:/Quartus file/Doan/RV32/alu.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_Block alu:ALU_Connect\|alu_Block:ALU\|AND_Block:D7_in " "Elaborating entity \"AND_Block\" for hierarchy \"alu:ALU_Connect\|alu_Block:ALU\|AND_Block:D7_in\"" {  } { { "alu.sv" "D7_in" { Text "D:/Quartus file/Doan/RV32/alu.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dmem Dmem:Dmem_Connect " "Elaborating entity \"Dmem\" for hierarchy \"Dmem:Dmem_Connect\"" {  } { { "RV32.sv" "Dmem_Connect" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dmem_Block Dmem:Dmem_Connect\|Dmem_Block:DMEM " "Elaborating entity \"Dmem_Block\" for hierarchy \"Dmem:Dmem_Connect\|Dmem_Block:DMEM\"" {  } { { "Dmem.sv" "DMEM" { Text "D:/Quartus file/Doan/RV32/Dmem.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Dmem2 Dmem:Dmem_Connect\|Dmem_Block:DMEM\|MUX_Dmem2:rd_en " "Elaborating entity \"MUX_Dmem2\" for hierarchy \"Dmem:Dmem_Connect\|Dmem_Block:DMEM\|MUX_Dmem2:rd_en\"" {  } { { "Dmem.sv" "rd_en" { Text "D:/Quartus file/Doan/RV32/Dmem.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_Dmem Dmem:Dmem_Connect\|Dmem_Block:DMEM\|decoder_Dmem:decoder_Dmem5_32 " "Elaborating entity \"decoder_Dmem\" for hierarchy \"Dmem:Dmem_Connect\|Dmem_Block:DMEM\|decoder_Dmem:decoder_Dmem5_32\"" {  } { { "Dmem.sv" "decoder_Dmem5_32" { Text "D:/Quartus file/Doan/RV32/Dmem.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_Dmem Dmem:Dmem_Connect\|Dmem_Block:DMEM\|register_Dmem:register_Dmem_loop\[0\].register_Dmem_inst " "Elaborating entity \"register_Dmem\" for hierarchy \"Dmem:Dmem_Connect\|Dmem_Block:DMEM\|register_Dmem:register_Dmem_loop\[0\].register_Dmem_inst\"" {  } { { "Dmem.sv" "register_Dmem_loop\[0\].register_Dmem_inst" { Text "D:/Quartus file/Doan/RV32/Dmem.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Dmem Dmem:Dmem_Connect\|Dmem_Block:DMEM\|MUX_Dmem:MUX_DmemA " "Elaborating entity \"MUX_Dmem\" for hierarchy \"Dmem:Dmem_Connect\|Dmem_Block:DMEM\|MUX_Dmem:MUX_DmemA\"" {  } { { "Dmem.sv" "MUX_DmemA" { Text "D:/Quartus file/Doan/RV32/Dmem.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Dmem2_1 Dmem:Dmem_Connect\|Dmem_Block:DMEM\|MUX_Dmem2_1:dataR_Sel " "Elaborating entity \"MUX_Dmem2_1\" for hierarchy \"Dmem:Dmem_Connect\|Dmem_Block:DMEM\|MUX_Dmem2_1:dataR_Sel\"" {  } { { "Dmem.sv" "dataR_Sel" { Text "D:/Quartus file/Doan/RV32/Dmem.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3 MUX_3:Wb_connect " "Elaborating entity \"MUX_3\" for hierarchy \"MUX_3:Wb_connect\"" {  } { { "RV32.sv" "Wb_connect" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717096675211 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Quartus file/Doan/RV32/db/RV32.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Quartus file/Doan/RV32/db/RV32.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1717096676257 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cur_pcout\[0\] GND " "Pin \"cur_pcout\[0\]\" is stuck at GND" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717096676629 "|RV32|cur_pcout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cur_pcout\[1\] GND " "Pin \"cur_pcout\[1\]\" is stuck at GND" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717096676629 "|RV32|cur_pcout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_out\[4\] GND " "Pin \"imm_out\[4\]\" is stuck at GND" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717096676629 "|RV32|imm_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_out\[7\] GND " "Pin \"imm_out\[7\]\" is stuck at GND" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717096676629 "|RV32|imm_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_out\[8\] GND " "Pin \"imm_out\[8\]\" is stuck at GND" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717096676629 "|RV32|imm_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imm_out\[9\] GND " "Pin \"imm_out\[9\]\" is stuck at GND" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717096676629 "|RV32|imm_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_adr\[3\] GND " "Pin \"rd_adr\[3\]\" is stuck at GND" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717096676629 "|RV32|rd_adr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_adr\[4\] GND " "Pin \"rd_adr\[4\]\" is stuck at GND" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717096676629 "|RV32|rd_adr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wbs\[1\] GND " "Pin \"wbs\[1\]\" is stuck at GND" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717096676629 "|RV32|wbs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs1_out\[2\] GND " "Pin \"rs1_out\[2\]\" is stuck at GND" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717096676629 "|RV32|rs1_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs1_out\[3\] GND " "Pin \"rs1_out\[3\]\" is stuck at GND" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717096676629 "|RV32|rs1_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs1_out\[4\] GND " "Pin \"rs1_out\[4\]\" is stuck at GND" {  } { { "RV32.sv" "" { Text "D:/Quartus file/Doan/RV32/RV32.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717096676629 "|RV32|rs1_out[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1717096676629 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717096676782 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1001 " "1001 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1717096676969 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus file/Doan/RV32/output_files/RV32.map.smsg " "Generated suppressed messages file D:/Quartus file/Doan/RV32/output_files/RV32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1717096677092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717096677242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717096677242 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "312 " "Implemented 312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717096677397 ""} { "Info" "ICUT_CUT_TM_OPINS" "185 " "Implemented 185 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717096677397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717096677397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717096677397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717096677452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 02:17:57 2024 " "Processing ended: Fri May 31 02:17:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717096677452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717096677452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717096677452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717096677452 ""}
