// Generated by CIRCT firtool-1.56.0
module SimTop(	// <stdin>:3:3
  input        clock,	// <stdin>:4:11
               reset,	// <stdin>:5:11
  input  [2:0] io_op,	// playground/src/SimTop.scala:5:14
  input  [3:0] io_a,	// playground/src/SimTop.scala:5:14
               io_b,	// playground/src/SimTop.scala:5:14
  output [3:0] io_result	// playground/src/SimTop.scala:5:14
);

  wire [7:0][3:0] _GEN =
    {{{3'h0, io_a == io_b}},
     {{3'h0, io_a < io_b}},
     {io_a ^ io_b},
     {io_a | io_b},
     {io_a & io_b},
     {~io_a},
     {io_a - io_b},
     {io_a + io_b}};	// playground/src/SimTop.scala:12:19, :15:19, :18:15, :20:19, :22:19, :24:19, :26:23, :28:23, :29:37
  assign io_result = _GEN[io_op];	// <stdin>:3:3, playground/src/SimTop.scala:29:37
endmodule

