package com.zhutmost.systemverilog.language

import com.intellij.lang.Language

class VerilogLanguage extends Language("SystemVerilog")

object VerilogLanguage {
  val INSTANCE = new VerilogLanguage
}
