{
  "module_name": "mpi2_cnfg.h",
  "hash_id": "01358333cc117b03579d3f7a10d7df04d874c51ee00a64f3774911a37ba12357",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/mpt3sas/mpi/mpi2_cnfg.h",
  "human_readable_source": " \n \n\n#ifndef MPI2_CNFG_H\n#define MPI2_CNFG_H\n\n \n\n \ntypedef struct _MPI2_CONFIG_PAGE_HEADER {\n\tU8                 PageVersion;                 \n\tU8                 PageLength;                  \n\tU8                 PageNumber;                  \n\tU8                 PageType;                    \n} MPI2_CONFIG_PAGE_HEADER, *PTR_MPI2_CONFIG_PAGE_HEADER,\n\tMpi2ConfigPageHeader_t, *pMpi2ConfigPageHeader_t;\n\ntypedef union _MPI2_CONFIG_PAGE_HEADER_UNION {\n\tMPI2_CONFIG_PAGE_HEADER  Struct;\n\tU8                       Bytes[4];\n\tU16                      Word16[2];\n\tU32                      Word32;\n} MPI2_CONFIG_PAGE_HEADER_UNION, *PTR_MPI2_CONFIG_PAGE_HEADER_UNION,\n\tMpi2ConfigPageHeaderUnion, *pMpi2ConfigPageHeaderUnion;\n\n \ntypedef struct _MPI2_CONFIG_EXTENDED_PAGE_HEADER {\n\tU8                  PageVersion;                 \n\tU8                  Reserved1;                   \n\tU8                  PageNumber;                  \n\tU8                  PageType;                    \n\tU16                 ExtPageLength;               \n\tU8                  ExtPageType;                 \n\tU8                  Reserved2;                   \n} MPI2_CONFIG_EXTENDED_PAGE_HEADER,\n\t*PTR_MPI2_CONFIG_EXTENDED_PAGE_HEADER,\n\tMpi2ConfigExtendedPageHeader_t,\n\t*pMpi2ConfigExtendedPageHeader_t;\n\ntypedef union _MPI2_CONFIG_EXT_PAGE_HEADER_UNION {\n\tMPI2_CONFIG_PAGE_HEADER          Struct;\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER Ext;\n\tU8                               Bytes[8];\n\tU16                              Word16[4];\n\tU32                              Word32[2];\n} MPI2_CONFIG_EXT_PAGE_HEADER_UNION,\n\t*PTR_MPI2_CONFIG_EXT_PAGE_HEADER_UNION,\n\tMpi2ConfigPageExtendedHeaderUnion,\n\t*pMpi2ConfigPageExtendedHeaderUnion;\n\n\n \n#define MPI2_CONFIG_PAGEATTR_READ_ONLY              (0x00)\n#define MPI2_CONFIG_PAGEATTR_CHANGEABLE             (0x10)\n#define MPI2_CONFIG_PAGEATTR_PERSISTENT             (0x20)\n#define MPI2_CONFIG_PAGEATTR_MASK                   (0xF0)\n\n#define MPI2_CONFIG_PAGETYPE_IO_UNIT                (0x00)\n#define MPI2_CONFIG_PAGETYPE_IOC                    (0x01)\n#define MPI2_CONFIG_PAGETYPE_BIOS                   (0x02)\n#define MPI2_CONFIG_PAGETYPE_RAID_VOLUME            (0x08)\n#define MPI2_CONFIG_PAGETYPE_MANUFACTURING          (0x09)\n#define MPI2_CONFIG_PAGETYPE_RAID_PHYSDISK          (0x0A)\n#define MPI2_CONFIG_PAGETYPE_EXTENDED               (0x0F)\n#define MPI2_CONFIG_PAGETYPE_MASK                   (0x0F)\n\n#define MPI2_CONFIG_TYPENUM_MASK                    (0x0FFF)\n\n\n \n#define MPI2_CONFIG_EXTPAGETYPE_SAS_IO_UNIT         (0x10)\n#define MPI2_CONFIG_EXTPAGETYPE_SAS_EXPANDER        (0x11)\n#define MPI2_CONFIG_EXTPAGETYPE_SAS_DEVICE          (0x12)\n#define MPI2_CONFIG_EXTPAGETYPE_SAS_PHY             (0x13)\n#define MPI2_CONFIG_EXTPAGETYPE_LOG                 (0x14)\n#define MPI2_CONFIG_EXTPAGETYPE_ENCLOSURE           (0x15)\n#define MPI2_CONFIG_EXTPAGETYPE_RAID_CONFIG         (0x16)\n#define MPI2_CONFIG_EXTPAGETYPE_DRIVER_MAPPING      (0x17)\n#define MPI2_CONFIG_EXTPAGETYPE_SAS_PORT            (0x18)\n#define MPI2_CONFIG_EXTPAGETYPE_ETHERNET            (0x19)\n#define MPI2_CONFIG_EXTPAGETYPE_EXT_MANUFACTURING   (0x1A)\n#define MPI2_CONFIG_EXTPAGETYPE_PCIE_IO_UNIT        (0x1B)\n#define MPI2_CONFIG_EXTPAGETYPE_PCIE_SWITCH         (0x1C)\n#define MPI2_CONFIG_EXTPAGETYPE_PCIE_DEVICE         (0x1D)\n#define MPI2_CONFIG_EXTPAGETYPE_PCIE_LINK           (0x1E)\n\n\n \n\n \n#define MPI2_RAID_VOLUME_PGAD_FORM_MASK             (0xF0000000)\n#define MPI2_RAID_VOLUME_PGAD_FORM_GET_NEXT_HANDLE  (0x00000000)\n#define MPI2_RAID_VOLUME_PGAD_FORM_HANDLE           (0x10000000)\n\n#define MPI2_RAID_VOLUME_PGAD_HANDLE_MASK           (0x0000FFFF)\n\n\n \n#define MPI2_PHYSDISK_PGAD_FORM_MASK                    (0xF0000000)\n#define MPI2_PHYSDISK_PGAD_FORM_GET_NEXT_PHYSDISKNUM    (0x00000000)\n#define MPI2_PHYSDISK_PGAD_FORM_PHYSDISKNUM             (0x10000000)\n#define MPI2_PHYSDISK_PGAD_FORM_DEVHANDLE               (0x20000000)\n\n#define MPI2_PHYSDISK_PGAD_PHYSDISKNUM_MASK             (0x000000FF)\n#define MPI2_PHYSDISK_PGAD_DEVHANDLE_MASK               (0x0000FFFF)\n\n\n \n#define MPI2_SAS_EXPAND_PGAD_FORM_MASK              (0xF0000000)\n#define MPI2_SAS_EXPAND_PGAD_FORM_GET_NEXT_HNDL     (0x00000000)\n#define MPI2_SAS_EXPAND_PGAD_FORM_HNDL_PHY_NUM      (0x10000000)\n#define MPI2_SAS_EXPAND_PGAD_FORM_HNDL              (0x20000000)\n\n#define MPI2_SAS_EXPAND_PGAD_HANDLE_MASK            (0x0000FFFF)\n#define MPI2_SAS_EXPAND_PGAD_PHYNUM_MASK            (0x00FF0000)\n#define MPI2_SAS_EXPAND_PGAD_PHYNUM_SHIFT           (16)\n\n\n \n#define MPI2_SAS_DEVICE_PGAD_FORM_MASK              (0xF0000000)\n#define MPI2_SAS_DEVICE_PGAD_FORM_GET_NEXT_HANDLE   (0x00000000)\n#define MPI2_SAS_DEVICE_PGAD_FORM_HANDLE            (0x20000000)\n\n#define MPI2_SAS_DEVICE_PGAD_HANDLE_MASK            (0x0000FFFF)\n\n\n \n#define MPI2_SAS_PHY_PGAD_FORM_MASK                 (0xF0000000)\n#define MPI2_SAS_PHY_PGAD_FORM_PHY_NUMBER           (0x00000000)\n#define MPI2_SAS_PHY_PGAD_FORM_PHY_TBL_INDEX        (0x10000000)\n\n#define MPI2_SAS_PHY_PGAD_PHY_NUMBER_MASK           (0x000000FF)\n#define MPI2_SAS_PHY_PGAD_PHY_TBL_INDEX_MASK        (0x0000FFFF)\n\n\n \n#define MPI2_SASPORT_PGAD_FORM_MASK                 (0xF0000000)\n#define MPI2_SASPORT_PGAD_FORM_GET_NEXT_PORT        (0x00000000)\n#define MPI2_SASPORT_PGAD_FORM_PORT_NUM             (0x10000000)\n\n#define MPI2_SASPORT_PGAD_PORTNUMBER_MASK           (0x00000FFF)\n\n\n \n#define MPI2_SAS_ENCLOS_PGAD_FORM_MASK              (0xF0000000)\n#define MPI2_SAS_ENCLOS_PGAD_FORM_GET_NEXT_HANDLE   (0x00000000)\n#define MPI2_SAS_ENCLOS_PGAD_FORM_HANDLE            (0x10000000)\n\n#define MPI2_SAS_ENCLOS_PGAD_HANDLE_MASK            (0x0000FFFF)\n\n \n#define MPI26_ENCLOS_PGAD_FORM_MASK                 (0xF0000000)\n#define MPI26_ENCLOS_PGAD_FORM_GET_NEXT_HANDLE      (0x00000000)\n#define MPI26_ENCLOS_PGAD_FORM_HANDLE               (0x10000000)\n\n#define MPI26_ENCLOS_PGAD_HANDLE_MASK               (0x0000FFFF)\n\n \n#define MPI2_RAID_PGAD_FORM_MASK                    (0xF0000000)\n#define MPI2_RAID_PGAD_FORM_GET_NEXT_CONFIGNUM      (0x00000000)\n#define MPI2_RAID_PGAD_FORM_CONFIGNUM               (0x10000000)\n#define MPI2_RAID_PGAD_FORM_ACTIVE_CONFIG           (0x20000000)\n\n#define MPI2_RAID_PGAD_CONFIGNUM_MASK               (0x000000FF)\n\n\n \n#define MPI2_DPM_PGAD_FORM_MASK                     (0xF0000000)\n#define MPI2_DPM_PGAD_FORM_ENTRY_RANGE              (0x00000000)\n\n#define MPI2_DPM_PGAD_ENTRY_COUNT_MASK              (0x0FFF0000)\n#define MPI2_DPM_PGAD_ENTRY_COUNT_SHIFT             (16)\n#define MPI2_DPM_PGAD_START_ENTRY_MASK              (0x0000FFFF)\n\n\n \n#define MPI2_ETHERNET_PGAD_FORM_MASK                (0xF0000000)\n#define MPI2_ETHERNET_PGAD_FORM_IF_NUM              (0x00000000)\n\n#define MPI2_ETHERNET_PGAD_IF_NUMBER_MASK           (0x000000FF)\n\n\n \n#define MPI26_PCIE_SWITCH_PGAD_FORM_MASK            (0xF0000000)\n#define MPI26_PCIE_SWITCH_PGAD_FORM_GET_NEXT_HNDL   (0x00000000)\n#define MPI26_PCIE_SWITCH_PGAD_FORM_HNDL_PORTNUM    (0x10000000)\n#define MPI26_PCIE_SWITCH_EXPAND_PGAD_FORM_HNDL     (0x20000000)\n\n#define MPI26_PCIE_SWITCH_PGAD_HANDLE_MASK          (0x0000FFFF)\n#define MPI26_PCIE_SWITCH_PGAD_PORTNUM_MASK         (0x00FF0000)\n#define MPI26_PCIE_SWITCH_PGAD_PORTNUM_SHIFT        (16)\n\n\n \n#define MPI26_PCIE_DEVICE_PGAD_FORM_MASK            (0xF0000000)\n#define MPI26_PCIE_DEVICE_PGAD_FORM_GET_NEXT_HANDLE (0x00000000)\n#define MPI26_PCIE_DEVICE_PGAD_FORM_HANDLE          (0x20000000)\n\n#define MPI26_PCIE_DEVICE_PGAD_HANDLE_MASK          (0x0000FFFF)\n\n \n#define MPI26_PCIE_LINK_PGAD_FORM_MASK            (0xF0000000)\n#define MPI26_PCIE_LINK_PGAD_FORM_GET_NEXT_LINK   (0x00000000)\n#define MPI26_PCIE_LINK_PGAD_FORM_LINK_NUM        (0x10000000)\n\n#define MPI26_PCIE_DEVICE_PGAD_LINKNUM_MASK       (0x000000FF)\n\n\n\n \n\n \ntypedef struct _MPI2_CONFIG_REQUEST {\n\tU8                      Action;                      \n\tU8                      SGLFlags;                    \n\tU8                      ChainOffset;                 \n\tU8                      Function;                    \n\tU16                     ExtPageLength;               \n\tU8                      ExtPageType;                 \n\tU8                      MsgFlags;                    \n\tU8                      VP_ID;                       \n\tU8                      VF_ID;                       \n\tU16                     Reserved1;                   \n\tU8                      Reserved2;                   \n\tU8                      ProxyVF_ID;                  \n\tU16                     Reserved4;                   \n\tU32                     Reserved3;                   \n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n\tU32                     PageAddress;                 \n\tMPI2_SGE_IO_UNION       PageBufferSGE;               \n} MPI2_CONFIG_REQUEST, *PTR_MPI2_CONFIG_REQUEST,\n\tMpi2ConfigRequest_t, *pMpi2ConfigRequest_t;\n\n \n#define MPI2_CONFIG_ACTION_PAGE_HEADER              (0x00)\n#define MPI2_CONFIG_ACTION_PAGE_READ_CURRENT        (0x01)\n#define MPI2_CONFIG_ACTION_PAGE_WRITE_CURRENT       (0x02)\n#define MPI2_CONFIG_ACTION_PAGE_DEFAULT             (0x03)\n#define MPI2_CONFIG_ACTION_PAGE_WRITE_NVRAM         (0x04)\n#define MPI2_CONFIG_ACTION_PAGE_READ_DEFAULT        (0x05)\n#define MPI2_CONFIG_ACTION_PAGE_READ_NVRAM          (0x06)\n#define MPI2_CONFIG_ACTION_PAGE_GET_CHANGEABLE      (0x07)\n\n \n\n\n \ntypedef struct _MPI2_CONFIG_REPLY {\n\tU8                      Action;                      \n\tU8                      SGLFlags;                    \n\tU8                      MsgLength;                   \n\tU8                      Function;                    \n\tU16                     ExtPageLength;               \n\tU8                      ExtPageType;                 \n\tU8                      MsgFlags;                    \n\tU8                      VP_ID;                       \n\tU8                      VF_ID;                       \n\tU16                     Reserved1;                   \n\tU16                     Reserved2;                   \n\tU16                     IOCStatus;                   \n\tU32                     IOCLogInfo;                  \n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n} MPI2_CONFIG_REPLY, *PTR_MPI2_CONFIG_REPLY,\n\tMpi2ConfigReply_t, *pMpi2ConfigReply_t;\n\n\n\n \n\n \n\n#define MPI2_MFGPAGE_VENDORID_LSI                   (0x1000)\n#define MPI2_MFGPAGE_VENDORID_ATTO                  (0x117C)\n\n \n#define MPI2_MFGPAGE_DEVID_SAS2004                  (0x0070)\n#define MPI2_MFGPAGE_DEVID_SAS2008                  (0x0072)\n#define MPI2_MFGPAGE_DEVID_SAS2108_1                (0x0074)\n#define MPI2_MFGPAGE_DEVID_SAS2108_2                (0x0076)\n#define MPI2_MFGPAGE_DEVID_SAS2108_3                (0x0077)\n#define MPI2_MFGPAGE_DEVID_SAS2116_1                (0x0064)\n#define MPI2_MFGPAGE_DEVID_SAS2116_2                (0x0065)\n\n#define MPI2_MFGPAGE_DEVID_SSS6200                  (0x007E)\n\n#define MPI2_MFGPAGE_DEVID_SAS2208_1                (0x0080)\n#define MPI2_MFGPAGE_DEVID_SAS2208_2                (0x0081)\n#define MPI2_MFGPAGE_DEVID_SAS2208_3                (0x0082)\n#define MPI2_MFGPAGE_DEVID_SAS2208_4                (0x0083)\n#define MPI2_MFGPAGE_DEVID_SAS2208_5                (0x0084)\n#define MPI2_MFGPAGE_DEVID_SAS2208_6                (0x0085)\n#define MPI2_MFGPAGE_DEVID_SAS2308_1                (0x0086)\n#define MPI2_MFGPAGE_DEVID_SAS2308_2                (0x0087)\n#define MPI2_MFGPAGE_DEVID_SAS2308_3                (0x006E)\n#define MPI2_MFGPAGE_DEVID_SWITCH_MPI_EP            (0x02B0)\n#define MPI2_MFGPAGE_DEVID_SWITCH_MPI_EP_1          (0x02B1)\n\n \n#define MPI25_MFGPAGE_DEVID_SAS3004                 (0x0096)\n#define MPI25_MFGPAGE_DEVID_SAS3008                 (0x0097)\n#define MPI25_MFGPAGE_DEVID_SAS3108_1               (0x0090)\n#define MPI25_MFGPAGE_DEVID_SAS3108_2               (0x0091)\n#define MPI25_MFGPAGE_DEVID_SAS3108_5               (0x0094)\n#define MPI25_MFGPAGE_DEVID_SAS3108_6               (0x0095)\n\n \n#define MPI26_MFGPAGE_DEVID_SAS3216                 (0x00C9)\n#define MPI26_MFGPAGE_DEVID_SAS3224                 (0x00C4)\n#define MPI26_MFGPAGE_DEVID_SAS3316_1               (0x00C5)\n#define MPI26_MFGPAGE_DEVID_SAS3316_2               (0x00C6)\n#define MPI26_MFGPAGE_DEVID_SAS3316_3               (0x00C7)\n#define MPI26_MFGPAGE_DEVID_SAS3316_4               (0x00C8)\n#define MPI26_MFGPAGE_DEVID_SAS3324_1               (0x00C0)\n#define MPI26_MFGPAGE_DEVID_SAS3324_2               (0x00C1)\n#define MPI26_MFGPAGE_DEVID_SAS3324_3               (0x00C2)\n#define MPI26_MFGPAGE_DEVID_SAS3324_4               (0x00C3)\n\n#define MPI26_MFGPAGE_DEVID_SAS3516                 (0x00AA)\n#define MPI26_MFGPAGE_DEVID_SAS3516_1               (0x00AB)\n#define MPI26_MFGPAGE_DEVID_SAS3416                 (0x00AC)\n#define MPI26_MFGPAGE_DEVID_SAS3508                 (0x00AD)\n#define MPI26_MFGPAGE_DEVID_SAS3508_1               (0x00AE)\n#define MPI26_MFGPAGE_DEVID_SAS3408                 (0x00AF)\n#define MPI26_MFGPAGE_DEVID_SAS3716                 (0x00D0)\n#define MPI26_MFGPAGE_DEVID_SAS3616                 (0x00D1)\n#define MPI26_MFGPAGE_DEVID_SAS3708                 (0x00D2)\n\n#define MPI26_MFGPAGE_DEVID_SEC_MASK_3916           (0x0003)\n#define MPI26_MFGPAGE_DEVID_INVALID0_3916           (0x00E0)\n#define MPI26_MFGPAGE_DEVID_CFG_SEC_3916            (0x00E1)\n#define MPI26_MFGPAGE_DEVID_HARD_SEC_3916           (0x00E2)\n#define MPI26_MFGPAGE_DEVID_INVALID1_3916           (0x00E3)\n\n#define MPI26_MFGPAGE_DEVID_SEC_MASK_3816           (0x0003)\n#define MPI26_MFGPAGE_DEVID_INVALID0_3816           (0x00E4)\n#define MPI26_MFGPAGE_DEVID_CFG_SEC_3816            (0x00E5)\n#define MPI26_MFGPAGE_DEVID_HARD_SEC_3816           (0x00E6)\n#define MPI26_MFGPAGE_DEVID_INVALID1_3816           (0x00E7)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_MAN_0 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n\tU8                      ChipName[16];                \n\tU8                      ChipRevision[8];             \n\tU8                      BoardName[16];               \n\tU8                      BoardAssembly[16];           \n\tU8                      BoardTracerNumber[16];       \n} MPI2_CONFIG_PAGE_MAN_0,\n\t*PTR_MPI2_CONFIG_PAGE_MAN_0,\n\tMpi2ManufacturingPage0_t,\n\t*pMpi2ManufacturingPage0_t;\n\n#define MPI2_MANUFACTURING0_PAGEVERSION                (0x00)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_MAN_1 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n\tU8                      VPD[256];                    \n} MPI2_CONFIG_PAGE_MAN_1,\n\t*PTR_MPI2_CONFIG_PAGE_MAN_1,\n\tMpi2ManufacturingPage1_t,\n\t*pMpi2ManufacturingPage1_t;\n\n#define MPI2_MANUFACTURING1_PAGEVERSION                (0x00)\n\n\ntypedef struct _MPI2_CHIP_REVISION_ID {\n\tU16 DeviceID;                                        \n\tU8  PCIRevisionID;                                   \n\tU8  Reserved;                                        \n} MPI2_CHIP_REVISION_ID, *PTR_MPI2_CHIP_REVISION_ID,\n\tMpi2ChipRevisionId_t, *pMpi2ChipRevisionId_t;\n\n\n \n\n \n#ifndef MPI2_MAN_PAGE_2_HW_SETTINGS_WORDS\n#define MPI2_MAN_PAGE_2_HW_SETTINGS_WORDS   (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_MAN_2 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n\tMPI2_CHIP_REVISION_ID   ChipId;                      \n\tU32\n\t\tHwSettings[MPI2_MAN_PAGE_2_HW_SETTINGS_WORDS]; \n} MPI2_CONFIG_PAGE_MAN_2,\n\t*PTR_MPI2_CONFIG_PAGE_MAN_2,\n\tMpi2ManufacturingPage2_t,\n\t*pMpi2ManufacturingPage2_t;\n\n#define MPI2_MANUFACTURING2_PAGEVERSION                 (0x00)\n\n\n \n\n \n#ifndef MPI2_MAN_PAGE_3_INFO_WORDS\n#define MPI2_MAN_PAGE_3_INFO_WORDS          (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_MAN_3 {\n\tMPI2_CONFIG_PAGE_HEADER             Header;          \n\tMPI2_CHIP_REVISION_ID               ChipId;          \n\tU32\n\t\tInfo[MPI2_MAN_PAGE_3_INFO_WORDS]; \n} MPI2_CONFIG_PAGE_MAN_3,\n\t*PTR_MPI2_CONFIG_PAGE_MAN_3,\n\tMpi2ManufacturingPage3_t,\n\t*pMpi2ManufacturingPage3_t;\n\n#define MPI2_MANUFACTURING3_PAGEVERSION                 (0x00)\n\n\n \n\ntypedef struct _MPI2_MANPAGE4_PWR_SAVE_SETTINGS {\n\tU8                          PowerSaveFlags;                  \n\tU8                          InternalOperationsSleepTime;     \n\tU8                          InternalOperationsRunTime;       \n\tU8                          HostIdleTime;                    \n} MPI2_MANPAGE4_PWR_SAVE_SETTINGS,\n\t*PTR_MPI2_MANPAGE4_PWR_SAVE_SETTINGS,\n\tMpi2ManPage4PwrSaveSettings_t,\n\t*pMpi2ManPage4PwrSaveSettings_t;\n\n \n#define MPI2_MANPAGE4_MASK_POWERSAVE_MODE               (0x03)\n#define MPI2_MANPAGE4_POWERSAVE_MODE_DISABLED           (0x00)\n#define MPI2_MANPAGE4_CUSTOM_POWERSAVE_MODE             (0x01)\n#define MPI2_MANPAGE4_FULL_POWERSAVE_MODE               (0x02)\n\ntypedef struct _MPI2_CONFIG_PAGE_MAN_4 {\n\tMPI2_CONFIG_PAGE_HEADER             Header;                  \n\tU32                                 Reserved1;               \n\tU32                                 Flags;                   \n\tU8                                  InquirySize;             \n\tU8                                  Reserved2;               \n\tU16                                 Reserved3;               \n\tU8                                  InquiryData[56];         \n\tU32                                 RAID0VolumeSettings;     \n\tU32                                 RAID1EVolumeSettings;    \n\tU32                                 RAID1VolumeSettings;     \n\tU32                                 RAID10VolumeSettings;    \n\tU32                                 Reserved4;               \n\tU32                                 Reserved5;               \n\tMPI2_MANPAGE4_PWR_SAVE_SETTINGS     PowerSaveSettings;       \n\tU8                                  MaxOCEDisks;             \n\tU8                                  ResyncRate;              \n\tU16                                 DataScrubDuration;       \n\tU8                                  MaxHotSpares;            \n\tU8                                  MaxPhysDisksPerVol;      \n\tU8                                  MaxPhysDisks;            \n\tU8                                  MaxVolumes;              \n} MPI2_CONFIG_PAGE_MAN_4,\n\t*PTR_MPI2_CONFIG_PAGE_MAN_4,\n\tMpi2ManufacturingPage4_t,\n\t*pMpi2ManufacturingPage4_t;\n\n#define MPI2_MANUFACTURING4_PAGEVERSION                 (0x0A)\n\n \n#define MPI2_MANPAGE4_METADATA_SIZE_MASK                (0x00030000)\n#define MPI2_MANPAGE4_METADATA_512MB                    (0x00000000)\n\n#define MPI2_MANPAGE4_MIX_SSD_SAS_SATA                  (0x00008000)\n#define MPI2_MANPAGE4_MIX_SSD_AND_NON_SSD               (0x00004000)\n#define MPI2_MANPAGE4_HIDE_PHYSDISK_NON_IR              (0x00002000)\n\n#define MPI2_MANPAGE4_MASK_PHYSDISK_COERCION            (0x00001C00)\n#define MPI2_MANPAGE4_PHYSDISK_COERCION_1GB             (0x00000000)\n#define MPI2_MANPAGE4_PHYSDISK_128MB_COERCION           (0x00000400)\n#define MPI2_MANPAGE4_PHYSDISK_ADAPTIVE_COERCION        (0x00000800)\n#define MPI2_MANPAGE4_PHYSDISK_ZERO_COERCION            (0x00000C00)\n\n#define MPI2_MANPAGE4_MASK_BAD_BLOCK_MARKING            (0x00000300)\n#define MPI2_MANPAGE4_DEFAULT_BAD_BLOCK_MARKING         (0x00000000)\n#define MPI2_MANPAGE4_TABLE_BAD_BLOCK_MARKING           (0x00000100)\n#define MPI2_MANPAGE4_WRITE_LONG_BAD_BLOCK_MARKING      (0x00000200)\n\n#define MPI2_MANPAGE4_FORCE_OFFLINE_FAILOVER            (0x00000080)\n#define MPI2_MANPAGE4_RAID10_DISABLE                    (0x00000040)\n#define MPI2_MANPAGE4_RAID1E_DISABLE                    (0x00000020)\n#define MPI2_MANPAGE4_RAID1_DISABLE                     (0x00000010)\n#define MPI2_MANPAGE4_RAID0_DISABLE                     (0x00000008)\n#define MPI2_MANPAGE4_IR_MODEPAGE8_DISABLE              (0x00000004)\n#define MPI2_MANPAGE4_IM_RESYNC_CACHE_ENABLE            (0x00000002)\n#define MPI2_MANPAGE4_IR_NO_MIX_SAS_SATA                (0x00000001)\n\n\n \n\n \n#ifndef MPI2_MAN_PAGE_5_PHY_ENTRIES\n#define MPI2_MAN_PAGE_5_PHY_ENTRIES         (1)\n#endif\n\ntypedef struct _MPI2_MANUFACTURING5_ENTRY {\n\tU64                                 WWID;            \n\tU64                                 DeviceName;      \n} MPI2_MANUFACTURING5_ENTRY,\n\t*PTR_MPI2_MANUFACTURING5_ENTRY,\n\tMpi2Manufacturing5Entry_t,\n\t*pMpi2Manufacturing5Entry_t;\n\ntypedef struct _MPI2_CONFIG_PAGE_MAN_5 {\n\tMPI2_CONFIG_PAGE_HEADER             Header;          \n\tU8                                  NumPhys;         \n\tU8                                  Reserved1;       \n\tU16                                 Reserved2;       \n\tU32                                 Reserved3;       \n\tU32                                 Reserved4;       \n\tMPI2_MANUFACTURING5_ENTRY\n\t\tPhy[MPI2_MAN_PAGE_5_PHY_ENTRIES]; \n} MPI2_CONFIG_PAGE_MAN_5,\n\t*PTR_MPI2_CONFIG_PAGE_MAN_5,\n\tMpi2ManufacturingPage5_t,\n\t*pMpi2ManufacturingPage5_t;\n\n#define MPI2_MANUFACTURING5_PAGEVERSION                 (0x03)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_MAN_6 {\n\tMPI2_CONFIG_PAGE_HEADER         Header;              \n\tU32                             ProductSpecificInfo; \n} MPI2_CONFIG_PAGE_MAN_6,\n\t*PTR_MPI2_CONFIG_PAGE_MAN_6,\n\tMpi2ManufacturingPage6_t,\n\t*pMpi2ManufacturingPage6_t;\n\n#define MPI2_MANUFACTURING6_PAGEVERSION                 (0x00)\n\n\n \n\ntypedef struct _MPI2_MANPAGE7_CONNECTOR_INFO {\n\tU32                         Pinout;                  \n\tU8                          Connector[16];           \n\tU8                          Location;                \n\tU8                          ReceptacleID;            \n\tU16                         Slot;                    \n\tU16                         Slotx2;                  \n\tU16                         Slotx4;                  \n} MPI2_MANPAGE7_CONNECTOR_INFO,\n\t*PTR_MPI2_MANPAGE7_CONNECTOR_INFO,\n\tMpi2ManPage7ConnectorInfo_t,\n\t*pMpi2ManPage7ConnectorInfo_t;\n\n \n#define MPI2_MANPAGE7_PINOUT_LANE_MASK                  (0x0000FF00)\n#define MPI2_MANPAGE7_PINOUT_LANE_SHIFT                 (8)\n\n#define MPI2_MANPAGE7_PINOUT_TYPE_MASK                  (0x000000FF)\n#define MPI2_MANPAGE7_PINOUT_TYPE_UNKNOWN               (0x00)\n#define MPI2_MANPAGE7_PINOUT_SATA_SINGLE                (0x01)\n#define MPI2_MANPAGE7_PINOUT_SFF_8482                   (0x02)\n#define MPI2_MANPAGE7_PINOUT_SFF_8486                   (0x03)\n#define MPI2_MANPAGE7_PINOUT_SFF_8484                   (0x04)\n#define MPI2_MANPAGE7_PINOUT_SFF_8087                   (0x05)\n#define MPI2_MANPAGE7_PINOUT_SFF_8643_4I                (0x06)\n#define MPI2_MANPAGE7_PINOUT_SFF_8643_8I                (0x07)\n#define MPI2_MANPAGE7_PINOUT_SFF_8470                   (0x08)\n#define MPI2_MANPAGE7_PINOUT_SFF_8088                   (0x09)\n#define MPI2_MANPAGE7_PINOUT_SFF_8644_4X                (0x0A)\n#define MPI2_MANPAGE7_PINOUT_SFF_8644_8X                (0x0B)\n#define MPI2_MANPAGE7_PINOUT_SFF_8644_16X               (0x0C)\n#define MPI2_MANPAGE7_PINOUT_SFF_8436                   (0x0D)\n#define MPI2_MANPAGE7_PINOUT_SFF_8088_A                 (0x0E)\n#define MPI2_MANPAGE7_PINOUT_SFF_8643_16i               (0x0F)\n#define MPI2_MANPAGE7_PINOUT_SFF_8654_4i                (0x10)\n#define MPI2_MANPAGE7_PINOUT_SFF_8654_8i                (0x11)\n#define MPI2_MANPAGE7_PINOUT_SFF_8611_4i                (0x12)\n#define MPI2_MANPAGE7_PINOUT_SFF_8611_8i                (0x13)\n\n \n#define MPI2_MANPAGE7_LOCATION_UNKNOWN                  (0x01)\n#define MPI2_MANPAGE7_LOCATION_INTERNAL                 (0x02)\n#define MPI2_MANPAGE7_LOCATION_EXTERNAL                 (0x04)\n#define MPI2_MANPAGE7_LOCATION_SWITCHABLE               (0x08)\n#define MPI2_MANPAGE7_LOCATION_AUTO                     (0x10)\n#define MPI2_MANPAGE7_LOCATION_NOT_PRESENT              (0x20)\n#define MPI2_MANPAGE7_LOCATION_NOT_CONNECTED            (0x80)\n\n \n#define MPI2_MANPAGE7_SLOT_UNKNOWN                      (0xFFFF)\n\n \n#ifndef MPI2_MANPAGE7_CONNECTOR_INFO_MAX\n#define MPI2_MANPAGE7_CONNECTOR_INFO_MAX  (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_MAN_7 {\n\tMPI2_CONFIG_PAGE_HEADER         Header;              \n\tU32                             Reserved1;           \n\tU32                             Reserved2;           \n\tU32                             Flags;               \n\tU8                              EnclosureName[16];   \n\tU8                              NumPhys;             \n\tU8                              Reserved3;           \n\tU16                             Reserved4;           \n\tMPI2_MANPAGE7_CONNECTOR_INFO\n\tConnectorInfo[MPI2_MANPAGE7_CONNECTOR_INFO_MAX];  \n} MPI2_CONFIG_PAGE_MAN_7,\n\t*PTR_MPI2_CONFIG_PAGE_MAN_7,\n\tMpi2ManufacturingPage7_t,\n\t*pMpi2ManufacturingPage7_t;\n\n#define MPI2_MANUFACTURING7_PAGEVERSION                 (0x01)\n\n \n#define MPI2_MANPAGE7_FLAG_BASE_ENCLOSURE_LEVEL         (0x00000008)\n#define MPI2_MANPAGE7_FLAG_EVENTREPLAY_SLOT_ORDER       (0x00000002)\n#define MPI2_MANPAGE7_FLAG_USE_SLOT_INFO                (0x00000001)\n\n#define MPI26_MANPAGE7_FLAG_CONN_LANE_USE_PINOUT        (0x00000020)\n#define MPI26_MANPAGE7_FLAG_X2_X4_SLOT_INFO_VALID       (0x00000010)\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_MAN_PS {\n\tMPI2_CONFIG_PAGE_HEADER         Header;              \n\tU32                             ProductSpecificInfo; \n} MPI2_CONFIG_PAGE_MAN_PS,\n\t*PTR_MPI2_CONFIG_PAGE_MAN_PS,\n\tMpi2ManufacturingPagePS_t,\n\t*pMpi2ManufacturingPagePS_t;\n\n#define MPI2_MANUFACTURING8_PAGEVERSION                 (0x00)\n#define MPI2_MANUFACTURING9_PAGEVERSION                 (0x00)\n#define MPI2_MANUFACTURING10_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING11_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING12_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING13_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING14_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING15_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING16_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING17_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING18_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING19_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING20_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING21_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING22_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING23_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING24_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING25_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING26_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING27_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING28_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING29_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING30_PAGEVERSION                (0x00)\n#define MPI2_MANUFACTURING31_PAGEVERSION                (0x00)\n\n\n \n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_IO_UNIT_0 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n\tU64                     UniqueValue;                 \n\tMPI2_VERSION_UNION      NvdataVersionDefault;        \n\tMPI2_VERSION_UNION      NvdataVersionPersistent;     \n} MPI2_CONFIG_PAGE_IO_UNIT_0,\n\t*PTR_MPI2_CONFIG_PAGE_IO_UNIT_0,\n\tMpi2IOUnitPage0_t, *pMpi2IOUnitPage0_t;\n\n#define MPI2_IOUNITPAGE0_PAGEVERSION                    (0x02)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_IO_UNIT_1 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n\tU32                     Flags;                       \n} MPI2_CONFIG_PAGE_IO_UNIT_1,\n\t*PTR_MPI2_CONFIG_PAGE_IO_UNIT_1,\n\tMpi2IOUnitPage1_t, *pMpi2IOUnitPage1_t;\n\n#define MPI2_IOUNITPAGE1_PAGEVERSION                    (0x04)\n\n \n#define MPI26_IOUNITPAGE1_NVME_WRCACHE_MASK             (0x00030000)\n#define MPI26_IOUNITPAGE1_NVME_WRCACHE_SHIFT            (16)\n#define MPI26_IOUNITPAGE1_NVME_WRCACHE_NO_CHANGE        (0x00000000)\n#define MPI26_IOUNITPAGE1_NVME_WRCACHE_ENABLE           (0x00010000)\n#define MPI26_IOUNITPAGE1_NVME_WRCACHE_DISABLE          (0x00020000)\n#define MPI2_IOUNITPAGE1_ATA_SECURITY_FREEZE_LOCK       (0x00004000)\n#define MPI25_IOUNITPAGE1_NEW_DEVICE_FAST_PATH_DISABLE  (0x00002000)\n#define MPI25_IOUNITPAGE1_DISABLE_FAST_PATH             (0x00001000)\n#define MPI2_IOUNITPAGE1_ENABLE_HOST_BASED_DISCOVERY    (0x00000800)\n#define MPI2_IOUNITPAGE1_MASK_SATA_WRITE_CACHE          (0x00000600)\n#define MPI2_IOUNITPAGE1_SATA_WRITE_CACHE_SHIFT         (9)\n#define MPI2_IOUNITPAGE1_ENABLE_SATA_WRITE_CACHE        (0x00000000)\n#define MPI2_IOUNITPAGE1_DISABLE_SATA_WRITE_CACHE       (0x00000200)\n#define MPI2_IOUNITPAGE1_UNCHANGED_SATA_WRITE_CACHE     (0x00000400)\n#define MPI2_IOUNITPAGE1_NATIVE_COMMAND_Q_DISABLE       (0x00000100)\n#define MPI2_IOUNITPAGE1_DISABLE_IR                     (0x00000040)\n#define MPI2_IOUNITPAGE1_DISABLE_TASK_SET_FULL_HANDLING (0x00000020)\n#define MPI2_IOUNITPAGE1_IR_USE_STATIC_VOLUME_ID        (0x00000004)\n\n\n \n\n \n#ifndef MPI2_IO_UNIT_PAGE_3_GPIO_VAL_MAX\n#define MPI2_IO_UNIT_PAGE_3_GPIO_VAL_MAX    (36)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_IO_UNIT_3 {\n\tMPI2_CONFIG_PAGE_HEADER Header;\t\t\t  \n\tU8                      GPIOCount;\t\t  \n\tU8                      Reserved1;\t\t  \n\tU16                     Reserved2;\t\t  \n\tU16\n\t\tGPIOVal[MPI2_IO_UNIT_PAGE_3_GPIO_VAL_MAX]; \n} MPI2_CONFIG_PAGE_IO_UNIT_3,\n\t*PTR_MPI2_CONFIG_PAGE_IO_UNIT_3,\n\tMpi2IOUnitPage3_t, *pMpi2IOUnitPage3_t;\n\n#define MPI2_IOUNITPAGE3_PAGEVERSION                    (0x01)\n\n \n#define MPI2_IOUNITPAGE3_GPIO_FUNCTION_MASK             (0xFFFC)\n#define MPI2_IOUNITPAGE3_GPIO_FUNCTION_SHIFT            (2)\n#define MPI2_IOUNITPAGE3_GPIO_SETTING_OFF               (0x0000)\n#define MPI2_IOUNITPAGE3_GPIO_SETTING_ON                (0x0001)\n\n\n \n\n \n#ifndef MPI2_IOUNITPAGE5_DMAENGINE_ENTRIES\n#define MPI2_IOUNITPAGE5_DMAENGINE_ENTRIES      (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_IO_UNIT_5 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n\tU64\n\t\tRaidAcceleratorBufferBaseAddress;            \n\tU64\n\t\tRaidAcceleratorBufferSize;                   \n\tU64\n\t\tRaidAcceleratorControlBaseAddress;           \n\tU8                      RAControlSize;               \n\tU8                      NumDmaEngines;               \n\tU8                      RAMinControlSize;            \n\tU8                      RAMaxControlSize;            \n\tU32                     Reserved1;                   \n\tU32                     Reserved2;                   \n\tU32                     Reserved3;                   \n\tU32\n\tDmaEngineCapabilities[MPI2_IOUNITPAGE5_DMAENGINE_ENTRIES];  \n} MPI2_CONFIG_PAGE_IO_UNIT_5,\n\t*PTR_MPI2_CONFIG_PAGE_IO_UNIT_5,\n\tMpi2IOUnitPage5_t, *pMpi2IOUnitPage5_t;\n\n#define MPI2_IOUNITPAGE5_PAGEVERSION                    (0x00)\n\n \n#define MPI2_IOUNITPAGE5_DMA_CAP_MASK_MAX_REQUESTS      (0xFFFF0000)\n#define MPI2_IOUNITPAGE5_DMA_CAP_SHIFT_MAX_REQUESTS     (16)\n\n#define MPI2_IOUNITPAGE5_DMA_CAP_EEDP                   (0x0008)\n#define MPI2_IOUNITPAGE5_DMA_CAP_PARITY_GENERATION      (0x0004)\n#define MPI2_IOUNITPAGE5_DMA_CAP_HASHING                (0x0002)\n#define MPI2_IOUNITPAGE5_DMA_CAP_ENCRYPTION             (0x0001)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_IO_UNIT_6 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                  \n\tU16                     Flags;                   \n\tU8                      RAHostControlSize;       \n\tU8                      Reserved0;               \n\tU64\n\t\tRaidAcceleratorHostControlBaseAddress;   \n\tU32                     Reserved1;               \n\tU32                     Reserved2;               \n\tU32                     Reserved3;               \n} MPI2_CONFIG_PAGE_IO_UNIT_6,\n\t*PTR_MPI2_CONFIG_PAGE_IO_UNIT_6,\n\tMpi2IOUnitPage6_t, *pMpi2IOUnitPage6_t;\n\n#define MPI2_IOUNITPAGE6_PAGEVERSION                    (0x00)\n\n \n#define MPI2_IOUNITPAGE6_FLAGS_ENABLE_RAID_ACCELERATOR  (0x0001)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_IO_UNIT_7 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                  \n\tU8                      CurrentPowerMode;        \n\tU8                      PreviousPowerMode;       \n\tU8                      PCIeWidth;               \n\tU8                      PCIeSpeed;               \n\tU32                     ProcessorState;          \n\tU32\n\t\tPowerManagementCapabilities;             \n\tU16                     IOCTemperature;          \n\tU8\n\t\tIOCTemperatureUnits;                     \n\tU8                      IOCSpeed;                \n\tU16                     BoardTemperature;        \n\tU8\n\t\tBoardTemperatureUnits;                   \n\tU8                      Reserved3;               \n\tU32\t\t\tBoardPowerRequirement;\t \n\tU32\t\t\tPCISlotPowerAllocation;\t \n \n\tU8\t\tFlags;\t\t\t \n\tU8\t\tReserved6;\t\t\t \n\tU16\t\tReserved7;\t\t\t \n\tU32\t\tReserved8;\t\t\t \n} MPI2_CONFIG_PAGE_IO_UNIT_7,\n\t*PTR_MPI2_CONFIG_PAGE_IO_UNIT_7,\n\tMpi2IOUnitPage7_t, *pMpi2IOUnitPage7_t;\n\n#define MPI2_IOUNITPAGE7_PAGEVERSION\t\t\t(0x05)\n\n \n#define MPI25_IOUNITPAGE7_PM_INIT_MASK              (0xC0)\n#define MPI25_IOUNITPAGE7_PM_INIT_UNAVAILABLE       (0x00)\n#define MPI25_IOUNITPAGE7_PM_INIT_HOST              (0x40)\n#define MPI25_IOUNITPAGE7_PM_INIT_IO_UNIT           (0x80)\n#define MPI25_IOUNITPAGE7_PM_INIT_PCIE_DPA          (0xC0)\n\n#define MPI25_IOUNITPAGE7_PM_MODE_MASK              (0x07)\n#define MPI25_IOUNITPAGE7_PM_MODE_UNAVAILABLE       (0x00)\n#define MPI25_IOUNITPAGE7_PM_MODE_UNKNOWN           (0x01)\n#define MPI25_IOUNITPAGE7_PM_MODE_FULL_POWER        (0x04)\n#define MPI25_IOUNITPAGE7_PM_MODE_REDUCED_POWER     (0x05)\n#define MPI25_IOUNITPAGE7_PM_MODE_STANDBY           (0x06)\n\n\n \n#define MPI2_IOUNITPAGE7_PCIE_WIDTH_X1              (0x01)\n#define MPI2_IOUNITPAGE7_PCIE_WIDTH_X2              (0x02)\n#define MPI2_IOUNITPAGE7_PCIE_WIDTH_X4              (0x04)\n#define MPI2_IOUNITPAGE7_PCIE_WIDTH_X8              (0x08)\n#define MPI2_IOUNITPAGE7_PCIE_WIDTH_X16             (0x10)\n\n \n#define MPI2_IOUNITPAGE7_PCIE_SPEED_2_5_GBPS        (0x00)\n#define MPI2_IOUNITPAGE7_PCIE_SPEED_5_0_GBPS        (0x01)\n#define MPI2_IOUNITPAGE7_PCIE_SPEED_8_0_GBPS        (0x02)\n#define MPI2_IOUNITPAGE7_PCIE_SPEED_16_0_GBPS       (0x03)\n\n \n#define MPI2_IOUNITPAGE7_PSTATE_MASK_SECOND         (0x0000000F)\n#define MPI2_IOUNITPAGE7_PSTATE_SHIFT_SECOND        (0)\n\n#define MPI2_IOUNITPAGE7_PSTATE_NOT_PRESENT         (0x00)\n#define MPI2_IOUNITPAGE7_PSTATE_DISABLED            (0x01)\n#define MPI2_IOUNITPAGE7_PSTATE_ENABLED             (0x02)\n\n \n#define MPI25_IOUNITPAGE7_PMCAP_DPA_FULL_PWR_MODE       (0x00400000)\n#define MPI25_IOUNITPAGE7_PMCAP_DPA_REDUCED_PWR_MODE    (0x00200000)\n#define MPI25_IOUNITPAGE7_PMCAP_DPA_STANDBY_MODE        (0x00100000)\n#define MPI25_IOUNITPAGE7_PMCAP_HOST_FULL_PWR_MODE      (0x00040000)\n#define MPI25_IOUNITPAGE7_PMCAP_HOST_REDUCED_PWR_MODE   (0x00020000)\n#define MPI25_IOUNITPAGE7_PMCAP_HOST_STANDBY_MODE       (0x00010000)\n#define MPI25_IOUNITPAGE7_PMCAP_IO_FULL_PWR_MODE        (0x00004000)\n#define MPI25_IOUNITPAGE7_PMCAP_IO_REDUCED_PWR_MODE     (0x00002000)\n#define MPI25_IOUNITPAGE7_PMCAP_IO_STANDBY_MODE         (0x00001000)\n#define MPI2_IOUNITPAGE7_PMCAP_HOST_12_5_PCT_IOCSPEED   (0x00000400)\n#define MPI2_IOUNITPAGE7_PMCAP_HOST_25_0_PCT_IOCSPEED   (0x00000200)\n#define MPI2_IOUNITPAGE7_PMCAP_HOST_50_0_PCT_IOCSPEED   (0x00000100)\n#define MPI25_IOUNITPAGE7_PMCAP_IO_12_5_PCT_IOCSPEED    (0x00000040)\n#define MPI25_IOUNITPAGE7_PMCAP_IO_25_0_PCT_IOCSPEED    (0x00000020)\n#define MPI25_IOUNITPAGE7_PMCAP_IO_50_0_PCT_IOCSPEED    (0x00000010)\n#define MPI2_IOUNITPAGE7_PMCAP_HOST_WIDTH_CHANGE_PCIE   (0x00000008)\n#define MPI2_IOUNITPAGE7_PMCAP_HOST_SPEED_CHANGE_PCIE   (0x00000004)\n#define MPI25_IOUNITPAGE7_PMCAP_IO_WIDTH_CHANGE_PCIE    (0x00000002)\n#define MPI25_IOUNITPAGE7_PMCAP_IO_SPEED_CHANGE_PCIE    (0x00000001)\n\n \n#define MPI2_IOUNITPAGE7_PMCAP_12_5_PCT_IOCSPEED    (0x00000400)\n#define MPI2_IOUNITPAGE7_PMCAP_25_0_PCT_IOCSPEED    (0x00000200)\n#define MPI2_IOUNITPAGE7_PMCAP_50_0_PCT_IOCSPEED    (0x00000100)\n#define MPI2_IOUNITPAGE7_PMCAP_PCIE_WIDTH_CHANGE    (0x00000008)  \n#define MPI2_IOUNITPAGE7_PMCAP_PCIE_SPEED_CHANGE    (0x00000004)  \n\n\n \n#define MPI2_IOUNITPAGE7_IOC_TEMP_NOT_PRESENT       (0x00)\n#define MPI2_IOUNITPAGE7_IOC_TEMP_FAHRENHEIT        (0x01)\n#define MPI2_IOUNITPAGE7_IOC_TEMP_CELSIUS           (0x02)\n\n \n#define MPI2_IOUNITPAGE7_IOC_SPEED_FULL             (0x01)\n#define MPI2_IOUNITPAGE7_IOC_SPEED_HALF             (0x02)\n#define MPI2_IOUNITPAGE7_IOC_SPEED_QUARTER          (0x04)\n#define MPI2_IOUNITPAGE7_IOC_SPEED_EIGHTH           (0x08)\n\n \n#define MPI2_IOUNITPAGE7_BOARD_TEMP_NOT_PRESENT     (0x00)\n#define MPI2_IOUNITPAGE7_BOARD_TEMP_FAHRENHEIT      (0x01)\n#define MPI2_IOUNITPAGE7_BOARD_TEMP_CELSIUS         (0x02)\n\n \n#define MPI2_IOUNITPAGE7_FLAG_CABLE_POWER_EXC       (0x01)\n\n \n\n#define MPI2_IOUNIT8_NUM_THRESHOLDS     (4)\n\ntypedef struct _MPI2_IOUNIT8_SENSOR {\n\tU16                     Flags;                   \n\tU16                     Reserved1;               \n\tU16\n\t\tThreshold[MPI2_IOUNIT8_NUM_THRESHOLDS];  \n\tU32                     Reserved2;               \n\tU32                     Reserved3;               \n\tU32                     Reserved4;               \n} MPI2_IOUNIT8_SENSOR, *PTR_MPI2_IOUNIT8_SENSOR,\n\tMpi2IOUnit8Sensor_t, *pMpi2IOUnit8Sensor_t;\n\n \n#define MPI2_IOUNIT8_SENSOR_FLAGS_T3_ENABLE         (0x0008)\n#define MPI2_IOUNIT8_SENSOR_FLAGS_T2_ENABLE         (0x0004)\n#define MPI2_IOUNIT8_SENSOR_FLAGS_T1_ENABLE         (0x0002)\n#define MPI2_IOUNIT8_SENSOR_FLAGS_T0_ENABLE         (0x0001)\n\n \n#ifndef MPI2_IOUNITPAGE8_SENSOR_ENTRIES\n#define MPI2_IOUNITPAGE8_SENSOR_ENTRIES     (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_IO_UNIT_8 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                  \n\tU32                     Reserved1;               \n\tU32                     Reserved2;               \n\tU8                      NumSensors;              \n\tU8                      PollingInterval;         \n\tU16                     Reserved3;               \n\tMPI2_IOUNIT8_SENSOR\n\t\tSensor[MPI2_IOUNITPAGE8_SENSOR_ENTRIES]; \n} MPI2_CONFIG_PAGE_IO_UNIT_8,\n\t*PTR_MPI2_CONFIG_PAGE_IO_UNIT_8,\n\tMpi2IOUnitPage8_t, *pMpi2IOUnitPage8_t;\n\n#define MPI2_IOUNITPAGE8_PAGEVERSION                    (0x00)\n\n\n \n\ntypedef struct _MPI2_IOUNIT9_SENSOR {\n\tU16                     CurrentTemperature;      \n\tU16                     Reserved1;               \n\tU8                      Flags;                   \n\tU8                      Reserved2;               \n\tU16                     Reserved3;               \n\tU32                     Reserved4;               \n\tU32                     Reserved5;               \n} MPI2_IOUNIT9_SENSOR, *PTR_MPI2_IOUNIT9_SENSOR,\n\tMpi2IOUnit9Sensor_t, *pMpi2IOUnit9Sensor_t;\n\n \n#define MPI2_IOUNIT9_SENSOR_FLAGS_TEMP_VALID        (0x01)\n\n \n#ifndef MPI2_IOUNITPAGE9_SENSOR_ENTRIES\n#define MPI2_IOUNITPAGE9_SENSOR_ENTRIES     (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_IO_UNIT_9 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                  \n\tU32                     Reserved1;               \n\tU32                     Reserved2;               \n\tU8                      NumSensors;              \n\tU8                      Reserved4;               \n\tU16                     Reserved3;               \n\tMPI2_IOUNIT9_SENSOR\n\t\tSensor[MPI2_IOUNITPAGE9_SENSOR_ENTRIES]; \n} MPI2_CONFIG_PAGE_IO_UNIT_9,\n\t*PTR_MPI2_CONFIG_PAGE_IO_UNIT_9,\n\tMpi2IOUnitPage9_t, *pMpi2IOUnitPage9_t;\n\n#define MPI2_IOUNITPAGE9_PAGEVERSION                    (0x00)\n\n\n \n\ntypedef struct _MPI2_IOUNIT10_FUNCTION {\n\tU8                      CreditPercent;       \n\tU8                      Reserved1;           \n\tU16                     Reserved2;           \n} MPI2_IOUNIT10_FUNCTION,\n\t*PTR_MPI2_IOUNIT10_FUNCTION,\n\tMpi2IOUnit10Function_t,\n\t*pMpi2IOUnit10Function_t;\n\n \n#ifndef MPI2_IOUNITPAGE10_FUNCTION_ENTRIES\n#define MPI2_IOUNITPAGE10_FUNCTION_ENTRIES      (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_IO_UNIT_10 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                       \n\tU8                      NumFunctions;                 \n\tU8                      Reserved1;                    \n\tU16                     Reserved2;                    \n\tU32                     Reserved3;                    \n\tU32                     Reserved4;                    \n\tMPI2_IOUNIT10_FUNCTION\n\t\tFunction[MPI2_IOUNITPAGE10_FUNCTION_ENTRIES]; \n} MPI2_CONFIG_PAGE_IO_UNIT_10,\n\t*PTR_MPI2_CONFIG_PAGE_IO_UNIT_10,\n\tMpi2IOUnitPage10_t, *pMpi2IOUnitPage10_t;\n\n#define MPI2_IOUNITPAGE10_PAGEVERSION                   (0x01)\n\n\n \n\ntypedef struct _MPI26_IOUNIT11_SPINUP_GROUP {\n\tU8          MaxTargetSpinup;             \n\tU8          SpinupDelay;                 \n\tU8          SpinupFlags;                 \n\tU8          Reserved1;                   \n} MPI26_IOUNIT11_SPINUP_GROUP,\n\t*PTR_MPI26_IOUNIT11_SPINUP_GROUP,\n\tMpi26IOUnit11SpinupGroup_t,\n\t*pMpi26IOUnit11SpinupGroup_t;\n\n \n#define MPI26_IOUNITPAGE11_SPINUP_DISABLE_FLAG          (0x01)\n\n\n \n#ifndef MPI26_IOUNITPAGE11_PHY_MAX\n#define MPI26_IOUNITPAGE11_PHY_MAX        (4)\n#endif\n\ntypedef struct _MPI26_CONFIG_PAGE_IO_UNIT_11 {\n\tMPI2_CONFIG_PAGE_HEADER       Header;\t\t\t        \n\tU32                           Reserved1;                       \n\tMPI26_IOUNIT11_SPINUP_GROUP   SpinupGroupParameters[4];        \n\tU32                           Reserved2;                       \n\tU32                           Reserved3;                       \n\tU32                           Reserved4;                       \n\tU8                            BootDeviceWaitTime;              \n\tU8                            Reserved5;                       \n\tU16                           Reserved6;                       \n\tU8                            NumPhys;                         \n\tU8                            PEInitialSpinupDelay;            \n\tU8                            PEReplyDelay;                    \n\tU8                            Flags;                           \n\tU8\t\t\t      PHY[MPI26_IOUNITPAGE11_PHY_MAX]; \n} MPI26_CONFIG_PAGE_IO_UNIT_11,\n\t*PTR_MPI26_CONFIG_PAGE_IO_UNIT_11,\n\tMpi26IOUnitPage11_t,\n\t*pMpi26IOUnitPage11_t;\n\n#define MPI26_IOUNITPAGE11_PAGEVERSION                  (0x00)\n\n \n#define MPI26_IOUNITPAGE11_FLAGS_AUTO_PORTENABLE        (0x01)\n\n \n#define MPI26_IOUNITPAGE11_PHY_SPINUP_GROUP_MASK        (0x03)\n\n\n\n\n\n\n \n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_IOC_0 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n\tU32                     Reserved1;                   \n\tU32                     Reserved2;                   \n\tU16                     VendorID;                    \n\tU16                     DeviceID;                    \n\tU8                      RevisionID;                  \n\tU8                      Reserved3;                   \n\tU16                     Reserved4;                   \n\tU32                     ClassCode;                   \n\tU16                     SubsystemVendorID;           \n\tU16                     SubsystemID;                 \n} MPI2_CONFIG_PAGE_IOC_0,\n\t*PTR_MPI2_CONFIG_PAGE_IOC_0,\n\tMpi2IOCPage0_t, *pMpi2IOCPage0_t;\n\n#define MPI2_IOCPAGE0_PAGEVERSION                       (0x02)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_IOC_1 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n\tU32                     Flags;                       \n\tU32                     CoalescingTimeout;           \n\tU8                      CoalescingDepth;             \n\tU8                      PCISlotNum;                  \n\tU8                      PCIBusNum;                   \n\tU8                      PCIDomainSegment;            \n\tU32                     Reserved1;                   \n\tU32                     ProductSpecific;             \n} MPI2_CONFIG_PAGE_IOC_1,\n\t*PTR_MPI2_CONFIG_PAGE_IOC_1,\n\tMpi2IOCPage1_t, *pMpi2IOCPage1_t;\n\n#define MPI2_IOCPAGE1_PAGEVERSION                       (0x05)\n\n \n#define MPI2_IOCPAGE1_REPLY_COALESCING                  (0x00000001)\n\n#define MPI2_IOCPAGE1_PCISLOTNUM_UNKNOWN                (0xFF)\n#define MPI2_IOCPAGE1_PCIBUSNUM_UNKNOWN                 (0xFF)\n#define MPI2_IOCPAGE1_PCIDOMAIN_UNKNOWN                 (0xFF)\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_IOC_6 {\n\tMPI2_CONFIG_PAGE_HEADER Header;          \n\tU32\n\t\tCapabilitiesFlags;               \n\tU8                      MaxDrivesRAID0;  \n\tU8                      MaxDrivesRAID1;  \n\tU8\n\t\t MaxDrivesRAID1E;                 \n\tU8\n\t\t MaxDrivesRAID10;\t\t \n\tU8                      MinDrivesRAID0;  \n\tU8                      MinDrivesRAID1;  \n\tU8\n\t\t MinDrivesRAID1E;                 \n\tU8\n\t\t MinDrivesRAID10;                 \n\tU32                     Reserved1;       \n\tU8\n\t\t MaxGlobalHotSpares;              \n\tU8                      MaxPhysDisks;    \n\tU8                      MaxVolumes;      \n\tU8                      MaxConfigs;      \n\tU8                      MaxOCEDisks;     \n\tU8                      Reserved2;       \n\tU16                     Reserved3;       \n\tU32\n\t\tSupportedStripeSizeMapRAID0;     \n\tU32\n\t\tSupportedStripeSizeMapRAID1E;    \n\tU32\n\t\tSupportedStripeSizeMapRAID10;    \n\tU32                     Reserved4;       \n\tU32                     Reserved5;       \n\tU16\n\t\tDefaultMetadataSize;             \n\tU16                     Reserved6;       \n\tU16\n\t\tMaxBadBlockTableEntries;         \n\tU16                     Reserved7;       \n\tU32\n\t\tIRNvsramVersion;                 \n} MPI2_CONFIG_PAGE_IOC_6,\n\t*PTR_MPI2_CONFIG_PAGE_IOC_6,\n\tMpi2IOCPage6_t, *pMpi2IOCPage6_t;\n\n#define MPI2_IOCPAGE6_PAGEVERSION                       (0x05)\n\n \n#define MPI2_IOCPAGE6_CAP_FLAGS_4K_SECTORS_SUPPORT      (0x00000020)\n#define MPI2_IOCPAGE6_CAP_FLAGS_RAID10_SUPPORT          (0x00000010)\n#define MPI2_IOCPAGE6_CAP_FLAGS_RAID1_SUPPORT           (0x00000008)\n#define MPI2_IOCPAGE6_CAP_FLAGS_RAID1E_SUPPORT          (0x00000004)\n#define MPI2_IOCPAGE6_CAP_FLAGS_RAID0_SUPPORT           (0x00000002)\n#define MPI2_IOCPAGE6_CAP_FLAGS_GLOBAL_HOT_SPARE        (0x00000001)\n\n\n \n\n#define MPI2_IOCPAGE7_EVENTMASK_WORDS       (4)\n\ntypedef struct _MPI2_CONFIG_PAGE_IOC_7 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n\tU32                     Reserved1;                   \n\tU32\n\t\tEventMasks[MPI2_IOCPAGE7_EVENTMASK_WORDS]; \n\tU16                     SASBroadcastPrimitiveMasks;  \n\tU16                     SASNotifyPrimitiveMasks;     \n\tU32                     Reserved3;                   \n} MPI2_CONFIG_PAGE_IOC_7,\n\t*PTR_MPI2_CONFIG_PAGE_IOC_7,\n\tMpi2IOCPage7_t, *pMpi2IOCPage7_t;\n\n#define MPI2_IOCPAGE7_PAGEVERSION                       (0x02)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_IOC_8 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n\tU8                      NumDevsPerEnclosure;         \n\tU8                      Reserved1;                   \n\tU16                     Reserved2;                   \n\tU16                     MaxPersistentEntries;        \n\tU16                     MaxNumPhysicalMappedIDs;     \n\tU16                     Flags;                       \n\tU16                     Reserved3;                   \n\tU16                     IRVolumeMappingFlags;        \n\tU16                     Reserved4;                   \n\tU32                     Reserved5;                   \n} MPI2_CONFIG_PAGE_IOC_8,\n\t*PTR_MPI2_CONFIG_PAGE_IOC_8,\n\tMpi2IOCPage8_t, *pMpi2IOCPage8_t;\n\n#define MPI2_IOCPAGE8_PAGEVERSION                       (0x00)\n\n \n#define MPI2_IOCPAGE8_FLAGS_DA_START_SLOT_1             (0x00000020)\n#define MPI2_IOCPAGE8_FLAGS_RESERVED_TARGETID_0         (0x00000010)\n\n#define MPI2_IOCPAGE8_FLAGS_MASK_MAPPING_MODE           (0x0000000E)\n#define MPI2_IOCPAGE8_FLAGS_DEVICE_PERSISTENCE_MAPPING  (0x00000000)\n#define MPI2_IOCPAGE8_FLAGS_ENCLOSURE_SLOT_MAPPING      (0x00000002)\n\n#define MPI2_IOCPAGE8_FLAGS_DISABLE_PERSISTENT_MAPPING  (0x00000001)\n#define MPI2_IOCPAGE8_FLAGS_ENABLE_PERSISTENT_MAPPING   (0x00000000)\n\n \n#define MPI2_IOCPAGE8_IRFLAGS_MASK_VOLUME_MAPPING_MODE  (0x00000003)\n#define MPI2_IOCPAGE8_IRFLAGS_LOW_VOLUME_MAPPING        (0x00000000)\n#define MPI2_IOCPAGE8_IRFLAGS_HIGH_VOLUME_MAPPING       (0x00000001)\n\n\n \n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_BIOS_1 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n\tU32                     BiosOptions;                 \n\tU32                     IOCSettings;                 \n\tU8                      SSUTimeout;                  \n\tU8                      MaxEnclosureLevel;           \n\tU16                     Reserved2;                   \n\tU32                     DeviceSettings;              \n\tU16                     NumberOfDevices;             \n\tU16                     UEFIVersion;                 \n\tU16                     IOTimeoutBlockDevicesNonRM;  \n\tU16                     IOTimeoutSequential;         \n\tU16                     IOTimeoutOther;              \n\tU16                     IOTimeoutBlockDevicesRM;     \n} MPI2_CONFIG_PAGE_BIOS_1,\n\t*PTR_MPI2_CONFIG_PAGE_BIOS_1,\n\tMpi2BiosPage1_t, *pMpi2BiosPage1_t;\n\n#define MPI2_BIOSPAGE1_PAGEVERSION                      (0x07)\n\n \n#define MPI2_BIOSPAGE1_OPTIONS_BOOT_LIST_ADD_ALT_BOOT_DEVICE    (0x00008000)\n#define MPI2_BIOSPAGE1_OPTIONS_ADVANCED_CONFIG                  (0x00004000)\n\n#define MPI2_BIOSPAGE1_OPTIONS_PNS_MASK                         (0x00003800)\n#define MPI2_BIOSPAGE1_OPTIONS_PNS_PBDHL                        (0x00000000)\n#define MPI2_BIOSPAGE1_OPTIONS_PNS_ENCSLOSURE                   (0x00000800)\n#define MPI2_BIOSPAGE1_OPTIONS_PNS_LWWID                        (0x00001000)\n#define MPI2_BIOSPAGE1_OPTIONS_PNS_PSENS                        (0x00001800)\n#define MPI2_BIOSPAGE1_OPTIONS_PNS_ESPHY                        (0x00002000)\n\n#define MPI2_BIOSPAGE1_OPTIONS_X86_DISABLE_BIOS\t\t(0x00000400)\n\n#define MPI2_BIOSPAGE1_OPTIONS_MASK_REGISTRATION_UEFI_BSD\t(0x00000300)\n#define MPI2_BIOSPAGE1_OPTIONS_USE_BIT0_REGISTRATION_UEFI_BSD\t(0x00000000)\n#define MPI2_BIOSPAGE1_OPTIONS_FULL_REGISTRATION_UEFI_BSD\t(0x00000100)\n#define MPI2_BIOSPAGE1_OPTIONS_ADAPTER_REGISTRATION_UEFI_BSD\t(0x00000200)\n#define MPI2_BIOSPAGE1_OPTIONS_DISABLE_REGISTRATION_UEFI_BSD\t(0x00000300)\n\n#define MPI2_BIOSPAGE1_OPTIONS_MASK_OEM_ID                  (0x000000F0)\n#define MPI2_BIOSPAGE1_OPTIONS_LSI_OEM_ID                   (0x00000000)\n\n#define MPI2_BIOSPAGE1_OPTIONS_MASK_UEFI_HII_REGISTRATION   (0x00000006)\n#define MPI2_BIOSPAGE1_OPTIONS_ENABLE_UEFI_HII              (0x00000000)\n#define MPI2_BIOSPAGE1_OPTIONS_DISABLE_UEFI_HII             (0x00000002)\n#define MPI2_BIOSPAGE1_OPTIONS_VERSION_CHECK_UEFI_HII       (0x00000004)\n\n#define MPI2_BIOSPAGE1_OPTIONS_DISABLE_BIOS                 (0x00000001)\n\n \n#define MPI2_BIOSPAGE1_IOCSET_MASK_BOOT_PREFERENCE      (0x00030000)\n#define MPI2_BIOSPAGE1_IOCSET_ENCLOSURE_SLOT_BOOT       (0x00000000)\n#define MPI2_BIOSPAGE1_IOCSET_SAS_ADDRESS_BOOT          (0x00010000)\n\n#define MPI2_BIOSPAGE1_IOCSET_MASK_RM_SETTING           (0x000000C0)\n#define MPI2_BIOSPAGE1_IOCSET_NONE_RM_SETTING           (0x00000000)\n#define MPI2_BIOSPAGE1_IOCSET_BOOT_RM_SETTING           (0x00000040)\n#define MPI2_BIOSPAGE1_IOCSET_MEDIA_RM_SETTING          (0x00000080)\n\n#define MPI2_BIOSPAGE1_IOCSET_MASK_ADAPTER_SUPPORT      (0x00000030)\n#define MPI2_BIOSPAGE1_IOCSET_NO_SUPPORT                (0x00000000)\n#define MPI2_BIOSPAGE1_IOCSET_BIOS_SUPPORT              (0x00000010)\n#define MPI2_BIOSPAGE1_IOCSET_OS_SUPPORT                (0x00000020)\n#define MPI2_BIOSPAGE1_IOCSET_ALL_SUPPORT               (0x00000030)\n\n#define MPI2_BIOSPAGE1_IOCSET_ALTERNATE_CHS             (0x00000008)\n\n \n#define MPI2_BIOSPAGE1_DEVSET_DISABLE_SMART_POLLING     (0x00000010)\n#define MPI2_BIOSPAGE1_DEVSET_DISABLE_SEQ_LUN           (0x00000008)\n#define MPI2_BIOSPAGE1_DEVSET_DISABLE_RM_LUN            (0x00000004)\n#define MPI2_BIOSPAGE1_DEVSET_DISABLE_NON_RM_LUN        (0x00000002)\n#define MPI2_BIOSPAGE1_DEVSET_DISABLE_OTHER_LUN         (0x00000001)\n\n \n#define MPI2_BIOSPAGE1_UEFI_VER_MAJOR_MASK              (0xFF00)\n#define MPI2_BIOSPAGE1_UEFI_VER_MAJOR_SHIFT             (8)\n#define MPI2_BIOSPAGE1_UEFI_VER_MINOR_MASK              (0x00FF)\n#define MPI2_BIOSPAGE1_UEFI_VER_MINOR_SHIFT             (0)\n\n\n\n \n\ntypedef struct _MPI2_BOOT_DEVICE_ADAPTER_ORDER {\n\tU32         Reserved1;                               \n\tU32         Reserved2;                               \n\tU32         Reserved3;                               \n\tU32         Reserved4;                               \n\tU32         Reserved5;                               \n\tU32         Reserved6;                               \n} MPI2_BOOT_DEVICE_ADAPTER_ORDER,\n\t*PTR_MPI2_BOOT_DEVICE_ADAPTER_ORDER,\n\tMpi2BootDeviceAdapterOrder_t,\n\t*pMpi2BootDeviceAdapterOrder_t;\n\ntypedef struct _MPI2_BOOT_DEVICE_SAS_WWID {\n\tU64         SASAddress;                              \n\tU8          LUN[8];                                  \n\tU32         Reserved1;                               \n\tU32         Reserved2;                               \n} MPI2_BOOT_DEVICE_SAS_WWID,\n\t*PTR_MPI2_BOOT_DEVICE_SAS_WWID,\n\tMpi2BootDeviceSasWwid_t,\n\t*pMpi2BootDeviceSasWwid_t;\n\ntypedef struct _MPI2_BOOT_DEVICE_ENCLOSURE_SLOT {\n\tU64         EnclosureLogicalID;                      \n\tU32         Reserved1;                               \n\tU32         Reserved2;                               \n\tU16         SlotNumber;                              \n\tU16         Reserved3;                               \n\tU32         Reserved4;                               \n} MPI2_BOOT_DEVICE_ENCLOSURE_SLOT,\n\t*PTR_MPI2_BOOT_DEVICE_ENCLOSURE_SLOT,\n\tMpi2BootDeviceEnclosureSlot_t,\n\t*pMpi2BootDeviceEnclosureSlot_t;\n\ntypedef struct _MPI2_BOOT_DEVICE_DEVICE_NAME {\n\tU64         DeviceName;                              \n\tU8          LUN[8];                                  \n\tU32         Reserved1;                               \n\tU32         Reserved2;                               \n} MPI2_BOOT_DEVICE_DEVICE_NAME,\n\t*PTR_MPI2_BOOT_DEVICE_DEVICE_NAME,\n\tMpi2BootDeviceDeviceName_t,\n\t*pMpi2BootDeviceDeviceName_t;\n\ntypedef union _MPI2_MPI2_BIOSPAGE2_BOOT_DEVICE {\n\tMPI2_BOOT_DEVICE_ADAPTER_ORDER  AdapterOrder;\n\tMPI2_BOOT_DEVICE_SAS_WWID       SasWwid;\n\tMPI2_BOOT_DEVICE_ENCLOSURE_SLOT EnclosureSlot;\n\tMPI2_BOOT_DEVICE_DEVICE_NAME    DeviceName;\n} MPI2_BIOSPAGE2_BOOT_DEVICE,\n\t*PTR_MPI2_BIOSPAGE2_BOOT_DEVICE,\n\tMpi2BiosPage2BootDevice_t,\n\t*pMpi2BiosPage2BootDevice_t;\n\ntypedef struct _MPI2_CONFIG_PAGE_BIOS_2 {\n\tMPI2_CONFIG_PAGE_HEADER     Header;                  \n\tU32                         Reserved1;               \n\tU32                         Reserved2;               \n\tU32                         Reserved3;               \n\tU32                         Reserved4;               \n\tU32                         Reserved5;               \n\tU32                         Reserved6;               \n\tU8                          ReqBootDeviceForm;       \n\tU8                          Reserved7;               \n\tU16                         Reserved8;               \n\tMPI2_BIOSPAGE2_BOOT_DEVICE  RequestedBootDevice;     \n\tU8                          ReqAltBootDeviceForm;    \n\tU8                          Reserved9;               \n\tU16                         Reserved10;              \n\tMPI2_BIOSPAGE2_BOOT_DEVICE  RequestedAltBootDevice;  \n\tU8                          CurrentBootDeviceForm;   \n\tU8                          Reserved11;              \n\tU16                         Reserved12;              \n\tMPI2_BIOSPAGE2_BOOT_DEVICE  CurrentBootDevice;       \n} MPI2_CONFIG_PAGE_BIOS_2, *PTR_MPI2_CONFIG_PAGE_BIOS_2,\n\tMpi2BiosPage2_t, *pMpi2BiosPage2_t;\n\n#define MPI2_BIOSPAGE2_PAGEVERSION                      (0x04)\n\n \n#define MPI2_BIOSPAGE2_FORM_MASK                        (0x0F)\n#define MPI2_BIOSPAGE2_FORM_NO_DEVICE_SPECIFIED         (0x00)\n#define MPI2_BIOSPAGE2_FORM_SAS_WWID                    (0x05)\n#define MPI2_BIOSPAGE2_FORM_ENCLOSURE_SLOT              (0x06)\n#define MPI2_BIOSPAGE2_FORM_DEVICE_NAME                 (0x07)\n\n\n \n\n#define MPI2_BIOSPAGE3_NUM_ADAPTER      (4)\n\ntypedef struct _MPI2_ADAPTER_INFO {\n\tU8      PciBusNumber;                         \n\tU8      PciDeviceAndFunctionNumber;           \n\tU16     AdapterFlags;                         \n} MPI2_ADAPTER_INFO, *PTR_MPI2_ADAPTER_INFO,\n\tMpi2AdapterInfo_t, *pMpi2AdapterInfo_t;\n\n#define MPI2_ADAPTER_INFO_FLAGS_EMBEDDED                (0x0001)\n#define MPI2_ADAPTER_INFO_FLAGS_INIT_STATUS             (0x0002)\n\ntypedef struct _MPI2_ADAPTER_ORDER_AUX {\n\tU64     WWID;\t\t\t\t\t \n\tU32     Reserved1;\t\t\t\t \n\tU32     Reserved2;\t\t\t\t \n} MPI2_ADAPTER_ORDER_AUX, *PTR_MPI2_ADAPTER_ORDER_AUX,\n\tMpi2AdapterOrderAux_t, *pMpi2AdapterOrderAux_t;\n\n\ntypedef struct _MPI2_CONFIG_PAGE_BIOS_3 {\n\tMPI2_CONFIG_PAGE_HEADER Header;               \n\tU32                     GlobalFlags;          \n\tU32                     BiosVersion;          \n\tMPI2_ADAPTER_INFO       AdapterOrder[MPI2_BIOSPAGE3_NUM_ADAPTER];\n\tU32                     Reserved1;            \n\tMPI2_ADAPTER_ORDER_AUX  AdapterOrderAux[MPI2_BIOSPAGE3_NUM_ADAPTER];\n} MPI2_CONFIG_PAGE_BIOS_3,\n\t*PTR_MPI2_CONFIG_PAGE_BIOS_3,\n\tMpi2BiosPage3_t, *pMpi2BiosPage3_t;\n\n#define MPI2_BIOSPAGE3_PAGEVERSION                      (0x01)\n\n \n#define MPI2_BIOSPAGE3_FLAGS_PAUSE_ON_ERROR             (0x00000002)\n#define MPI2_BIOSPAGE3_FLAGS_VERBOSE_ENABLE             (0x00000004)\n#define MPI2_BIOSPAGE3_FLAGS_HOOK_INT_40_DISABLE        (0x00000010)\n\n#define MPI2_BIOSPAGE3_FLAGS_DEV_LIST_DISPLAY_MASK      (0x000000E0)\n#define MPI2_BIOSPAGE3_FLAGS_INSTALLED_DEV_DISPLAY      (0x00000000)\n#define MPI2_BIOSPAGE3_FLAGS_ADAPTER_DISPLAY            (0x00000020)\n#define MPI2_BIOSPAGE3_FLAGS_ADAPTER_DEV_DISPLAY        (0x00000040)\n\n\n \n\n \n#ifndef MPI2_BIOS_PAGE_4_PHY_ENTRIES\n#define MPI2_BIOS_PAGE_4_PHY_ENTRIES        (1)\n#endif\n\ntypedef struct _MPI2_BIOS4_ENTRY {\n\tU64                     ReassignmentWWID;        \n\tU64                     ReassignmentDeviceName;  \n} MPI2_BIOS4_ENTRY, *PTR_MPI2_BIOS4_ENTRY,\n\tMpi2MBios4Entry_t, *pMpi2Bios4Entry_t;\n\ntypedef struct _MPI2_CONFIG_PAGE_BIOS_4 {\n\tMPI2_CONFIG_PAGE_HEADER Header;              \n\tU8                      NumPhys;             \n\tU8                      Reserved1;           \n\tU16                     Reserved2;           \n\tMPI2_BIOS4_ENTRY\n\t\tPhy[MPI2_BIOS_PAGE_4_PHY_ENTRIES];   \n} MPI2_CONFIG_PAGE_BIOS_4, *PTR_MPI2_CONFIG_PAGE_BIOS_4,\n\tMpi2BiosPage4_t, *pMpi2BiosPage4_t;\n\n#define MPI2_BIOSPAGE4_PAGEVERSION                      (0x01)\n\n\n \n\n \n\ntypedef struct _MPI2_RAIDVOL0_PHYS_DISK {\n\tU8                      RAIDSetNum;         \n\tU8                      PhysDiskMap;        \n\tU8                      PhysDiskNum;        \n\tU8                      Reserved;           \n} MPI2_RAIDVOL0_PHYS_DISK, *PTR_MPI2_RAIDVOL0_PHYS_DISK,\n\tMpi2RaidVol0PhysDisk_t, *pMpi2RaidVol0PhysDisk_t;\n\n \n#define MPI2_RAIDVOL0_PHYSDISK_PRIMARY                  (0x01)\n#define MPI2_RAIDVOL0_PHYSDISK_SECONDARY                (0x02)\n\ntypedef struct _MPI2_RAIDVOL0_SETTINGS {\n\tU16                     Settings;           \n\tU8                      HotSparePool;       \n\tU8                      Reserved;           \n} MPI2_RAIDVOL0_SETTINGS, *PTR_MPI2_RAIDVOL0_SETTINGS,\n\tMpi2RaidVol0Settings_t,\n\t*pMpi2RaidVol0Settings_t;\n\n \n#define MPI2_RAID_HOT_SPARE_POOL_0                      (0x01)\n#define MPI2_RAID_HOT_SPARE_POOL_1                      (0x02)\n#define MPI2_RAID_HOT_SPARE_POOL_2                      (0x04)\n#define MPI2_RAID_HOT_SPARE_POOL_3                      (0x08)\n#define MPI2_RAID_HOT_SPARE_POOL_4                      (0x10)\n#define MPI2_RAID_HOT_SPARE_POOL_5                      (0x20)\n#define MPI2_RAID_HOT_SPARE_POOL_6                      (0x40)\n#define MPI2_RAID_HOT_SPARE_POOL_7                      (0x80)\n\n \n#define MPI2_RAIDVOL0_SETTING_USE_PRODUCT_ID_SUFFIX     (0x0008)\n#define MPI2_RAIDVOL0_SETTING_AUTO_CONFIG_HSWAP_DISABLE (0x0004)\n\n#define MPI2_RAIDVOL0_SETTING_MASK_WRITE_CACHING        (0x0003)\n#define MPI2_RAIDVOL0_SETTING_UNCHANGED                 (0x0000)\n#define MPI2_RAIDVOL0_SETTING_DISABLE_WRITE_CACHING     (0x0001)\n#define MPI2_RAIDVOL0_SETTING_ENABLE_WRITE_CACHING      (0x0002)\n\n \n#ifndef MPI2_RAID_VOL_PAGE_0_PHYSDISK_MAX\n#define MPI2_RAID_VOL_PAGE_0_PHYSDISK_MAX       (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_RAID_VOL_0 {\n\tMPI2_CONFIG_PAGE_HEADER Header;             \n\tU16                     DevHandle;          \n\tU8                      VolumeState;        \n\tU8                      VolumeType;         \n\tU32                     VolumeStatusFlags;  \n\tMPI2_RAIDVOL0_SETTINGS  VolumeSettings;     \n\tU64                     MaxLBA;             \n\tU32                     StripeSize;         \n\tU16                     BlockSize;          \n\tU16                     Reserved1;          \n\tU8                      SupportedPhysDisks; \n\tU8                      ResyncRate;         \n\tU16                     DataScrubDuration;  \n\tU8                      NumPhysDisks;       \n\tU8                      Reserved2;          \n\tU8                      Reserved3;          \n\tU8                      InactiveStatus;     \n\tMPI2_RAIDVOL0_PHYS_DISK\n\tPhysDisk[MPI2_RAID_VOL_PAGE_0_PHYSDISK_MAX];  \n} MPI2_CONFIG_PAGE_RAID_VOL_0,\n\t*PTR_MPI2_CONFIG_PAGE_RAID_VOL_0,\n\tMpi2RaidVolPage0_t, *pMpi2RaidVolPage0_t;\n\n#define MPI2_RAIDVOLPAGE0_PAGEVERSION           (0x0A)\n\n \n#define MPI2_RAID_VOL_STATE_MISSING                         (0x00)\n#define MPI2_RAID_VOL_STATE_FAILED                          (0x01)\n#define MPI2_RAID_VOL_STATE_INITIALIZING                    (0x02)\n#define MPI2_RAID_VOL_STATE_ONLINE                          (0x03)\n#define MPI2_RAID_VOL_STATE_DEGRADED                        (0x04)\n#define MPI2_RAID_VOL_STATE_OPTIMAL                         (0x05)\n\n \n#define MPI2_RAID_VOL_TYPE_RAID0                            (0x00)\n#define MPI2_RAID_VOL_TYPE_RAID1E                           (0x01)\n#define MPI2_RAID_VOL_TYPE_RAID1                            (0x02)\n#define MPI2_RAID_VOL_TYPE_RAID10                           (0x05)\n#define MPI2_RAID_VOL_TYPE_UNKNOWN                          (0xFF)\n\n \n#define MPI2_RAIDVOL0_STATUS_FLAG_PENDING_RESYNC            (0x02000000)\n#define MPI2_RAIDVOL0_STATUS_FLAG_BACKG_INIT_PENDING        (0x01000000)\n#define MPI2_RAIDVOL0_STATUS_FLAG_MDC_PENDING               (0x00800000)\n#define MPI2_RAIDVOL0_STATUS_FLAG_USER_CONSIST_PENDING      (0x00400000)\n#define MPI2_RAIDVOL0_STATUS_FLAG_MAKE_DATA_CONSISTENT      (0x00200000)\n#define MPI2_RAIDVOL0_STATUS_FLAG_DATA_SCRUB                (0x00100000)\n#define MPI2_RAIDVOL0_STATUS_FLAG_CONSISTENCY_CHECK         (0x00080000)\n#define MPI2_RAIDVOL0_STATUS_FLAG_CAPACITY_EXPANSION        (0x00040000)\n#define MPI2_RAIDVOL0_STATUS_FLAG_BACKGROUND_INIT           (0x00020000)\n#define MPI2_RAIDVOL0_STATUS_FLAG_RESYNC_IN_PROGRESS        (0x00010000)\n#define MPI2_RAIDVOL0_STATUS_FLAG_VOL_NOT_CONSISTENT        (0x00000080)\n#define MPI2_RAIDVOL0_STATUS_FLAG_OCE_ALLOWED               (0x00000040)\n#define MPI2_RAIDVOL0_STATUS_FLAG_BGI_COMPLETE              (0x00000020)\n#define MPI2_RAIDVOL0_STATUS_FLAG_1E_OFFSET_MIRROR          (0x00000000)\n#define MPI2_RAIDVOL0_STATUS_FLAG_1E_ADJACENT_MIRROR        (0x00000010)\n#define MPI2_RAIDVOL0_STATUS_FLAG_BAD_BLOCK_TABLE_FULL      (0x00000008)\n#define MPI2_RAIDVOL0_STATUS_FLAG_VOLUME_INACTIVE           (0x00000004)\n#define MPI2_RAIDVOL0_STATUS_FLAG_QUIESCED                  (0x00000002)\n#define MPI2_RAIDVOL0_STATUS_FLAG_ENABLED                   (0x00000001)\n\n \n#define MPI2_RAIDVOL0_SUPPORT_SOLID_STATE_DISKS             (0x08)\n#define MPI2_RAIDVOL0_SUPPORT_HARD_DISKS                    (0x04)\n#define MPI2_RAIDVOL0_SUPPORT_SAS_PROTOCOL                  (0x02)\n#define MPI2_RAIDVOL0_SUPPORT_SATA_PROTOCOL                 (0x01)\n\n \n#define MPI2_RAIDVOLPAGE0_UNKNOWN_INACTIVE                  (0x00)\n#define MPI2_RAIDVOLPAGE0_STALE_METADATA_INACTIVE           (0x01)\n#define MPI2_RAIDVOLPAGE0_FOREIGN_VOLUME_INACTIVE           (0x02)\n#define MPI2_RAIDVOLPAGE0_INSUFFICIENT_RESOURCE_INACTIVE    (0x03)\n#define MPI2_RAIDVOLPAGE0_CLONE_VOLUME_INACTIVE             (0x04)\n#define MPI2_RAIDVOLPAGE0_INSUFFICIENT_METADATA_INACTIVE    (0x05)\n#define MPI2_RAIDVOLPAGE0_PREVIOUSLY_DELETED                (0x06)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_RAID_VOL_1 {\n\tMPI2_CONFIG_PAGE_HEADER Header;                      \n\tU16                     DevHandle;                   \n\tU16                     Reserved0;                   \n\tU8                      GUID[24];                    \n\tU8                      Name[16];                    \n\tU64                     WWID;                        \n\tU32                     Reserved1;                   \n\tU32                     Reserved2;                   \n} MPI2_CONFIG_PAGE_RAID_VOL_1,\n\t*PTR_MPI2_CONFIG_PAGE_RAID_VOL_1,\n\tMpi2RaidVolPage1_t, *pMpi2RaidVolPage1_t;\n\n#define MPI2_RAIDVOLPAGE1_PAGEVERSION           (0x03)\n\n\n \n\n \n\ntypedef struct _MPI2_RAIDPHYSDISK0_SETTINGS {\n\tU16                     Reserved1;                   \n\tU8                      HotSparePool;                \n\tU8                      Reserved2;                   \n} MPI2_RAIDPHYSDISK0_SETTINGS,\n\t*PTR_MPI2_RAIDPHYSDISK0_SETTINGS,\n\tMpi2RaidPhysDisk0Settings_t,\n\t*pMpi2RaidPhysDisk0Settings_t;\n\n \n\ntypedef struct _MPI2_RAIDPHYSDISK0_INQUIRY_DATA {\n\tU8                      VendorID[8];                 \n\tU8                      ProductID[16];               \n\tU8                      ProductRevLevel[4];          \n\tU8                      SerialNum[32];               \n} MPI2_RAIDPHYSDISK0_INQUIRY_DATA,\n\t*PTR_MPI2_RAIDPHYSDISK0_INQUIRY_DATA,\n\tMpi2RaidPhysDisk0InquiryData_t,\n\t*pMpi2RaidPhysDisk0InquiryData_t;\n\ntypedef struct _MPI2_CONFIG_PAGE_RD_PDISK_0 {\n\tMPI2_CONFIG_PAGE_HEADER         Header;              \n\tU16                             DevHandle;           \n\tU8                              Reserved1;           \n\tU8                              PhysDiskNum;         \n\tMPI2_RAIDPHYSDISK0_SETTINGS     PhysDiskSettings;    \n\tU32                             Reserved2;           \n\tMPI2_RAIDPHYSDISK0_INQUIRY_DATA InquiryData;         \n\tU32                             Reserved3;           \n\tU8                              PhysDiskState;       \n\tU8                              OfflineReason;       \n\tU8                              IncompatibleReason;  \n\tU8                              PhysDiskAttributes;  \n\tU32                             PhysDiskStatusFlags; \n\tU64                             DeviceMaxLBA;        \n\tU64                             HostMaxLBA;          \n\tU64                             CoercedMaxLBA;       \n\tU16                             BlockSize;           \n\tU16                             Reserved5;           \n\tU32                             Reserved6;           \n} MPI2_CONFIG_PAGE_RD_PDISK_0,\n\t*PTR_MPI2_CONFIG_PAGE_RD_PDISK_0,\n\tMpi2RaidPhysDiskPage0_t,\n\t*pMpi2RaidPhysDiskPage0_t;\n\n#define MPI2_RAIDPHYSDISKPAGE0_PAGEVERSION          (0x05)\n\n \n#define MPI2_RAID_PD_STATE_NOT_CONFIGURED               (0x00)\n#define MPI2_RAID_PD_STATE_NOT_COMPATIBLE               (0x01)\n#define MPI2_RAID_PD_STATE_OFFLINE                      (0x02)\n#define MPI2_RAID_PD_STATE_ONLINE                       (0x03)\n#define MPI2_RAID_PD_STATE_HOT_SPARE                    (0x04)\n#define MPI2_RAID_PD_STATE_DEGRADED                     (0x05)\n#define MPI2_RAID_PD_STATE_REBUILDING                   (0x06)\n#define MPI2_RAID_PD_STATE_OPTIMAL                      (0x07)\n\n \n#define MPI2_PHYSDISK0_ONLINE                           (0x00)\n#define MPI2_PHYSDISK0_OFFLINE_MISSING                  (0x01)\n#define MPI2_PHYSDISK0_OFFLINE_FAILED                   (0x03)\n#define MPI2_PHYSDISK0_OFFLINE_INITIALIZING             (0x04)\n#define MPI2_PHYSDISK0_OFFLINE_REQUESTED                (0x05)\n#define MPI2_PHYSDISK0_OFFLINE_FAILED_REQUESTED         (0x06)\n#define MPI2_PHYSDISK0_OFFLINE_OTHER                    (0xFF)\n\n \n#define MPI2_PHYSDISK0_COMPATIBLE                       (0x00)\n#define MPI2_PHYSDISK0_INCOMPATIBLE_PROTOCOL            (0x01)\n#define MPI2_PHYSDISK0_INCOMPATIBLE_BLOCKSIZE           (0x02)\n#define MPI2_PHYSDISK0_INCOMPATIBLE_MAX_LBA             (0x03)\n#define MPI2_PHYSDISK0_INCOMPATIBLE_SATA_EXTENDED_CMD   (0x04)\n#define MPI2_PHYSDISK0_INCOMPATIBLE_REMOVEABLE_MEDIA    (0x05)\n#define MPI2_PHYSDISK0_INCOMPATIBLE_MEDIA_TYPE          (0x06)\n#define MPI2_PHYSDISK0_INCOMPATIBLE_UNKNOWN             (0xFF)\n\n \n#define MPI2_PHYSDISK0_ATTRIB_MEDIA_MASK                (0x0C)\n#define MPI2_PHYSDISK0_ATTRIB_SOLID_STATE_DRIVE         (0x08)\n#define MPI2_PHYSDISK0_ATTRIB_HARD_DISK_DRIVE           (0x04)\n\n#define MPI2_PHYSDISK0_ATTRIB_PROTOCOL_MASK             (0x03)\n#define MPI2_PHYSDISK0_ATTRIB_SAS_PROTOCOL              (0x02)\n#define MPI2_PHYSDISK0_ATTRIB_SATA_PROTOCOL             (0x01)\n\n \n#define MPI2_PHYSDISK0_STATUS_FLAG_NOT_CERTIFIED        (0x00000040)\n#define MPI2_PHYSDISK0_STATUS_FLAG_OCE_TARGET           (0x00000020)\n#define MPI2_PHYSDISK0_STATUS_FLAG_WRITE_CACHE_ENABLED  (0x00000010)\n#define MPI2_PHYSDISK0_STATUS_FLAG_OPTIMAL_PREVIOUS     (0x00000000)\n#define MPI2_PHYSDISK0_STATUS_FLAG_NOT_OPTIMAL_PREVIOUS (0x00000008)\n#define MPI2_PHYSDISK0_STATUS_FLAG_INACTIVE_VOLUME      (0x00000004)\n#define MPI2_PHYSDISK0_STATUS_FLAG_QUIESCED             (0x00000002)\n#define MPI2_PHYSDISK0_STATUS_FLAG_OUT_OF_SYNC          (0x00000001)\n\n\n \n\n \n#ifndef MPI2_RAID_PHYS_DISK1_PATH_MAX\n#define MPI2_RAID_PHYS_DISK1_PATH_MAX   (1)\n#endif\n\ntypedef struct _MPI2_RAIDPHYSDISK1_PATH {\n\tU16             DevHandle;           \n\tU16             Reserved1;           \n\tU64             WWID;                \n\tU64             OwnerWWID;           \n\tU8              OwnerIdentifier;     \n\tU8              Reserved2;           \n\tU16             Flags;               \n} MPI2_RAIDPHYSDISK1_PATH, *PTR_MPI2_RAIDPHYSDISK1_PATH,\n\tMpi2RaidPhysDisk1Path_t,\n\t*pMpi2RaidPhysDisk1Path_t;\n\n \n#define MPI2_RAID_PHYSDISK1_FLAG_PRIMARY        (0x0004)\n#define MPI2_RAID_PHYSDISK1_FLAG_BROKEN         (0x0002)\n#define MPI2_RAID_PHYSDISK1_FLAG_INVALID        (0x0001)\n\ntypedef struct _MPI2_CONFIG_PAGE_RD_PDISK_1 {\n\tMPI2_CONFIG_PAGE_HEADER         Header;              \n\tU8                              NumPhysDiskPaths;    \n\tU8                              PhysDiskNum;         \n\tU16                             Reserved1;           \n\tU32                             Reserved2;           \n\tMPI2_RAIDPHYSDISK1_PATH\n\t\tPhysicalDiskPath[MPI2_RAID_PHYS_DISK1_PATH_MAX]; \n} MPI2_CONFIG_PAGE_RD_PDISK_1,\n\t*PTR_MPI2_CONFIG_PAGE_RD_PDISK_1,\n\tMpi2RaidPhysDiskPage1_t,\n\t*pMpi2RaidPhysDiskPage1_t;\n\n#define MPI2_RAIDPHYSDISKPAGE1_PAGEVERSION          (0x02)\n\n\n \n\n \n#define MPI2_SAS_NEG_LINK_RATE_MASK_LOGICAL             (0xF0)\n#define MPI2_SAS_NEG_LINK_RATE_SHIFT_LOGICAL            (4)\n#define MPI2_SAS_NEG_LINK_RATE_MASK_PHYSICAL            (0x0F)\n \n#define MPI2_SAS_NEG_LINK_RATE_UNKNOWN_LINK_RATE        (0x00)\n#define MPI2_SAS_NEG_LINK_RATE_PHY_DISABLED             (0x01)\n#define MPI2_SAS_NEG_LINK_RATE_NEGOTIATION_FAILED       (0x02)\n#define MPI2_SAS_NEG_LINK_RATE_SATA_OOB_COMPLETE        (0x03)\n#define MPI2_SAS_NEG_LINK_RATE_PORT_SELECTOR            (0x04)\n#define MPI2_SAS_NEG_LINK_RATE_SMP_RESET_IN_PROGRESS    (0x05)\n#define MPI2_SAS_NEG_LINK_RATE_UNSUPPORTED_PHY          (0x06)\n#define MPI2_SAS_NEG_LINK_RATE_1_5                      (0x08)\n#define MPI2_SAS_NEG_LINK_RATE_3_0                      (0x09)\n#define MPI2_SAS_NEG_LINK_RATE_6_0                      (0x0A)\n#define MPI25_SAS_NEG_LINK_RATE_12_0                    (0x0B)\n#define MPI26_SAS_NEG_LINK_RATE_22_5                    (0x0C)\n\n\n \n#define MPI2_SAS_APHYINFO_INSIDE_ZPSDS_PERSISTENT       (0x00000040)\n#define MPI2_SAS_APHYINFO_REQUESTED_INSIDE_ZPSDS        (0x00000020)\n#define MPI2_SAS_APHYINFO_BREAK_REPLY_CAPABLE           (0x00000010)\n\n#define MPI2_SAS_APHYINFO_REASON_MASK                   (0x0000000F)\n#define MPI2_SAS_APHYINFO_REASON_UNKNOWN                (0x00000000)\n#define MPI2_SAS_APHYINFO_REASON_POWER_ON               (0x00000001)\n#define MPI2_SAS_APHYINFO_REASON_HARD_RESET             (0x00000002)\n#define MPI2_SAS_APHYINFO_REASON_SMP_PHY_CONTROL        (0x00000003)\n#define MPI2_SAS_APHYINFO_REASON_LOSS_OF_SYNC           (0x00000004)\n#define MPI2_SAS_APHYINFO_REASON_MULTIPLEXING_SEQ       (0x00000005)\n#define MPI2_SAS_APHYINFO_REASON_IT_NEXUS_LOSS_TIMER    (0x00000006)\n#define MPI2_SAS_APHYINFO_REASON_BREAK_TIMEOUT          (0x00000007)\n#define MPI2_SAS_APHYINFO_REASON_PHY_TEST_STOPPED       (0x00000008)\n\n\n \n#define MPI2_SAS_PHYINFO_PHY_VACANT                     (0x80000000)\n\n#define MPI2_SAS_PHYINFO_PHY_POWER_CONDITION_MASK       (0x18000000)\n#define MPI2_SAS_PHYINFO_SHIFT_PHY_POWER_CONDITION      (27)\n#define MPI2_SAS_PHYINFO_PHY_POWER_ACTIVE               (0x00000000)\n#define MPI2_SAS_PHYINFO_PHY_POWER_PARTIAL              (0x08000000)\n#define MPI2_SAS_PHYINFO_PHY_POWER_SLUMBER              (0x10000000)\n\n#define MPI2_SAS_PHYINFO_CHANGED_REQ_INSIDE_ZPSDS       (0x04000000)\n#define MPI2_SAS_PHYINFO_INSIDE_ZPSDS_PERSISTENT        (0x02000000)\n#define MPI2_SAS_PHYINFO_REQ_INSIDE_ZPSDS               (0x01000000)\n#define MPI2_SAS_PHYINFO_ZONE_GROUP_PERSISTENT          (0x00400000)\n#define MPI2_SAS_PHYINFO_INSIDE_ZPSDS                   (0x00200000)\n#define MPI2_SAS_PHYINFO_ZONING_ENABLED                 (0x00100000)\n\n#define MPI2_SAS_PHYINFO_REASON_MASK                    (0x000F0000)\n#define MPI2_SAS_PHYINFO_REASON_UNKNOWN                 (0x00000000)\n#define MPI2_SAS_PHYINFO_REASON_POWER_ON                (0x00010000)\n#define MPI2_SAS_PHYINFO_REASON_HARD_RESET              (0x00020000)\n#define MPI2_SAS_PHYINFO_REASON_SMP_PHY_CONTROL         (0x00030000)\n#define MPI2_SAS_PHYINFO_REASON_LOSS_OF_SYNC            (0x00040000)\n#define MPI2_SAS_PHYINFO_REASON_MULTIPLEXING_SEQ        (0x00050000)\n#define MPI2_SAS_PHYINFO_REASON_IT_NEXUS_LOSS_TIMER     (0x00060000)\n#define MPI2_SAS_PHYINFO_REASON_BREAK_TIMEOUT           (0x00070000)\n#define MPI2_SAS_PHYINFO_REASON_PHY_TEST_STOPPED        (0x00080000)\n\n#define MPI2_SAS_PHYINFO_MULTIPLEXING_SUPPORTED         (0x00008000)\n#define MPI2_SAS_PHYINFO_SATA_PORT_ACTIVE               (0x00004000)\n#define MPI2_SAS_PHYINFO_SATA_PORT_SELECTOR_PRESENT     (0x00002000)\n#define MPI2_SAS_PHYINFO_VIRTUAL_PHY                    (0x00001000)\n\n#define MPI2_SAS_PHYINFO_MASK_PARTIAL_PATHWAY_TIME      (0x00000F00)\n#define MPI2_SAS_PHYINFO_SHIFT_PARTIAL_PATHWAY_TIME     (8)\n\n#define MPI2_SAS_PHYINFO_MASK_ROUTING_ATTRIBUTE         (0x000000F0)\n#define MPI2_SAS_PHYINFO_DIRECT_ROUTING                 (0x00000000)\n#define MPI2_SAS_PHYINFO_SUBTRACTIVE_ROUTING            (0x00000010)\n#define MPI2_SAS_PHYINFO_TABLE_ROUTING                  (0x00000020)\n\n\n \n#define MPI2_SAS_PRATE_MAX_RATE_MASK                    (0xF0)\n#define MPI2_SAS_PRATE_MAX_RATE_NOT_PROGRAMMABLE        (0x00)\n#define MPI2_SAS_PRATE_MAX_RATE_1_5                     (0x80)\n#define MPI2_SAS_PRATE_MAX_RATE_3_0                     (0x90)\n#define MPI2_SAS_PRATE_MAX_RATE_6_0                     (0xA0)\n#define MPI25_SAS_PRATE_MAX_RATE_12_0                   (0xB0)\n#define MPI26_SAS_PRATE_MAX_RATE_22_5                   (0xC0)\n#define MPI2_SAS_PRATE_MIN_RATE_MASK                    (0x0F)\n#define MPI2_SAS_PRATE_MIN_RATE_NOT_PROGRAMMABLE        (0x00)\n#define MPI2_SAS_PRATE_MIN_RATE_1_5                     (0x08)\n#define MPI2_SAS_PRATE_MIN_RATE_3_0                     (0x09)\n#define MPI2_SAS_PRATE_MIN_RATE_6_0                     (0x0A)\n#define MPI25_SAS_PRATE_MIN_RATE_12_0                   (0x0B)\n#define MPI26_SAS_PRATE_MIN_RATE_22_5                   (0x0C)\n\n\n \n#define MPI2_SAS_HWRATE_MAX_RATE_MASK                   (0xF0)\n#define MPI2_SAS_HWRATE_MAX_RATE_1_5                    (0x80)\n#define MPI2_SAS_HWRATE_MAX_RATE_3_0                    (0x90)\n#define MPI2_SAS_HWRATE_MAX_RATE_6_0                    (0xA0)\n#define MPI25_SAS_HWRATE_MAX_RATE_12_0                  (0xB0)\n#define MPI26_SAS_HWRATE_MAX_RATE_22_5                  (0xC0)\n#define MPI2_SAS_HWRATE_MIN_RATE_MASK                   (0x0F)\n#define MPI2_SAS_HWRATE_MIN_RATE_1_5                    (0x08)\n#define MPI2_SAS_HWRATE_MIN_RATE_3_0                    (0x09)\n#define MPI2_SAS_HWRATE_MIN_RATE_6_0                    (0x0A)\n#define MPI25_SAS_HWRATE_MIN_RATE_12_0                  (0x0B)\n#define MPI26_SAS_HWRATE_MIN_RATE_22_5                  (0x0C)\n\n\n\n \n\n \n\ntypedef struct _MPI2_SAS_IO_UNIT0_PHY_DATA {\n\tU8          Port;                    \n\tU8          PortFlags;               \n\tU8          PhyFlags;                \n\tU8          NegotiatedLinkRate;      \n\tU32         ControllerPhyDeviceInfo; \n\tU16         AttachedDevHandle;       \n\tU16         ControllerDevHandle;     \n\tU32         DiscoveryStatus;         \n\tU32         Reserved;                \n} MPI2_SAS_IO_UNIT0_PHY_DATA,\n\t*PTR_MPI2_SAS_IO_UNIT0_PHY_DATA,\n\tMpi2SasIOUnit0PhyData_t,\n\t*pMpi2SasIOUnit0PhyData_t;\n\n \n#ifndef MPI2_SAS_IOUNIT0_PHY_MAX\n#define MPI2_SAS_IOUNIT0_PHY_MAX        (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_0 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER    Header;    \n\tU32                                 Reserved1; \n\tU8                                  NumPhys;   \n\tU8                                  Reserved2; \n\tU16                                 Reserved3; \n\tMPI2_SAS_IO_UNIT0_PHY_DATA\n\t\tPhyData[MPI2_SAS_IOUNIT0_PHY_MAX];     \n} MPI2_CONFIG_PAGE_SASIOUNIT_0,\n\t*PTR_MPI2_CONFIG_PAGE_SASIOUNIT_0,\n\tMpi2SasIOUnitPage0_t, *pMpi2SasIOUnitPage0_t;\n\n#define MPI2_SASIOUNITPAGE0_PAGEVERSION                     (0x05)\n\n \n#define MPI2_SASIOUNIT0_PORTFLAGS_DISCOVERY_IN_PROGRESS     (0x08)\n#define MPI2_SASIOUNIT0_PORTFLAGS_AUTO_PORT_CONFIG          (0x01)\n\n \n#define MPI2_SASIOUNIT0_PHYFLAGS_INIT_PERSIST_CONNECT       (0x40)\n#define MPI2_SASIOUNIT0_PHYFLAGS_TARG_PERSIST_CONNECT       (0x20)\n#define MPI2_SASIOUNIT0_PHYFLAGS_ZONING_ENABLED             (0x10)\n#define MPI2_SASIOUNIT0_PHYFLAGS_PHY_DISABLED               (0x08)\n\n \n\n \n\n \n#define MPI2_SASIOUNIT0_DS_MAX_ENCLOSURES_EXCEED            (0x80000000)\n#define MPI2_SASIOUNIT0_DS_MAX_EXPANDERS_EXCEED             (0x40000000)\n#define MPI2_SASIOUNIT0_DS_MAX_DEVICES_EXCEED               (0x20000000)\n#define MPI2_SASIOUNIT0_DS_MAX_TOPO_PHYS_EXCEED             (0x10000000)\n#define MPI2_SASIOUNIT0_DS_DOWNSTREAM_INITIATOR             (0x08000000)\n#define MPI2_SASIOUNIT0_DS_MULTI_SUBTRACTIVE_SUBTRACTIVE    (0x00008000)\n#define MPI2_SASIOUNIT0_DS_EXP_MULTI_SUBTRACTIVE            (0x00004000)\n#define MPI2_SASIOUNIT0_DS_MULTI_PORT_DOMAIN                (0x00002000)\n#define MPI2_SASIOUNIT0_DS_TABLE_TO_SUBTRACTIVE_LINK        (0x00001000)\n#define MPI2_SASIOUNIT0_DS_UNSUPPORTED_DEVICE               (0x00000800)\n#define MPI2_SASIOUNIT0_DS_TABLE_LINK                       (0x00000400)\n#define MPI2_SASIOUNIT0_DS_SUBTRACTIVE_LINK                 (0x00000200)\n#define MPI2_SASIOUNIT0_DS_SMP_CRC_ERROR                    (0x00000100)\n#define MPI2_SASIOUNIT0_DS_SMP_FUNCTION_FAILED              (0x00000080)\n#define MPI2_SASIOUNIT0_DS_INDEX_NOT_EXIST                  (0x00000040)\n#define MPI2_SASIOUNIT0_DS_OUT_ROUTE_ENTRIES                (0x00000020)\n#define MPI2_SASIOUNIT0_DS_SMP_TIMEOUT                      (0x00000010)\n#define MPI2_SASIOUNIT0_DS_MULTIPLE_PORTS                   (0x00000004)\n#define MPI2_SASIOUNIT0_DS_UNADDRESSABLE_DEVICE             (0x00000002)\n#define MPI2_SASIOUNIT0_DS_LOOP_DETECTED                    (0x00000001)\n\n\n \n\ntypedef struct _MPI2_SAS_IO_UNIT1_PHY_DATA {\n\tU8          Port;                        \n\tU8          PortFlags;                   \n\tU8          PhyFlags;                    \n\tU8          MaxMinLinkRate;              \n\tU32         ControllerPhyDeviceInfo;     \n\tU16         MaxTargetPortConnectTime;    \n\tU16         Reserved1;                   \n} MPI2_SAS_IO_UNIT1_PHY_DATA,\n\t*PTR_MPI2_SAS_IO_UNIT1_PHY_DATA,\n\tMpi2SasIOUnit1PhyData_t,\n\t*pMpi2SasIOUnit1PhyData_t;\n\n \n#ifndef MPI2_SAS_IOUNIT1_PHY_MAX\n#define MPI2_SAS_IOUNIT1_PHY_MAX        (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_1 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER    Header;  \n\tU16\n\t\tControlFlags;                        \n\tU16\n\t\tSASNarrowMaxQueueDepth;              \n\tU16\n\t\tAdditionalControlFlags;              \n\tU16\n\t\tSASWideMaxQueueDepth;                \n\tU8\n\t\tNumPhys;                             \n\tU8\n\t\tSATAMaxQDepth;                       \n\tU8\n\t\tReportDeviceMissingDelay;            \n\tU8\n\t\tIODeviceMissingDelay;                \n\tMPI2_SAS_IO_UNIT1_PHY_DATA\n\t\tPhyData[MPI2_SAS_IOUNIT1_PHY_MAX];   \n} MPI2_CONFIG_PAGE_SASIOUNIT_1,\n\t*PTR_MPI2_CONFIG_PAGE_SASIOUNIT_1,\n\tMpi2SasIOUnitPage1_t, *pMpi2SasIOUnitPage1_t;\n\n#define MPI2_SASIOUNITPAGE1_PAGEVERSION     (0x09)\n\n \n#define MPI2_SASIOUNIT1_CONTROL_DEVICE_SELF_TEST                    (0x8000)\n#define MPI2_SASIOUNIT1_CONTROL_SATA_3_0_MAX                        (0x4000)\n#define MPI2_SASIOUNIT1_CONTROL_SATA_1_5_MAX                        (0x2000)\n#define MPI2_SASIOUNIT1_CONTROL_SATA_SW_PRESERVE                    (0x1000)\n\n#define MPI2_SASIOUNIT1_CONTROL_MASK_DEV_SUPPORT                    (0x0600)\n#define MPI2_SASIOUNIT1_CONTROL_SHIFT_DEV_SUPPORT                   (9)\n#define MPI2_SASIOUNIT1_CONTROL_DEV_SUPPORT_BOTH                    (0x0)\n#define MPI2_SASIOUNIT1_CONTROL_DEV_SAS_SUPPORT                     (0x1)\n#define MPI2_SASIOUNIT1_CONTROL_DEV_SATA_SUPPORT                    (0x2)\n\n#define MPI2_SASIOUNIT1_CONTROL_SATA_48BIT_LBA_REQUIRED             (0x0080)\n#define MPI2_SASIOUNIT1_CONTROL_SATA_SMART_REQUIRED                 (0x0040)\n#define MPI2_SASIOUNIT1_CONTROL_SATA_NCQ_REQUIRED                   (0x0020)\n#define MPI2_SASIOUNIT1_CONTROL_SATA_FUA_REQUIRED                   (0x0010)\n#define MPI2_SASIOUNIT1_CONTROL_TABLE_SUBTRACTIVE_ILLEGAL           (0x0008)\n#define MPI2_SASIOUNIT1_CONTROL_SUBTRACTIVE_ILLEGAL                 (0x0004)\n#define MPI2_SASIOUNIT1_CONTROL_FIRST_LVL_DISC_ONLY                 (0x0002)\n#define MPI2_SASIOUNIT1_CONTROL_CLEAR_AFFILIATION                   (0x0001)\n\n \n#define MPI2_SASIOUNIT1_ACONTROL_DA_PERSIST_CONNECT                 (0x0100)\n#define MPI2_SASIOUNIT1_ACONTROL_MULTI_PORT_DOMAIN_ILLEGAL          (0x0080)\n#define MPI2_SASIOUNIT1_ACONTROL_SATA_ASYNCHROUNOUS_NOTIFICATION    (0x0040)\n#define MPI2_SASIOUNIT1_ACONTROL_INVALID_TOPOLOGY_CORRECTION        (0x0020)\n#define MPI2_SASIOUNIT1_ACONTROL_PORT_ENABLE_ONLY_SATA_LINK_RESET   (0x0010)\n#define MPI2_SASIOUNIT1_ACONTROL_OTHER_AFFILIATION_SATA_LINK_RESET  (0x0008)\n#define MPI2_SASIOUNIT1_ACONTROL_SELF_AFFILIATION_SATA_LINK_RESET   (0x0004)\n#define MPI2_SASIOUNIT1_ACONTROL_NO_AFFILIATION_SATA_LINK_RESET     (0x0002)\n#define MPI2_SASIOUNIT1_ACONTROL_ALLOW_TABLE_TO_TABLE               (0x0001)\n\n \n#define MPI2_SASIOUNIT1_REPORT_MISSING_TIMEOUT_MASK                 (0x7F)\n#define MPI2_SASIOUNIT1_REPORT_MISSING_UNIT_16                      (0x80)\n\n \n#define MPI2_SASIOUNIT1_PORT_FLAGS_AUTO_PORT_CONFIG                 (0x01)\n\n \n#define MPI2_SASIOUNIT1_PHYFLAGS_INIT_PERSIST_CONNECT               (0x40)\n#define MPI2_SASIOUNIT1_PHYFLAGS_TARG_PERSIST_CONNECT               (0x20)\n#define MPI2_SASIOUNIT1_PHYFLAGS_ZONING_ENABLE                      (0x10)\n#define MPI2_SASIOUNIT1_PHYFLAGS_PHY_DISABLE                        (0x08)\n\n \n#define MPI2_SASIOUNIT1_MAX_RATE_MASK                               (0xF0)\n#define MPI2_SASIOUNIT1_MAX_RATE_1_5                                (0x80)\n#define MPI2_SASIOUNIT1_MAX_RATE_3_0                                (0x90)\n#define MPI2_SASIOUNIT1_MAX_RATE_6_0                                (0xA0)\n#define MPI25_SASIOUNIT1_MAX_RATE_12_0                              (0xB0)\n#define MPI26_SASIOUNIT1_MAX_RATE_22_5                              (0xC0)\n#define MPI2_SASIOUNIT1_MIN_RATE_MASK                               (0x0F)\n#define MPI2_SASIOUNIT1_MIN_RATE_1_5                                (0x08)\n#define MPI2_SASIOUNIT1_MIN_RATE_3_0                                (0x09)\n#define MPI2_SASIOUNIT1_MIN_RATE_6_0                                (0x0A)\n#define MPI25_SASIOUNIT1_MIN_RATE_12_0                              (0x0B)\n#define MPI26_SASIOUNIT1_MIN_RATE_22_5                              (0x0C)\n\n \n\n\n \n\ntypedef struct _MPI2_SAS_IOUNIT4_SPINUP_GROUP {\n\tU8          MaxTargetSpinup;             \n\tU8          SpinupDelay;                 \n\tU8          SpinupFlags;                 \n\tU8          Reserved1;                   \n} MPI2_SAS_IOUNIT4_SPINUP_GROUP,\n\t*PTR_MPI2_SAS_IOUNIT4_SPINUP_GROUP,\n\tMpi2SasIOUnit4SpinupGroup_t,\n\t*pMpi2SasIOUnit4SpinupGroup_t;\n \n#define MPI2_SASIOUNIT4_SPINUP_DISABLE_FLAG         (0x01)\n\n\n \n#ifndef MPI2_SAS_IOUNIT4_PHY_MAX\n#define MPI2_SAS_IOUNIT4_PHY_MAX        (4)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_4 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER    Header; \n\tMPI2_SAS_IOUNIT4_SPINUP_GROUP\n\t\tSpinupGroupParameters[4];        \n\tU32\n\t\tReserved1;                       \n\tU32\n\t\tReserved2;                       \n\tU32\n\t\tReserved3;                       \n\tU8\n\t\tBootDeviceWaitTime;              \n\tU8\n\t\tSATADeviceWaitTime;\t\t \n\tU16\n\t\tReserved5;                       \n\tU8\n\t\tNumPhys;                         \n\tU8\n\t\tPEInitialSpinupDelay;            \n\tU8\n\t\tPEReplyDelay;                    \n\tU8\n\t\tFlags;                           \n\tU8\n\t\tPHY[MPI2_SAS_IOUNIT4_PHY_MAX];   \n} MPI2_CONFIG_PAGE_SASIOUNIT_4,\n\t*PTR_MPI2_CONFIG_PAGE_SASIOUNIT_4,\n\tMpi2SasIOUnitPage4_t, *pMpi2SasIOUnitPage4_t;\n\n#define MPI2_SASIOUNITPAGE4_PAGEVERSION     (0x02)\n\n \n#define MPI2_SASIOUNIT4_FLAGS_AUTO_PORTENABLE               (0x01)\n\n \n#define MPI2_SASIOUNIT4_PHY_SPINUP_GROUP_MASK               (0x03)\n\n\n \n\ntypedef struct _MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS {\n\tU8          ControlFlags;                \n\tU8          PortWidthModGroup;           \n\tU16         InactivityTimerExponent;     \n\tU8          SATAPartialTimeout;          \n\tU8          Reserved2;                   \n\tU8          SATASlumberTimeout;          \n\tU8          Reserved3;                   \n\tU8          SASPartialTimeout;           \n\tU8          Reserved4;                   \n\tU8          SASSlumberTimeout;           \n\tU8          Reserved5;                   \n} MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS,\n\t*PTR_MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS,\n\tMpi2SasIOUnit5PhyPmSettings_t,\n\t*pMpi2SasIOUnit5PhyPmSettings_t;\n\n \n#define MPI2_SASIOUNIT5_CONTROL_SAS_SLUMBER_ENABLE      (0x08)\n#define MPI2_SASIOUNIT5_CONTROL_SAS_PARTIAL_ENABLE      (0x04)\n#define MPI2_SASIOUNIT5_CONTROL_SATA_SLUMBER_ENABLE     (0x02)\n#define MPI2_SASIOUNIT5_CONTROL_SATA_PARTIAL_ENABLE     (0x01)\n\n \n#define MPI2_SASIOUNIT5_PWMG_DISABLE                    (0xFF)\n\n \n#define MPI2_SASIOUNIT5_ITE_MASK_SAS_SLUMBER            (0x7000)\n#define MPI2_SASIOUNIT5_ITE_SHIFT_SAS_SLUMBER           (12)\n#define MPI2_SASIOUNIT5_ITE_MASK_SAS_PARTIAL            (0x0700)\n#define MPI2_SASIOUNIT5_ITE_SHIFT_SAS_PARTIAL           (8)\n#define MPI2_SASIOUNIT5_ITE_MASK_SATA_SLUMBER           (0x0070)\n#define MPI2_SASIOUNIT5_ITE_SHIFT_SATA_SLUMBER          (4)\n#define MPI2_SASIOUNIT5_ITE_MASK_SATA_PARTIAL           (0x0007)\n#define MPI2_SASIOUNIT5_ITE_SHIFT_SATA_PARTIAL          (0)\n\n#define MPI2_SASIOUNIT5_ITE_TEN_SECONDS                 (7)\n#define MPI2_SASIOUNIT5_ITE_ONE_SECOND                  (6)\n#define MPI2_SASIOUNIT5_ITE_HUNDRED_MILLISECONDS        (5)\n#define MPI2_SASIOUNIT5_ITE_TEN_MILLISECONDS            (4)\n#define MPI2_SASIOUNIT5_ITE_ONE_MILLISECOND             (3)\n#define MPI2_SASIOUNIT5_ITE_HUNDRED_MICROSECONDS        (2)\n#define MPI2_SASIOUNIT5_ITE_TEN_MICROSECONDS            (1)\n#define MPI2_SASIOUNIT5_ITE_ONE_MICROSECOND             (0)\n\n \n#ifndef MPI2_SAS_IOUNIT5_PHY_MAX\n#define MPI2_SAS_IOUNIT5_PHY_MAX        (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_5 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER    Header;    \n\tU8                                  NumPhys;   \n\tU8                                  Reserved1; \n\tU16                                 Reserved2; \n\tU32                                 Reserved3; \n\tMPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS\n\tSASPhyPowerManagementSettings[MPI2_SAS_IOUNIT5_PHY_MAX]; \n} MPI2_CONFIG_PAGE_SASIOUNIT_5,\n\t*PTR_MPI2_CONFIG_PAGE_SASIOUNIT_5,\n\tMpi2SasIOUnitPage5_t, *pMpi2SasIOUnitPage5_t;\n\n#define MPI2_SASIOUNITPAGE5_PAGEVERSION     (0x01)\n\n\n \n\ntypedef struct _MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS {\n\tU8          CurrentStatus;               \n\tU8          CurrentModulation;           \n\tU8          CurrentUtilization;          \n\tU8          Reserved1;                   \n\tU32         Reserved2;                   \n} MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS,\n\t*PTR_MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS,\n\tMpi2SasIOUnit6PortWidthModGroupStatus_t,\n\t*pMpi2SasIOUnit6PortWidthModGroupStatus_t;\n\n \n#define MPI2_SASIOUNIT6_STATUS_UNAVAILABLE                      (0x00)\n#define MPI2_SASIOUNIT6_STATUS_UNCONFIGURED                     (0x01)\n#define MPI2_SASIOUNIT6_STATUS_INVALID_CONFIG                   (0x02)\n#define MPI2_SASIOUNIT6_STATUS_LINK_DOWN                        (0x03)\n#define MPI2_SASIOUNIT6_STATUS_OBSERVATION_ONLY                 (0x04)\n#define MPI2_SASIOUNIT6_STATUS_INACTIVE                         (0x05)\n#define MPI2_SASIOUNIT6_STATUS_ACTIVE_IOUNIT                    (0x06)\n#define MPI2_SASIOUNIT6_STATUS_ACTIVE_HOST                      (0x07)\n\n \n#define MPI2_SASIOUNIT6_MODULATION_25_PERCENT                   (0x00)\n#define MPI2_SASIOUNIT6_MODULATION_50_PERCENT                   (0x01)\n#define MPI2_SASIOUNIT6_MODULATION_75_PERCENT                   (0x02)\n#define MPI2_SASIOUNIT6_MODULATION_100_PERCENT                  (0x03)\n\n \n#ifndef MPI2_SAS_IOUNIT6_GROUP_MAX\n#define MPI2_SAS_IOUNIT6_GROUP_MAX      (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_6 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER    Header;                  \n\tU32                                 Reserved1;               \n\tU32                                 Reserved2;               \n\tU8                                  NumGroups;               \n\tU8                                  Reserved3;               \n\tU16                                 Reserved4;               \n\tMPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS\n\tPortWidthModulationGroupStatus[MPI2_SAS_IOUNIT6_GROUP_MAX];  \n} MPI2_CONFIG_PAGE_SASIOUNIT_6,\n\t*PTR_MPI2_CONFIG_PAGE_SASIOUNIT_6,\n\tMpi2SasIOUnitPage6_t, *pMpi2SasIOUnitPage6_t;\n\n#define MPI2_SASIOUNITPAGE6_PAGEVERSION     (0x00)\n\n\n \n\ntypedef struct _MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS {\n\tU8          Flags;                       \n\tU8          Reserved1;                   \n\tU16         Reserved2;                   \n\tU8          Threshold75Pct;              \n\tU8          Threshold50Pct;              \n\tU8          Threshold25Pct;              \n\tU8          Reserved3;                   \n} MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS,\n\t*PTR_MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS,\n\tMpi2SasIOUnit7PortWidthModGroupSettings_t,\n\t*pMpi2SasIOUnit7PortWidthModGroupSettings_t;\n\n \n#define MPI2_SASIOUNIT7_FLAGS_ENABLE_PORT_WIDTH_MODULATION  (0x01)\n\n\n \n#ifndef MPI2_SAS_IOUNIT7_GROUP_MAX\n#define MPI2_SAS_IOUNIT7_GROUP_MAX      (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_7 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER Header;              \n\tU8                               SamplingInterval;    \n\tU8                               WindowLength;        \n\tU16                              Reserved1;           \n\tU32                              Reserved2;           \n\tU32                              Reserved3;           \n\tU8                               NumGroups;           \n\tU8                               Reserved4;           \n\tU16                              Reserved5;           \n\tMPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS\n\tPortWidthModulationGroupSettings[MPI2_SAS_IOUNIT7_GROUP_MAX]; \n} MPI2_CONFIG_PAGE_SASIOUNIT_7,\n\t*PTR_MPI2_CONFIG_PAGE_SASIOUNIT_7,\n\tMpi2SasIOUnitPage7_t, *pMpi2SasIOUnitPage7_t;\n\n#define MPI2_SASIOUNITPAGE7_PAGEVERSION     (0x00)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_SASIOUNIT_8 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                          \n\tU32\n\t\tReserved1;                       \n\tU32\n\t\tPowerManagementCapabilities;     \n\tU8\n\t\tTxRxSleepStatus;                 \n\tU8\n\t\tReserved2;                       \n\tU16\n\t\tReserved3;                       \n} MPI2_CONFIG_PAGE_SASIOUNIT_8,\n\t*PTR_MPI2_CONFIG_PAGE_SASIOUNIT_8,\n\tMpi2SasIOUnitPage8_t, *pMpi2SasIOUnitPage8_t;\n\n#define MPI2_SASIOUNITPAGE8_PAGEVERSION     (0x00)\n\n \n#define MPI2_SASIOUNIT8_PM_HOST_PORT_WIDTH_MOD          (0x00001000)\n#define MPI2_SASIOUNIT8_PM_HOST_SAS_SLUMBER_MODE        (0x00000800)\n#define MPI2_SASIOUNIT8_PM_HOST_SAS_PARTIAL_MODE        (0x00000400)\n#define MPI2_SASIOUNIT8_PM_HOST_SATA_SLUMBER_MODE       (0x00000200)\n#define MPI2_SASIOUNIT8_PM_HOST_SATA_PARTIAL_MODE       (0x00000100)\n#define MPI2_SASIOUNIT8_PM_IOUNIT_PORT_WIDTH_MOD        (0x00000010)\n#define MPI2_SASIOUNIT8_PM_IOUNIT_SAS_SLUMBER_MODE      (0x00000008)\n#define MPI2_SASIOUNIT8_PM_IOUNIT_SAS_PARTIAL_MODE      (0x00000004)\n#define MPI2_SASIOUNIT8_PM_IOUNIT_SATA_SLUMBER_MODE     (0x00000002)\n#define MPI2_SASIOUNIT8_PM_IOUNIT_SATA_PARTIAL_MODE     (0x00000001)\n\n \n#define MPI25_SASIOUNIT8_TXRXSLEEP_UNSUPPORTED          (0x00)\n#define MPI25_SASIOUNIT8_TXRXSLEEP_DISENGAGED           (0x01)\n#define MPI25_SASIOUNIT8_TXRXSLEEP_ACTIVE               (0x02)\n#define MPI25_SASIOUNIT8_TXRXSLEEP_SHUTDOWN             (0x03)\n\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_SASIOUNIT16 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                              \n\tU64\n\t\tTimeStamp;                           \n\tU32\n\t\tReserved1;                           \n\tU32\n\t\tReserved2;                           \n\tU32\n\t\tFastPathPendedRequests;              \n\tU32\n\t\tFastPathUnPendedRequests;            \n\tU32\n\t\tFastPathHostRequestStarts;           \n\tU32\n\t\tFastPathFirmwareRequestStarts;       \n\tU32\n\t\tFastPathHostCompletions;             \n\tU32\n\t\tFastPathFirmwareCompletions;         \n\tU32\n\t\tNonFastPathRequestStarts;            \n\tU32\n\t\tNonFastPathHostCompletions;          \n} MPI2_CONFIG_PAGE_SASIOUNIT16,\n\t*PTR_MPI2_CONFIG_PAGE_SASIOUNIT16,\n\tMpi2SasIOUnitPage16_t, *pMpi2SasIOUnitPage16_t;\n\n#define MPI2_SASIOUNITPAGE16_PAGEVERSION    (0x00)\n\n\n \n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_EXPANDER_0 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                      \n\tU8\n\t\tPhysicalPort;                \n\tU8\n\t\tReportGenLength;             \n\tU16\n\t\tEnclosureHandle;             \n\tU64\n\t\tSASAddress;                  \n\tU32\n\t\tDiscoveryStatus;             \n\tU16\n\t\tDevHandle;                   \n\tU16\n\t\tParentDevHandle;             \n\tU16\n\t\tExpanderChangeCount;         \n\tU16\n\t\tExpanderRouteIndexes;        \n\tU8\n\t\tNumPhys;                     \n\tU8\n\t\tSASLevel;                    \n\tU16\n\t\tFlags;                       \n\tU16\n\t\tSTPBusInactivityTimeLimit;   \n\tU16\n\t\tSTPMaxConnectTimeLimit;      \n\tU16\n\t\tSTP_SMP_NexusLossTime;       \n\tU16\n\t\tMaxNumRoutedSasAddresses;    \n\tU64\n\t\tActiveZoneManagerSASAddress; \n\tU16\n\t\tZoneLockInactivityLimit;     \n\tU16\n\t\tReserved1;                   \n\tU8\n\t\tTimeToReducedFunc;           \n\tU8\n\t\tInitialTimeToReducedFunc;    \n\tU8\n\t\tMaxReducedFuncTime;          \n\tU8\n\t\tReserved2;                   \n} MPI2_CONFIG_PAGE_EXPANDER_0,\n\t*PTR_MPI2_CONFIG_PAGE_EXPANDER_0,\n\tMpi2ExpanderPage0_t, *pMpi2ExpanderPage0_t;\n\n#define MPI2_SASEXPANDER0_PAGEVERSION       (0x06)\n\n \n#define MPI2_SAS_EXPANDER0_DS_MAX_ENCLOSURES_EXCEED         (0x80000000)\n#define MPI2_SAS_EXPANDER0_DS_MAX_EXPANDERS_EXCEED          (0x40000000)\n#define MPI2_SAS_EXPANDER0_DS_MAX_DEVICES_EXCEED            (0x20000000)\n#define MPI2_SAS_EXPANDER0_DS_MAX_TOPO_PHYS_EXCEED          (0x10000000)\n#define MPI2_SAS_EXPANDER0_DS_DOWNSTREAM_INITIATOR          (0x08000000)\n#define MPI2_SAS_EXPANDER0_DS_MULTI_SUBTRACTIVE_SUBTRACTIVE (0x00008000)\n#define MPI2_SAS_EXPANDER0_DS_EXP_MULTI_SUBTRACTIVE         (0x00004000)\n#define MPI2_SAS_EXPANDER0_DS_MULTI_PORT_DOMAIN             (0x00002000)\n#define MPI2_SAS_EXPANDER0_DS_TABLE_TO_SUBTRACTIVE_LINK     (0x00001000)\n#define MPI2_SAS_EXPANDER0_DS_UNSUPPORTED_DEVICE            (0x00000800)\n#define MPI2_SAS_EXPANDER0_DS_TABLE_LINK                    (0x00000400)\n#define MPI2_SAS_EXPANDER0_DS_SUBTRACTIVE_LINK              (0x00000200)\n#define MPI2_SAS_EXPANDER0_DS_SMP_CRC_ERROR                 (0x00000100)\n#define MPI2_SAS_EXPANDER0_DS_SMP_FUNCTION_FAILED           (0x00000080)\n#define MPI2_SAS_EXPANDER0_DS_INDEX_NOT_EXIST               (0x00000040)\n#define MPI2_SAS_EXPANDER0_DS_OUT_ROUTE_ENTRIES             (0x00000020)\n#define MPI2_SAS_EXPANDER0_DS_SMP_TIMEOUT                   (0x00000010)\n#define MPI2_SAS_EXPANDER0_DS_MULTIPLE_PORTS                (0x00000004)\n#define MPI2_SAS_EXPANDER0_DS_UNADDRESSABLE_DEVICE          (0x00000002)\n#define MPI2_SAS_EXPANDER0_DS_LOOP_DETECTED                 (0x00000001)\n\n \n#define MPI2_SAS_EXPANDER0_FLAGS_REDUCED_FUNCTIONALITY      (0x2000)\n#define MPI2_SAS_EXPANDER0_FLAGS_ZONE_LOCKED                (0x1000)\n#define MPI2_SAS_EXPANDER0_FLAGS_SUPPORTED_PHYSICAL_PRES    (0x0800)\n#define MPI2_SAS_EXPANDER0_FLAGS_ASSERTED_PHYSICAL_PRES     (0x0400)\n#define MPI2_SAS_EXPANDER0_FLAGS_ZONING_SUPPORT             (0x0200)\n#define MPI2_SAS_EXPANDER0_FLAGS_ENABLED_ZONING             (0x0100)\n#define MPI2_SAS_EXPANDER0_FLAGS_TABLE_TO_TABLE_SUPPORT     (0x0080)\n#define MPI2_SAS_EXPANDER0_FLAGS_CONNECTOR_END_DEVICE       (0x0010)\n#define MPI2_SAS_EXPANDER0_FLAGS_OTHERS_CONFIG              (0x0004)\n#define MPI2_SAS_EXPANDER0_FLAGS_CONFIG_IN_PROGRESS         (0x0002)\n#define MPI2_SAS_EXPANDER0_FLAGS_ROUTE_TABLE_CONFIG         (0x0001)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_EXPANDER_1 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                      \n\tU8\n\t\tPhysicalPort;                \n\tU8\n\t\tReserved1;                   \n\tU16\n\t\tReserved2;                   \n\tU8\n\t\tNumPhys;                     \n\tU8\n\t\tPhy;                         \n\tU16\n\t\tNumTableEntriesProgrammed;   \n\tU8\n\t\tProgrammedLinkRate;          \n\tU8\n\t\tHwLinkRate;                  \n\tU16\n\t\tAttachedDevHandle;           \n\tU32\n\t\tPhyInfo;                     \n\tU32\n\t\tAttachedDeviceInfo;          \n\tU16\n\t\tExpanderDevHandle;           \n\tU8\n\t\tChangeCount;                 \n\tU8\n\t\tNegotiatedLinkRate;          \n\tU8\n\t\tPhyIdentifier;               \n\tU8\n\t\tAttachedPhyIdentifier;       \n\tU8\n\t\tReserved3;                   \n\tU8\n\t\tDiscoveryInfo;               \n\tU32\n\t\tAttachedPhyInfo;             \n\tU8\n\t\tZoneGroup;                   \n\tU8\n\t\tSelfConfigStatus;            \n\tU16\n\t\tReserved4;                   \n} MPI2_CONFIG_PAGE_EXPANDER_1,\n\t*PTR_MPI2_CONFIG_PAGE_EXPANDER_1,\n\tMpi2ExpanderPage1_t, *pMpi2ExpanderPage1_t;\n\n#define MPI2_SASEXPANDER1_PAGEVERSION       (0x02)\n\n \n\n \n\n \n\n \n\n \n\n \n#define MPI2_SAS_EXPANDER1_DISCINFO_BAD_PHY_DISABLED    (0x04)\n#define MPI2_SAS_EXPANDER1_DISCINFO_LINK_STATUS_CHANGE  (0x02)\n#define MPI2_SAS_EXPANDER1_DISCINFO_NO_ROUTING_ENTRIES  (0x01)\n\n \n\n\n \n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_SAS_DEV_0 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                  \n\tU16\n\t\tSlot;                    \n\tU16\n\t\tEnclosureHandle;         \n\tU64\n\t\tSASAddress;              \n\tU16\n\t\tParentDevHandle;         \n\tU8\n\t\tPhyNum;                  \n\tU8\n\t\tAccessStatus;            \n\tU16\n\t\tDevHandle;               \n\tU8\n\t\tAttachedPhyIdentifier;   \n\tU8\n\t\tZoneGroup;               \n\tU32\n\t\tDeviceInfo;              \n\tU16\n\t\tFlags;                   \n\tU8\n\t\tPhysicalPort;            \n\tU8\n\t\tMaxPortConnections;      \n\tU64\n\t\tDeviceName;              \n\tU8\n\t\tPortGroups;              \n\tU8\n\t\tDmaGroup;                \n\tU8\n\t\tControlGroup;            \n\tU8\n\t\tEnclosureLevel;\t\t \n\tU32\n\t\tConnectorName[4];\t \n\tU32\n\t\tReserved3;               \n} MPI2_CONFIG_PAGE_SAS_DEV_0,\n\t*PTR_MPI2_CONFIG_PAGE_SAS_DEV_0,\n\tMpi2SasDevicePage0_t,\n\t*pMpi2SasDevicePage0_t;\n\n#define MPI2_SASDEVICE0_PAGEVERSION         (0x09)\n\n \n#define MPI2_SAS_DEVICE0_ASTATUS_NO_ERRORS                  (0x00)\n#define MPI2_SAS_DEVICE0_ASTATUS_SATA_INIT_FAILED           (0x01)\n#define MPI2_SAS_DEVICE0_ASTATUS_SATA_CAPABILITY_FAILED     (0x02)\n#define MPI2_SAS_DEVICE0_ASTATUS_SATA_AFFILIATION_CONFLICT  (0x03)\n#define MPI2_SAS_DEVICE0_ASTATUS_SATA_NEEDS_INITIALIZATION  (0x04)\n#define MPI2_SAS_DEVICE0_ASTATUS_ROUTE_NOT_ADDRESSABLE      (0x05)\n#define MPI2_SAS_DEVICE0_ASTATUS_SMP_ERROR_NOT_ADDRESSABLE  (0x06)\n#define MPI2_SAS_DEVICE0_ASTATUS_DEVICE_BLOCKED             (0x07)\n \n#define MPI2_SAS_DEVICE0_ASTATUS_SIF_UNKNOWN                (0x10)\n#define MPI2_SAS_DEVICE0_ASTATUS_SIF_AFFILIATION_CONFLICT   (0x11)\n#define MPI2_SAS_DEVICE0_ASTATUS_SIF_DIAG                   (0x12)\n#define MPI2_SAS_DEVICE0_ASTATUS_SIF_IDENTIFICATION         (0x13)\n#define MPI2_SAS_DEVICE0_ASTATUS_SIF_CHECK_POWER            (0x14)\n#define MPI2_SAS_DEVICE0_ASTATUS_SIF_PIO_SN                 (0x15)\n#define MPI2_SAS_DEVICE0_ASTATUS_SIF_MDMA_SN                (0x16)\n#define MPI2_SAS_DEVICE0_ASTATUS_SIF_UDMA_SN                (0x17)\n#define MPI2_SAS_DEVICE0_ASTATUS_SIF_ZONING_VIOLATION       (0x18)\n#define MPI2_SAS_DEVICE0_ASTATUS_SIF_NOT_ADDRESSABLE        (0x19)\n#define MPI2_SAS_DEVICE0_ASTATUS_SIF_MAX                    (0x1F)\n\n \n\n \n#define MPI2_SAS_DEVICE0_FLAGS_UNAUTHORIZED_DEVICE          (0x8000)\n#define MPI25_SAS_DEVICE0_FLAGS_ENABLED_FAST_PATH           (0x4000)\n#define MPI25_SAS_DEVICE0_FLAGS_FAST_PATH_CAPABLE           (0x2000)\n#define MPI2_SAS_DEVICE0_FLAGS_SLUMBER_PM_CAPABLE           (0x1000)\n#define MPI2_SAS_DEVICE0_FLAGS_PARTIAL_PM_CAPABLE           (0x0800)\n#define MPI2_SAS_DEVICE0_FLAGS_SATA_ASYNCHRONOUS_NOTIFY     (0x0400)\n#define MPI2_SAS_DEVICE0_FLAGS_SATA_SW_PRESERVE             (0x0200)\n#define MPI2_SAS_DEVICE0_FLAGS_UNSUPPORTED_DEVICE           (0x0100)\n#define MPI2_SAS_DEVICE0_FLAGS_SATA_48BIT_LBA_SUPPORTED     (0x0080)\n#define MPI2_SAS_DEVICE0_FLAGS_SATA_SMART_SUPPORTED         (0x0040)\n#define MPI2_SAS_DEVICE0_FLAGS_SATA_NCQ_SUPPORTED           (0x0020)\n#define MPI2_SAS_DEVICE0_FLAGS_SATA_FUA_SUPPORTED           (0x0010)\n#define MPI2_SAS_DEVICE0_FLAGS_PORT_SELECTOR_ATTACH         (0x0008)\n#define MPI2_SAS_DEVICE0_FLAGS_PERSIST_CAPABLE              (0x0004)\n#define MPI2_SAS_DEVICE0_FLAGS_ENCL_LEVEL_VALID             (0x0002)\n#define MPI2_SAS_DEVICE0_FLAGS_DEVICE_PRESENT               (0x0001)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_SAS_DEV_1 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                  \n\tU32\n\t\tReserved1;               \n\tU64\n\t\tSASAddress;              \n\tU32\n\t\tReserved2;               \n\tU16\n\t\tDevHandle;               \n\tU16\n\t\tReserved3;               \n\tU8\n\t\tInitialRegDeviceFIS[20]; \n} MPI2_CONFIG_PAGE_SAS_DEV_1,\n\t*PTR_MPI2_CONFIG_PAGE_SAS_DEV_1,\n\tMpi2SasDevicePage1_t,\n\t*pMpi2SasDevicePage1_t;\n\n#define MPI2_SASDEVICE1_PAGEVERSION         (0x01)\n\n\n \n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_SAS_PHY_0 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                  \n\tU16\n\t\tOwnerDevHandle;          \n\tU16\n\t\tReserved1;               \n\tU16\n\t\tAttachedDevHandle;       \n\tU8\n\t\tAttachedPhyIdentifier;   \n\tU8\n\t\tReserved2;               \n\tU32\n\t\tAttachedPhyInfo;         \n\tU8\n\t\tProgrammedLinkRate;      \n\tU8\n\t\tHwLinkRate;              \n\tU8\n\t\tChangeCount;             \n\tU8\n\t\tFlags;                   \n\tU32\n\t\tPhyInfo;                 \n\tU8\n\t\tNegotiatedLinkRate;      \n\tU8\n\t\tReserved3;               \n\tU16\n\t\tReserved4;               \n} MPI2_CONFIG_PAGE_SAS_PHY_0,\n\t*PTR_MPI2_CONFIG_PAGE_SAS_PHY_0,\n\tMpi2SasPhyPage0_t, *pMpi2SasPhyPage0_t;\n\n#define MPI2_SASPHY0_PAGEVERSION            (0x03)\n\n \n\n \n\n \n\n \n#define MPI2_SAS_PHY0_FLAGS_SGPIO_DIRECT_ATTACH_ENC             (0x01)\n\n \n\n \n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_SAS_PHY_1 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                      \n\tU32\n\t\tReserved1;                   \n\tU32\n\t\tInvalidDwordCount;           \n\tU32\n\t\tRunningDisparityErrorCount;  \n\tU32\n\t\tLossDwordSynchCount;         \n\tU32\n\t\tPhyResetProblemCount;        \n} MPI2_CONFIG_PAGE_SAS_PHY_1,\n\t*PTR_MPI2_CONFIG_PAGE_SAS_PHY_1,\n\tMpi2SasPhyPage1_t, *pMpi2SasPhyPage1_t;\n\n#define MPI2_SASPHY1_PAGEVERSION            (0x01)\n\n\n \n\ntypedef struct _MPI2_SASPHY2_PHY_EVENT {\n\tU8          PhyEventCode;        \n\tU8          Reserved1;           \n\tU16         Reserved2;           \n\tU32         PhyEventInfo;        \n} MPI2_SASPHY2_PHY_EVENT, *PTR_MPI2_SASPHY2_PHY_EVENT,\n\tMpi2SasPhy2PhyEvent_t, *pMpi2SasPhy2PhyEvent_t;\n\n \n\n\n \n#ifndef MPI2_SASPHY2_PHY_EVENT_MAX\n#define MPI2_SASPHY2_PHY_EVENT_MAX      (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_SAS_PHY_2 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                      \n\tU32\n\t\tReserved1;                   \n\tU8\n\t\tNumPhyEvents;                \n\tU8\n\t\tReserved2;                   \n\tU16\n\t\tReserved3;                   \n\tMPI2_SASPHY2_PHY_EVENT\n\t\tPhyEvent[MPI2_SASPHY2_PHY_EVENT_MAX];  \n} MPI2_CONFIG_PAGE_SAS_PHY_2,\n\t*PTR_MPI2_CONFIG_PAGE_SAS_PHY_2,\n\tMpi2SasPhyPage2_t,\n\t*pMpi2SasPhyPage2_t;\n\n#define MPI2_SASPHY2_PAGEVERSION            (0x00)\n\n\n \n\ntypedef struct _MPI2_SASPHY3_PHY_EVENT_CONFIG {\n\tU8          PhyEventCode;        \n\tU8          Reserved1;           \n\tU16         Reserved2;           \n\tU8          CounterType;         \n\tU8          ThresholdWindow;     \n\tU8          TimeUnits;           \n\tU8          Reserved3;           \n\tU32         EventThreshold;      \n\tU16         ThresholdFlags;      \n\tU16         Reserved4;           \n} MPI2_SASPHY3_PHY_EVENT_CONFIG,\n\t*PTR_MPI2_SASPHY3_PHY_EVENT_CONFIG,\n\tMpi2SasPhy3PhyEventConfig_t,\n\t*pMpi2SasPhy3PhyEventConfig_t;\n\n \n#define MPI2_SASPHY3_EVENT_CODE_NO_EVENT                    (0x00)\n#define MPI2_SASPHY3_EVENT_CODE_INVALID_DWORD               (0x01)\n#define MPI2_SASPHY3_EVENT_CODE_RUNNING_DISPARITY_ERROR     (0x02)\n#define MPI2_SASPHY3_EVENT_CODE_LOSS_DWORD_SYNC             (0x03)\n#define MPI2_SASPHY3_EVENT_CODE_PHY_RESET_PROBLEM           (0x04)\n#define MPI2_SASPHY3_EVENT_CODE_ELASTICITY_BUF_OVERFLOW     (0x05)\n#define MPI2_SASPHY3_EVENT_CODE_RX_ERROR                    (0x06)\n#define MPI2_SASPHY3_EVENT_CODE_RX_ADDR_FRAME_ERROR         (0x20)\n#define MPI2_SASPHY3_EVENT_CODE_TX_AC_OPEN_REJECT           (0x21)\n#define MPI2_SASPHY3_EVENT_CODE_RX_AC_OPEN_REJECT           (0x22)\n#define MPI2_SASPHY3_EVENT_CODE_TX_RC_OPEN_REJECT           (0x23)\n#define MPI2_SASPHY3_EVENT_CODE_RX_RC_OPEN_REJECT           (0x24)\n#define MPI2_SASPHY3_EVENT_CODE_RX_AIP_PARTIAL_WAITING_ON   (0x25)\n#define MPI2_SASPHY3_EVENT_CODE_RX_AIP_CONNECT_WAITING_ON   (0x26)\n#define MPI2_SASPHY3_EVENT_CODE_TX_BREAK                    (0x27)\n#define MPI2_SASPHY3_EVENT_CODE_RX_BREAK                    (0x28)\n#define MPI2_SASPHY3_EVENT_CODE_BREAK_TIMEOUT               (0x29)\n#define MPI2_SASPHY3_EVENT_CODE_CONNECTION                  (0x2A)\n#define MPI2_SASPHY3_EVENT_CODE_PEAKTX_PATHWAY_BLOCKED      (0x2B)\n#define MPI2_SASPHY3_EVENT_CODE_PEAKTX_ARB_WAIT_TIME        (0x2C)\n#define MPI2_SASPHY3_EVENT_CODE_PEAK_ARB_WAIT_TIME          (0x2D)\n#define MPI2_SASPHY3_EVENT_CODE_PEAK_CONNECT_TIME           (0x2E)\n#define MPI2_SASPHY3_EVENT_CODE_TX_SSP_FRAMES               (0x40)\n#define MPI2_SASPHY3_EVENT_CODE_RX_SSP_FRAMES               (0x41)\n#define MPI2_SASPHY3_EVENT_CODE_TX_SSP_ERROR_FRAMES         (0x42)\n#define MPI2_SASPHY3_EVENT_CODE_RX_SSP_ERROR_FRAMES         (0x43)\n#define MPI2_SASPHY3_EVENT_CODE_TX_CREDIT_BLOCKED           (0x44)\n#define MPI2_SASPHY3_EVENT_CODE_RX_CREDIT_BLOCKED           (0x45)\n#define MPI2_SASPHY3_EVENT_CODE_TX_SATA_FRAMES              (0x50)\n#define MPI2_SASPHY3_EVENT_CODE_RX_SATA_FRAMES              (0x51)\n#define MPI2_SASPHY3_EVENT_CODE_SATA_OVERFLOW               (0x52)\n#define MPI2_SASPHY3_EVENT_CODE_TX_SMP_FRAMES               (0x60)\n#define MPI2_SASPHY3_EVENT_CODE_RX_SMP_FRAMES               (0x61)\n#define MPI2_SASPHY3_EVENT_CODE_RX_SMP_ERROR_FRAMES         (0x63)\n#define MPI2_SASPHY3_EVENT_CODE_HOTPLUG_TIMEOUT             (0xD0)\n#define MPI2_SASPHY3_EVENT_CODE_MISALIGNED_MUX_PRIMITIVE    (0xD1)\n#define MPI2_SASPHY3_EVENT_CODE_RX_AIP                      (0xD2)\n\n \n#define MPI2_SASPHY3_EVENT_CODE_LCARB_WAIT_TIME\t\t    (0xD3)\n#define MPI2_SASPHY3_EVENT_CODE_RCVD_CONN_RESP_WAIT_TIME    (0xD4)\n#define MPI2_SASPHY3_EVENT_CODE_LCCONN_TIME\t            (0xD5)\n#define MPI2_SASPHY3_EVENT_CODE_SSP_TX_START_TRANSMIT\t    (0xD6)\n#define MPI2_SASPHY3_EVENT_CODE_SATA_TX_START\t            (0xD7)\n#define MPI2_SASPHY3_EVENT_CODE_SMP_TX_START_TRANSMT\t    (0xD8)\n#define MPI2_SASPHY3_EVENT_CODE_TX_SMP_BREAK_CONN\t    (0xD9)\n#define MPI2_SASPHY3_EVENT_CODE_SSP_RX_START_RECEIVE\t    (0xDA)\n#define MPI2_SASPHY3_EVENT_CODE_SATA_RX_START_RECEIVE\t    (0xDB)\n#define MPI2_SASPHY3_EVENT_CODE_SMP_RX_START_RECEIVE\t    (0xDC)\n\n\n \n#define MPI2_SASPHY3_COUNTER_TYPE_WRAPPING                  (0x00)\n#define MPI2_SASPHY3_COUNTER_TYPE_SATURATING                (0x01)\n#define MPI2_SASPHY3_COUNTER_TYPE_PEAK_VALUE                (0x02)\n\n \n#define MPI2_SASPHY3_TIME_UNITS_10_MICROSECONDS             (0x00)\n#define MPI2_SASPHY3_TIME_UNITS_100_MICROSECONDS            (0x01)\n#define MPI2_SASPHY3_TIME_UNITS_1_MILLISECOND               (0x02)\n#define MPI2_SASPHY3_TIME_UNITS_10_MILLISECONDS             (0x03)\n\n \n#define MPI2_SASPHY3_TFLAGS_PHY_RESET                       (0x0002)\n#define MPI2_SASPHY3_TFLAGS_EVENT_NOTIFY                    (0x0001)\n\n \n#ifndef MPI2_SASPHY3_PHY_EVENT_MAX\n#define MPI2_SASPHY3_PHY_EVENT_MAX      (1)\n#endif\n\ntypedef struct _MPI2_CONFIG_PAGE_SAS_PHY_3 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                      \n\tU32\n\t\tReserved1;                   \n\tU8\n\t\tNumPhyEvents;                \n\tU8\n\t\tReserved2;                   \n\tU16\n\t\tReserved3;                   \n\tMPI2_SASPHY3_PHY_EVENT_CONFIG\n\t\tPhyEventConfig[MPI2_SASPHY3_PHY_EVENT_MAX];  \n} MPI2_CONFIG_PAGE_SAS_PHY_3,\n\t*PTR_MPI2_CONFIG_PAGE_SAS_PHY_3,\n\tMpi2SasPhyPage3_t, *pMpi2SasPhyPage3_t;\n\n#define MPI2_SASPHY3_PAGEVERSION            (0x00)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_SAS_PHY_4 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                      \n\tU16\n\t\tReserved1;                   \n\tU8\n\t\tReserved2;                   \n\tU8\n\t\tFlags;                       \n\tU8\n\t\tInitialFrame[28];            \n} MPI2_CONFIG_PAGE_SAS_PHY_4,\n\t*PTR_MPI2_CONFIG_PAGE_SAS_PHY_4,\n\tMpi2SasPhyPage4_t, *pMpi2SasPhyPage4_t;\n\n#define MPI2_SASPHY4_PAGEVERSION            (0x00)\n\n \n#define MPI2_SASPHY4_FLAGS_FRAME_VALID        (0x02)\n#define MPI2_SASPHY4_FLAGS_SATA_FRAME         (0x01)\n\n\n\n\n \n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_SAS_PORT_0 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                      \n\tU8\n\t\tPortNumber;                  \n\tU8\n\t\tPhysicalPort;                \n\tU8\n\t\tPortWidth;                   \n\tU8\n\t\tPhysicalPortWidth;           \n\tU8\n\t\tZoneGroup;                   \n\tU8\n\t\tReserved1;                   \n\tU16\n\t\tReserved2;                   \n\tU64\n\t\tSASAddress;                  \n\tU32\n\t\tDeviceInfo;                  \n\tU32\n\t\tReserved3;                   \n\tU32\n\t\tReserved4;                   \n} MPI2_CONFIG_PAGE_SAS_PORT_0,\n\t*PTR_MPI2_CONFIG_PAGE_SAS_PORT_0,\n\tMpi2SasPortPage0_t, *pMpi2SasPortPage0_t;\n\n#define MPI2_SASPORT0_PAGEVERSION           (0x00)\n\n \n\n\n \n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\tHeader;\t \n\tU32\tReserved1;\t\t\t \n\tU64\tEnclosureLogicalID;\t\t \n\tU16\tFlags;\t\t\t\t \n\tU16\tEnclosureHandle;\t\t \n\tU16\tNumSlots;\t\t\t \n\tU16\tStartSlot;\t\t\t \n\tU8\tChassisSlot;\t\t\t \n\tU8\tEnclosureLevel;\t\t\t \n\tU16\tSEPDevHandle;\t\t\t \n\tU8\tOEMRD;\t\t\t\t \n\tU8\tReserved1a;\t\t\t \n\tU16\tReserved2;\t\t\t \n\tU32\tReserved3;\t\t\t \n} MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0,\n\t*PTR_MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0,\n\tMpi2SasEnclosurePage0_t, *pMpi2SasEnclosurePage0_t,\n\tMPI26_CONFIG_PAGE_ENCLOSURE_0,\n\t*PTR_MPI26_CONFIG_PAGE_ENCLOSURE_0,\n\tMpi26EnclosurePage0_t, *pMpi26EnclosurePage0_t;\n\n#define MPI2_SASENCLOSURE0_PAGEVERSION      (0x04)\n\n \n#define MPI26_SAS_ENCLS0_FLAGS_OEMRD_VALID          (0x0080)\n#define MPI26_SAS_ENCLS0_FLAGS_OEMRD_COLLECTING     (0x0040)\n#define MPI2_SAS_ENCLS0_FLAGS_CHASSIS_SLOT_VALID    (0x0020)\n#define MPI2_SAS_ENCLS0_FLAGS_ENCL_LEVEL_VALID      (0x0010)\n#define MPI2_SAS_ENCLS0_FLAGS_MNG_MASK              (0x000F)\n#define MPI2_SAS_ENCLS0_FLAGS_MNG_UNKNOWN           (0x0000)\n#define MPI2_SAS_ENCLS0_FLAGS_MNG_IOC_SES           (0x0001)\n#define MPI2_SAS_ENCLS0_FLAGS_MNG_IOC_SGPIO         (0x0002)\n#define MPI2_SAS_ENCLS0_FLAGS_MNG_EXP_SGPIO         (0x0003)\n#define MPI2_SAS_ENCLS0_FLAGS_MNG_SES_ENCLOSURE     (0x0004)\n#define MPI2_SAS_ENCLS0_FLAGS_MNG_IOC_GPIO          (0x0005)\n\n#define MPI26_ENCLOSURE0_PAGEVERSION        (0x04)\n\n \n#define MPI26_ENCLS0_FLAGS_OEMRD_VALID              (0x0080)\n#define MPI26_ENCLS0_FLAGS_OEMRD_COLLECTING         (0x0040)\n#define MPI26_ENCLS0_FLAGS_CHASSIS_SLOT_VALID       (0x0020)\n#define MPI26_ENCLS0_FLAGS_ENCL_LEVEL_VALID         (0x0010)\n#define MPI26_ENCLS0_FLAGS_MNG_MASK                 (0x000F)\n#define MPI26_ENCLS0_FLAGS_MNG_UNKNOWN              (0x0000)\n#define MPI26_ENCLS0_FLAGS_MNG_IOC_SES              (0x0001)\n#define MPI26_ENCLS0_FLAGS_MNG_IOC_SGPIO            (0x0002)\n#define MPI26_ENCLS0_FLAGS_MNG_EXP_SGPIO            (0x0003)\n#define MPI26_ENCLS0_FLAGS_MNG_SES_ENCLOSURE        (0x0004)\n#define MPI26_ENCLS0_FLAGS_MNG_IOC_GPIO             (0x0005)\n\n \n\n \n\n \n#ifndef MPI2_LOG_0_NUM_LOG_ENTRIES\n#define MPI2_LOG_0_NUM_LOG_ENTRIES          (1)\n#endif\n\n#define MPI2_LOG_0_LOG_DATA_LENGTH          (0x1C)\n\ntypedef struct _MPI2_LOG_0_ENTRY {\n\tU64         TimeStamp;                       \n\tU32         Reserved1;                       \n\tU16         LogSequence;                     \n\tU16         LogEntryQualifier;               \n\tU8          VP_ID;                           \n\tU8          VF_ID;                           \n\tU16         Reserved2;                       \n\tU8\n\t\tLogData[MPI2_LOG_0_LOG_DATA_LENGTH]; \n} MPI2_LOG_0_ENTRY, *PTR_MPI2_LOG_0_ENTRY,\n\tMpi2Log0Entry_t, *pMpi2Log0Entry_t;\n\n \n#define MPI2_LOG_0_ENTRY_QUAL_ENTRY_UNUSED          (0x0000)\n#define MPI2_LOG_0_ENTRY_QUAL_POWER_ON_RESET        (0x0001)\n#define MPI2_LOG_0_ENTRY_QUAL_TIMESTAMP_UPDATE      (0x0002)\n#define MPI2_LOG_0_ENTRY_QUAL_MIN_IMPLEMENT_SPEC    (0x8000)\n#define MPI2_LOG_0_ENTRY_QUAL_MAX_IMPLEMENT_SPEC    (0xFFFF)\n\ntypedef struct _MPI2_CONFIG_PAGE_LOG_0 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER    Header;        \n\tU32                                 Reserved1;     \n\tU32                                 Reserved2;     \n\tU16                                 NumLogEntries; \n\tU16                                 Reserved3;     \n\tMPI2_LOG_0_ENTRY\n\t\tLogEntry[MPI2_LOG_0_NUM_LOG_ENTRIES];  \n} MPI2_CONFIG_PAGE_LOG_0, *PTR_MPI2_CONFIG_PAGE_LOG_0,\n\tMpi2LogPage0_t, *pMpi2LogPage0_t;\n\n#define MPI2_LOG_0_PAGEVERSION              (0x02)\n\n\n \n\n \n\n \n#ifndef MPI2_RAIDCONFIG0_MAX_ELEMENTS\n#define MPI2_RAIDCONFIG0_MAX_ELEMENTS       (1)\n#endif\n\ntypedef struct _MPI2_RAIDCONFIG0_CONFIG_ELEMENT {\n\tU16                     ElementFlags;              \n\tU16                     VolDevHandle;              \n\tU8                      HotSparePool;              \n\tU8                      PhysDiskNum;               \n\tU16                     PhysDiskDevHandle;         \n} MPI2_RAIDCONFIG0_CONFIG_ELEMENT,\n\t*PTR_MPI2_RAIDCONFIG0_CONFIG_ELEMENT,\n\tMpi2RaidConfig0ConfigElement_t,\n\t*pMpi2RaidConfig0ConfigElement_t;\n\n \n#define MPI2_RAIDCONFIG0_EFLAGS_MASK_ELEMENT_TYPE       (0x000F)\n#define MPI2_RAIDCONFIG0_EFLAGS_VOLUME_ELEMENT          (0x0000)\n#define MPI2_RAIDCONFIG0_EFLAGS_VOL_PHYS_DISK_ELEMENT   (0x0001)\n#define MPI2_RAIDCONFIG0_EFLAGS_HOT_SPARE_ELEMENT       (0x0002)\n#define MPI2_RAIDCONFIG0_EFLAGS_OCE_ELEMENT             (0x0003)\n\n\ntypedef struct _MPI2_CONFIG_PAGE_RAID_CONFIGURATION_0 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER    Header;          \n\tU8                                  NumHotSpares;    \n\tU8                                  NumPhysDisks;    \n\tU8                                  NumVolumes;      \n\tU8                                  ConfigNum;       \n\tU32                                 Flags;           \n\tU8                                  ConfigGUID[24];  \n\tU32                                 Reserved1;       \n\tU8                                  NumElements;     \n\tU8                                  Reserved2;       \n\tU16                                 Reserved3;       \n\tMPI2_RAIDCONFIG0_CONFIG_ELEMENT\n\t\tConfigElement[MPI2_RAIDCONFIG0_MAX_ELEMENTS];  \n} MPI2_CONFIG_PAGE_RAID_CONFIGURATION_0,\n\t*PTR_MPI2_CONFIG_PAGE_RAID_CONFIGURATION_0,\n\tMpi2RaidConfigurationPage0_t,\n\t*pMpi2RaidConfigurationPage0_t;\n\n#define MPI2_RAIDCONFIG0_PAGEVERSION            (0x00)\n\n \n#define MPI2_RAIDCONFIG0_FLAG_FOREIGN_CONFIG        (0x00000001)\n\n\n \n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_DRIVER_MAP0_ENTRY {\n\tU64\tPhysicalIdentifier;          \n\tU16\tMappingInformation;          \n\tU16\tDeviceIndex;                 \n\tU32\tPhysicalBitsMapping;         \n\tU32\tReserved1;                   \n} MPI2_CONFIG_PAGE_DRIVER_MAP0_ENTRY,\n\t*PTR_MPI2_CONFIG_PAGE_DRIVER_MAP0_ENTRY,\n\tMpi2DriverMap0Entry_t, *pMpi2DriverMap0Entry_t;\n\ntypedef struct _MPI2_CONFIG_PAGE_DRIVER_MAPPING_0 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER    Header;  \n\tMPI2_CONFIG_PAGE_DRIVER_MAP0_ENTRY  Entry;   \n} MPI2_CONFIG_PAGE_DRIVER_MAPPING_0,\n\t*PTR_MPI2_CONFIG_PAGE_DRIVER_MAPPING_0,\n\tMpi2DriverMappingPage0_t, *pMpi2DriverMappingPage0_t;\n\n#define MPI2_DRIVERMAPPING0_PAGEVERSION         (0x00)\n\n \n#define MPI2_DRVMAP0_MAPINFO_SLOT_MASK              (0x07F0)\n#define MPI2_DRVMAP0_MAPINFO_SLOT_SHIFT             (4)\n#define MPI2_DRVMAP0_MAPINFO_MISSING_MASK           (0x000F)\n\n\n \n\n \n\n \ntypedef union _MPI2_ETHERNET_IP_ADDR {\n\tU32     IPv4Addr;\n\tU32     IPv6Addr[4];\n} MPI2_ETHERNET_IP_ADDR, *PTR_MPI2_ETHERNET_IP_ADDR,\n\tMpi2EthernetIpAddr_t, *pMpi2EthernetIpAddr_t;\n\n#define MPI2_ETHERNET_HOST_NAME_LENGTH          (32)\n\ntypedef struct _MPI2_CONFIG_PAGE_ETHERNET_0 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER    Header;           \n\tU8                                  NumInterfaces;    \n\tU8                                  Reserved0;        \n\tU16                                 Reserved1;        \n\tU32                                 Status;           \n\tU8                                  MediaState;       \n\tU8                                  Reserved2;        \n\tU16                                 Reserved3;        \n\tU8                                  MacAddress[6];    \n\tU8                                  Reserved4;        \n\tU8                                  Reserved5;        \n\tMPI2_ETHERNET_IP_ADDR               IpAddress;        \n\tMPI2_ETHERNET_IP_ADDR               SubnetMask;       \n\tMPI2_ETHERNET_IP_ADDR               GatewayIpAddress; \n\tMPI2_ETHERNET_IP_ADDR               DNS1IpAddress;    \n\tMPI2_ETHERNET_IP_ADDR               DNS2IpAddress;    \n\tMPI2_ETHERNET_IP_ADDR               DhcpIpAddress;    \n\tU8\n\t\tHostName[MPI2_ETHERNET_HOST_NAME_LENGTH]; \n} MPI2_CONFIG_PAGE_ETHERNET_0,\n\t*PTR_MPI2_CONFIG_PAGE_ETHERNET_0,\n\tMpi2EthernetPage0_t, *pMpi2EthernetPage0_t;\n\n#define MPI2_ETHERNETPAGE0_PAGEVERSION   (0x00)\n\n \n#define MPI2_ETHPG0_STATUS_IPV6_CAPABLE             (0x80000000)\n#define MPI2_ETHPG0_STATUS_IPV4_CAPABLE             (0x40000000)\n#define MPI2_ETHPG0_STATUS_CONSOLE_CONNECTED        (0x20000000)\n#define MPI2_ETHPG0_STATUS_DEFAULT_IF               (0x00000100)\n#define MPI2_ETHPG0_STATUS_FW_DWNLD_ENABLED         (0x00000080)\n#define MPI2_ETHPG0_STATUS_TELNET_ENABLED           (0x00000040)\n#define MPI2_ETHPG0_STATUS_SSH2_ENABLED             (0x00000020)\n#define MPI2_ETHPG0_STATUS_DHCP_CLIENT_ENABLED      (0x00000010)\n#define MPI2_ETHPG0_STATUS_IPV6_ENABLED             (0x00000008)\n#define MPI2_ETHPG0_STATUS_IPV4_ENABLED             (0x00000004)\n#define MPI2_ETHPG0_STATUS_IPV6_ADDRESSES           (0x00000002)\n#define MPI2_ETHPG0_STATUS_ETH_IF_ENABLED           (0x00000001)\n\n \n#define MPI2_ETHPG0_MS_DUPLEX_MASK                  (0x80)\n#define MPI2_ETHPG0_MS_HALF_DUPLEX                  (0x00)\n#define MPI2_ETHPG0_MS_FULL_DUPLEX                  (0x80)\n\n#define MPI2_ETHPG0_MS_CONNECT_SPEED_MASK           (0x07)\n#define MPI2_ETHPG0_MS_NOT_CONNECTED                (0x00)\n#define MPI2_ETHPG0_MS_10MBIT                       (0x01)\n#define MPI2_ETHPG0_MS_100MBIT                      (0x02)\n#define MPI2_ETHPG0_MS_1GBIT                        (0x03)\n\n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_ETHERNET_1 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                  \n\tU32\n\t\tReserved0;               \n\tU32\n\t\tFlags;                   \n\tU8\n\t\tMediaState;              \n\tU8\n\t\tReserved1;               \n\tU16\n\t\tReserved2;               \n\tU8\n\t\tMacAddress[6];           \n\tU8\n\t\tReserved3;               \n\tU8\n\t\tReserved4;               \n\tMPI2_ETHERNET_IP_ADDR\n\t\tStaticIpAddress;         \n\tMPI2_ETHERNET_IP_ADDR\n\t\tStaticSubnetMask;        \n\tMPI2_ETHERNET_IP_ADDR\n\t\tStaticGatewayIpAddress;  \n\tMPI2_ETHERNET_IP_ADDR\n\t\tStaticDNS1IpAddress;     \n\tMPI2_ETHERNET_IP_ADDR\n\t\tStaticDNS2IpAddress;     \n\tU32\n\t\tReserved5;               \n\tU32\n\t\tReserved6;               \n\tU32\n\t\tReserved7;               \n\tU32\n\t\tReserved8;               \n\tU8\n\t\tHostName[MPI2_ETHERNET_HOST_NAME_LENGTH]; \n} MPI2_CONFIG_PAGE_ETHERNET_1,\n\t*PTR_MPI2_CONFIG_PAGE_ETHERNET_1,\n\tMpi2EthernetPage1_t, *pMpi2EthernetPage1_t;\n\n#define MPI2_ETHERNETPAGE1_PAGEVERSION   (0x00)\n\n \n#define MPI2_ETHPG1_FLAG_SET_DEFAULT_IF             (0x00000100)\n#define MPI2_ETHPG1_FLAG_ENABLE_FW_DOWNLOAD         (0x00000080)\n#define MPI2_ETHPG1_FLAG_ENABLE_TELNET              (0x00000040)\n#define MPI2_ETHPG1_FLAG_ENABLE_SSH2                (0x00000020)\n#define MPI2_ETHPG1_FLAG_ENABLE_DHCP_CLIENT         (0x00000010)\n#define MPI2_ETHPG1_FLAG_ENABLE_IPV6                (0x00000008)\n#define MPI2_ETHPG1_FLAG_ENABLE_IPV4                (0x00000004)\n#define MPI2_ETHPG1_FLAG_USE_IPV6_ADDRESSES         (0x00000002)\n#define MPI2_ETHPG1_FLAG_ENABLE_ETH_IF              (0x00000001)\n\n \n#define MPI2_ETHPG1_MS_DUPLEX_MASK                  (0x80)\n#define MPI2_ETHPG1_MS_HALF_DUPLEX                  (0x00)\n#define MPI2_ETHPG1_MS_FULL_DUPLEX                  (0x80)\n\n#define MPI2_ETHPG1_MS_DATA_RATE_MASK               (0x07)\n#define MPI2_ETHPG1_MS_DATA_RATE_AUTO               (0x00)\n#define MPI2_ETHPG1_MS_DATA_RATE_10MBIT             (0x01)\n#define MPI2_ETHPG1_MS_DATA_RATE_100MBIT            (0x02)\n#define MPI2_ETHPG1_MS_DATA_RATE_1GBIT              (0x03)\n\n\n \n\n \n\ntypedef struct _MPI2_CONFIG_PAGE_EXT_MAN_PS {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\n\t\tHeader;                  \n\tU32\n\t\tProductSpecificInfo;     \n} MPI2_CONFIG_PAGE_EXT_MAN_PS,\n\t*PTR_MPI2_CONFIG_PAGE_EXT_MAN_PS,\n\tMpi2ExtManufacturingPagePS_t,\n\t*pMpi2ExtManufacturingPagePS_t;\n\n \n\n\n\n \n\n \n#define MPI26_PCIE_NEG_LINK_RATE_MASK_PHYSICAL          (0x0F)\n \n#define MPI26_PCIE_NEG_LINK_RATE_UNKNOWN                (0x00)\n#define MPI26_PCIE_NEG_LINK_RATE_PHY_DISABLED           (0x01)\n#define MPI26_PCIE_NEG_LINK_RATE_2_5                    (0x02)\n#define MPI26_PCIE_NEG_LINK_RATE_5_0                    (0x03)\n#define MPI26_PCIE_NEG_LINK_RATE_8_0                    (0x04)\n#define MPI26_PCIE_NEG_LINK_RATE_16_0                   (0x05)\n\n\n \n\n \n\ntypedef struct _MPI26_PCIE_IO_UNIT0_PHY_DATA {\n\tU8\tLink;                    \n\tU8\tLinkFlags;               \n\tU8\tPhyFlags;                \n\tU8\tNegotiatedLinkRate;      \n\tU32\tControllerPhyDeviceInfo; \n\tU16\tAttachedDevHandle;       \n\tU16\tControllerDevHandle;     \n\tU32\tEnumerationStatus;       \n\tU32\tReserved1;               \n} MPI26_PCIE_IO_UNIT0_PHY_DATA,\n\t*PTR_MPI26_PCIE_IO_UNIT0_PHY_DATA,\n\tMpi26PCIeIOUnit0PhyData_t, *pMpi26PCIeIOUnit0PhyData_t;\n\n \n#ifndef MPI26_PCIE_IOUNIT0_PHY_MAX\n#define MPI26_PCIE_IOUNIT0_PHY_MAX      (1)\n#endif\n\ntypedef struct _MPI26_CONFIG_PAGE_PIOUNIT_0 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\tHeader;  \n\tU32\tReserved1;                               \n\tU8\tNumPhys;                                 \n\tU8\tInitStatus;                              \n\tU16\tReserved3;                               \n\tMPI26_PCIE_IO_UNIT0_PHY_DATA\n\t\tPhyData[MPI26_PCIE_IOUNIT0_PHY_MAX];     \n} MPI26_CONFIG_PAGE_PIOUNIT_0,\n\t*PTR_MPI26_CONFIG_PAGE_PIOUNIT_0,\n\tMpi26PCIeIOUnitPage0_t, *pMpi26PCIeIOUnitPage0_t;\n\n#define MPI26_PCIEIOUNITPAGE0_PAGEVERSION                   (0x00)\n\n \n#define MPI26_PCIEIOUNIT0_LINKFLAGS_ENUMERATION_IN_PROGRESS (0x08)\n\n \n#define MPI26_PCIEIOUNIT0_PHYFLAGS_PHY_DISABLED             (0x08)\n\n \n\n \n\n \n#define MPI26_PCIEIOUNIT0_ES_MAX_SWITCHES_EXCEEDED          (0x40000000)\n#define MPI26_PCIEIOUNIT0_ES_MAX_DEVICES_EXCEEDED           (0x20000000)\n\n\n \n\ntypedef struct _MPI26_PCIE_IO_UNIT1_PHY_DATA {\n\tU8\tLink;                        \n\tU8\tLinkFlags;                   \n\tU8\tPhyFlags;                    \n\tU8\tMaxMinLinkRate;              \n\tU32\tControllerPhyDeviceInfo;     \n\tU32\tReserved1;                   \n} MPI26_PCIE_IO_UNIT1_PHY_DATA,\n\t*PTR_MPI26_PCIE_IO_UNIT1_PHY_DATA,\n\tMpi26PCIeIOUnit1PhyData_t, *pMpi26PCIeIOUnit1PhyData_t;\n\n \n#define MPI26_PCIEIOUNIT1_LINKFLAGS_DIS_SEPARATE_REFCLK     (0x00)\n#define MPI26_PCIEIOUNIT1_LINKFLAGS_SRIS_EN                 (0x01)\n#define MPI26_PCIEIOUNIT1_LINKFLAGS_SRNS_EN                 (0x02)\n\n \n#ifndef MPI26_PCIE_IOUNIT1_PHY_MAX\n#define MPI26_PCIE_IOUNIT1_PHY_MAX      (1)\n#endif\n\ntypedef struct _MPI26_CONFIG_PAGE_PIOUNIT_1 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\tHeader;\t \n\tU16\tControlFlags;                        \n\tU16\tReserved;                            \n\tU16\tAdditionalControlFlags;              \n\tU16\tNVMeMaxQueueDepth;                   \n\tU8\tNumPhys;                             \n\tU8\tDMDReportPCIe;                       \n\tU16\tReserved2;                           \n\tMPI26_PCIE_IO_UNIT1_PHY_DATA\n\t\tPhyData[MPI26_PCIE_IOUNIT1_PHY_MAX]; \n} MPI26_CONFIG_PAGE_PIOUNIT_1,\n\t*PTR_MPI26_CONFIG_PAGE_PIOUNIT_1,\n\tMpi26PCIeIOUnitPage1_t, *pMpi26PCIeIOUnitPage1_t;\n\n#define MPI26_PCIEIOUNITPAGE1_PAGEVERSION   (0x00)\n\n \n#define MPI26_PCIEIOUNIT1_PHYFLAGS_PHY_DISABLE                      (0x08)\n#define MPI26_PCIEIOUNIT1_PHYFLAGS_ENDPOINT_ONLY                    (0x01)\n\n \n#define MPI26_PCIEIOUNIT1_MAX_RATE_MASK                             (0xF0)\n#define MPI26_PCIEIOUNIT1_MAX_RATE_SHIFT                            (4)\n#define MPI26_PCIEIOUNIT1_MAX_RATE_2_5                              (0x20)\n#define MPI26_PCIEIOUNIT1_MAX_RATE_5_0                              (0x30)\n#define MPI26_PCIEIOUNIT1_MAX_RATE_8_0                              (0x40)\n#define MPI26_PCIEIOUNIT1_MAX_RATE_16_0                             (0x50)\n\n \n#define MPI26_PCIEIOUNIT1_DMDRPT_UNIT_MASK                          (0x80)\n#define MPI26_PCIEIOUNIT1_DMDRPT_UNIT_1_SEC                         (0x00)\n#define MPI26_PCIEIOUNIT1_DMDRPT_UNIT_16_SEC                        (0x80)\n#define MPI26_PCIEIOUNIT1_DMDRPT_DELAY_TIME_MASK                    (0x7F)\n\n \n\n\n \n\n \n\ntypedef struct _MPI26_CONFIG_PAGE_PSWITCH_0 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\tHeader;\t \n\tU8\tPhysicalPort;                \n\tU8\tReserved1;                   \n\tU16\tReserved2;                   \n\tU16\tDevHandle;                   \n\tU16\tParentDevHandle;             \n\tU8\tNumPorts;                    \n\tU8\tPCIeLevel;                   \n\tU16\tReserved3;                   \n\tU32\tReserved4;                   \n\tU32\tReserved5;                   \n\tU32\tReserved6;                   \n} MPI26_CONFIG_PAGE_PSWITCH_0, *PTR_MPI26_CONFIG_PAGE_PSWITCH_0,\n\tMpi26PCIeSwitchPage0_t, *pMpi26PCIeSwitchPage0_t;\n\n#define MPI26_PCIESWITCH0_PAGEVERSION       (0x00)\n\n\n \n\ntypedef struct _MPI26_CONFIG_PAGE_PSWITCH_1 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\tHeader;\t \n\tU8\tPhysicalPort;                \n\tU8\tReserved1;                   \n\tU16\tReserved2;                   \n\tU8\tNumPorts;                    \n\tU8\tPortNum;                     \n\tU16\tAttachedDevHandle;           \n\tU16\tSwitchDevHandle;             \n\tU8\tNegotiatedPortWidth;         \n\tU8\tNegotiatedLinkRate;          \n\tU32\tReserved4;                   \n\tU32\tReserved5;                   \n} MPI26_CONFIG_PAGE_PSWITCH_1, *PTR_MPI26_CONFIG_PAGE_PSWITCH_1,\n\tMpi26PCIeSwitchPage1_t, *pMpi26PCIeSwitchPage1_t;\n\n#define MPI26_PCIESWITCH1_PAGEVERSION       (0x00)\n\n \n\n \n#define MPI26_PCIESWITCH1_2_RETIMER_PRESENCE         (0x0002)\n#define MPI26_PCIESWITCH1_RETIMER_PRESENCE           (0x0001)\n\n \n\n \n\ntypedef struct _MPI26_CONFIG_PAGE_PCIEDEV_0 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\tHeader;\t \n\tU16\tSlot;                    \n\tU16\tEnclosureHandle;         \n\tU64\tWWID;                    \n\tU16\tParentDevHandle;         \n\tU8\tPortNum;                 \n\tU8\tAccessStatus;            \n\tU16\tDevHandle;               \n\tU8\tPhysicalPort;            \n\tU8\tReserved1;               \n\tU32\tDeviceInfo;              \n\tU32\tFlags;                   \n\tU8\tSupportedLinkRates;      \n\tU8\tMaxPortWidth;            \n\tU8\tNegotiatedPortWidth;     \n\tU8\tNegotiatedLinkRate;      \n\tU8\tEnclosureLevel;          \n\tU8\tReserved2;               \n\tU16\tReserved3;               \n\tU8\tConnectorName[4];        \n\tU32\tReserved4;               \n\tU32\tReserved5;               \n} MPI26_CONFIG_PAGE_PCIEDEV_0, *PTR_MPI26_CONFIG_PAGE_PCIEDEV_0,\n\tMpi26PCIeDevicePage0_t, *pMpi26PCIeDevicePage0_t;\n\n#define MPI26_PCIEDEVICE0_PAGEVERSION       (0x01)\n\n \n#define MPI26_PCIEDEV0_ASTATUS_NO_ERRORS                    (0x00)\n#define MPI26_PCIEDEV0_ASTATUS_NEEDS_INITIALIZATION         (0x04)\n#define MPI26_PCIEDEV0_ASTATUS_CAPABILITY_FAILED            (0x02)\n#define MPI26_PCIEDEV0_ASTATUS_DEVICE_BLOCKED               (0x07)\n#define MPI26_PCIEDEV0_ASTATUS_MEMORY_SPACE_ACCESS_FAILED   (0x08)\n#define MPI26_PCIEDEV0_ASTATUS_UNSUPPORTED_DEVICE           (0x09)\n#define MPI26_PCIEDEV0_ASTATUS_MSIX_REQUIRED                (0x0A)\n#define MPI26_PCIEDEV0_ASTATUS_UNKNOWN                      (0x10)\n\n#define MPI26_PCIEDEV0_ASTATUS_NVME_READY_TIMEOUT           (0x30)\n#define MPI26_PCIEDEV0_ASTATUS_NVME_DEVCFG_UNSUPPORTED      (0x31)\n#define MPI26_PCIEDEV0_ASTATUS_NVME_IDENTIFY_FAILED         (0x32)\n#define MPI26_PCIEDEV0_ASTATUS_NVME_QCONFIG_FAILED          (0x33)\n#define MPI26_PCIEDEV0_ASTATUS_NVME_QCREATION_FAILED        (0x34)\n#define MPI26_PCIEDEV0_ASTATUS_NVME_EVENTCFG_FAILED         (0x35)\n#define MPI26_PCIEDEV0_ASTATUS_NVME_GET_FEATURE_STAT_FAILED (0x36)\n#define MPI26_PCIEDEV0_ASTATUS_NVME_IDLE_TIMEOUT            (0x37)\n#define MPI26_PCIEDEV0_ASTATUS_NVME_FAILURE_STATUS          (0x38)\n\n#define MPI26_PCIEDEV0_ASTATUS_INIT_FAIL_MAX                (0x3F)\n\n \n\n \n#define MPI26_PCIEDEV0_FLAGS_2_RETIMER_PRESENCE             (0x00020000)\n#define MPI26_PCIEDEV0_FLAGS_RETIMER_PRESENCE               (0x00010000)\n#define MPI26_PCIEDEV0_FLAGS_UNAUTHORIZED_DEVICE            (0x00008000)\n#define MPI26_PCIEDEV0_FLAGS_ENABLED_FAST_PATH              (0x00004000)\n#define MPI26_PCIEDEV0_FLAGS_FAST_PATH_CAPABLE              (0x00002000)\n#define MPI26_PCIEDEV0_FLAGS_ASYNCHRONOUS_NOTIFICATION      (0x00000400)\n#define MPI26_PCIEDEV0_FLAGS_ATA_SW_PRESERVATION            (0x00000200)\n#define MPI26_PCIEDEV0_FLAGS_UNSUPPORTED_DEVICE             (0x00000100)\n#define MPI26_PCIEDEV0_FLAGS_ATA_48BIT_LBA_SUPPORTED        (0x00000080)\n#define MPI26_PCIEDEV0_FLAGS_ATA_SMART_SUPPORTED            (0x00000040)\n#define MPI26_PCIEDEV0_FLAGS_ATA_NCQ_SUPPORTED              (0x00000020)\n#define MPI26_PCIEDEV0_FLAGS_ATA_FUA_SUPPORTED              (0x00000010)\n#define MPI26_PCIEDEV0_FLAGS_ENCL_LEVEL_VALID               (0x00000002)\n#define MPI26_PCIEDEV0_FLAGS_DEVICE_PRESENT                 (0x00000001)\n\n \n#define MPI26_PCIEDEV0_LINK_RATE_16_0_SUPPORTED             (0x08)\n#define MPI26_PCIEDEV0_LINK_RATE_8_0_SUPPORTED              (0x04)\n#define MPI26_PCIEDEV0_LINK_RATE_5_0_SUPPORTED              (0x02)\n#define MPI26_PCIEDEV0_LINK_RATE_2_5_SUPPORTED              (0x01)\n\n \n\n\n \n\ntypedef struct _MPI26_CONFIG_PAGE_PCIEDEV_2 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\tHeader;\t \n\tU16\tDevHandle;\t\t \n\tU8\tControllerResetTO;\t\t \n\tU8\tReserved1;\t\t \n\tU32\tMaximumDataTransferSize;\t \n\tU32\tCapabilities;\t\t \n\tU16\tNOIOB;\t\t \n\tU16     ShutdownLatency;         \n\tU16     VendorID;                \n\tU16     DeviceID;                \n\tU16     SubsystemVendorID;       \n\tU16     SubsystemID;             \n\tU8      RevisionID;              \n\tU8      Reserved21[3];           \n} MPI26_CONFIG_PAGE_PCIEDEV_2, *PTR_MPI26_CONFIG_PAGE_PCIEDEV_2,\n\tMpi26PCIeDevicePage2_t, *pMpi26PCIeDevicePage2_t;\n\n#define MPI26_PCIEDEVICE2_PAGEVERSION       (0x01)\n\n \n#define MPI26_PCIEDEV2_CAP_DATA_BLK_ALIGN_AND_GRAN     (0x00000008)\n#define MPI26_PCIEDEV2_CAP_SGL_FORMAT                  (0x00000004)\n#define MPI26_PCIEDEV2_CAP_BIT_BUCKET_SUPPORT          (0x00000002)\n#define MPI26_PCIEDEV2_CAP_SGL_SUPPORT                 (0x00000001)\n\n \n#define MPI26_PCIEDEV2_NOIOB_UNSUPPORTED                (0x0000)\n\n \n\n \n\ntypedef struct _MPI26_CONFIG_PAGE_PCIELINK_1 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\tHeader;\t \n\tU8\tLink;\t\t\t\t \n\tU8\tReserved1;\t\t\t \n\tU16\tReserved2;\t\t\t \n\tU32\tCorrectableErrorCount;\t\t \n\tU16\tNonFatalErrorCount;\t\t \n\tU16\tReserved3;\t\t\t \n\tU16\tFatalErrorCount;\t\t \n\tU16\tReserved4;\t\t\t \n} MPI26_CONFIG_PAGE_PCIELINK_1, *PTR_MPI26_CONFIG_PAGE_PCIELINK_1,\n\tMpi26PcieLinkPage1_t, *pMpi26PcieLinkPage1_t;\n\n#define MPI26_PCIELINK1_PAGEVERSION            (0x00)\n\n \n\ntypedef struct _MPI26_PCIELINK2_LINK_EVENT {\n\tU8\tLinkEventCode;\t\t \n\tU8\tReserved1;\t\t \n\tU16\tReserved2;\t\t \n\tU32\tLinkEventInfo;\t\t \n} MPI26_PCIELINK2_LINK_EVENT, *PTR_MPI26_PCIELINK2_LINK_EVENT,\n\tMpi26PcieLink2LinkEvent_t, *pMpi26PcieLink2LinkEvent_t;\n\n \n\n\n \n#ifndef MPI26_PCIELINK2_LINK_EVENT_MAX\n#define MPI26_PCIELINK2_LINK_EVENT_MAX      (1)\n#endif\n\ntypedef struct _MPI26_CONFIG_PAGE_PCIELINK_2 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\tHeader;\t \n\tU8\tLink;                        \n\tU8\tReserved1;                   \n\tU16\tReserved2;                   \n\tU8\tNumLinkEvents;               \n\tU8\tReserved3;                   \n\tU16\tReserved4;                   \n\tMPI26_PCIELINK2_LINK_EVENT\n\t\tLinkEvent[MPI26_PCIELINK2_LINK_EVENT_MAX];\t \n} MPI26_CONFIG_PAGE_PCIELINK_2, *PTR_MPI26_CONFIG_PAGE_PCIELINK_2,\n\tMpi26PcieLinkPage2_t, *pMpi26PcieLinkPage2_t;\n\n#define MPI26_PCIELINK2_PAGEVERSION            (0x00)\n\n \n\ntypedef struct _MPI26_PCIELINK3_LINK_EVENT_CONFIG {\n\tU8\tLinkEventCode;       \n\tU8\tReserved1;           \n\tU16\tReserved2;           \n\tU8\tCounterType;         \n\tU8\tThresholdWindow;     \n\tU8\tTimeUnits;           \n\tU8\tReserved3;           \n\tU32\tEventThreshold;      \n\tU16\tThresholdFlags;      \n\tU16\tReserved4;           \n} MPI26_PCIELINK3_LINK_EVENT_CONFIG, *PTR_MPI26_PCIELINK3_LINK_EVENT_CONFIG,\n\tMpi26PcieLink3LinkEventConfig_t, *pMpi26PcieLink3LinkEventConfig_t;\n\n \n#define MPI26_PCIELINK3_EVTCODE_NO_EVENT                              (0x00)\n#define MPI26_PCIELINK3_EVTCODE_CORRECTABLE_ERROR_RECEIVED            (0x01)\n#define MPI26_PCIELINK3_EVTCODE_NON_FATAL_ERROR_RECEIVED              (0x02)\n#define MPI26_PCIELINK3_EVTCODE_FATAL_ERROR_RECEIVED                  (0x03)\n#define MPI26_PCIELINK3_EVTCODE_DATA_LINK_ERROR_DETECTED              (0x04)\n#define MPI26_PCIELINK3_EVTCODE_TRANSACTION_LAYER_ERROR_DETECTED      (0x05)\n#define MPI26_PCIELINK3_EVTCODE_TLP_ECRC_ERROR_DETECTED               (0x06)\n#define MPI26_PCIELINK3_EVTCODE_POISONED_TLP                          (0x07)\n#define MPI26_PCIELINK3_EVTCODE_RECEIVED_NAK_DLLP                     (0x08)\n#define MPI26_PCIELINK3_EVTCODE_SENT_NAK_DLLP                         (0x09)\n#define MPI26_PCIELINK3_EVTCODE_LTSSM_RECOVERY_STATE                  (0x0A)\n#define MPI26_PCIELINK3_EVTCODE_LTSSM_RXL0S_STATE                     (0x0B)\n#define MPI26_PCIELINK3_EVTCODE_LTSSM_TXL0S_STATE                     (0x0C)\n#define MPI26_PCIELINK3_EVTCODE_LTSSM_L1_STATE                        (0x0D)\n#define MPI26_PCIELINK3_EVTCODE_LTSSM_DISABLED_STATE                  (0x0E)\n#define MPI26_PCIELINK3_EVTCODE_LTSSM_HOT_RESET_STATE                 (0x0F)\n#define MPI26_PCIELINK3_EVTCODE_SYSTEM_ERROR                          (0x10)\n#define MPI26_PCIELINK3_EVTCODE_DECODE_ERROR                          (0x11)\n#define MPI26_PCIELINK3_EVTCODE_DISPARITY_ERROR                       (0x12)\n\n \n#define MPI26_PCIELINK3_COUNTER_TYPE_WRAPPING               (0x00)\n#define MPI26_PCIELINK3_COUNTER_TYPE_SATURATING             (0x01)\n#define MPI26_PCIELINK3_COUNTER_TYPE_PEAK_VALUE             (0x02)\n\n \n#define MPI26_PCIELINK3_TM_UNITS_10_MICROSECONDS            (0x00)\n#define MPI26_PCIELINK3_TM_UNITS_100_MICROSECONDS           (0x01)\n#define MPI26_PCIELINK3_TM_UNITS_1_MILLISECOND              (0x02)\n#define MPI26_PCIELINK3_TM_UNITS_10_MILLISECONDS            (0x03)\n\n \n#define MPI26_PCIELINK3_TFLAGS_EVENT_NOTIFY                 (0x0001)\n\n \n#ifndef MPI26_PCIELINK3_LINK_EVENT_MAX\n#define MPI26_PCIELINK3_LINK_EVENT_MAX      (1)\n#endif\n\ntypedef struct _MPI26_CONFIG_PAGE_PCIELINK_3 {\n\tMPI2_CONFIG_EXTENDED_PAGE_HEADER\tHeader;\t \n\tU8\tLink;                        \n\tU8\tReserved1;                   \n\tU16\tReserved2;                   \n\tU8\tNumLinkEvents;               \n\tU8\tReserved3;                   \n\tU16\tReserved4;                   \n\tMPI26_PCIELINK3_LINK_EVENT_CONFIG\n\t\tLinkEventConfig[MPI26_PCIELINK3_LINK_EVENT_MAX];  \n} MPI26_CONFIG_PAGE_PCIELINK_3, *PTR_MPI26_CONFIG_PAGE_PCIELINK_3,\n\tMpi26PcieLinkPage3_t, *pMpi26PcieLinkPage3_t;\n\n#define MPI26_PCIELINK3_PAGEVERSION            (0x00)\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}