[EFX-0008 VERI-INFO] The default vhdl library search path is now "F:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 13) compiling module 'internal_reconfiguration' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 65) expression size 32 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 68) expression size 20 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 35) net 'mem' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration_top.v 13) compiling module 'internal_reconfiguration_top' (VERI-1018)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "internal_reconfiguration_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 60, ed: 196, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	61
[EFX-0000 INFO] EFX_LUT4        : 	64
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "F:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 13) compiling module 'internal_reconfiguration' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 65) expression size 32 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 68) expression size 20 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 35) net 'mem' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration_top.v 13) compiling module 'internal_reconfiguration_top' (VERI-1018)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "internal_reconfiguration_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 33, ed: 109, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0007 VERI-WARNING] Input/Inout Port reverse is unconnected and will be removed
[EFX-0008 VERI-INFO] Found 1 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	18
[EFX-0000 INFO] EFX_LUT4        : 	29
[EFX-0000 INFO] EFX_FF          : 	19
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "F:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 13) compiling module 'internal_reconfiguration' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 65) expression size 32 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 68) expression size 20 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 35) net 'mem' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration_top.v 13) compiling module 'internal_reconfiguration_top' (VERI-1018)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "internal_reconfiguration_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 33, ed: 109, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0007 VERI-WARNING] Input/Inout Port reverse is unconnected and will be removed
[EFX-0008 VERI-INFO] Found 1 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	18
[EFX-0000 INFO] EFX_LUT4        : 	29
[EFX-0000 INFO] EFX_FF          : 	19
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "F:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 13) compiling module 'internal_reconfiguration' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 65) expression size 32 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 68) expression size 20 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 35) net 'mem' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration_top.v 13) compiling module 'internal_reconfiguration_top' (VERI-1018)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "internal_reconfiguration_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 33, ed: 109, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0007 VERI-WARNING] Input/Inout Port reverse is unconnected and will be removed
[EFX-0008 VERI-INFO] Found 1 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	37
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "F:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 13) compiling module 'internal_reconfiguration' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 65) expression size 32 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 68) expression size 20 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 35) net 'mem' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration_top.v 13) compiling module 'internal_reconfiguration_top' (VERI-1018)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "internal_reconfiguration_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 33, ed: 109, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0007 VERI-WARNING] Input/Inout Port reverse is unconnected and will be removed
[EFX-0008 VERI-INFO] Found 1 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	37
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "F:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 13) compiling module 'internal_reconfiguration' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 65) expression size 32 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 68) expression size 20 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 35) net 'mem' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration_top.v 13) compiling module 'internal_reconfiguration_top' (VERI-1018)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "internal_reconfiguration_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 33, ed: 109, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0007 VERI-WARNING] Input/Inout Port reverse is unconnected and will be removed
[EFX-0008 VERI-INFO] Found 1 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	37
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "F:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 13) compiling module 'internal_reconfiguration' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 65) expression size 32 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 68) expression size 20 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 35) net 'mem' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration_top.v 13) compiling module 'internal_reconfiguration_top' (VERI-1018)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "internal_reconfiguration_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 33, ed: 109, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0007 VERI-WARNING] Input/Inout Port reverse is unconnected and will be removed
[EFX-0008 VERI-INFO] Found 1 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	37
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "F:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 13) compiling module 'internal_reconfiguration' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 65) expression size 32 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 68) expression size 20 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration.v 35) net 'mem' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/T20/internal_reconfiguration_golden/internal_reconfiguration_top.v 13) compiling module 'internal_reconfiguration_top' (VERI-1018)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "internal_reconfiguration_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 33, ed: 109, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0007 VERI-WARNING] Input/Inout Port reverse is unconnected and will be removed
[EFX-0008 VERI-INFO] Found 1 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	37
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "F:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/muti2/golden3/internal_reconfiguration.v 13) compiling module 'internal_reconfiguration' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/muti2/golden3/internal_reconfiguration.v 65) expression size 32 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/muti2/golden3/internal_reconfiguration.v 68) expression size 20 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/muti2/golden3/internal_reconfiguration.v 35) net 'mem' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/muti2/golden3/internal_reconfiguration_top.v 13) compiling module 'internal_reconfiguration_top' (VERI-1018)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "internal_reconfiguration_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 33, ed: 109, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0007 VERI-WARNING] Input/Inout Port reverse is unconnected and will be removed
[EFX-0008 VERI-INFO] Found 1 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	37
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0008 VERI-INFO] The default vhdl library search path is now "F:/Efinity/2018.4/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/efinity_prj/muti2/golden4/internal_reconfiguration.v 13) compiling module 'internal_reconfiguration' (VERI-1018)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/muti2/golden4/internal_reconfiguration.v 65) expression size 32 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/muti2/golden4/internal_reconfiguration.v 68) expression size 20 truncated to fit in target size 19 (VERI-1209)
[EFX-0007 VERI-WARNING] (F:/efinity_prj/muti2/golden4/internal_reconfiguration.v 35) net 'mem' does not have a driver (VDB-1002)
[EFX-0008 VERI-INFO] (F:/efinity_prj/muti2/golden4/internal_reconfiguration_top.v 13) compiling module 'internal_reconfiguration_top' (VERI-1018)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0008 VERI-INFO] (F:/Efinity/2018.4/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "internal_reconfiguration_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] LS, strategy: 3, nd: 34, ed: 112, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0007 VERI-WARNING] Input/Inout Port reverse is unconnected and will be removed
[EFX-0008 VERI-INFO] Found 1 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	43
[EFX-0000 INFO] EFX_LUT4        : 	38
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0009 VERI-INFO] The default VHDL library search path is now "/home/wisdom/2019.3/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/muti_image/golden4/internal_reconfiguration.v 13) compiling module 'internal_reconfiguration' (VERI-1018)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/muti_image/golden4/internal_reconfiguration.v 65) expression size 32 truncated to fit in target size 19 (VERI-1209)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/muti_image/golden4/internal_reconfiguration.v 68) expression size 20 truncated to fit in target size 19 (VERI-1209)
[EFX-0008 VERI-WARNING] (/home/wisdom/2019.3/project/muti_image/golden4/internal_reconfiguration.v 35) net 'mem' does not have a driver (VDB-1002)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/project/muti_image/golden4/internal_reconfiguration_top.v 13) compiling module 'internal_reconfiguration_top' (VERI-1018)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 36) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 45) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 59) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 75) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 87) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 95) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 130) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 190) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 262) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 367) compiling module 'RAMB5' (VERI-1018)
[EFX-0009 VERI-INFO] (/home/wisdom/2019.3/sim_models/maplib/efinix_maplib.v 429) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'u1' input pin tied to constant (reverse=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 288708KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 288708KB)
[EFX-0000 INFO] ... Mapping design "internal_reconfiguration_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: mem
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 288708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "internal_reconfiguration_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 288708KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 288708KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 288708KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 288708KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 288708KB)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 288708KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 34, ed: 112, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 288708KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 288708KB)
[EFX-0000 INFO] ... Top level netlist RUSHC IOs pre-synthesis end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 288708KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 288708KB)
[EFX-0008 VERI-WARNING] Input/Inout Port reverse is unconnected and will be removed
[EFX-0009 VERI-INFO] Found 1 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	43
[EFX-0000 INFO] EFX_LUT4        : 	38
[EFX-0000 INFO] EFX_FF          : 	44
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
