Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jun 29 01:04:02 2025
| Host         : DESKTOP-00GQMPA running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 1 -file D:/VivadoProject/Multlane_RENTT/Multlane_RENTT.srcs/sources_1/Resource_table/Zq_resource_P8L3.xlsx
| Design       : polytop_RE
| Device       : xczu15eg-ffvb1156-3-e
| Speed File   : -3
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------+----------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|              Instance             |        Module        | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------+----------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| polytop_RE                        |                (top) |       6770 |       6576 |       0 |  194 | 1721 |      1 |     16 |    0 |          8 |
|   (polytop_RE)                    |                (top) |          0 |          0 |       0 |    0 |    3 |      0 |      0 |    0 |          0 |
|   dmux                            |      network_RBFU_in |       1904 |       1904 |       0 |    0 |   68 |      0 |      0 |    0 |          0 |
|   fsm_inst                        |                  fsm |         24 |         22 |       0 |    2 |   27 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[0].addr_gen_inst   |          addr_gen__1 |         27 |         27 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[0].memory_map_inst |        memory_map__1 |          6 |          6 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[1].addr_gen_inst   |          addr_gen__2 |         28 |         28 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[1].memory_map_inst |        memory_map__2 |          6 |          6 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[2].addr_gen_inst   |          addr_gen__3 |         28 |         28 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[2].memory_map_inst |        memory_map__3 |          6 |          6 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[3].addr_gen_inst   |             addr_gen |         28 |         28 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[3].memory_map_inst |           memory_map |          6 |          6 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_dff[0].bank_inst            |              bank__1 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[0].dff_n0               |                shift |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[10].bank_inst           |             bank__11 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[10].dff_n0              |              shift_0 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[11].bank_inst           |             bank__12 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[11].dff_n0              |              shift_1 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[12].bank_inst           |             bank__13 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[12].dff_n0              |              shift_2 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[13].bank_inst           |             bank__14 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[13].dff_n0              |              shift_3 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[14].bank_inst           |             bank__15 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[14].dff_n0              |              shift_4 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[15].bank_inst           |                 bank |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[15].dff_n0              |              shift_5 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[1].bank_inst            |              bank__2 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[1].dff_n0               |              shift_6 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[2].bank_inst            |              bank__3 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[2].dff_n0               |              shift_7 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[3].bank_inst            |              bank__4 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[3].dff_n0               |              shift_8 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[4].bank_inst            |              bank__5 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[4].dff_n0               |              shift_9 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[5].bank_inst            |              bank__6 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[5].dff_n0               |             shift_10 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[6].bank_inst            |              bank__7 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[6].dff_n0               |             shift_11 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[7].bank_inst            |              bank__8 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[7].dff_n0               |             shift_12 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[8].bank_inst            |              bank__9 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[8].dff_n0               |             shift_13 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[9].bank_inst            |             bank__10 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[9].dff_n0               |             shift_14 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_rbfu[0].u_RBFU              |              RBFU__1 |        672 |        672 |       0 |    0 |  250 |      0 |      0 |    0 |          2 |
|   gen_rbfu[1].u_RBFU              |              RBFU__2 |        672 |        672 |       0 |    0 |  250 |      0 |      0 |    0 |          2 |
|   gen_rbfu[2].u_RBFU              |              RBFU__3 |        673 |        673 |       0 |    0 |  250 |      0 |      0 |    0 |          2 |
|   gen_rbfu[3].u_RBFU              |                 RBFU |        770 |        770 |       0 |    0 |  250 |      0 |      0 |    0 |          2 |
|   m3                              |              arbiter |        350 |        350 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|   m6                              | tf_address_generator |          5 |          5 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   mux1                            |      network_bank_in |        512 |        512 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|   mux3                            |     network_RBFU_out |        864 |        800 |       0 |   64 |  131 |      0 |      0 |    0 |          0 |
|   rom0                            |               tf_ROM |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
+-----------------------------------+----------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


