#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000247465b2c40 .scope module, "BIT_SYNC" "BIT_SYNC" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 2 "SYNC";
P_00000247465b3270 .param/l "BUS_WIDTH" 0 2 4, +C4<00000000000000000000000000000001>;
P_00000247465b32a8 .param/l "NUM_STAGES" 0 2 3, +C4<00000000000000000000000000000010>;
o00000247465e8fd8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000247465b3120_0 .net "ASYNC", 1 0, o00000247465e8fd8;  0 drivers
o00000247465e9008 .functor BUFZ 1, C4<z>; HiZ drive
v000002474659be00_0 .net "CLK", 0 0, o00000247465e9008;  0 drivers
o00000247465e9038 .functor BUFZ 1, C4<z>; HiZ drive
v000002474659bea0_0 .net "RST", 0 0, o00000247465e9038;  0 drivers
v000002474659bf40_0 .var "SYNC", 1 0;
v00000247465b2dd0_0 .var/i "i", 31 0;
v00000247465b2e70 .array "sync_reg", 0 0, 1 0;
v00000247465b2e70_0 .array/port v00000247465b2e70, 0;
E_000002474659a110 .event anyedge, v00000247465b2e70_0;
E_000002474659a5d0/0 .event negedge, v000002474659bea0_0;
E_000002474659a5d0/1 .event posedge, v000002474659be00_0;
E_000002474659a5d0 .event/or E_000002474659a5d0/0, E_000002474659a5d0/1;
    .scope S_00000247465b2c40;
T_0 ;
    %wait E_000002474659a5d0;
    %load/vec4 v000002474659bea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247465b2dd0_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000247465b2dd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v00000247465b2dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247465b2e70, 0, 4;
    %load/vec4 v00000247465b2dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247465b2dd0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247465b2dd0_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000247465b2dd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.5, 5;
    %ix/getv/s 4, v00000247465b2dd0_0;
    %load/vec4a v00000247465b2e70, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v00000247465b3120_0;
    %load/vec4 v00000247465b2dd0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v00000247465b2dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000247465b2e70, 0, 4;
    %load/vec4 v00000247465b2dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247465b2dd0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000247465b2c40;
T_1 ;
    %wait E_000002474659a110;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000247465b2dd0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000247465b2dd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %ix/getv/s 4, v00000247465b2dd0_0;
    %load/vec4a v00000247465b2e70, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v00000247465b2dd0_0;
    %store/vec4 v000002474659bf40_0, 4, 1;
    %load/vec4 v00000247465b2dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000247465b2dd0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "BIT_SYNC.v";
